#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sun Oct 15 16:34:04 2017
# Process ID: 19252
# Current directory: /media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_vivado/lab8_vivado.runs/synth_1
# Command line: vivado -log lab8_elevator_control.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab8_elevator_control.tcl
# Log file: /media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_vivado/lab8_vivado.runs/synth_1/lab8_elevator_control.vds
# Journal file: /media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_vivado/lab8_vivado.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source lab8_elevator_control.tcl -notrace
Command: synth_design -top lab8_elevator_control -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19256 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1057.570 ; gain = 127.098 ; free physical = 408 ; free virtual = 10504
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab8_elevator_control' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:38]
INFO: [Synth 8-3491] module 'seven_segment_display' declared at '/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:811' bound to instance 'display' of component 'seven_segment_display' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:103]
INFO: [Synth 8-638] synthesizing module 'seven_segment_display' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:828]
INFO: [Synth 8-226] default block is never used [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:838]
INFO: [Synth 8-226] default block is never used [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:844]
INFO: [Synth 8-226] default block is never used [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:850]
INFO: [Synth 8-226] default block is never used [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:856]
INFO: [Synth 8-256] done synthesizing module 'seven_segment_display' (1#1) [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:828]
INFO: [Synth 8-3491] module 'request_handler' declared at '/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:122' bound to instance 'req_handle' of component 'request_handler' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:105]
INFO: [Synth 8-638] synthesizing module 'request_handler' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:140]
WARNING: [Synth 8-614] signal 'up_request_register' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:152]
WARNING: [Synth 8-614] signal 'down_request_register' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:152]
WARNING: [Synth 8-614] signal 'up_request' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:152]
WARNING: [Synth 8-614] signal 'down_request' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:152]
WARNING: [Synth 8-614] signal 'l1_request_status' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:152]
WARNING: [Synth 8-614] signal 'upReqUp1' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:152]
WARNING: [Synth 8-614] signal 'downReqDown1' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:152]
WARNING: [Synth 8-614] signal 'l2_request_status' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:152]
WARNING: [Synth 8-614] signal 'upReqUp2' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:152]
WARNING: [Synth 8-614] signal 'downReqDown2' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:152]
WARNING: [Synth 8-614] signal 'upReqDown2' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:152]
WARNING: [Synth 8-614] signal 'downReqUp2' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:152]
WARNING: [Synth 8-614] signal 'upReqDown1' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:152]
WARNING: [Synth 8-614] signal 'downReqUp1' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:152]
WARNING: [Synth 8-5787] Register now_up_request_reg in module request_handler is clocked by two different clocks in the same process. This may cause simulation mismatches and synthesis errors. Consider using different process statements  [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:160]
WARNING: [Synth 8-5787] Register now_up_request_reg in module request_handler is clocked by two different clocks in the same process. This may cause simulation mismatches and synthesis errors. Consider using different process statements  [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:160]
WARNING: [Synth 8-5787] Register now_up_request_reg in module request_handler is clocked by two different clocks in the same process. This may cause simulation mismatches and synthesis errors. Consider using different process statements  [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:160]
WARNING: [Synth 8-5787] Register now_down_request_reg in module request_handler is clocked by two different clocks in the same process. This may cause simulation mismatches and synthesis errors. Consider using different process statements  [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:161]
WARNING: [Synth 8-5787] Register now_down_request_reg in module request_handler is clocked by two different clocks in the same process. This may cause simulation mismatches and synthesis errors. Consider using different process statements  [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:161]
WARNING: [Synth 8-5787] Register now_down_request_reg in module request_handler is clocked by two different clocks in the same process. This may cause simulation mismatches and synthesis errors. Consider using different process statements  [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'request_handler' (2#1) [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:140]
INFO: [Synth 8-3491] module 'lift1_controller' declared at '/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:353' bound to instance 'l1_control' of component 'lift1_controller' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:107]
INFO: [Synth 8-638] synthesizing module 'lift1_controller' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:375]
WARNING: [Synth 8-614] signal 'currentfloor' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:417]
WARNING: [Synth 8-614] signal 'lift_register' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:417]
WARNING: [Synth 8-614] signal 'start2sec' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:417]
WARNING: [Synth 8-614] signal 'clear_counter' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:417]
WARNING: [Synth 8-614] signal 'start0_5sec' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:417]
WARNING: [Synth 8-614] signal 'start1sec' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:417]
WARNING: [Synth 8-614] signal 'start0_1sec' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:417]
WARNING: [Synth 8-614] signal 'door_close' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:417]
WARNING: [Synth 8-614] signal 'status' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:417]
WARNING: [Synth 8-614] signal 'door_open' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:417]
WARNING: [Synth 8-614] signal 'next_status' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:417]
WARNING: [Synth 8-614] signal 'combined_requests' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:417]
WARNING: [Synth 8-614] signal 'direction' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:417]
WARNING: [Synth 8-614] signal 'next_target_floor' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:417]
WARNING: [Synth 8-614] signal 'received_request' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:731]
WARNING: [Synth 8-614] signal 'lift_register' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:731]
WARNING: [Synth 8-614] signal 'currentfloor' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:731]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:731]
INFO: [Synth 8-256] done synthesizing module 'lift1_controller' (3#1) [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:375]
INFO: [Synth 8-3491] module 'lift2_controller' declared at '/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:774' bound to instance 'l2_control' of component 'lift2_controller' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:109]
INFO: [Synth 8-638] synthesizing module 'lift2_controller' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:795]
INFO: [Synth 8-256] done synthesizing module 'lift2_controller' (4#1) [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:795]
INFO: [Synth 8-256] done synthesizing module 'lab8_elevator_control' (5#1) [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:38]
WARNING: [Synth 8-3331] design request_handler has unconnected port clock
WARNING: [Synth 8-3331] design request_handler has unconnected port up_request[3]
WARNING: [Synth 8-3331] design request_handler has unconnected port down_request[0]
WARNING: [Synth 8-3331] design lab8_elevator_control has unconnected port sim_mode
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1098.039 ; gain = 167.566 ; free physical = 363 ; free virtual = 10463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1098.039 ; gain = 167.566 ; free physical = 361 ; free virtual = 10462
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1106.043 ; gain = 175.570 ; free physical = 361 ; free virtual = 10463
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "l1_status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'send1_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:189]
WARNING: [Synth 8-327] inferring latch for variable 'send2_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:190]
WARNING: [Synth 8-327] inferring latch for variable 'downReqUp1_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:293]
WARNING: [Synth 8-327] inferring latch for variable 'downReqDown1_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:294]
WARNING: [Synth 8-327] inferring latch for variable 'upReqDown1_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:292]
WARNING: [Synth 8-327] inferring latch for variable 'upReqUp1_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:291]
WARNING: [Synth 8-327] inferring latch for variable 'downReqDown2_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:320]
WARNING: [Synth 8-327] inferring latch for variable 'upReqUp2_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:317]
WARNING: [Synth 8-327] inferring latch for variable 'downReqUp2_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:319]
WARNING: [Synth 8-327] inferring latch for variable 'upReqDown2_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:318]
WARNING: [Synth 8-327] inferring latch for variable 'lift_register_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:415]
WARNING: [Synth 8-327] inferring latch for variable 'l1_status_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:405]
WARNING: [Synth 8-327] inferring latch for variable 'currentfloor_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:399]
WARNING: [Synth 8-327] inferring latch for variable 'lift_status_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:400]
WARNING: [Synth 8-327] inferring latch for variable 'next_target_floor_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:557]
WARNING: [Synth 8-327] inferring latch for variable 'status' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:535]
WARNING: [Synth 8-327] inferring latch for variable 'clear_counter_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:450]
WARNING: [Synth 8-327] inferring latch for variable 'combined_requests_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:446]
WARNING: [Synth 8-327] inferring latch for variable 'start2sec' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:535]
WARNING: [Synth 8-327] inferring latch for variable 'direction_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:429]
WARNING: [Synth 8-327] inferring latch for variable 'update_status_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:454]
WARNING: [Synth 8-327] inferring latch for variable 'next_status_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:422]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1122.059 ; gain = 191.586 ; free physical = 343 ; free virtual = 10447
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 50    
	   4 Input      4 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      2 Bit        Muxes := 50    
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 130   
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module seven_segment_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module request_handler 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 31    
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module lift1_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 19    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      2 Bit        Muxes := 50    
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 115   
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design lab8_elevator_control has unconnected port up_request[3]
WARNING: [Synth 8-3331] design lab8_elevator_control has unconnected port down_request[0]
WARNING: [Synth 8-3331] design lab8_elevator_control has unconnected port sim_mode
INFO: [Synth 8-3886] merging instance 'req_handle/upReqDown1_reg[0]' (LD) to 'req_handle/upReqUp1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\req_handle/upReqUp1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\req_handle/now_up_request_reg[0]__1 )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\req_handle/now_down_request_reg[1]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l1_control/next_status_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l1_control/update_status_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l1_control/counter0_1sec_reg[27] )
INFO: [Synth 8-3886] merging instance 'req_handle/upReqDown2_reg[0]' (LD) to 'req_handle/upReqUp2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\req_handle/upReqUp2_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\req_handle/now_up_request_reg[1]__0 )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\req_handle/now_down_request_reg[2]__0 )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\req_handle/now_up_request_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\req_handle/now_down_request_reg[3] )
WARNING: [Synth 8-264] enable of latch \l1_control/next_target_floor_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \l1_control/next_target_floor_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \l1_control/next_target_floor_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \l1_control/next_target_floor_reg[1]  is always disabled
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\req_handle/now_up_request_reg[0]__0 )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\req_handle/now_down_request_reg[1]__0 )
INFO: [Synth 8-3886] merging instance 'l1_control/direction_reg[1]' (LDC) to 'l1_control/direction_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l1_control/direction_reg[0] )
INFO: [Synth 8-3886] merging instance 'req_handle/now_up_request_reg[0]' (FD_1) to 'req_handle/now_up_request_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\req_handle/now_up_request_reg[1] )
INFO: [Synth 8-3886] merging instance 'req_handle/now_down_request_reg[1]' (FD_1) to 'req_handle/now_down_request_reg[2]'
INFO: [Synth 8-3886] merging instance 'l1_control/currentfloor_reg[1]' (LD) to 'l1_control/currentfloor_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l1_control/currentfloor_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\l1_control/l1_status_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\l1_control/l1_status_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\req_handle/now_down_request_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\req_handle/downReqDown1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\req_handle/downReqDown1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\req_handle/downReqDown1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\req_handle/downReqUp1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\req_handle/downReqUp1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\req_handle/downReqUp1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\req_handle/downReqDown1_reg[3] )
INFO: [Synth 8-3886] merging instance 'l1_control/currentfloor_reg[0]' (LD) to 'l1_control/lift_register_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l1_control/lift_register_reg[0] )
WARNING: [Synth 8-3332] Sequential element (req_handle/now_up_request_reg[2]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (req_handle/now_up_request_reg[1]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (req_handle/now_down_request_reg[3]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (req_handle/now_down_request_reg[2]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (req_handle/now_up_request_reg[2]__0) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (req_handle/now_up_request_reg[1]__0) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (req_handle/now_up_request_reg[0]__0) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (req_handle/now_down_request_reg[3]__0) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (req_handle/now_down_request_reg[2]__0) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (req_handle/now_down_request_reg[1]__0) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (req_handle/downReqUp1_reg[3]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (req_handle/downReqUp1_reg[2]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (req_handle/downReqUp1_reg[1]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (req_handle/downReqUp1_reg[0]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (req_handle/downReqDown1_reg[3]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (req_handle/downReqDown1_reg[2]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (req_handle/downReqDown1_reg[1]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (req_handle/downReqDown1_reg[0]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (req_handle/upReqDown1_reg[3]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (req_handle/upReqDown1_reg[2]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (req_handle/upReqDown1_reg[1]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (req_handle/upReqUp1_reg[3]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (req_handle/upReqUp1_reg[2]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (req_handle/upReqUp1_reg[1]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (req_handle/now_up_request_reg[2]__1) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (req_handle/now_up_request_reg[1]__1) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (req_handle/now_up_request_reg[0]__1) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (req_handle/now_down_request_reg[3]__1) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (req_handle/now_down_request_reg[2]__1) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (req_handle/now_down_request_reg[1]__1) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/start0_5sec_reg) is unused and will be removed from module lab8_elevator_control.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'l1_control/start0_5sec_reg/Q' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:426]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:426]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:426]
WARNING: [Synth 8-3332] Sequential element (l1_control/start1sec_reg) is unused and will be removed from module lab8_elevator_control.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'l1_control/start1sec_reg/Q' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:427]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:427]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:427]
WARNING: [Synth 8-3332] Sequential element (l1_control/l1_status_reg[1]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/l1_status_reg[0]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/lift_status_reg[1]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/lift_status_reg[0]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/next_target_floor_reg[1]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/next_target_floor_reg[0]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/status) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/status__0) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/status__1) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/status_reg[2]) is unused and will be removed from module lab8_elevator_control.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'l1_control/status_reg[2]/Q' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:421]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:421]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:421]
WARNING: [Synth 8-3332] Sequential element (l1_control/status_reg[1]) is unused and will be removed from module lab8_elevator_control.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'l1_control/status_reg[1]/Q' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:421]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'VCC' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:421]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:421]
WARNING: [Synth 8-3332] Sequential element (l1_control/status_reg[0]) is unused and will be removed from module lab8_elevator_control.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'l1_control/status_reg[0]/Q' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:421]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:421]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:421]
WARNING: [Synth 8-3332] Sequential element (l1_control/status_reg[2]__0) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/status_reg[1]__0) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/status_reg[0]__0) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/status_reg[2]__1) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/status_reg[1]__1) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/status_reg[0]__1) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/status_reg[2]__2) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/status_reg[1]__2) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/status_reg[0]__2) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/clear_counter_reg) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/combined_requests_reg[3]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/combined_requests_reg[2]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/combined_requests_reg[1]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/combined_requests_reg[0]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/start2sec) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/start2sec_reg) is unused and will be removed from module lab8_elevator_control.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'l1_control/start2sec_reg/Q' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:425]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:425]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:425]
WARNING: [Synth 8-3332] Sequential element (l1_control/direction_reg[0]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/update_status_reg) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/next_status_reg[2]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/next_status_reg[1]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/next_status_reg[0]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[0]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[1]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[2]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[3]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[4]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[5]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[6]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[7]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[8]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[9]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[10]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[11]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[12]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[13]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[14]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[15]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[16]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[17]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[18]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[19]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[20]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[21]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[22]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[23]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[24]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[25]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[26]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_5sec_reg[27]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter1sec_reg[0]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter1sec_reg[1]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter1sec_reg[2]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter1sec_reg[3]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter1sec_reg[4]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter1sec_reg[5]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter1sec_reg[6]) is unused and will be removed from module lab8_elevator_control.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\req_handle/send1_reg[0] )
INFO: [Synth 8-3886] merging instance 'req_handle/upReqDown2_reg[2]' (LD) to 'req_handle/upReqUp2_reg[2]'
INFO: [Synth 8-3886] merging instance 'req_handle/upReqDown2_reg[1]' (LD) to 'req_handle/upReqUp2_reg[1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1209.090 ; gain = 278.617 ; free physical = 236 ; free virtual = 10365
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1209.090 ; gain = 278.617 ; free physical = 236 ; free virtual = 10365
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\req_handle/send2_reg[0] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1210.098 ; gain = 279.625 ; free physical = 235 ; free virtual = 10364
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop display/cath_reg[0] is being inverted and renamed to display/cath_reg[0]_inv.
INFO: [Synth 8-5365] Flop display/cath_reg[1] is being inverted and renamed to display/cath_reg[1]_inv.
INFO: [Synth 8-5365] Flop display/cath_reg[2] is being inverted and renamed to display/cath_reg[2]_inv.
INFO: [Synth 8-5365] Flop display/cath_reg[3] is being inverted and renamed to display/cath_reg[3]_inv.
INFO: [Synth 8-5365] Flop display/cath_reg[4] is being inverted and renamed to display/cath_reg[4]_inv.
INFO: [Synth 8-5365] Flop display/cath_reg[5] is being inverted and renamed to display/cath_reg[5]_inv.
INFO: [Synth 8-5365] Flop display/cath_reg[6] is being inverted and renamed to display/cath_reg[6]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1210.098 ; gain = 279.625 ; free physical = 235 ; free virtual = 10364
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1210.098 ; gain = 279.625 ; free physical = 235 ; free virtual = 10364
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1210.098 ; gain = 279.625 ; free physical = 235 ; free virtual = 10364
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1210.098 ; gain = 279.625 ; free physical = 235 ; free virtual = 10364
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1210.098 ; gain = 279.625 ; free physical = 235 ; free virtual = 10364
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1210.098 ; gain = 279.625 ; free physical = 235 ; free virtual = 10364
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |lift2_controller |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |lift2_controller |     1|
|2     |BUFG             |     1|
|3     |CARRY4           |     5|
|4     |LUT1             |    17|
|5     |LUT2             |    13|
|6     |LUT3             |    14|
|7     |LUT4             |     7|
|8     |LUT5             |     8|
|9     |LUT6             |    17|
|10    |FDRE             |    32|
|11    |LD               |     8|
|12    |LDC              |     3|
|13    |IBUF             |    11|
|14    |OBUF             |    27|
+------+-----------------+------+

Report Instance Areas: 
+------+-------------+----------------------+------+
|      |Instance     |Module                |Cells |
+------+-------------+----------------------+------+
|1     |top          |                      |   173|
|2     |  display    |seven_segment_display |    77|
|3     |  l1_control |lift1_controller      |    13|
|4     |  req_handle |request_handler       |    32|
+------+-------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1210.098 ; gain = 279.625 ; free physical = 235 ; free virtual = 10364
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 18 critical warnings and 268 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1210.098 ; gain = 197.523 ; free physical = 235 ; free virtual = 10364
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1210.105 ; gain = 279.633 ; free physical = 235 ; free virtual = 10364
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  LD => LDCE: 8 instances
  LDC => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 171 Warnings, 18 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1304.109 ; gain = 304.121 ; free physical = 146 ; free virtual = 10295
INFO: [Common 17-1381] The checkpoint '/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_vivado/lab8_vivado.runs/synth_1/lab8_elevator_control.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1328.121 ; gain = 0.000 ; free physical = 143 ; free virtual = 10294
INFO: [Common 17-206] Exiting Vivado at Sun Oct 15 16:34:29 2017...
