
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036465    0.000804    0.192506 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011590    0.072310    0.292894    0.485400 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.072320    0.000879    0.486280 v fanout54/A (sg13g2_buf_8)
     8    0.038302    0.046627    0.141212    0.627492 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.047366    0.004475    0.631967 v _218_/A1 (sg13g2_o21ai_1)
     1    0.003139    0.067832    0.132626    0.764594 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.067833    0.000123    0.764717 ^ _219_/A (sg13g2_inv_1)
     1    0.002518    0.031775    0.051419    0.816135 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.031775    0.000187    0.816323 v _301_/D (sg13g2_dfrbpq_1)
                                              0.816323   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036465    0.000804    0.192506 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.342506   clock uncertainty
                                  0.000000    0.342506   clock reconvergence pessimism
                                 -0.049060    0.293446   library hold time
                                              0.293446   data required time
---------------------------------------------------------------------------------------------
                                              0.293446   data required time
                                             -0.816323   data arrival time
---------------------------------------------------------------------------------------------
                                              0.522876   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036465    0.000804    0.192506 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011590    0.072310    0.292894    0.485400 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.072320    0.000879    0.486280 v fanout54/A (sg13g2_buf_8)
     8    0.038302    0.046627    0.141212    0.627492 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.047358    0.004446    0.631938 v _213_/A (sg13g2_nand3_1)
     2    0.009771    0.081768    0.087888    0.719826 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.081778    0.000718    0.720544 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002186    0.047706    0.098521    0.819065 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.047706    0.000079    0.819144 v _300_/D (sg13g2_dfrbpq_1)
                                              0.819144   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036465    0.000841    0.192543 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.342543   clock uncertainty
                                  0.000000    0.342543   clock reconvergence pessimism
                                 -0.055476    0.287067   library hold time
                                              0.287067   data required time
---------------------------------------------------------------------------------------------
                                              0.287067   data required time
                                             -0.819144   data arrival time
---------------------------------------------------------------------------------------------
                                              0.532077   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036465    0.000885    0.192587 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008366    0.056590    0.280280    0.472867 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.056591    0.000346    0.473212 v fanout70/A (sg13g2_buf_8)
     5    0.028364    0.041090    0.127830    0.601042 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.041119    0.001913    0.602955 v _199_/A (sg13g2_xnor2_1)
     2    0.010362    0.117738    0.149219    0.752174 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.117740    0.000644    0.752818 v _200_/B (sg13g2_xor2_1)
     1    0.002015    0.039374    0.108449    0.861267 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.039374    0.000073    0.861340 v _296_/D (sg13g2_dfrbpq_1)
                                              0.861340   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036465    0.000885    0.192587 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.342587   clock uncertainty
                                  0.000000    0.342587   clock reconvergence pessimism
                                 -0.052120    0.290467   library hold time
                                              0.290467   data required time
---------------------------------------------------------------------------------------------
                                              0.290467   data required time
                                             -0.861340   data arrival time
---------------------------------------------------------------------------------------------
                                              0.570873   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036465    0.000804    0.192506 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011590    0.072310    0.292894    0.485400 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.072320    0.000879    0.486280 v fanout54/A (sg13g2_buf_8)
     8    0.038302    0.046627    0.141212    0.627492 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.047332    0.004343    0.631835 v _191_/B (sg13g2_xnor2_1)
     2    0.008606    0.101420    0.129228    0.761063 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.101420    0.000284    0.761347 v _192_/B (sg13g2_xnor2_1)
     1    0.002289    0.048297    0.107125    0.868472 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.048297    0.000085    0.868557 v _294_/D (sg13g2_dfrbpq_2)
                                              0.868557   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034579    0.000633    0.190723 ^ _294_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.340723   clock uncertainty
                                  0.000000    0.340723   clock reconvergence pessimism
                                 -0.056326    0.284396   library hold time
                                              0.284396   data required time
---------------------------------------------------------------------------------------------
                                              0.284396   data required time
                                             -0.868557   data arrival time
---------------------------------------------------------------------------------------------
                                              0.584161   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036465    0.000804    0.192506 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011590    0.072310    0.292894    0.485400 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.072320    0.000879    0.486280 v fanout54/A (sg13g2_buf_8)
     8    0.038302    0.046627    0.141212    0.627492 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.047279    0.004130    0.631622 v _206_/B (sg13g2_xnor2_1)
     2    0.009057    0.105453    0.132392    0.764014 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.105453    0.000296    0.764309 v _208_/A (sg13g2_xor2_1)
     1    0.001778    0.038611    0.111246    0.875555 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.038611    0.000068    0.875623 v _298_/D (sg13g2_dfrbpq_1)
                                              0.875623   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000347    0.190436 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.340436   clock uncertainty
                                  0.000000    0.340436   clock reconvergence pessimism
                                 -0.052357    0.288079   library hold time
                                              0.288079   data required time
---------------------------------------------------------------------------------------------
                                              0.288079   data required time
                                             -0.875623   data arrival time
---------------------------------------------------------------------------------------------
                                              0.587544   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036465    0.000804    0.192506 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011590    0.072310    0.292894    0.485400 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.072320    0.000879    0.486280 v fanout54/A (sg13g2_buf_8)
     8    0.038302    0.046627    0.141212    0.627492 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.046843    0.001928    0.629419 v _195_/B (sg13g2_xor2_1)
     2    0.009846    0.074277    0.134267    0.763687 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.074282    0.000692    0.764379 v _196_/B (sg13g2_xor2_1)
     1    0.004472    0.050426    0.108929    0.873308 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.050426    0.000303    0.873611 v _295_/D (sg13g2_dfrbpq_1)
                                              0.873611   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036463    0.000472    0.192174 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.342174   clock uncertainty
                                  0.000000    0.342174   clock reconvergence pessimism
                                 -0.056572    0.285602   library hold time
                                              0.285602   data required time
---------------------------------------------------------------------------------------------
                                              0.285602   data required time
                                             -0.873611   data arrival time
---------------------------------------------------------------------------------------------
                                              0.588009   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000140    0.190229 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.014192    0.084934    0.302590    0.492819 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.084934    0.000330    0.493149 v fanout68/A (sg13g2_buf_8)
     6    0.034622    0.044871    0.146411    0.639561 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.044899    0.001851    0.641412 v _202_/A (sg13g2_xor2_1)
     2    0.009788    0.073927    0.140717    0.782129 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.073927    0.000326    0.782455 v _204_/A (sg13g2_xor2_1)
     1    0.002060    0.039550    0.099706    0.882161 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.039550    0.000076    0.882237 v _297_/D (sg13g2_dfrbpq_1)
                                              0.882237   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000140    0.190229 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.340229   clock uncertainty
                                  0.000000    0.340229   clock reconvergence pessimism
                                 -0.052735    0.287494   library hold time
                                              0.287494   data required time
---------------------------------------------------------------------------------------------
                                              0.287494   data required time
                                             -0.882237   data arrival time
---------------------------------------------------------------------------------------------
                                              0.594743   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000347    0.190436 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.011814    0.073296    0.292995    0.483431 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.073297    0.000427    0.483858 v fanout63/A (sg13g2_buf_8)
     6    0.031546    0.043047    0.138927    0.622786 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.043079    0.001924    0.624710 v _205_/A (sg13g2_nand2_1)
     1    0.003615    0.040697    0.052626    0.677336 ^ _205_/Y (sg13g2_nand2_1)
                                                         _035_ (net)
                      0.040697    0.000271    0.677608 ^ _209_/B1 (sg13g2_o21ai_1)
     1    0.006585    0.083259    0.093215    0.770822 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.083264    0.000511    0.771334 v _211_/A (sg13g2_xnor2_1)
     1    0.003163    0.055024    0.118433    0.889767 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.055024    0.000119    0.889886 v _299_/D (sg13g2_dfrbpq_1)
                                              0.889886   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    0.190463 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.340463   clock uncertainty
                                  0.000000    0.340463   clock reconvergence pessimism
                                 -0.058967    0.281496   library hold time
                                              0.281496   data required time
---------------------------------------------------------------------------------------------
                                              0.281496   data required time
                                             -0.889886   data arrival time
---------------------------------------------------------------------------------------------
                                              0.608389   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036465    0.000841    0.192543 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010297    0.065940    0.287898    0.480441 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.065945    0.000627    0.481068 v output2/A (sg13g2_buf_2)
     1    0.080736    0.216574    0.275996    0.757064 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.216716    0.003543    0.760606 v sign (out)
                                              0.760606   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.760606   data arrival time
---------------------------------------------------------------------------------------------
                                              0.610606   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036465    0.000841    0.192543 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010474    0.080286    0.294659    0.487202 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.080288    0.000585    0.487787 ^ _127_/A (sg13g2_inv_1)
     1    0.009934    0.068142    0.089505    0.577292 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.068193    0.001137    0.578430 v output3/A (sg13g2_buf_2)
     1    0.080959    0.217146    0.277562    0.855992 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.217291    0.003617    0.859609 v signB (out)
                                              0.859609   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.859609   data arrival time
---------------------------------------------------------------------------------------------
                                              0.709609   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    0.190463 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012996    0.095241    0.305143    0.495606 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095242    0.000466    0.496072 ^ fanout59/A (sg13g2_buf_8)
     8    0.040308    0.051790    0.148895    0.644966 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053073    0.006231    0.651198 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.003602    0.063725    0.083121    0.734319 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.063725    0.000233    0.734552 v output15/A (sg13g2_buf_2)
     1    0.084465    0.225016    0.279853    1.014404 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.225328    0.006198    1.020602 v sine_out[1] (out)
                                              1.020602   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.020602   data arrival time
---------------------------------------------------------------------------------------------
                                              0.870602   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034579    0.000633    0.190723 ^ _294_/CLK (sg13g2_dfrbpq_2)
     3    0.015236    0.068070    0.302507    0.493229 ^ _294_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_1.A (net)
                      0.068070    0.000119    0.493348 ^ _178_/A2 (sg13g2_a21oi_1)
     1    0.004109    0.036477    0.110786    0.604134 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.036478    0.000165    0.604299 v _179_/B (sg13g2_nand2_1)
     2    0.007042    0.063737    0.071712    0.676012 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.063738    0.000411    0.676423 ^ _281_/B (sg13g2_nor2_1)
     1    0.007835    0.056531    0.076276    0.752699 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.056560    0.001031    0.753730 v output35/A (sg13g2_buf_2)
     1    0.083538    0.222682    0.274560    1.028290 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.222967    0.005842    1.034132 v sine_out[8] (out)
                                              1.034132   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.034132   data arrival time
---------------------------------------------------------------------------------------------
                                              0.884132   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    0.190463 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012996    0.095241    0.305143    0.495606 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095242    0.000491    0.496097 ^ fanout58/A (sg13g2_buf_2)
     7    0.029736    0.109162    0.194271    0.690367 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.109406    0.003755    0.694123 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.005311    0.053447    0.083122    0.777244 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.053449    0.000331    0.777576 v output16/A (sg13g2_buf_2)
     1    0.081975    0.218771    0.270026    1.047602 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.219045    0.005688    1.053290 v sine_out[20] (out)
                                              1.053290   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.053290   data arrival time
---------------------------------------------------------------------------------------------
                                              0.903290   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    0.190463 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012996    0.095241    0.305143    0.495606 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095242    0.000491    0.496097 ^ fanout58/A (sg13g2_buf_2)
     7    0.029736    0.109162    0.194271    0.690367 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.109442    0.004086    0.694453 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.004076    0.054079    0.085474    0.779927 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.054079    0.000293    0.780221 v output12/A (sg13g2_buf_2)
     1    0.081767    0.218248    0.270040    1.050261 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.218517    0.005611    1.055872 v sine_out[17] (out)
                                              1.055872   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.055872   data arrival time
---------------------------------------------------------------------------------------------
                                              0.905872   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    0.190463 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012996    0.095241    0.305143    0.495606 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095242    0.000491    0.496097 ^ fanout58/A (sg13g2_buf_2)
     7    0.029736    0.109162    0.194271    0.690367 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.109356    0.003254    0.693621 ^ _160_/A (sg13g2_nor2_1)
     1    0.005249    0.047618    0.092660    0.786281 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.047618    0.000174    0.786455 v output14/A (sg13g2_buf_2)
     1    0.081908    0.218590    0.267018    1.053473 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.218843    0.005393    1.058866 v sine_out[19] (out)
                                              1.058866   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.058866   data arrival time
---------------------------------------------------------------------------------------------
                                              0.908866   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000140    0.190229 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.014602    0.104810    0.312525    0.502754 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.104810    0.000343    0.503097 ^ fanout68/A (sg13g2_buf_8)
     6    0.035397    0.049205    0.151324    0.654421 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.049429    0.003109    0.657531 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.004614    0.076463    0.109740    0.767270 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.076464    0.000325    0.767595 v output29/A (sg13g2_buf_2)
     1    0.085042    0.227825    0.287488    1.055083 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.228161    0.006478    1.061561 v sine_out[32] (out)
                                              1.061561   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.061561   data arrival time
---------------------------------------------------------------------------------------------
                                              0.911561   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    0.190463 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012996    0.095241    0.305143    0.495606 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095242    0.000491    0.496097 ^ fanout58/A (sg13g2_buf_2)
     7    0.029736    0.109162    0.194271    0.690367 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.109420    0.003883    0.694251 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.006477    0.058518    0.088771    0.783022 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.058520    0.000463    0.783485 v output11/A (sg13g2_buf_2)
     1    0.081863    0.218490    0.272579    1.056064 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.218762    0.005641    1.061705 v sine_out[16] (out)
                                              1.061705   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.061705   data arrival time
---------------------------------------------------------------------------------------------
                                              0.911705   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    0.190463 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012996    0.095241    0.305143    0.495606 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095242    0.000491    0.496097 ^ fanout58/A (sg13g2_buf_2)
     7    0.029736    0.109162    0.194271    0.690367 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.109368    0.003384    0.693751 ^ _167_/A (sg13g2_nor2_1)
     1    0.007511    0.059662    0.103042    0.796793 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.059666    0.000521    0.797314 v output19/A (sg13g2_buf_2)
     1    0.082172    0.219268    0.273693    1.071007 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.219546    0.005739    1.076747 v sine_out[23] (out)
                                              1.076747   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.076747   data arrival time
---------------------------------------------------------------------------------------------
                                              0.926747   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034579    0.000633    0.190723 ^ _294_/CLK (sg13g2_dfrbpq_2)
     3    0.015236    0.068070    0.302507    0.493229 ^ _294_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_1.A (net)
                      0.068070    0.000119    0.493348 ^ _178_/A2 (sg13g2_a21oi_1)
     1    0.004109    0.036477    0.110786    0.604134 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.036478    0.000165    0.604299 v _179_/B (sg13g2_nand2_1)
     2    0.007042    0.063737    0.071712    0.676012 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.063738    0.000406    0.676417 ^ _180_/B (sg13g2_nand2_1)
     1    0.007682    0.090744    0.117417    0.793834 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.090760    0.000961    0.794795 v output24/A (sg13g2_buf_2)
     1    0.083906    0.223625    0.293539    1.088334 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.223907    0.005829    1.094163 v sine_out[28] (out)
                                              1.094163   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.094163   data arrival time
---------------------------------------------------------------------------------------------
                                              0.944163   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000347    0.190436 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012224    0.090646    0.301640    0.492076 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.090647    0.000443    0.492519 ^ fanout63/A (sg13g2_buf_8)
     6    0.032248    0.046568    0.142942    0.635461 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.046584    0.001238    0.636699 ^ _135_/A (sg13g2_nor2_1)
     1    0.003064    0.031842    0.055705    0.692404 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.031842    0.000120    0.692524 v _174_/A (sg13g2_nand2_1)
     1    0.003214    0.036245    0.046413    0.738936 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.036245    0.000127    0.739063 ^ _175_/B (sg13g2_nand2_1)
     1    0.005879    0.072615    0.093177    0.832241 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.072615    0.000195    0.832435 v output22/A (sg13g2_buf_2)
     1    0.082935    0.221190    0.281899    1.114334 v output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.221485    0.005959    1.120293 v sine_out[26] (out)
                                              1.120293   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.120293   data arrival time
---------------------------------------------------------------------------------------------
                                              0.970293   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000347    0.190436 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012224    0.090646    0.301640    0.492076 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.090647    0.000443    0.492519 ^ fanout63/A (sg13g2_buf_8)
     6    0.032248    0.046568    0.142942    0.635461 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.046580    0.000965    0.636427 ^ fanout62/A (sg13g2_buf_8)
     8    0.029484    0.043276    0.116035    0.752462 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.043313    0.002133    0.754594 ^ _157_/A1 (sg13g2_a21oi_1)
     1    0.006074    0.046065    0.106358    0.860952 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.046067    0.000378    0.861331 v output13/A (sg13g2_buf_2)
     1    0.081842    0.218434    0.265864    1.127195 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.218705    0.005636    1.132831 v sine_out[18] (out)
                                              1.132831   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.132831   data arrival time
---------------------------------------------------------------------------------------------
                                              0.982831   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036464    0.000633    0.192335 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001836    0.031153    0.255557    0.447892 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.031153    0.000069    0.447961 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008440    0.086476    0.586891    1.034851 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.086476    0.000344    1.035195 ^ fanout76/A (sg13g2_buf_8)
     7    0.040074    0.051628    0.144931    1.180126 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.051867    0.002610    1.182736 ^ _128_/A (sg13g2_inv_2)
     5    0.025451    0.076728    0.085254    1.267990 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.076770    0.001118    1.269108 v _293_/D (sg13g2_dfrbpq_1)
                                              1.269108   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036464    0.000633    0.192335 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.342335   clock uncertainty
                                  0.000000    0.342335   clock reconvergence pessimism
                                 -0.067182    0.275153   library hold time
                                              0.275153   data required time
---------------------------------------------------------------------------------------------
                                              0.275153   data required time
                                             -1.269108   data arrival time
---------------------------------------------------------------------------------------------
                                              0.993955   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036463    0.000472    0.192174 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008765    0.070208    0.286989    0.479163 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.070208    0.000362    0.479525 ^ fanout72/A (sg13g2_buf_8)
     8    0.041148    0.051642    0.135662    0.615186 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.052234    0.002952    0.618138 ^ fanout71/A (sg13g2_buf_8)
     8    0.039822    0.050538    0.125443    0.743581 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.050764    0.002628    0.746210 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.004470    0.075335    0.109317    0.855526 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.075335    0.000286    0.855812 v output28/A (sg13g2_buf_2)
     1    0.084688    0.226954    0.286177    1.141989 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.227286    0.006452    1.148441 v sine_out[31] (out)
                                              1.148441   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.148441   data arrival time
---------------------------------------------------------------------------------------------
                                              0.998441   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    0.190463 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012996    0.095241    0.305143    0.495606 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095242    0.000466    0.496072 ^ fanout59/A (sg13g2_buf_8)
     8    0.040308    0.051790    0.148895    0.644966 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053133    0.006411    0.651378 ^ _130_/B (sg13g2_nor2_1)
     2    0.012141    0.075868    0.089492    0.740869 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.075870    0.000317    0.741186 v _284_/A (sg13g2_and2_1)
     1    0.009462    0.063331    0.147256    0.888443 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.063339    0.000732    0.889174 v output7/A (sg13g2_buf_2)
     1    0.082914    0.221127    0.276996    1.166170 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.221410    0.005813    1.171983 v sine_out[12] (out)
                                              1.171983   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.171983   data arrival time
---------------------------------------------------------------------------------------------
                                              1.021983   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000347    0.190436 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012224    0.090646    0.301640    0.492076 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.090647    0.000443    0.492519 ^ fanout63/A (sg13g2_buf_8)
     6    0.032248    0.046568    0.142942    0.635461 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.046580    0.000965    0.636427 ^ fanout62/A (sg13g2_buf_8)
     8    0.029484    0.043276    0.116035    0.752462 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.043313    0.002128    0.754589 ^ _176_/A1 (sg13g2_o21ai_1)
     1    0.007590    0.093017    0.128175    0.882764 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.093018    0.000515    0.883279 v output23/A (sg13g2_buf_2)
     1    0.083049    0.221471    0.293337    1.176616 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.221739    0.005626    1.182241 v sine_out[27] (out)
                                              1.182241   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.182241   data arrival time
---------------------------------------------------------------------------------------------
                                              1.032241   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000347    0.190436 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.011814    0.073296    0.292995    0.483431 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.073297    0.000427    0.483858 v fanout63/A (sg13g2_buf_8)
     6    0.031546    0.043047    0.138927    0.622786 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.043058    0.000942    0.623728 v _150_/A (sg13g2_and2_1)
     3    0.013227    0.081567    0.145660    0.769387 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.081584    0.001154    0.770541 v _165_/A1 (sg13g2_a21oi_1)
     1    0.003791    0.060140    0.121705    0.892246 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.060140    0.000265    0.892512 ^ output18/A (sg13g2_buf_2)
     1    0.081905    0.266832    0.289920    1.182432 ^ output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.267010    0.005709    1.188141 ^ sine_out[22] (out)
                                              1.188141   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.188141   data arrival time
---------------------------------------------------------------------------------------------
                                              1.038141   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    0.190463 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012996    0.095241    0.305143    0.495606 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095242    0.000466    0.496072 ^ fanout59/A (sg13g2_buf_8)
     8    0.040308    0.051790    0.148895    0.644966 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053133    0.006411    0.651378 ^ _130_/B (sg13g2_nor2_1)
     2    0.012141    0.075868    0.089492    0.740869 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.075890    0.001065    0.741935 v _136_/B (sg13g2_nand2b_2)
     4    0.020856    0.084591    0.096200    0.838135 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.084611    0.001068    0.839203 ^ _279_/A (sg13g2_nor2_1)
     1    0.004642    0.050327    0.079935    0.919138 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.050328    0.000318    0.919457 v output34/A (sg13g2_buf_2)
     1    0.081811    0.218357    0.268093    1.187550 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.218630    0.005656    1.193205 v sine_out[7] (out)
                                              1.193205   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.193205   data arrival time
---------------------------------------------------------------------------------------------
                                              1.043205   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000347    0.190436 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.011814    0.073296    0.292995    0.483431 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.073297    0.000427    0.483858 v fanout63/A (sg13g2_buf_8)
     6    0.031546    0.043047    0.138927    0.622786 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.043058    0.000942    0.623728 v _150_/A (sg13g2_and2_1)
     3    0.013227    0.081567    0.145660    0.769387 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.081576    0.000870    0.770257 v _164_/A1 (sg13g2_a21oi_1)
     1    0.004309    0.064514    0.126539    0.896796 ^ _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.064514    0.000276    0.897072 ^ output17/A (sg13g2_buf_2)
     1    0.081915    0.266868    0.292445    1.189518 ^ output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.267045    0.005694    1.195211 ^ sine_out[21] (out)
                                              1.195211   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.195211   data arrival time
---------------------------------------------------------------------------------------------
                                              1.045211   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    0.190463 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012996    0.095241    0.305143    0.495606 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095242    0.000466    0.496072 ^ fanout59/A (sg13g2_buf_8)
     8    0.040308    0.051790    0.148895    0.644966 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.052077    0.002303    0.647269 ^ _255_/A (sg13g2_nor4_1)
     1    0.004024    0.056015    0.072951    0.720221 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.056015    0.000162    0.720383 v _256_/B2 (sg13g2_a22oi_1)
     1    0.007922    0.136758    0.138582    0.858965 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.136763    0.000991    0.859956 ^ output4/A (sg13g2_buf_2)
     1    0.083442    0.271907    0.331473    1.191430 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.272129    0.006428    1.197857 ^ sine_out[0] (out)
                                              1.197857   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.197857   data arrival time
---------------------------------------------------------------------------------------------
                                              1.047858   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    0.190463 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012996    0.095241    0.305143    0.495606 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095242    0.000466    0.496072 ^ fanout59/A (sg13g2_buf_8)
     8    0.040308    0.051790    0.148895    0.644966 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.052663    0.004878    0.649845 ^ _143_/A (sg13g2_nor2_1)
     2    0.010979    0.073953    0.090761    0.740605 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.073980    0.000288    0.740893 v _147_/A (sg13g2_nand2_1)
     2    0.010620    0.085747    0.098970    0.839863 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.085767    0.001052    0.840915 ^ _275_/B (sg13g2_nor2_1)
     1    0.006884    0.054065    0.082035    0.922950 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.054103    0.000743    0.923693 v output30/A (sg13g2_buf_2)
     1    0.082936    0.221186    0.271915    1.195608 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.221486    0.006021    1.201629 v sine_out[3] (out)
                                              1.201629   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.201629   data arrival time
---------------------------------------------------------------------------------------------
                                              1.051629   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    0.190463 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012996    0.095241    0.305143    0.495606 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095242    0.000466    0.496072 ^ fanout59/A (sg13g2_buf_8)
     8    0.040308    0.051790    0.148895    0.644966 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053133    0.006411    0.651378 ^ _130_/B (sg13g2_nor2_1)
     2    0.012141    0.075868    0.089492    0.740869 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.075890    0.001065    0.741935 v _136_/B (sg13g2_nand2b_2)
     4    0.020856    0.084591    0.096200    0.838135 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.084655    0.001879    0.840014 ^ _278_/A (sg13g2_nor2_1)
     1    0.006518    0.058181    0.087972    0.927986 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.058198    0.000859    0.928845 v output33/A (sg13g2_buf_2)
     1    0.082245    0.219452    0.272994    1.201838 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.219736    0.005811    1.207650 v sine_out[6] (out)
                                              1.207650   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.207650   data arrival time
---------------------------------------------------------------------------------------------
                                              1.057650   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    0.190463 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012996    0.095241    0.305143    0.495606 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095242    0.000466    0.496072 ^ fanout59/A (sg13g2_buf_8)
     8    0.040308    0.051790    0.148895    0.644966 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053133    0.006411    0.651378 ^ _130_/B (sg13g2_nor2_1)
     2    0.012141    0.075868    0.089492    0.740869 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.075890    0.001065    0.741935 v _136_/B (sg13g2_nand2b_2)
     4    0.020856    0.084591    0.096200    0.838135 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.084628    0.001431    0.839566 ^ _277_/A (sg13g2_nor2_1)
     1    0.007118    0.060798    0.090688    0.930255 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.060802    0.000530    0.930784 v output32/A (sg13g2_buf_2)
     1    0.082274    0.219516    0.274672    1.205456 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.219776    0.005506    1.210962 v sine_out[5] (out)
                                              1.210962   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.210962   data arrival time
---------------------------------------------------------------------------------------------
                                              1.060962   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    0.190463 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012996    0.095241    0.305143    0.495606 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095242    0.000466    0.496072 ^ fanout59/A (sg13g2_buf_8)
     8    0.040308    0.051790    0.148895    0.644966 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.052663    0.004878    0.649845 ^ _143_/A (sg13g2_nor2_1)
     2    0.010979    0.073953    0.090761    0.740605 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.073982    0.000442    0.741048 v _144_/B (sg13g2_nand2_1)
     2    0.006793    0.063555    0.088084    0.829132 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.063555    0.000202    0.829333 ^ _212_/B (sg13g2_nor2_1)
     2    0.011671    0.075235    0.092700    0.922033 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.075267    0.000669    0.922702 v output26/A (sg13g2_buf_2)
     1    0.083188    0.221820    0.283856    1.206558 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.222109    0.005895    1.212453 v sine_out[2] (out)
                                              1.212453   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.212453   data arrival time
---------------------------------------------------------------------------------------------
                                              1.062453   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    0.190463 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012996    0.095241    0.305143    0.495606 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095242    0.000466    0.496072 ^ fanout59/A (sg13g2_buf_8)
     8    0.040308    0.051790    0.148895    0.644966 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053133    0.006411    0.651378 ^ _130_/B (sg13g2_nor2_1)
     2    0.012141    0.075868    0.089492    0.740869 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.075890    0.001065    0.741935 v _136_/B (sg13g2_nand2b_2)
     4    0.020856    0.084591    0.096200    0.838135 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.084668    0.002057    0.840193 ^ _276_/A (sg13g2_nor2_1)
     1    0.008292    0.066095    0.095592    0.935784 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.066155    0.001127    0.936912 v output31/A (sg13g2_buf_2)
     1    0.082646    0.220454    0.278139    1.215050 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.220723    0.005638    1.220688 v sine_out[4] (out)
                                              1.220688   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.220688   data arrival time
---------------------------------------------------------------------------------------------
                                              1.070688   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    0.190463 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012996    0.095241    0.305143    0.495606 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095242    0.000466    0.496072 ^ fanout59/A (sg13g2_buf_8)
     8    0.040308    0.051790    0.148895    0.644966 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053083    0.006263    0.651230 ^ _131_/B (sg13g2_or2_1)
     6    0.027097    0.179317    0.214741    0.865971 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.179379    0.000975    0.866946 ^ _282_/B1 (sg13g2_a21oi_1)
     1    0.003979    0.061184    0.095387    0.962332 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.061184    0.000244    0.962576 v output5/A (sg13g2_buf_2)
     1    0.083627    0.222921    0.276962    1.239539 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.223223    0.006076    1.245614 v sine_out[10] (out)
                                              1.245614   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.245614   data arrival time
---------------------------------------------------------------------------------------------
                                              1.095614   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    0.190463 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012996    0.095241    0.305143    0.495606 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095242    0.000466    0.496072 ^ fanout59/A (sg13g2_buf_8)
     8    0.040308    0.051790    0.148895    0.644966 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053083    0.006263    0.651230 ^ _131_/B (sg13g2_or2_1)
     6    0.027097    0.179317    0.214741    0.865971 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.179379    0.001006    0.866977 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.004357    0.062719    0.097606    0.964583 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.062720    0.000275    0.964858 v output36/A (sg13g2_buf_2)
     1    0.082176    0.219278    0.275352    1.240210 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.219556    0.005739    1.245949 v sine_out[9] (out)
                                              1.245949   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.245949   data arrival time
---------------------------------------------------------------------------------------------
                                              1.095949   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    0.190463 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012996    0.095241    0.305143    0.495606 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095242    0.000466    0.496072 ^ fanout59/A (sg13g2_buf_8)
     8    0.040308    0.051790    0.148895    0.644966 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053083    0.006263    0.651230 ^ _131_/B (sg13g2_or2_1)
     6    0.027097    0.179317    0.214741    0.865971 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.179381    0.001123    0.867094 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.005073    0.065633    0.101818    0.968912 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.065633    0.000327    0.969239 v output8/A (sg13g2_buf_2)
     1    0.083020    0.221387    0.278617    1.247856 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.221650    0.005565    1.253421 v sine_out[13] (out)
                                              1.253421   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.253421   data arrival time
---------------------------------------------------------------------------------------------
                                              1.103421   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    0.190463 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012996    0.095241    0.305143    0.495606 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095242    0.000466    0.496072 ^ fanout59/A (sg13g2_buf_8)
     8    0.040308    0.051790    0.148895    0.644966 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.052663    0.004878    0.649845 ^ _143_/A (sg13g2_nor2_1)
     2    0.010979    0.073953    0.090761    0.740605 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.073982    0.000442    0.741048 v _144_/B (sg13g2_nand2_1)
     2    0.006793    0.063555    0.088084    0.829132 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.063555    0.000218    0.829349 ^ _145_/B (sg13g2_nand2_1)
     1    0.008554    0.098379    0.123541    0.952890 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.098424    0.000836    0.953726 v output9/A (sg13g2_buf_2)
     1    0.082567    0.220288    0.294981    1.248708 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.220575    0.005862    1.254570 v sine_out[14] (out)
                                              1.254570   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.254570   data arrival time
---------------------------------------------------------------------------------------------
                                              1.104569   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    0.190463 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012996    0.095241    0.305143    0.495606 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095242    0.000466    0.496072 ^ fanout59/A (sg13g2_buf_8)
     8    0.040308    0.051790    0.148895    0.644966 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.052663    0.004878    0.649845 ^ _143_/A (sg13g2_nor2_1)
     2    0.010979    0.073953    0.090761    0.740605 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.073980    0.000288    0.740893 v _147_/A (sg13g2_nand2_1)
     2    0.010620    0.085747    0.098970    0.839863 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.085756    0.000697    0.840560 ^ _149_/B (sg13g2_nand2_1)
     1    0.006795    0.084635    0.120979    0.961539 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.084636    0.000476    0.962015 v output10/A (sg13g2_buf_2)
     1    0.082790    0.220831    0.288140    1.250155 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.221116    0.005854    1.256009 v sine_out[15] (out)
                                              1.256009   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.256009   data arrival time
---------------------------------------------------------------------------------------------
                                              1.106009   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    0.190463 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012996    0.095241    0.305143    0.495606 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095242    0.000466    0.496072 ^ fanout59/A (sg13g2_buf_8)
     8    0.040308    0.051790    0.148895    0.644966 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053083    0.006263    0.651230 ^ _131_/B (sg13g2_or2_1)
     6    0.027097    0.179317    0.214741    0.865971 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.179384    0.001248    0.867219 ^ _283_/B1 (sg13g2_a21oi_1)
     1    0.005326    0.066662    0.103313    0.970532 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.066665    0.000331    0.970864 v output6/A (sg13g2_buf_2)
     1    0.083350    0.222220    0.279569    1.250433 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.222506    0.005857    1.256289 v sine_out[11] (out)
                                              1.256289   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.256289   data arrival time
---------------------------------------------------------------------------------------------
                                              1.106289   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000347    0.190436 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012224    0.090646    0.301640    0.492076 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.090647    0.000443    0.492519 ^ fanout63/A (sg13g2_buf_8)
     6    0.032248    0.046568    0.142942    0.635461 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.046580    0.000965    0.636427 ^ fanout62/A (sg13g2_buf_8)
     8    0.029484    0.043276    0.116035    0.752462 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.043315    0.002184    0.754646 ^ _168_/A (sg13g2_nor2_1)
     2    0.006884    0.053048    0.069385    0.824031 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.053050    0.000405    0.824436 v _169_/B (sg13g2_nand2_1)
     1    0.003508    0.045978    0.063112    0.887548 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.045978    0.000139    0.887687 ^ _170_/B (sg13g2_nand2_1)
     1    0.004727    0.063464    0.089283    0.976970 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.063464    0.000313    0.977284 v output20/A (sg13g2_buf_2)
     1    0.082081    0.219043    0.275542    1.252825 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.219324    0.005776    1.258601 v sine_out[24] (out)
                                              1.258601   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.258601   data arrival time
---------------------------------------------------------------------------------------------
                                              1.108601   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000347    0.190436 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.011814    0.073296    0.292995    0.483431 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.073297    0.000427    0.483858 v fanout63/A (sg13g2_buf_8)
     6    0.031546    0.043047    0.138927    0.622786 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.043058    0.000941    0.623727 v fanout62/A (sg13g2_buf_8)
     8    0.028975    0.041192    0.121215    0.744942 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.041206    0.001298    0.746240 v _181_/A (sg13g2_and2_1)
     4    0.013688    0.083697    0.146918    0.893158 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.083700    0.000573    0.893731 v _184_/B1 (sg13g2_a21oi_1)
     1    0.002806    0.059021    0.078714    0.972444 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.059021    0.000111    0.972555 ^ output25/A (sg13g2_buf_2)
     1    0.083415    0.271497    0.292693    1.265248 ^ output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.271660    0.005512    1.270761 ^ sine_out[29] (out)
                                              1.270761   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.270761   data arrival time
---------------------------------------------------------------------------------------------
                                              1.120761   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000347    0.190436 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012224    0.090646    0.301640    0.492076 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.090647    0.000443    0.492519 ^ fanout63/A (sg13g2_buf_8)
     6    0.032248    0.046568    0.142942    0.635461 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.046580    0.000965    0.636427 ^ fanout62/A (sg13g2_buf_8)
     8    0.029484    0.043276    0.116035    0.752462 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.043315    0.002184    0.754646 ^ _168_/A (sg13g2_nor2_1)
     2    0.006884    0.053048    0.069385    0.824031 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.053050    0.000419    0.824450 v _171_/B (sg13g2_nand2_1)
     1    0.004743    0.053362    0.068801    0.893251 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.053363    0.000326    0.893577 ^ _172_/B (sg13g2_nand2_1)
     1    0.005283    0.068908    0.096331    0.989908 v _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.068908    0.000322    0.990230 v output21/A (sg13g2_buf_2)
     1    0.082576    0.220286    0.279386    1.269616 v output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.220566    0.005770    1.275386 v sine_out[25] (out)
                                              1.275386   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.275386   data arrival time
---------------------------------------------------------------------------------------------
                                              1.125386   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000347    0.190436 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012224    0.090646    0.301640    0.492076 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.090647    0.000443    0.492519 ^ fanout63/A (sg13g2_buf_8)
     6    0.032248    0.046568    0.142942    0.635461 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.046580    0.000965    0.636427 ^ fanout62/A (sg13g2_buf_8)
     8    0.029484    0.043276    0.116035    0.752462 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.043291    0.001321    0.753782 ^ _181_/A (sg13g2_and2_1)
     4    0.014305    0.106761    0.177905    0.931687 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.106762    0.000481    0.932168 ^ _186_/B1 (sg13g2_a21oi_1)
     1    0.004346    0.049034    0.077672    1.009840 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.049035    0.000289    1.010129 v output27/A (sg13g2_buf_2)
     1    0.083382    0.223726    0.269683    1.279812 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.223984    0.006330    1.286143 v sine_out[30] (out)
                                              1.286143   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.286143   data arrival time
---------------------------------------------------------------------------------------------
                                              1.136142   slack (MET)



