`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 09/07/2021 02:55:42 PM
// Design Name: 
// Module Name: counter
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module counter#(parameter N=18, parameter M=2)(
    input logic clk,
    input logic rst,
    input logic [M-1:0] count
    );
    
    logic [N-1:0] state, nstate;
    
    always_ff @(posedge(clk), posedge(rst))
        if(rst)
            state<=0;
            else
            state<=nstate;
           
       
   assign nstate=state+1;
   
   assign count = state[N-1:N-M]; 
endmodule
