{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715119067436 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715119067436 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 23:57:47 2024 " "Processing started: Tue May 07 23:57:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715119067436 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715119067436 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off detector_top -c detector_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off detector_top -c detector_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715119067436 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715119067797 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715119067797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/feina/coincidence_detector/rtl/pos_edge_det.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/adria/documents/feina/coincidence_detector/rtl/pos_edge_det.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pos_edge_det " "Found entity 1: pos_edge_det" {  } { { "../rtl/pos_edge_det.sv" "" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/rtl/pos_edge_det.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715119073690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715119073690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/feina/coincidence_detector/rtl/detector_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/adria/documents/feina/coincidence_detector/rtl/detector_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 detector_top " "Found entity 1: detector_top" {  } { { "../rtl/detector_top.sv" "" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/rtl/detector_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715119073693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715119073693 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "detector.sv(31) " "Verilog HDL information at detector.sv(31): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/detector.sv" "" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/rtl/detector.sv" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1715119073696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/feina/coincidence_detector/rtl/detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/adria/documents/feina/coincidence_detector/rtl/detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 detector " "Found entity 1: detector" {  } { { "../rtl/detector.sv" "" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/rtl/detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715119073697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715119073697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/feina/coincidence_detector/rtl/delaygenerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/adria/documents/feina/coincidence_detector/rtl/delaygenerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DelayGenerator " "Found entity 1: DelayGenerator" {  } { { "../rtl/DelayGenerator.sv" "" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/rtl/DelayGenerator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715119073698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715119073698 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "detector_top " "Elaborating entity \"detector_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715119073724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detector detector:det " "Elaborating entity \"detector\" for hierarchy \"detector:det\"" {  } { { "../rtl/detector_top.sv" "det" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/rtl/detector_top.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715119073734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayGenerator detector:det\|DelayGenerator:delay " "Elaborating entity \"DelayGenerator\" for hierarchy \"detector:det\|DelayGenerator:delay\"" {  } { { "../rtl/detector.sv" "delay" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/rtl/detector.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715119073751 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 DelayGenerator.sv(22) " "Verilog HDL assignment warning at DelayGenerator.sv(22): truncated value with size 3 to match size of target (2)" {  } { { "../rtl/DelayGenerator.sv" "" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/rtl/DelayGenerator.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715119073752 "|detector_top|detector:det|DelayGenerator:delay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pos_edge_det detector:det\|pos_edge_det:posedge_det " "Elaborating entity \"pos_edge_det\" for hierarchy \"detector:det\|pos_edge_det:posedge_det\"" {  } { { "../rtl/detector.sv" "posedge_det" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/rtl/detector.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715119073767 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715119074300 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/adria/Documents/Feina/coincidence_detector/syn/output_files/detector_top.map.smsg " "Generated suppressed messages file C:/Users/adria/Documents/Feina/coincidence_detector/syn/output_files/detector_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715119074500 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715119074586 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715119074586 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "279 " "Implemented 279 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715119074642 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715119074642 ""} { "Info" "ICUT_CUT_TM_LCELLS" "233 " "Implemented 233 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715119074642 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715119074642 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715119074660 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 23:57:54 2024 " "Processing ended: Tue May 07 23:57:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715119074660 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715119074660 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715119074660 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715119074660 ""}
