Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr  2 13:59:14 2020
| Host         : Steven-Win10-2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dkong_wrapper_timing_summary_routed.rpt -pb dkong_wrapper_timing_summary_routed.pb -rpx dkong_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : dkong_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 291 register/latch pins with no clock driven by root clock pin: dkong_i/dkong_system_wrapper_0/inst/inst/vid/htiming_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 923 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.909    -1025.405                    352                 3759        0.019        0.000                      0                 3759        3.000        0.000                       0                   950  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
clk_fpga_0                      {0.000 5.000}        10.000          100.000         
dkong_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clkfbout_dkong_clk_wiz_0_0    {0.000 40.000}       80.000          12.500          
  coreclk_dkong_clk_wiz_0_0     {0.000 8.129}        16.259          61.506          
  soundclk_dkong_clk_wiz_0_0    {0.000 83.510}       167.021         5.987           
  vgaclk_dkong_clk_wiz_0_0      {0.000 19.861}       39.723          25.174          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                        7.845        0.000                       0                     1  
dkong_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_dkong_clk_wiz_0_0                                                                                                                                                     20.000        0.000                       0                     3  
  coreclk_dkong_clk_wiz_0_0           5.955        0.000                      0                 2572        0.088        0.000                      0                 2572        6.879        0.000                       0                   607  
  soundclk_dkong_clk_wiz_0_0        148.224        0.000                      0                  456        0.168        0.000                      0                  456       46.339        0.000                       0                   203  
  vgaclk_dkong_clk_wiz_0_0           32.875        0.000                      0                  561        0.019        0.000                      0                  561       18.881        0.000                       0                   135  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
soundclk_dkong_clk_wiz_0_0  coreclk_dkong_clk_wiz_0_0        -2.168       -2.168                      1                    1        0.079        0.000                      0                    1  
coreclk_dkong_clk_wiz_0_0   soundclk_dkong_clk_wiz_0_0       -4.909     -688.153                    193                  193        0.087        0.000                      0                  193  
coreclk_dkong_clk_wiz_0_0   vgaclk_dkong_clk_wiz_0_0         -2.827       -2.827                      1                    1        0.153        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                  From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  ----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**           coreclk_dkong_clk_wiz_0_0   soundclk_dkong_clk_wiz_0_0       -2.283     -332.257                    157                  157        0.180        0.000                      0                  157  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  dkong_i/clk_wiz_0/inst/clk_in1
  To Clock:  dkong_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dkong_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dkong_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_dkong_clk_wiz_0_0
  To Clock:  clkfbout_dkong_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_dkong_clk_wiz_0_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         80.000      77.845     BUFGCTRL_X0Y3    dkong_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  coreclk_dkong_clk_wiz_0_0
  To Clock:  coreclk_dkong_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.955ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.879ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.955ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.733ns  (logic 3.897ns (40.039%)  route 5.836ns (59.961%))
  Logic Levels:           4  (LUT3=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 17.822 - 16.259 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         1.842     1.845    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X5Y0          RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     4.717 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     4.783    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X5Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     5.208 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.407     8.614    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/debug_dslave[6]_INST_0_i_1[0]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.150     8.764 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.844     9.609    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/objram/douta[6]
    SLICE_X32Y25         LUT6 (Prop_lut6_I3_O)        0.326     9.935 f  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/objram/debug_dslave[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.883    10.818    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/di_reg_reg[6]
    SLICE_X31Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.942 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_dslave[6]_INST_0/O
                         net (fo=4, routed)           0.637    11.579    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[7]_0[6]
    SLICE_X30Y17         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         1.560    17.822    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/masterclk
    SLICE_X30Y17         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[6]/C
                         clock pessimism              0.014    17.836    
                         clock uncertainty           -0.257    17.579    
    SLICE_X30Y17         FDRE (Setup_fdre_C_D)       -0.045    17.534    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[6]
  -------------------------------------------------------------------
                         required time                         17.534    
                         arrival time                         -11.579    
  -------------------------------------------------------------------
                         slack                                  5.955    

Slack (MET) :             6.140ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.612ns  (logic 3.669ns (38.171%)  route 5.943ns (61.829%))
  Logic Levels:           4  (LUT3=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 17.822 - 16.259 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         1.748     1.751    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     4.623 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     4.689    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X3Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     5.114 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.237     8.350    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/debug_dslave[3]_INST_0_i_1[0]
    SLICE_X54Y25         LUT3 (Prop_lut3_I0_O)        0.124     8.474 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           1.616    10.090    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/objram/douta[3]
    SLICE_X30Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.214 f  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/objram/debug_dslave[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.549    10.763    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/di_reg_reg[3]
    SLICE_X30Y18         LUT6 (Prop_lut6_I0_O)        0.124    10.887 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_dslave[3]_INST_0/O
                         net (fo=4, routed)           0.477    11.363    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[7]_0[3]
    SLICE_X29Y17         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         1.560    17.822    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/masterclk
    SLICE_X29Y17         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[3]/C
                         clock pessimism              0.000    17.822    
                         clock uncertainty           -0.257    17.565    
    SLICE_X29Y17         FDRE (Setup_fdre_C_D)       -0.061    17.504    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[3]
  -------------------------------------------------------------------
                         required time                         17.504    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  6.140    

Slack (MET) :             6.216ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.456ns  (logic 3.669ns (38.802%)  route 5.787ns (61.198%))
  Logic Levels:           4  (LUT3=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 17.822 - 16.259 ) 
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         1.837     1.840    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X5Y2          RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     4.712 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     4.778    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X5Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     5.203 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           2.950     8.153    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/debug_dslave[1]_INST_0_i_1[0]
    SLICE_X54Y25         LUT3 (Prop_lut3_I0_O)        0.124     8.277 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.619     9.896    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/objram/douta[1]
    SLICE_X30Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.020 f  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/objram/debug_dslave[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.664    10.685    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/di_reg_reg[1]
    SLICE_X30Y18         LUT6 (Prop_lut6_I0_O)        0.124    10.809 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_dslave[1]_INST_0/O
                         net (fo=4, routed)           0.488    11.296    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[7]_0[1]
    SLICE_X29Y17         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         1.560    17.822    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/masterclk
    SLICE_X29Y17         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[1]/C
                         clock pessimism              0.014    17.836    
                         clock uncertainty           -0.257    17.579    
    SLICE_X29Y17         FDRE (Setup_fdre_C_D)       -0.067    17.512    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[1]
  -------------------------------------------------------------------
                         required time                         17.512    
                         arrival time                         -11.296    
  -------------------------------------------------------------------
                         slack                                  6.216    

Slack (MET) :             6.295ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/dmac/m_obus_reg[addr][15]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.047ns  (logic 1.027ns (11.352%)  route 8.020ns (88.648%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 17.786 - 16.259 ) 
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         1.741     1.744    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/masterclk
    SLICE_X24Y14         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/m_obus_reg[addr][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y14         FDRE (Prop_fdre_C_Q)         0.456     2.200 f  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/m_obus_reg[addr][15]/Q
                         net (fo=4, routed)           0.892     3.092    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_ahi[7][15]
    SLICE_X33Y18         LUT3 (Prop_lut3_I0_O)        0.120     3.212 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_ahi[7]_INST_0/O
                         net (fo=12, routed)          0.766     3.978    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/m_obus_reg[addr][15]
    SLICE_X31Y13         LUT6 (Prop_lut6_I5_O)        0.327     4.305 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[0]_INST_0/O
                         net (fo=20, routed)          1.854     6.159    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena
    SLICE_X68Y14         LUT2 (Prop_lut2_I1_O)        0.124     6.283 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena__0/O
                         net (fo=9, routed)           4.508    10.791    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ENA
    RAMB36_X2Y18         RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         1.524    17.786    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000    17.786    
                         clock uncertainty           -0.257    17.529    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.086    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         17.086    
                         arrival time                         -10.791    
  -------------------------------------------------------------------
                         slack                                  6.295    

Slack (MET) :             6.408ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.429ns  (logic 3.921ns (41.585%)  route 5.508ns (58.415%))
  Logic Levels:           4  (LUT3=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 17.822 - 16.259 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         1.694     1.697    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     4.569 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     4.635    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     5.060 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           2.927     7.987    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.152     8.139 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.214     9.353    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/objram/douta[0]
    SLICE_X32Y25         LUT6 (Prop_lut6_I3_O)        0.348     9.701 f  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/objram/debug_dslave[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.748    10.449    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/di_reg_reg[0]
    SLICE_X31Y18         LUT6 (Prop_lut6_I0_O)        0.124    10.573 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_dslave[0]_INST_0/O
                         net (fo=6, routed)           0.553    11.126    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[7]_0[0]
    SLICE_X30Y17         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         1.560    17.822    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/masterclk
    SLICE_X30Y17         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[0]/C
                         clock pessimism              0.000    17.822    
                         clock uncertainty           -0.257    17.565    
    SLICE_X30Y17         FDRE (Setup_fdre_C_D)       -0.031    17.534    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[0]
  -------------------------------------------------------------------
                         required time                         17.534    
                         arrival time                         -11.126    
  -------------------------------------------------------------------
                         slack                                  6.408    

Slack (MET) :             6.721ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/dmac/m_obus_reg[addr][15]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.614ns  (logic 1.027ns (11.922%)  route 7.587ns (88.078%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 17.779 - 16.259 ) 
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         1.741     1.744    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/masterclk
    SLICE_X24Y14         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/m_obus_reg[addr][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y14         FDRE (Prop_fdre_C_Q)         0.456     2.200 f  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/m_obus_reg[addr][15]/Q
                         net (fo=4, routed)           0.892     3.092    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_ahi[7][15]
    SLICE_X33Y18         LUT3 (Prop_lut3_I0_O)        0.120     3.212 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_ahi[7]_INST_0/O
                         net (fo=12, routed)          0.766     3.978    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/m_obus_reg[addr][15]
    SLICE_X31Y13         LUT6 (Prop_lut6_I5_O)        0.327     4.305 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[0]_INST_0/O
                         net (fo=20, routed)          1.854     6.159    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena
    SLICE_X68Y14         LUT2 (Prop_lut2_I1_O)        0.124     6.283 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena__0/O
                         net (fo=9, routed)           4.075    10.358    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/ENA
    RAMB36_X2Y16         RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         1.517    17.779    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000    17.779    
                         clock uncertainty           -0.257    17.522    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.079    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         17.079    
                         arrival time                         -10.358    
  -------------------------------------------------------------------
                         slack                                  6.721    

Slack (MET) :             6.783ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/dmac/m_obus_reg[addr][0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.580ns  (logic 0.580ns (6.760%)  route 8.000ns (93.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 17.916 - 16.259 ) 
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         1.741     1.744    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/masterclk
    SLICE_X24Y14         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/m_obus_reg[addr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y14         FDRE (Prop_fdre_C_Q)         0.456     2.200 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/m_obus_reg[addr][0]/Q
                         net (fo=6, routed)           1.543     3.743    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_ahi[7][0]
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.124     3.867 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_alo[0]_INST_0/O
                         net (fo=64, routed)          6.456    10.324    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[0]
    RAMB36_X5Y5          RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         1.654    17.916    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X5Y5          RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.014    17.930    
                         clock uncertainty           -0.257    17.672    
    RAMB36_X5Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    17.106    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         17.106    
                         arrival time                         -10.324    
  -------------------------------------------------------------------
                         slack                                  6.783    

Slack (MET) :             6.840ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.868ns  (logic 3.669ns (41.373%)  route 5.199ns (58.627%))
  Logic Levels:           4  (LUT3=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 17.822 - 16.259 ) 
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         1.839     1.842    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X4Y0          RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     4.714 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     4.780    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X4Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     5.205 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.167     8.372    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/debug_dslave[7]_INST_0_i_2_0[0]
    SLICE_X33Y24         LUT3 (Prop_lut3_I2_O)        0.124     8.496 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.695     9.191    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/objram/douta[7]
    SLICE_X30Y26         LUT6 (Prop_lut6_I3_O)        0.124     9.315 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/objram/debug_dslave[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.677     9.992    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/di_reg_reg[7]_0
    SLICE_X30Y17         LUT6 (Prop_lut6_I1_O)        0.124    10.116 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_dslave[7]_INST_0/O
                         net (fo=4, routed)           0.594    10.711    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[7]_0[7]
    SLICE_X30Y17         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         1.560    17.822    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/masterclk
    SLICE_X30Y17         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[7]/C
                         clock pessimism              0.014    17.836    
                         clock uncertainty           -0.257    17.579    
    SLICE_X30Y17         FDRE (Setup_fdre_C_D)       -0.028    17.551    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[7]
  -------------------------------------------------------------------
                         required time                         17.551    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                  6.840    

Slack (MET) :             7.002ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/dmac/m_obus_reg[addr][0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.372ns  (logic 0.580ns (6.928%)  route 7.792ns (93.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 17.928 - 16.259 ) 
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         1.741     1.744    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/masterclk
    SLICE_X24Y14         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/m_obus_reg[addr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y14         FDRE (Prop_fdre_C_Q)         0.456     2.200 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/m_obus_reg[addr][0]/Q
                         net (fo=6, routed)           1.543     3.743    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_ahi[7][0]
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.124     3.867 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_alo[0]_INST_0/O
                         net (fo=64, routed)          6.249    10.116    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[0]
    RAMB36_X5Y0          RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         1.666    17.928    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X5Y0          RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.014    17.942    
                         clock uncertainty           -0.257    17.684    
    RAMB36_X5Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    17.118    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         17.118    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                  7.002    

Slack (MET) :             7.049ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/cmpblk2_reg/S
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.280ns  (logic 0.580ns (7.004%)  route 7.700ns (92.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 17.748 - 16.259 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         1.749     1.752    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y13         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.456     2.208 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.914     3.122    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X16Y16         LUT1 (Prop_lut1_I0_O)        0.124     3.246 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         6.787    10.032    dkong_i/dkong_system_wrapper_0/inst/inst/vid/SR[0]
    SLICE_X32Y34         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/cmpblk2_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         1.486    17.748    dkong_i/dkong_system_wrapper_0/inst/inst/vid/masterclk
    SLICE_X32Y34         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/cmpblk2_reg/C
                         clock pessimism              0.115    17.863    
                         clock uncertainty           -0.257    17.606    
    SLICE_X32Y34         FDSE (Setup_fdse_C_S)       -0.524    17.082    dkong_i/dkong_system_wrapper_0/inst/inst/vid/cmpblk2_reg
  -------------------------------------------------------------------
                         required time                         17.082    
                         arrival time                         -10.032    
  -------------------------------------------------------------------
                         slack                                  7.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[0]_replica_7/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.555%)  route 0.160ns (49.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         0.550     0.552    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X32Y78         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[0]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.164     0.716 r  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[0]_replica_7/Q
                         net (fo=4, routed)           0.160     0.876    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/rom_bank_sel[0]_repN_7_alias
    RAMB36_X2Y15         RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         0.857     0.859    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.251     0.608    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180     0.788    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[0]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (50.061%)  route 0.164ns (49.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         0.565     0.567    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X54Y74         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[0]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[0]_replica_4/Q
                         net (fo=4, routed)           0.164     0.894    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/rom_bank_sel[0]_repN_4_alias
    RAMB36_X3Y14         RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         0.874     0.876    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.253     0.623    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180     0.803    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_2_2/SP/I
                            (rising edge-triggered cell RAMS64E clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         0.580     0.582    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/masterclk
    SLICE_X27Y29         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[2]/Q
                         net (fo=1, routed)           0.112     0.835    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_2_2/D
    SLICE_X26Y30         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_2_2/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         0.847     0.849    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_2_2/WCLK
    SLICE_X26Y30         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_2_2/SP/CLK
                         clock pessimism             -0.252     0.597    
    SLICE_X26Y30         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.146     0.743    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_2_2/SP
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[0]_replica_5/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.583%)  route 0.174ns (51.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         0.576     0.578    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X54Y14         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[0]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDRE (Prop_fdre_C_Q)         0.164     0.742 r  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[0]_replica_5/Q
                         net (fo=9, routed)           0.174     0.915    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/rom_bank_sel[0]_repN_5_alias
    RAMB36_X3Y2          RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         0.885     0.887    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X3Y2          RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.252     0.635    
    RAMB36_X3Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180     0.815    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_3_3/SP/I
                            (rising edge-triggered cell RAMS64E clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         0.580     0.582    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/masterclk
    SLICE_X26Y29         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDRE (Prop_fdre_C_Q)         0.164     0.746 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[3]/Q
                         net (fo=1, routed)           0.112     0.858    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_3_3/D
    SLICE_X26Y30         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_3_3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         0.847     0.849    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_3_3/WCLK
    SLICE_X26Y30         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_3_3/SP/CLK
                         clock pessimism             -0.252     0.597    
    SLICE_X26Y30         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     0.741    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_3_3/SP
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/g_sig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.209ns (28.121%)  route 0.534ns (71.879%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         0.558     0.560    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/masterclk
    SLICE_X38Y38         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/g_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164     0.724 f  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/g_sig_reg[2]/Q
                         net (fo=1, routed)           0.163     0.887    dkong_i/framedoubler_slow_0/inst/in_g[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.045     0.932 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_i_4/O
                         net (fo=28, routed)          0.371     1.303    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X3Y7          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         0.888     0.890    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y7          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     0.885    
    RAMB36_X3Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.181    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         0.560     0.562    dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X35Y11         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.758    dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X35Y11         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         0.826     0.828    dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X35Y11         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.266     0.562    
    SLICE_X35Y11         FDRE (Hold_fdre_C_D)         0.075     0.637    dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[0]_replica_8/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.639%)  route 0.224ns (61.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         0.608     0.610    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X105Y15        FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[0]_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y15        FDRE (Prop_fdre_C_Q)         0.141     0.751 r  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[0]_replica_8/Q
                         net (fo=6, routed)           0.224     0.975    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/rom_bank_sel[0]_repN_8_alias
    RAMB36_X5Y2          RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         0.919     0.921    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X5Y2          RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.254     0.667    
    RAMB36_X5Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180     0.847    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/in_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.141ns (22.358%)  route 0.490ns (77.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         0.579     0.581    dkong_i/framedoubler_slow_0/inst/masterclk
    SLICE_X59Y53         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/in_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  dkong_i/framedoubler_slow_0/inst/in_ptr_reg[2]/Q
                         net (fo=30, routed)          0.490     1.211    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X3Y7          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         0.888     0.890    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y7          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.890    
    RAMB36_X3Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.073    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/r_sig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.209ns (27.385%)  route 0.554ns (72.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         0.558     0.560    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/masterclk
    SLICE_X38Y38         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/r_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164     0.724 f  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/r_sig_reg[2]/Q
                         net (fo=1, routed)           0.148     0.872    dkong_i/framedoubler_slow_0/inst/in_r[2]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.045     0.917 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_i_7/O
                         net (fo=28, routed)          0.406     1.323    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X3Y8          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         0.890     0.892    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y8          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     0.887    
    RAMB36_X3Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.183    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         coreclk_dkong_clk_wiz_0_0
Waveform(ns):       { 0.000 8.129 }
Period(ns):         16.259
Sources:            { dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.259      13.315     RAMB36_X1Y5      dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.259      13.367     RAMB36_X2Y4      dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.259      13.367     RAMB36_X2Y15     dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.259      13.367     RAMB36_X5Y3      dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.259      13.367     RAMB36_X3Y16     dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.259      13.367     RAMB36_X4Y2      dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.259      13.367     RAMB36_X2Y16     dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.259      13.367     RAMB36_X3Y2      dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.259      13.367     RAMB36_X3Y17     dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.259      13.367     RAMB36_X4Y3      dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       16.259      197.101    MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X26Y30     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X26Y30     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X26Y30     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_2_2/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X26Y30     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_3_3/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X26Y31     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_4_4/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X26Y31     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_5_5/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X26Y31     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_6_6/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X26Y31     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_7_7/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X26Y32     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_8_8/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X26Y30     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X26Y30     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X26Y30     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_1_1/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X26Y30     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_2_2/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X26Y30     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_3_3/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X26Y31     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_4_4/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X26Y31     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_5_5/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X26Y31     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_6_6/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X26Y31     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_7_7/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X26Y32     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_8_8/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X26Y30     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soundclk_dkong_clk_wiz_0_0
  To Clock:  soundclk_dkong_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      148.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       46.339ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             148.224ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.485ns  (logic 3.330ns (18.014%)  route 15.155ns (81.986%))
  Logic Levels:           14  (CARRY4=1 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 168.590 - 167.021 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.744     1.747    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X17Y17         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDCE (Prop_fdce_C_Q)         0.456     2.203 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/Q
                         net (fo=53, routed)          3.927     6.130    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/Q[1]
    SLICE_X21Y9          LUT5 (Prop_lut5_I4_O)        0.124     6.254 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/temp_req_q[7]_i_10/O
                         net (fo=16, routed)          0.978     7.232    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/program_counter_q_reg[0]
    SLICE_X21Y7          LUT5 (Prop_lut5_I3_O)        0.152     7.384 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_65/O
                         net (fo=1, routed)           0.807     8.192    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_65_n_0
    SLICE_X24Y7          LUT6 (Prop_lut6_I5_O)        0.332     8.524 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_54/O
                         net (fo=1, routed)           0.656     9.179    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_54_n_0
    SLICE_X25Y7          LUT6 (Prop_lut6_I3_O)        0.124     9.303 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_26/O
                         net (fo=9, routed)           1.300    10.603    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_26_n_0
    SLICE_X21Y8          LUT5 (Prop_lut5_I4_O)        0.124    10.727 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_14/O
                         net (fo=24, routed)          2.165    12.891    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_14_n_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I0_O)        0.124    13.015 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[2]_i_8/O
                         net (fo=1, routed)           0.000    13.015    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/take_branch_q_i_37[1]
    SLICE_X23Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.595 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/psw_q_reg[2]_i_4/O[2]
                         net (fo=3, routed)           1.239    14.834    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/O[2]
    SLICE_X26Y9          LUT6 (Prop_lut6_I5_O)        0.302    15.136 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/take_branch_q_i_35/O
                         net (fo=1, routed)           0.452    15.588    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/take_branch_q_i_35_n_0
    SLICE_X26Y9          LUT6 (Prop_lut6_I1_O)        0.124    15.712 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/take_branch_q_i_32/O
                         net (fo=1, routed)           0.725    16.437    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/take_branch_q_i_32_n_0
    SLICE_X25Y10         LUT6 (Prop_lut6_I1_O)        0.124    16.561 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/take_branch_q_i_27/O
                         net (fo=1, routed)           0.891    17.452    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/take_branch_q_i_27_n_0
    SLICE_X21Y10         LUT6 (Prop_lut6_I0_O)        0.124    17.576 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/take_branch_q_i_21/O
                         net (fo=1, routed)           0.000    17.576    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/take_branch_q_i_21_n_0
    SLICE_X21Y10         MUXF7 (Prop_muxf7_I1_O)      0.217    17.793 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/take_branch_q_reg_i_9/O
                         net (fo=1, routed)           0.805    18.598    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/take_branch_q_reg_i_9_n_0
    SLICE_X20Y11         LUT6 (Prop_lut6_I1_O)        0.299    18.897 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/take_branch_q_i_3/O
                         net (fo=1, routed)           1.211    20.108    dkong_i/dkong_system_wrapper_0/inst/inst/sou_n_36
    SLICE_X18Y20         LUT6 (Prop_lut6_I1_O)        0.124    20.232 r  dkong_i/dkong_system_wrapper_0/inst/inst/take_branch_q_i_1/O
                         net (fo=1, routed)           0.000    20.232    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg_0
    SLICE_X18Y20         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.566   168.590    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/soundclk
    SLICE_X18Y20         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg/C
                         clock pessimism              0.151   168.741    
                         clock uncertainty           -0.362   168.379    
    SLICE_X18Y20         FDCE (Setup_fdce_C_D)        0.077   168.456    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg
  -------------------------------------------------------------------
                         required time                        168.456    
                         arrival time                         -20.232    
  -------------------------------------------------------------------
                         slack                                148.224    

Slack (MET) :             149.400ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.265ns  (logic 2.879ns (16.676%)  route 14.386ns (83.324%))
  Logic Levels:           12  (CARRY4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 168.591 - 167.021 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.744     1.747    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X17Y17         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDCE (Prop_fdce_C_Q)         0.456     2.203 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/Q
                         net (fo=53, routed)          3.927     6.130    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/Q[1]
    SLICE_X21Y9          LUT5 (Prop_lut5_I4_O)        0.124     6.254 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/temp_req_q[7]_i_10/O
                         net (fo=16, routed)          0.978     7.232    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/program_counter_q_reg[0]
    SLICE_X21Y7          LUT5 (Prop_lut5_I3_O)        0.152     7.384 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_65/O
                         net (fo=1, routed)           0.807     8.192    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_65_n_0
    SLICE_X24Y7          LUT6 (Prop_lut6_I5_O)        0.332     8.524 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_54/O
                         net (fo=1, routed)           0.656     9.179    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_54_n_0
    SLICE_X25Y7          LUT6 (Prop_lut6_I3_O)        0.124     9.303 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_26/O
                         net (fo=9, routed)           1.300    10.603    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_26_n_0
    SLICE_X21Y8          LUT5 (Prop_lut5_I4_O)        0.124    10.727 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_14/O
                         net (fo=24, routed)          2.165    12.891    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_14_n_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I0_O)        0.124    13.015 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[2]_i_8/O
                         net (fo=1, routed)           0.000    13.015    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/take_branch_q_i_37[1]
    SLICE_X23Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.565 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/psw_q_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.565    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/psw_q_reg[2]_i_4_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.787 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/psw_q_reg[3]_i_28/O[0]
                         net (fo=2, routed)           0.786    14.574    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_8_0[0]
    SLICE_X22Y8          LUT5 (Prop_lut5_I4_O)        0.299    14.873 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_15/O
                         net (fo=1, routed)           1.028    15.901    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_15_n_0
    SLICE_X20Y8          LUT6 (Prop_lut6_I1_O)        0.124    16.025 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_6/O
                         net (fo=1, routed)           0.947    16.973    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_6_n_0
    SLICE_X18Y8          LUT6 (Prop_lut6_I2_O)        0.124    17.097 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_2/O
                         net (fo=3, routed)           1.791    18.888    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/psw_q_reg[3]_0
    SLICE_X17Y18         LUT6 (Prop_lut6_I1_O)        0.124    19.012 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/psw_q[3]_i_1/O
                         net (fo=1, routed)           0.000    19.012    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[3]_2
    SLICE_X17Y18         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.567   168.591    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/soundclk
    SLICE_X17Y18         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[3]/C
                         clock pessimism              0.151   168.742    
                         clock uncertainty           -0.362   168.380    
    SLICE_X17Y18         FDCE (Setup_fdce_C_D)        0.031   168.411    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[3]
  -------------------------------------------------------------------
                         required time                        168.411    
                         arrival time                         -19.012    
  -------------------------------------------------------------------
                         slack                                149.400    

Slack (MET) :             149.523ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/SP/I
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.784ns  (logic 2.754ns (16.409%)  route 14.030ns (83.591%))
  Logic Levels:           11  (CARRY4=1 LUT3=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 168.595 - 167.021 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.744     1.747    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X17Y17         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDCE (Prop_fdce_C_Q)         0.456     2.203 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/Q
                         net (fo=53, routed)          3.927     6.130    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/Q[1]
    SLICE_X21Y9          LUT5 (Prop_lut5_I4_O)        0.124     6.254 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/temp_req_q[7]_i_10/O
                         net (fo=16, routed)          0.978     7.232    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/program_counter_q_reg[0]
    SLICE_X21Y7          LUT5 (Prop_lut5_I3_O)        0.152     7.384 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_65/O
                         net (fo=1, routed)           0.807     8.192    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_65_n_0
    SLICE_X24Y7          LUT6 (Prop_lut6_I5_O)        0.332     8.524 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_54/O
                         net (fo=1, routed)           0.656     9.179    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_54_n_0
    SLICE_X25Y7          LUT6 (Prop_lut6_I3_O)        0.124     9.303 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_26/O
                         net (fo=9, routed)           1.300    10.603    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_26_n_0
    SLICE_X21Y8          LUT5 (Prop_lut5_I4_O)        0.124    10.727 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_14/O
                         net (fo=24, routed)          2.165    12.891    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_14_n_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I0_O)        0.124    13.015 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[2]_i_8/O
                         net (fo=1, routed)           0.000    13.015    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/take_branch_q_i_37[1]
    SLICE_X23Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.655 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/psw_q_reg[2]_i_4/O[3]
                         net (fo=2, routed)           0.886    14.541    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/O[3]
    SLICE_X25Y8          LUT6 (Prop_lut6_I5_O)        0.306    14.847 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_24/O
                         net (fo=1, routed)           0.433    15.280    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_24_n_0
    SLICE_X25Y8          LUT6 (Prop_lut6_I1_O)        0.124    15.404 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_11/O
                         net (fo=1, routed)           0.545    15.950    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_11_n_0
    SLICE_X25Y10         LUT6 (Prop_lut6_I0_O)        0.124    16.074 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_6/O
                         net (fo=3, routed)           1.722    17.796    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[7]
    SLICE_X19Y19         LUT3 (Prop_lut3_I0_O)        0.124    17.920 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[7]_i_2/O
                         net (fo=12, routed)          0.611    18.531    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/D
    SLICE_X16Y15         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.571   168.595    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/WCLK
    SLICE_X16Y15         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/SP/CLK
                         clock pessimism              0.151   168.746    
                         clock uncertainty           -0.362   168.384    
    SLICE_X16Y15         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.331   168.053    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                        168.053    
                         arrival time                         -18.531    
  -------------------------------------------------------------------
                         slack                                149.523    

Slack (MET) :             149.567ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.096ns  (logic 2.879ns (16.841%)  route 14.217ns (83.159%))
  Logic Levels:           12  (CARRY4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 168.591 - 167.021 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.744     1.747    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X17Y17         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDCE (Prop_fdce_C_Q)         0.456     2.203 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/Q
                         net (fo=53, routed)          3.927     6.130    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/Q[1]
    SLICE_X21Y9          LUT5 (Prop_lut5_I4_O)        0.124     6.254 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/temp_req_q[7]_i_10/O
                         net (fo=16, routed)          0.978     7.232    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/program_counter_q_reg[0]
    SLICE_X21Y7          LUT5 (Prop_lut5_I3_O)        0.152     7.384 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_65/O
                         net (fo=1, routed)           0.807     8.192    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_65_n_0
    SLICE_X24Y7          LUT6 (Prop_lut6_I5_O)        0.332     8.524 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_54/O
                         net (fo=1, routed)           0.656     9.179    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_54_n_0
    SLICE_X25Y7          LUT6 (Prop_lut6_I3_O)        0.124     9.303 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_26/O
                         net (fo=9, routed)           1.300    10.603    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_26_n_0
    SLICE_X21Y8          LUT5 (Prop_lut5_I4_O)        0.124    10.727 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_14/O
                         net (fo=24, routed)          2.165    12.891    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_14_n_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I0_O)        0.124    13.015 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[2]_i_8/O
                         net (fo=1, routed)           0.000    13.015    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/take_branch_q_i_37[1]
    SLICE_X23Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.565 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/psw_q_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.565    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/psw_q_reg[2]_i_4_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.787 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/psw_q_reg[3]_i_28/O[0]
                         net (fo=2, routed)           0.786    14.574    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_8_0[0]
    SLICE_X22Y8          LUT5 (Prop_lut5_I4_O)        0.299    14.873 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_15/O
                         net (fo=1, routed)           1.028    15.901    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_15_n_0
    SLICE_X20Y8          LUT6 (Prop_lut6_I1_O)        0.124    16.025 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_6/O
                         net (fo=1, routed)           0.947    16.973    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_6_n_0
    SLICE_X18Y8          LUT6 (Prop_lut6_I2_O)        0.124    17.097 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_2/O
                         net (fo=3, routed)           1.622    18.719    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/psw_q_reg[3]_0
    SLICE_X17Y18         LUT6 (Prop_lut6_I0_O)        0.124    18.843 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/psw_q[1]_i_1/O
                         net (fo=1, routed)           0.000    18.843    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[1]_0
    SLICE_X17Y18         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.567   168.591    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/soundclk
    SLICE_X17Y18         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[1]/C
                         clock pessimism              0.151   168.742    
                         clock uncertainty           -0.362   168.380    
    SLICE_X17Y18         FDCE (Setup_fdce_C_D)        0.029   168.409    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[1]
  -------------------------------------------------------------------
                         required time                        168.409    
                         arrival time                         -18.843    
  -------------------------------------------------------------------
                         slack                                149.567    

Slack (MET) :             149.581ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP/ADR5
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.820ns  (logic 3.076ns (18.288%)  route 13.744ns (81.712%))
  Logic Levels:           12  (CARRY4=2 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 168.595 - 167.021 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.744     1.747    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X17Y17         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDCE (Prop_fdce_C_Q)         0.456     2.203 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/Q
                         net (fo=53, routed)          3.927     6.130    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/Q[1]
    SLICE_X21Y9          LUT5 (Prop_lut5_I4_O)        0.124     6.254 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/temp_req_q[7]_i_10/O
                         net (fo=16, routed)          0.978     7.232    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/program_counter_q_reg[0]
    SLICE_X21Y7          LUT5 (Prop_lut5_I3_O)        0.152     7.384 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_65/O
                         net (fo=1, routed)           0.807     8.192    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_65_n_0
    SLICE_X24Y7          LUT6 (Prop_lut6_I5_O)        0.332     8.524 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_54/O
                         net (fo=1, routed)           0.656     9.179    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_54_n_0
    SLICE_X25Y7          LUT6 (Prop_lut6_I3_O)        0.124     9.303 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_26/O
                         net (fo=9, routed)           1.300    10.603    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_26_n_0
    SLICE_X21Y8          LUT5 (Prop_lut5_I4_O)        0.124    10.727 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_14/O
                         net (fo=24, routed)          2.018    12.745    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_14_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I0_O)        0.124    12.869 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_20/O
                         net (fo=1, routed)           0.000    12.869    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/S[2]
    SLICE_X23Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.270 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/p1_q_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.270    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/p1_q_reg[3]_i_15_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.604 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/psw_q_reg[2]_i_4/O[1]
                         net (fo=3, routed)           0.926    14.531    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/O[1]
    SLICE_X24Y9          LUT4 (Prop_lut4_I3_O)        0.331    14.862 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_6/O
                         net (fo=1, routed)           0.162    15.024    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_6_n_0
    SLICE_X24Y9          LUT6 (Prop_lut6_I3_O)        0.326    15.350 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_2/O
                         net (fo=2, routed)           1.389    16.739    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[5]
    SLICE_X21Y18         LUT6 (Prop_lut6_I1_O)        0.124    16.863 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[5]_i_1/O
                         net (fo=14, routed)          0.721    17.583    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[5]
    SLICE_X15Y16         LUT5 (Prop_lut5_I0_O)        0.124    17.707 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_7__0/O
                         net (fo=8, routed)           0.860    18.567    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/A5
    SLICE_X16Y15         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.571   168.595    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/WCLK
    SLICE_X16Y15         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP/CLK
                         clock pessimism              0.151   168.746    
                         clock uncertainty           -0.362   168.384    
    SLICE_X16Y15         RAMS64E (Setup_rams64e_CLK_ADR5)
                                                     -0.236   168.148    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP
  -------------------------------------------------------------------
                         required time                        168.148    
                         arrival time                         -18.567    
  -------------------------------------------------------------------
                         slack                                149.581    

Slack (MET) :             149.581ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/SP/ADR5
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.820ns  (logic 3.076ns (18.288%)  route 13.744ns (81.712%))
  Logic Levels:           12  (CARRY4=2 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 168.595 - 167.021 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.744     1.747    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X17Y17         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDCE (Prop_fdce_C_Q)         0.456     2.203 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/Q
                         net (fo=53, routed)          3.927     6.130    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/Q[1]
    SLICE_X21Y9          LUT5 (Prop_lut5_I4_O)        0.124     6.254 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/temp_req_q[7]_i_10/O
                         net (fo=16, routed)          0.978     7.232    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/program_counter_q_reg[0]
    SLICE_X21Y7          LUT5 (Prop_lut5_I3_O)        0.152     7.384 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_65/O
                         net (fo=1, routed)           0.807     8.192    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_65_n_0
    SLICE_X24Y7          LUT6 (Prop_lut6_I5_O)        0.332     8.524 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_54/O
                         net (fo=1, routed)           0.656     9.179    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_54_n_0
    SLICE_X25Y7          LUT6 (Prop_lut6_I3_O)        0.124     9.303 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_26/O
                         net (fo=9, routed)           1.300    10.603    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_26_n_0
    SLICE_X21Y8          LUT5 (Prop_lut5_I4_O)        0.124    10.727 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_14/O
                         net (fo=24, routed)          2.018    12.745    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_14_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I0_O)        0.124    12.869 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_20/O
                         net (fo=1, routed)           0.000    12.869    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/S[2]
    SLICE_X23Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.270 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/p1_q_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.270    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/p1_q_reg[3]_i_15_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.604 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/psw_q_reg[2]_i_4/O[1]
                         net (fo=3, routed)           0.926    14.531    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/O[1]
    SLICE_X24Y9          LUT4 (Prop_lut4_I3_O)        0.331    14.862 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_6/O
                         net (fo=1, routed)           0.162    15.024    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_6_n_0
    SLICE_X24Y9          LUT6 (Prop_lut6_I3_O)        0.326    15.350 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_2/O
                         net (fo=2, routed)           1.389    16.739    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[5]
    SLICE_X21Y18         LUT6 (Prop_lut6_I1_O)        0.124    16.863 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[5]_i_1/O
                         net (fo=14, routed)          0.721    17.583    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[5]
    SLICE_X15Y16         LUT5 (Prop_lut5_I0_O)        0.124    17.707 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_7__0/O
                         net (fo=8, routed)           0.860    18.567    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/A5
    SLICE_X16Y15         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/SP/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.571   168.595    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/WCLK
    SLICE_X16Y15         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/SP/CLK
                         clock pessimism              0.151   168.746    
                         clock uncertainty           -0.362   168.384    
    SLICE_X16Y15         RAMS64E (Setup_rams64e_CLK_ADR5)
                                                     -0.236   168.148    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/SP
  -------------------------------------------------------------------
                         required time                        168.148    
                         arrival time                         -18.567    
  -------------------------------------------------------------------
                         slack                                149.581    

Slack (MET) :             149.581ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/SP/ADR5
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.820ns  (logic 3.076ns (18.288%)  route 13.744ns (81.712%))
  Logic Levels:           12  (CARRY4=2 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 168.595 - 167.021 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.744     1.747    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X17Y17         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDCE (Prop_fdce_C_Q)         0.456     2.203 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/Q
                         net (fo=53, routed)          3.927     6.130    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/Q[1]
    SLICE_X21Y9          LUT5 (Prop_lut5_I4_O)        0.124     6.254 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/temp_req_q[7]_i_10/O
                         net (fo=16, routed)          0.978     7.232    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/program_counter_q_reg[0]
    SLICE_X21Y7          LUT5 (Prop_lut5_I3_O)        0.152     7.384 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_65/O
                         net (fo=1, routed)           0.807     8.192    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_65_n_0
    SLICE_X24Y7          LUT6 (Prop_lut6_I5_O)        0.332     8.524 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_54/O
                         net (fo=1, routed)           0.656     9.179    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_54_n_0
    SLICE_X25Y7          LUT6 (Prop_lut6_I3_O)        0.124     9.303 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_26/O
                         net (fo=9, routed)           1.300    10.603    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_26_n_0
    SLICE_X21Y8          LUT5 (Prop_lut5_I4_O)        0.124    10.727 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_14/O
                         net (fo=24, routed)          2.018    12.745    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_14_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I0_O)        0.124    12.869 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_20/O
                         net (fo=1, routed)           0.000    12.869    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/S[2]
    SLICE_X23Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.270 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/p1_q_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.270    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/p1_q_reg[3]_i_15_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.604 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/psw_q_reg[2]_i_4/O[1]
                         net (fo=3, routed)           0.926    14.531    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/O[1]
    SLICE_X24Y9          LUT4 (Prop_lut4_I3_O)        0.331    14.862 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_6/O
                         net (fo=1, routed)           0.162    15.024    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_6_n_0
    SLICE_X24Y9          LUT6 (Prop_lut6_I3_O)        0.326    15.350 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_2/O
                         net (fo=2, routed)           1.389    16.739    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[5]
    SLICE_X21Y18         LUT6 (Prop_lut6_I1_O)        0.124    16.863 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[5]_i_1/O
                         net (fo=14, routed)          0.721    17.583    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[5]
    SLICE_X15Y16         LUT5 (Prop_lut5_I0_O)        0.124    17.707 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_7__0/O
                         net (fo=8, routed)           0.860    18.567    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/A5
    SLICE_X16Y15         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/SP/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.571   168.595    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/WCLK
    SLICE_X16Y15         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/SP/CLK
                         clock pessimism              0.151   168.746    
                         clock uncertainty           -0.362   168.384    
    SLICE_X16Y15         RAMS64E (Setup_rams64e_CLK_ADR5)
                                                     -0.236   168.148    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                        168.148    
                         arrival time                         -18.567    
  -------------------------------------------------------------------
                         slack                                149.581    

Slack (MET) :             149.581ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/SP/ADR5
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.820ns  (logic 3.076ns (18.288%)  route 13.744ns (81.712%))
  Logic Levels:           12  (CARRY4=2 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 168.595 - 167.021 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.744     1.747    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X17Y17         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDCE (Prop_fdce_C_Q)         0.456     2.203 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/Q
                         net (fo=53, routed)          3.927     6.130    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/Q[1]
    SLICE_X21Y9          LUT5 (Prop_lut5_I4_O)        0.124     6.254 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/temp_req_q[7]_i_10/O
                         net (fo=16, routed)          0.978     7.232    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/program_counter_q_reg[0]
    SLICE_X21Y7          LUT5 (Prop_lut5_I3_O)        0.152     7.384 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_65/O
                         net (fo=1, routed)           0.807     8.192    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_65_n_0
    SLICE_X24Y7          LUT6 (Prop_lut6_I5_O)        0.332     8.524 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_54/O
                         net (fo=1, routed)           0.656     9.179    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_54_n_0
    SLICE_X25Y7          LUT6 (Prop_lut6_I3_O)        0.124     9.303 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_26/O
                         net (fo=9, routed)           1.300    10.603    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_26_n_0
    SLICE_X21Y8          LUT5 (Prop_lut5_I4_O)        0.124    10.727 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_14/O
                         net (fo=24, routed)          2.018    12.745    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_14_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I0_O)        0.124    12.869 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_20/O
                         net (fo=1, routed)           0.000    12.869    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/S[2]
    SLICE_X23Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.270 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/p1_q_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.270    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/p1_q_reg[3]_i_15_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.604 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/psw_q_reg[2]_i_4/O[1]
                         net (fo=3, routed)           0.926    14.531    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/O[1]
    SLICE_X24Y9          LUT4 (Prop_lut4_I3_O)        0.331    14.862 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_6/O
                         net (fo=1, routed)           0.162    15.024    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_6_n_0
    SLICE_X24Y9          LUT6 (Prop_lut6_I3_O)        0.326    15.350 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_2/O
                         net (fo=2, routed)           1.389    16.739    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[5]
    SLICE_X21Y18         LUT6 (Prop_lut6_I1_O)        0.124    16.863 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[5]_i_1/O
                         net (fo=14, routed)          0.721    17.583    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[5]
    SLICE_X15Y16         LUT5 (Prop_lut5_I0_O)        0.124    17.707 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_7__0/O
                         net (fo=8, routed)           0.860    18.567    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/A5
    SLICE_X16Y15         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/SP/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.571   168.595    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/WCLK
    SLICE_X16Y15         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/SP/CLK
                         clock pessimism              0.151   168.746    
                         clock uncertainty           -0.362   168.384    
    SLICE_X16Y15         RAMS64E (Setup_rams64e_CLK_ADR5)
                                                     -0.236   168.148    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                        168.148    
                         arrival time                         -18.567    
  -------------------------------------------------------------------
                         slack                                149.581    

Slack (MET) :             149.639ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.903ns  (logic 2.754ns (16.293%)  route 14.149ns (83.707%))
  Logic Levels:           11  (CARRY4=1 LUT3=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 168.594 - 167.021 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.744     1.747    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X17Y17         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDCE (Prop_fdce_C_Q)         0.456     2.203 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/Q
                         net (fo=53, routed)          3.927     6.130    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/Q[1]
    SLICE_X21Y9          LUT5 (Prop_lut5_I4_O)        0.124     6.254 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/temp_req_q[7]_i_10/O
                         net (fo=16, routed)          0.978     7.232    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/program_counter_q_reg[0]
    SLICE_X21Y7          LUT5 (Prop_lut5_I3_O)        0.152     7.384 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_65/O
                         net (fo=1, routed)           0.807     8.192    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_65_n_0
    SLICE_X24Y7          LUT6 (Prop_lut6_I5_O)        0.332     8.524 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_54/O
                         net (fo=1, routed)           0.656     9.179    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_54_n_0
    SLICE_X25Y7          LUT6 (Prop_lut6_I3_O)        0.124     9.303 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_26/O
                         net (fo=9, routed)           1.300    10.603    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_26_n_0
    SLICE_X21Y8          LUT5 (Prop_lut5_I4_O)        0.124    10.727 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_14/O
                         net (fo=24, routed)          2.165    12.891    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_14_n_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I0_O)        0.124    13.015 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[2]_i_8/O
                         net (fo=1, routed)           0.000    13.015    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/take_branch_q_i_37[1]
    SLICE_X23Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.655 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/psw_q_reg[2]_i_4/O[3]
                         net (fo=2, routed)           0.886    14.541    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/O[3]
    SLICE_X25Y8          LUT6 (Prop_lut6_I5_O)        0.306    14.847 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_24/O
                         net (fo=1, routed)           0.433    15.280    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_24_n_0
    SLICE_X25Y8          LUT6 (Prop_lut6_I1_O)        0.124    15.404 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_11/O
                         net (fo=1, routed)           0.545    15.950    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_11_n_0
    SLICE_X25Y10         LUT6 (Prop_lut6_I0_O)        0.124    16.074 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_6/O
                         net (fo=3, routed)           1.722    17.796    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[7]
    SLICE_X19Y19         LUT3 (Prop_lut3_I0_O)        0.124    17.920 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[7]_i_2/O
                         net (fo=12, routed)          0.730    18.650    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[7]_2[7]
    SLICE_X15Y16         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.570   168.594    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/soundclk
    SLICE_X15Y16         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[7]/C
                         clock pessimism              0.115   168.709    
                         clock uncertainty           -0.362   168.347    
    SLICE_X15Y16         FDCE (Setup_fdce_C_D)       -0.058   168.289    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[7]
  -------------------------------------------------------------------
                         required time                        168.289    
                         arrival time                         -18.650    
  -------------------------------------------------------------------
                         slack                                149.639    

Slack (MET) :             149.656ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.024ns  (logic 2.879ns (16.912%)  route 14.145ns (83.088%))
  Logic Levels:           12  (CARRY4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 168.593 - 167.021 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.744     1.747    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X17Y17         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDCE (Prop_fdce_C_Q)         0.456     2.203 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/Q
                         net (fo=53, routed)          3.927     6.130    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/Q[1]
    SLICE_X21Y9          LUT5 (Prop_lut5_I4_O)        0.124     6.254 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/temp_req_q[7]_i_10/O
                         net (fo=16, routed)          0.978     7.232    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/program_counter_q_reg[0]
    SLICE_X21Y7          LUT5 (Prop_lut5_I3_O)        0.152     7.384 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_65/O
                         net (fo=1, routed)           0.807     8.192    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_65_n_0
    SLICE_X24Y7          LUT6 (Prop_lut6_I5_O)        0.332     8.524 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_54/O
                         net (fo=1, routed)           0.656     9.179    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_54_n_0
    SLICE_X25Y7          LUT6 (Prop_lut6_I3_O)        0.124     9.303 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_26/O
                         net (fo=9, routed)           1.300    10.603    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_26_n_0
    SLICE_X21Y8          LUT5 (Prop_lut5_I4_O)        0.124    10.727 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_14/O
                         net (fo=24, routed)          2.165    12.891    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_14_n_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I0_O)        0.124    13.015 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[2]_i_8/O
                         net (fo=1, routed)           0.000    13.015    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/take_branch_q_i_37[1]
    SLICE_X23Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.565 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/psw_q_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.565    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/psw_q_reg[2]_i_4_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.787 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/psw_q_reg[3]_i_28/O[0]
                         net (fo=2, routed)           0.786    14.574    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_8_0[0]
    SLICE_X22Y8          LUT5 (Prop_lut5_I4_O)        0.299    14.873 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_15/O
                         net (fo=1, routed)           1.028    15.901    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_15_n_0
    SLICE_X20Y8          LUT6 (Prop_lut6_I1_O)        0.124    16.025 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_6/O
                         net (fo=1, routed)           0.947    16.973    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_6_n_0
    SLICE_X18Y8          LUT6 (Prop_lut6_I2_O)        0.124    17.097 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_2/O
                         net (fo=3, routed)           1.550    18.647    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/psw_q_reg[3]_0
    SLICE_X12Y17         LUT6 (Prop_lut6_I0_O)        0.124    18.771 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/psw_q[0]_i_1/O
                         net (fo=1, routed)           0.000    18.771    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[0]_0
    SLICE_X12Y17         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.569   168.593    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/soundclk
    SLICE_X12Y17         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[0]/C
                         clock pessimism              0.115   168.708    
                         clock uncertainty           -0.362   168.346    
    SLICE_X12Y17         FDCE (Setup_fdce_C_D)        0.081   168.427    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[0]
  -------------------------------------------------------------------
                         required time                        168.427    
                         arrival time                         -18.771    
  -------------------------------------------------------------------
                         slack                                149.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.770%)  route 0.259ns (61.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.585     0.587    dkong_i/dkong_system_wrapper_0/inst/inst/sou/soundclk
    SLICE_X14Y20         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDRE (Prop_fdre_C_Q)         0.164     0.751 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[1]/Q
                         net (fo=8, routed)           0.259     1.010    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y4          RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.890     0.892    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.233     0.659    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.842    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/ale_q_reg/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/ale_q_reg/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (50.999%)  route 0.135ns (49.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.589     0.591    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X17Y15         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/ale_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y15         FDCE (Prop_fdce_C_Q)         0.141     0.732 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/ale_q_reg/Q
                         net (fo=11, routed)          0.135     0.867    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/ale_q_reg_1[0]
    SLICE_X17Y16         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/ale_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.856     0.858    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/soundclk
    SLICE_X17Y16         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/ale_q_reg/C
                         clock pessimism             -0.254     0.604    
    SLICE_X17Y16         FDCE (Hold_fdce_C_D)         0.071     0.675    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/ale_q_reg
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.749%)  route 0.275ns (68.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.587     0.589    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/soundclk
    SLICE_X13Y18         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDPE (Prop_fdpe_C_Q)         0.128     0.717 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[3]/Q
                         net (fo=8, routed)           0.275     0.992    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y3          RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.896     0.898    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.233     0.665    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.130     0.795    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.426%)  route 0.163ns (53.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.587     0.589    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X17Y17         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDCE (Prop_fdce_C_Q)         0.141     0.730 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[2]/Q
                         net (fo=56, routed)          0.163     0.892    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/Q[2]
    SLICE_X13Y17         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.855     0.857    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X13Y17         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[3]/C
                         clock pessimism             -0.233     0.624    
    SLICE_X13Y17         FDCE (Hold_fdce_C_D)         0.072     0.696    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/prescaler_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/prescaler_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.587     0.589    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/soundclk
    SLICE_X14Y18         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/prescaler_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDCE (Prop_fdce_C_Q)         0.148     0.737 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/prescaler_q_reg[3]/Q
                         net (fo=3, routed)           0.073     0.809    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/prescaler_q_reg[3]
    SLICE_X14Y18         LUT6 (Prop_lut6_I0_O)        0.098     0.907 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/prescaler_q[4]_i_2/O
                         net (fo=1, routed)           0.000     0.907    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/p_0_in__0[4]
    SLICE_X14Y18         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/prescaler_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.854     0.856    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/soundclk
    SLICE_X14Y18         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/prescaler_q_reg[4]/C
                         clock pessimism             -0.267     0.589    
    SLICE_X14Y18         FDCE (Hold_fdce_C_D)         0.121     0.710    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/prescaler_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.148ns (35.961%)  route 0.264ns (64.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.590     0.592    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/soundclk
    SLICE_X14Y14         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDPE (Prop_fdpe_C_Q)         0.148     0.740 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[1]/Q
                         net (fo=8, routed)           0.264     1.003    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y2          RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.900     0.902    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.233     0.669    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.130     0.799    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.799    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.711%)  route 0.120ns (39.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.591     0.593    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/soundclk
    SLICE_X19Y11         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y11         FDCE (Prop_fdce_C_Q)         0.141     0.734 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/counter_q_reg[3]/Q
                         net (fo=5, routed)           0.120     0.854    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/Q[3]
    SLICE_X19Y11         LUT6 (Prop_lut6_I2_O)        0.045     0.899 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/counter_q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.899    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/p_0_in__1[3]
    SLICE_X19Y11         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.861     0.863    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/soundclk
    SLICE_X19Y11         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/counter_q_reg[3]/C
                         clock pessimism             -0.270     0.593    
    SLICE_X19Y11         FDCE (Hold_fdce_C_D)         0.092     0.685    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.920%)  route 0.330ns (70.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.587     0.589    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/soundclk
    SLICE_X13Y18         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDPE (Prop_fdpe_C_Q)         0.141     0.730 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[2]/Q
                         net (fo=8, routed)           0.330     1.060    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y4          RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.890     0.892    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.233     0.659    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.842    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.607%)  route 0.335ns (70.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.585     0.587    dkong_i/dkong_system_wrapper_0/inst/inst/sou/soundclk
    SLICE_X13Y20         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.141     0.728 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[3]/Q
                         net (fo=8, routed)           0.335     1.063    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y4          RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.890     0.892    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.233     0.659    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.842    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.063    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.217%)  route 0.342ns (70.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.585     0.587    dkong_i/dkong_system_wrapper_0/inst/inst/sou/soundclk
    SLICE_X13Y20         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.141     0.728 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[0]/Q
                         net (fo=8, routed)           0.342     1.069    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y4          RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.890     0.892    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.233     0.659    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.842    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soundclk_dkong_clk_wiz_0_0
Waveform(ns):       { 0.000 83.510 }
Period(ns):         167.021
Sources:            { dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         167.021     164.445    RAMB36_X1Y2      dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         167.021     164.445    RAMB36_X1Y2      dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         167.021     164.445    RAMB36_X0Y1      dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         167.021     164.445    RAMB36_X0Y1      dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         167.021     164.445    RAMB36_X1Y3      dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         167.021     164.445    RAMB36_X1Y3      dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         167.021     164.445    RAMB36_X2Y2      dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         167.021     164.445    RAMB36_X2Y2      dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         167.021     164.445    RAMB36_X0Y4      dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         167.021     164.445    RAMB36_X0Y4      dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       167.021     46.339     MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X12Y15     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X12Y15     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X12Y15     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X12Y15     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X12Y15     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X12Y15     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X12Y15     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X12Y15     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X16Y15     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X16Y15     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X12Y15     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X12Y15     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X12Y15     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X12Y15     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X16Y15     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X16Y15     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X16Y15     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X16Y15     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X12Y15     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X12Y15     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  vgaclk_dkong_clk_wiz_0_0
  To Clock:  vgaclk_dkong_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.875ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.881ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.875ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.378ns  (logic 1.795ns (28.146%)  route 4.583ns (71.854%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 41.276 - 39.723 ) 
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.756     1.759    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y6          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     2.641 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           2.494     5.136    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[56]
    SLICE_X91Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.260 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     5.260    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_4_n_0
    SLICE_X91Y40         MUXF7 (Prop_muxf7_I1_O)      0.245     5.505 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.505    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X91Y40         MUXF8 (Prop_muxf8_I0_O)      0.104     5.609 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           1.450     7.059    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_n_7
    SLICE_X89Y53         LUT6 (Prop_lut6_I5_O)        0.316     7.375 r  dkong_i/framedoubler_slow_0/inst/out_r[1]_i_2/O
                         net (fo=1, routed)           0.638     8.013    dkong_i/framedoubler_slow_0/inst/out_r[1]_i_2_n_0
    SLICE_X89Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.137 r  dkong_i/framedoubler_slow_0/inst/out_r[1]_i_1/O
                         net (fo=1, routed)           0.000     8.137    dkong_i/framedoubler_slow_0/inst/out_r[1]_i_1_n_0
    SLICE_X89Y52         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.550    41.276    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X89Y52         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_r_reg[1]/C
                         clock pessimism              0.000    41.276    
                         clock uncertainty           -0.294    40.981    
    SLICE_X89Y52         FDRE (Setup_fdre_C_D)        0.031    41.012    dkong_i/framedoubler_slow_0/inst/out_r_reg[1]
  -------------------------------------------------------------------
                         required time                         41.012    
                         arrival time                          -8.137    
  -------------------------------------------------------------------
                         slack                                 32.875    

Slack (MET) :             33.063ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 1.788ns (28.451%)  route 4.496ns (71.549%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.612ns = ( 41.335 - 39.723 ) 
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.767     1.770    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y9          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     2.652 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           2.360     5.013    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[12]
    SLICE_X90Y39         LUT6 (Prop_lut6_I3_O)        0.124     5.137 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.137    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X90Y39         MUXF7 (Prop_muxf7_I0_O)      0.241     5.378 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.378    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1_n_0
    SLICE_X90Y39         MUXF8 (Prop_muxf8_I0_O)      0.098     5.476 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           1.267     6.743    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_n_3
    SLICE_X90Y51         LUT3 (Prop_lut3_I2_O)        0.319     7.062 r  dkong_i/framedoubler_slow_0/inst/out_g[2]_i_2/O
                         net (fo=1, routed)           0.869     7.931    dkong_i/framedoubler_slow_0/inst/out_g[2]_i_2_n_0
    SLICE_X90Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.055 r  dkong_i/framedoubler_slow_0/inst/out_g[2]_i_1/O
                         net (fo=1, routed)           0.000     8.055    dkong_i/framedoubler_slow_0/inst/out_g[2]_i_1_n_0
    SLICE_X90Y51         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.609    41.335    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X90Y51         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_g_reg[2]/C
                         clock pessimism              0.000    41.335    
                         clock uncertainty           -0.294    41.040    
    SLICE_X90Y51         FDRE (Setup_fdre_C_D)        0.077    41.117    dkong_i/framedoubler_slow_0/inst/out_g_reg[2]
  -------------------------------------------------------------------
                         required time                         41.117    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                 33.063    

Slack (MET) :             33.191ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/out_line_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.719ns  (logic 0.580ns (10.142%)  route 5.139ns (89.858%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 41.375 - 39.723 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.724     1.727    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X84Y55         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_line_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y55         FDRE (Prop_fdre_C_Q)         0.456     2.183 f  dkong_i/framedoubler_slow_0/inst/out_line_reg[4]/Q
                         net (fo=33, routed)          4.253     6.436    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X104Y37        LUT4 (Prop_lut4_I3_O)        0.124     6.560 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6/O
                         net (fo=1, routed)           0.886     7.446    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X5Y6          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.649    41.375    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y6          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.375    
                         clock uncertainty           -0.294    41.080    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.637    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.637    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                 33.191    

Slack (MET) :             33.197ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 2.047ns (32.610%)  route 4.230ns (67.390%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.612ns = ( 41.335 - 39.723 ) 
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.756     1.759    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     2.641 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.173     4.815    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[37]
    SLICE_X91Y63         LUT6 (Prop_lut6_I5_O)        0.124     4.939 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.939    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X91Y63         MUXF7 (Prop_muxf7_I1_O)      0.245     5.184 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.184    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X91Y63         MUXF8 (Prop_muxf8_I0_O)      0.104     5.288 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           1.209     6.497    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem_n_2
    SLICE_X90Y51         LUT3 (Prop_lut3_I0_O)        0.344     6.841 r  dkong_i/framedoubler_slow_0/inst/out_g[3]_i_3/O
                         net (fo=1, routed)           0.848     7.689    dkong_i/framedoubler_slow_0/inst/out_g[3]_i_3_n_0
    SLICE_X90Y51         LUT6 (Prop_lut6_I5_O)        0.348     8.037 r  dkong_i/framedoubler_slow_0/inst/out_g[3]_i_2/O
                         net (fo=1, routed)           0.000     8.037    dkong_i/framedoubler_slow_0/inst/out_g[3]_i_2_n_0
    SLICE_X90Y51         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.609    41.335    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X90Y51         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_g_reg[3]/C
                         clock pessimism              0.114    41.449    
                         clock uncertainty           -0.294    41.155    
    SLICE_X90Y51         FDRE (Setup_fdre_C_D)        0.079    41.234    dkong_i/framedoubler_slow_0/inst/out_g_reg[3]
  -------------------------------------------------------------------
                         required time                         41.234    
                         arrival time                          -8.037    
  -------------------------------------------------------------------
                         slack                                 33.197    

Slack (MET) :             33.224ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.138ns  (logic 1.794ns (29.230%)  route 4.344ns (70.770%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.612ns = ( 41.335 - 39.723 ) 
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.756     1.759    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y6          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.882     2.641 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           2.140     4.782    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[62]
    SLICE_X92Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.906 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.906    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4_n_0
    SLICE_X92Y40         MUXF7 (Prop_muxf7_I1_O)      0.247     5.153 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.153    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X92Y40         MUXF8 (Prop_muxf8_I0_O)      0.098     5.251 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           1.361     6.611    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_n_1
    SLICE_X90Y52         LUT3 (Prop_lut3_I2_O)        0.319     6.930 r  dkong_i/framedoubler_slow_0/inst/out_b[2]_i_2/O
                         net (fo=1, routed)           0.843     7.773    dkong_i/framedoubler_slow_0/inst/out_b[2]_i_2_n_0
    SLICE_X90Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.897 r  dkong_i/framedoubler_slow_0/inst/out_b[2]_i_1/O
                         net (fo=1, routed)           0.000     7.897    dkong_i/framedoubler_slow_0/inst/out_b[2]_i_1_n_0
    SLICE_X90Y52         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.609    41.335    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X90Y52         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_b_reg[2]/C
                         clock pessimism              0.000    41.335    
                         clock uncertainty           -0.294    41.040    
    SLICE_X90Y52         FDRE (Setup_fdre_C_D)        0.081    41.121    dkong_i/framedoubler_slow_0/inst/out_b_reg[2]
  -------------------------------------------------------------------
                         required time                         41.121    
                         arrival time                          -7.897    
  -------------------------------------------------------------------
                         slack                                 33.224    

Slack (MET) :             33.297ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.954ns  (logic 1.794ns (30.133%)  route 4.160ns (69.867%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 41.276 - 39.723 ) 
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.756     1.759    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y6          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     2.641 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.501     5.142    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[63]
    SLICE_X90Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.266 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     5.266    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4_n_0
    SLICE_X90Y44         MUXF7 (Prop_muxf7_I1_O)      0.247     5.513 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.513    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1_n_0
    SLICE_X90Y44         MUXF8 (Prop_muxf8_I0_O)      0.098     5.611 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           1.226     6.837    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_n_0
    SLICE_X89Y51         LUT4 (Prop_lut4_I0_O)        0.319     7.156 r  dkong_i/framedoubler_slow_0/inst/out_b[3]_i_2/O
                         net (fo=1, routed)           0.433     7.589    dkong_i/framedoubler_slow_0/inst/out_b[3]_i_2_n_0
    SLICE_X89Y51         LUT5 (Prop_lut5_I3_O)        0.124     7.713 r  dkong_i/framedoubler_slow_0/inst/out_b[3]_i_1/O
                         net (fo=1, routed)           0.000     7.713    dkong_i/framedoubler_slow_0/inst/out_b[3]_i_1_n_0
    SLICE_X89Y51         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.550    41.276    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X89Y51         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_b_reg[3]/C
                         clock pessimism              0.000    41.276    
                         clock uncertainty           -0.294    40.981    
    SLICE_X89Y51         FDRE (Setup_fdre_C_D)        0.029    41.010    dkong_i/framedoubler_slow_0/inst/out_b_reg[3]
  -------------------------------------------------------------------
                         required time                         41.010    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                 33.297    

Slack (MET) :             33.318ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 1.794ns (30.230%)  route 4.141ns (69.770%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 41.276 - 39.723 ) 
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.756     1.759    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y6          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     2.641 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           2.251     4.893    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[57]
    SLICE_X90Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.017 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     5.017    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4_n_0
    SLICE_X90Y42         MUXF7 (Prop_muxf7_I1_O)      0.247     5.264 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.264    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X90Y42         MUXF8 (Prop_muxf8_I0_O)      0.098     5.362 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           1.309     6.671    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_n_6
    SLICE_X89Y53         LUT6 (Prop_lut6_I5_O)        0.319     6.990 r  dkong_i/framedoubler_slow_0/inst/out_r[2]_i_2/O
                         net (fo=1, routed)           0.580     7.570    dkong_i/framedoubler_slow_0/inst/out_r[2]_i_2_n_0
    SLICE_X89Y52         LUT6 (Prop_lut6_I1_O)        0.124     7.694 r  dkong_i/framedoubler_slow_0/inst/out_r[2]_i_1/O
                         net (fo=1, routed)           0.000     7.694    dkong_i/framedoubler_slow_0/inst/out_r[2]_i_1_n_0
    SLICE_X89Y52         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.550    41.276    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X89Y52         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_r_reg[2]/C
                         clock pessimism              0.000    41.276    
                         clock uncertainty           -0.294    40.981    
    SLICE_X89Y52         FDRE (Setup_fdre_C_D)        0.031    41.012    dkong_i/framedoubler_slow_0/inst/out_r_reg[2]
  -------------------------------------------------------------------
                         required time                         41.012    
                         arrival time                          -7.694    
  -------------------------------------------------------------------
                         slack                                 33.318    

Slack (MET) :             33.378ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.876ns  (logic 1.794ns (30.529%)  route 4.082ns (69.471%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 41.276 - 39.723 ) 
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.756     1.759    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y6          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882     2.641 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.347     4.989    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[58]
    SLICE_X90Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.113 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     5.113    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_4_n_0
    SLICE_X90Y40         MUXF7 (Prop_muxf7_I1_O)      0.247     5.360 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.360    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X90Y40         MUXF8 (Prop_muxf8_I0_O)      0.098     5.458 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           0.936     6.394    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_n_5
    SLICE_X89Y53         LUT6 (Prop_lut6_I5_O)        0.319     6.713 r  dkong_i/framedoubler_slow_0/inst/out_r[3]_i_2/O
                         net (fo=1, routed)           0.799     7.512    dkong_i/framedoubler_slow_0/inst/out_r[3]_i_2_n_0
    SLICE_X89Y52         LUT6 (Prop_lut6_I1_O)        0.124     7.636 r  dkong_i/framedoubler_slow_0/inst/out_r[3]_i_1/O
                         net (fo=1, routed)           0.000     7.636    dkong_i/framedoubler_slow_0/inst/out_r[3]_i_1_n_0
    SLICE_X89Y52         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.550    41.276    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X89Y52         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_r_reg[3]/C
                         clock pessimism              0.000    41.276    
                         clock uncertainty           -0.294    40.981    
    SLICE_X89Y52         FDRE (Setup_fdre_C_D)        0.032    41.013    dkong_i/framedoubler_slow_0/inst/out_r_reg[3]
  -------------------------------------------------------------------
                         required time                         41.013    
                         arrival time                          -7.636    
  -------------------------------------------------------------------
                         slack                                 33.378    

Slack (MET) :             33.515ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.959ns  (logic 2.022ns (33.930%)  route 3.937ns (66.070%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.612ns = ( 41.335 - 39.723 ) 
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.756     1.759    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     2.641 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.187     4.829    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[35]
    SLICE_X90Y63         LUT6 (Prop_lut6_I5_O)        0.124     4.953 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.953    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4_n_0
    SLICE_X90Y63         MUXF7 (Prop_muxf7_I1_O)      0.247     5.200 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.200    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X90Y63         MUXF8 (Prop_muxf8_I0_O)      0.098     5.298 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           1.298     6.596    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem_n_4
    SLICE_X90Y52         LUT3 (Prop_lut3_I0_O)        0.343     6.939 r  dkong_i/framedoubler_slow_0/inst/out_g[1]_i_2/O
                         net (fo=1, routed)           0.452     7.391    dkong_i/framedoubler_slow_0/inst/out_g[1]_i_2_n_0
    SLICE_X90Y52         LUT6 (Prop_lut6_I5_O)        0.328     7.719 r  dkong_i/framedoubler_slow_0/inst/out_g[1]_i_1/O
                         net (fo=1, routed)           0.000     7.719    dkong_i/framedoubler_slow_0/inst/out_g[1]_i_1_n_0
    SLICE_X90Y52         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.609    41.335    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X90Y52         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_g_reg[1]/C
                         clock pessimism              0.114    41.449    
                         clock uncertainty           -0.294    41.155    
    SLICE_X90Y52         FDRE (Setup_fdre_C_D)        0.079    41.234    dkong_i/framedoubler_slow_0/inst/out_g_reg[1]
  -------------------------------------------------------------------
                         required time                         41.234    
                         arrival time                          -7.719    
  -------------------------------------------------------------------
                         slack                                 33.515    

Slack (MET) :             33.552ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/out_line_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 0.580ns (10.812%)  route 4.784ns (89.188%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 41.381 - 39.723 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.724     1.727    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X84Y55         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_line_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y55         FDRE (Prop_fdre_C_Q)         0.456     2.183 f  dkong_i/framedoubler_slow_0/inst/out_line_reg[4]/Q
                         net (fo=33, routed)          4.234     6.417    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X104Y37        LUT4 (Prop_lut4_I2_O)        0.124     6.541 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=1, routed)           0.551     7.091    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X5Y7          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.655    41.381    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y7          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.381    
                         clock uncertainty           -0.294    41.086    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.643    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.643    
                         arrival time                          -7.091    
  -------------------------------------------------------------------
                         slack                                 33.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.320%)  route 0.191ns (50.680%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.588     0.590    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X84Y49         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y49         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.191     0.922    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/scndry_out
    SLICE_X84Y50         LUT5 (Prop_lut5_I3_O)        0.045     0.967 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     0.967    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX_n_0
    SLICE_X84Y50         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.855     0.857    dkong_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X84Y50         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.000     0.857    
    SLICE_X84Y50         FDRE (Hold_fdre_C_D)         0.091     0.948    dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/out_line_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.128ns (21.872%)  route 0.457ns (78.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.585     0.587    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X88Y53         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_line_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDRE (Prop_fdre_C_Q)         0.128     0.715 r  dkong_i/framedoubler_slow_0/inst/out_line_reg[2]/Q
                         net (fo=33, routed)          0.457     1.172    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X4Y9          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.921     0.923    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     0.923    
    RAMB36_X4Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.129     1.052    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.586     0.588    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X83Y50         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y50         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.785    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X83Y50         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.855     0.857    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X83Y50         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.269     0.588    
    SLICE_X83Y50         FDRE (Hold_fdre_C_D)         0.075     0.663    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/out_pix_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.141ns (21.689%)  route 0.509ns (78.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.586     0.588    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X85Y52         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_pix_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y52         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  dkong_i/framedoubler_slow_0/inst/out_pix_reg[5]/Q
                         net (fo=30, routed)          0.509     1.238    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X4Y9          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.921     0.923    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     0.923    
    RAMB36_X4Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.106    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.588     0.590    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X84Y49         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y49         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     0.796    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/s_level_out_d1_cdc_to
    SLICE_X84Y49         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.857     0.859    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X84Y49         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.269     0.590    
    SLICE_X84Y49         FDRE (Hold_fdre_C_D)         0.075     0.665    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.796    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/proc_sys_reset_1/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.785%)  route 0.253ns (64.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.586     0.588    dkong_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X84Y50         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y50         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.253     0.982    dkong_i/proc_sys_reset_1/U0/SEQ/lpf_int
    SLICE_X81Y49         FDSE                                         r  dkong_i/proc_sys_reset_1/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.856     0.858    dkong_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X81Y49         FDSE                                         r  dkong_i/proc_sys_reset_1/U0/SEQ/Core_reg/C
                         clock pessimism              0.000     0.858    
    SLICE_X81Y49         FDSE (Hold_fdse_C_S)        -0.018     0.840    dkong_i/proc_sys_reset_1/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/proc_sys_reset_1/U0/SEQ/from_sys_reg/S
                            (rising edge-triggered cell FDSE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.785%)  route 0.253ns (64.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.586     0.588    dkong_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X84Y50         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y50         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.253     0.982    dkong_i/proc_sys_reset_1/U0/SEQ/lpf_int
    SLICE_X81Y49         FDSE                                         r  dkong_i/proc_sys_reset_1/U0/SEQ/from_sys_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.856     0.858    dkong_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X81Y49         FDSE                                         r  dkong_i/proc_sys_reset_1/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.000     0.858    
    SLICE_X81Y49         FDSE (Hold_fdse_C_S)        -0.018     0.840    dkong_i/proc_sys_reset_1/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/proc_sys_reset_1/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.785%)  route 0.253ns (64.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.586     0.588    dkong_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X84Y50         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y50         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.253     0.982    dkong_i/proc_sys_reset_1/U0/SEQ/lpf_int
    SLICE_X81Y49         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.856     0.858    dkong_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X81Y49         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/SEQ/seq_clr_reg/C
                         clock pessimism              0.000     0.858    
    SLICE_X81Y49         FDRE (Hold_fdre_C_R)        -0.018     0.840    dkong_i/proc_sys_reset_1/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/out_pix_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.141ns (21.136%)  route 0.526ns (78.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.585     0.587    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X84Y54         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_pix_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y54         FDRE (Prop_fdre_C_Q)         0.141     0.728 r  dkong_i/framedoubler_slow_0/inst/out_pix_reg[0]/Q
                         net (fo=35, routed)          0.526     1.254    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X4Y8          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.920     0.922    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y8          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     0.922    
    RAMB36_X4Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.105    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/out_pix_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.141ns (20.886%)  route 0.534ns (79.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.586     0.588    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X85Y52         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_pix_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y52         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  dkong_i/framedoubler_slow_0/inst/out_pix_reg[6]/Q
                         net (fo=32, routed)          0.534     1.263    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X4Y9          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.921     0.923    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     0.923    
    RAMB36_X4Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.106    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vgaclk_dkong_clk_wiz_0_0
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.723
Sources:            { dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X3Y7      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X4Y8      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X4Y11     dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X5Y12     dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X4Y7      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X4Y16     dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X4Y12     dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X5Y10     dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X4Y14     dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X4Y6      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.723      173.637    MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.861      18.881     SLICE_X82Y50     dkong_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.861      18.881     SLICE_X82Y50     dkong_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X86Y53     dkong_i/framedoubler_slow_0/inst/hsync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X85Y53     dkong_i/framedoubler_slow_0/inst/frame_out_parity_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X89Y61     dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X89Y60     dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X89Y61     dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X89Y60     dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X85Y53     dkong_i/framedoubler_slow_0/inst/line_rep_count_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X88Y54     dkong_i/framedoubler_slow_0/inst/out_hcount_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.861      18.881     SLICE_X82Y50     dkong_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.861      18.881     SLICE_X82Y50     dkong_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X85Y53     dkong_i/framedoubler_slow_0/inst/frame_out_parity_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X89Y62     dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X89Y61     dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X89Y60     dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X90Y59     dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X89Y62     dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X89Y61     dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X89Y60     dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  soundclk_dkong_clk_wiz_0_0
  To Clock:  coreclk_dkong_clk_wiz_0_0

Setup :            1  Failing Endpoint ,  Worst Slack       -2.168ns,  Total Violation       -2.168ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.168ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/in2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (coreclk_dkong_clk_wiz_0_0 rise@1170.624ns - soundclk_dkong_clk_wiz_0_0 rise@1169.146ns)
  Data Path Delay:        2.757ns  (logic 0.642ns (23.290%)  route 2.115ns (76.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 1172.199 - 1170.624 ) 
    Source Clock Delay      (SCD):    1.751ns = ( 1170.896 - 1169.146 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                   1169.146  1169.146 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1169.146 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806  1170.952    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793  1167.159 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889  1169.048    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101  1169.149 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.748  1170.897    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/soundclk
    SLICE_X18Y14         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y14         FDPE (Prop_fdpe_C_Q)         0.518  1171.415 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[4]/Q
                         net (fo=1, routed)           0.992  1172.407    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/pb_out[4]
    SLICE_X16Y14         LUT3 (Prop_lut3_I2_O)        0.124  1172.531 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/in2[6]_i_1/O
                         net (fo=1, routed)           1.122  1173.653    dkong_i/dkong_system_wrapper_0/inst/inst/audio_ack
    SLICE_X13Y13         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/in2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                   1170.624  1170.624 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1170.624 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612  1172.236    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425  1168.810 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725  1170.536    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1170.626 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         1.572  1172.199    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X13Y13         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/in2_reg[6]/C
                         clock pessimism             -0.174  1172.025    
                         clock uncertainty           -0.482  1171.543    
    SLICE_X13Y13         FDRE (Setup_fdre_C_D)       -0.058  1171.485    dkong_i/dkong_system_wrapper_0/inst/inst/in2_reg[6]
  -------------------------------------------------------------------
                         required time                       1171.485    
                         arrival time                       -1173.653    
  -------------------------------------------------------------------
                         slack                                 -2.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/in2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.209ns (21.940%)  route 0.744ns (78.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.589     0.591    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/soundclk
    SLICE_X18Y14         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y14         FDPE (Prop_fdpe_C_Q)         0.164     0.755 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[4]/Q
                         net (fo=1, routed)           0.329     1.084    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/pb_out[4]
    SLICE_X16Y14         LUT3 (Prop_lut3_I2_O)        0.045     1.129 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/in2[6]_i_1/O
                         net (fo=1, routed)           0.414     1.543    dkong_i/dkong_system_wrapper_0/inst/inst/audio_ack
    SLICE_X13Y13         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/in2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         0.858     0.860    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X13Y13         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/in2_reg[6]/C
                         clock pessimism              0.050     0.910    
                         clock uncertainty            0.482     1.392    
    SLICE_X13Y13         FDRE (Hold_fdre_C_D)         0.072     1.464    dkong_i/dkong_system_wrapper_0/inst/inst/in2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  0.079    





---------------------------------------------------------------------------------------------------
From Clock:  coreclk_dkong_clk_wiz_0_0
  To Clock:  soundclk_dkong_clk_wiz_0_0

Setup :          193  Failing Endpoints,  Worst Slack       -4.909ns,  Total Violation     -688.153ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.909ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        5.636ns  (logic 1.449ns (25.705%)  route 4.187ns (74.295%))
  Logic Levels:           7  (LUT3=2 LUT6=4 RAMS64E=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 669.658 - 668.083 ) 
    Source Clock Delay      (SCD):    1.751ns = ( 668.356 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         1.748   668.356    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X19Y13         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.456   668.812 f  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[1]/Q
                         net (fo=64, routed)          0.617   669.429    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/in2_reg[6][1]
    SLICE_X17Y14         LUT3 (Prop_lut3_I1_O)        0.124   669.553 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p1_q[6]_i_41/O
                         net (fo=6, routed)           0.540   670.093    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_2
    SLICE_X15Y13         LUT6 (Prop_lut6_I4_O)        0.124   670.217 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_6/O
                         net (fo=1, routed)           0.858   671.075    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]_7
    SLICE_X15Y17         LUT6 (Prop_lut6_I5_O)        0.124   671.199 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_2/O
                         net (fo=1, routed)           0.559   671.757    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_2_n_0
    SLICE_X15Y17         LUT6 (Prop_lut6_I2_O)        0.124   671.881 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.655   672.537    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[2]
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.124   672.661 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[4]_i_1/O
                         net (fo=2, routed)           0.328   672.989    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][4]
    SLICE_X16Y16         LUT3 (Prop_lut3_I0_O)        0.124   673.113 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_6/O
                         net (fo=8, routed)           0.631   673.743    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/A4
    SLICE_X12Y15         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.249   673.992 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP/O
                         net (fo=1, routed)           0.000   673.992    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg0__0[2]
    SLICE_X12Y15         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.571   669.658    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/soundclk
    SLICE_X12Y15         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[2]/C
                         clock pessimism             -0.174   669.484    
                         clock uncertainty           -0.482   669.002    
    SLICE_X12Y15         FDRE (Setup_fdre_C_D)        0.081   669.083    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[2]
  -------------------------------------------------------------------
                         required time                        669.083    
                         arrival time                        -673.992    
  -------------------------------------------------------------------
                         slack                                 -4.909    

Slack (VIOLATED) :        -4.901ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        5.624ns  (logic 1.434ns (25.491%)  route 4.191ns (74.509%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=3 RAMS64E=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 669.658 - 668.083 ) 
    Source Clock Delay      (SCD):    1.751ns = ( 668.356 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         1.748   668.356    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X19Y13         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.456   668.812 f  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[1]/Q
                         net (fo=64, routed)          0.617   669.429    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/in2_reg[6][1]
    SLICE_X17Y14         LUT3 (Prop_lut3_I1_O)        0.124   669.553 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p1_q[6]_i_41/O
                         net (fo=6, routed)           0.540   670.093    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_2
    SLICE_X15Y13         LUT6 (Prop_lut6_I4_O)        0.124   670.217 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_6/O
                         net (fo=1, routed)           0.858   671.075    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]_7
    SLICE_X15Y17         LUT6 (Prop_lut6_I5_O)        0.124   671.199 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_2/O
                         net (fo=1, routed)           0.559   671.757    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_2_n_0
    SLICE_X15Y17         LUT6 (Prop_lut6_I2_O)        0.124   671.881 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.626   672.508    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[2]
    SLICE_X15Y14         LUT5 (Prop_lut5_I0_O)        0.124   672.632 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[3]_i_1/O
                         net (fo=2, routed)           0.317   672.949    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][3]
    SLICE_X14Y16         LUT3 (Prop_lut3_I0_O)        0.124   673.073 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_5/O
                         net (fo=8, routed)           0.674   673.747    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/A3
    SLICE_X16Y15         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.234   673.981 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/SP/O
                         net (fo=1, routed)           0.000   673.981    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg0__0[5]
    SLICE_X16Y15         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.571   669.658    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/soundclk
    SLICE_X16Y15         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[5]/C
                         clock pessimism             -0.174   669.484    
                         clock uncertainty           -0.482   669.002    
    SLICE_X16Y15         FDRE (Setup_fdre_C_D)        0.077   669.079    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[5]
  -------------------------------------------------------------------
                         required time                        669.079    
                         arrival time                        -673.980    
  -------------------------------------------------------------------
                         slack                                 -4.901    

Slack (VIOLATED) :        -4.894ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        5.621ns  (logic 1.431ns (25.451%)  route 4.191ns (74.549%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=3 RAMS64E=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 669.658 - 668.083 ) 
    Source Clock Delay      (SCD):    1.751ns = ( 668.356 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         1.748   668.356    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X19Y13         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.456   668.812 f  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[1]/Q
                         net (fo=64, routed)          0.617   669.429    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/in2_reg[6][1]
    SLICE_X17Y14         LUT3 (Prop_lut3_I1_O)        0.124   669.553 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p1_q[6]_i_41/O
                         net (fo=6, routed)           0.540   670.093    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_2
    SLICE_X15Y13         LUT6 (Prop_lut6_I4_O)        0.124   670.217 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_6/O
                         net (fo=1, routed)           0.858   671.075    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]_7
    SLICE_X15Y17         LUT6 (Prop_lut6_I5_O)        0.124   671.199 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_2/O
                         net (fo=1, routed)           0.559   671.757    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_2_n_0
    SLICE_X15Y17         LUT6 (Prop_lut6_I2_O)        0.124   671.881 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.626   672.508    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[2]
    SLICE_X15Y14         LUT5 (Prop_lut5_I0_O)        0.124   672.632 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[3]_i_1/O
                         net (fo=2, routed)           0.317   672.949    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][3]
    SLICE_X14Y16         LUT3 (Prop_lut3_I0_O)        0.124   673.073 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_5/O
                         net (fo=8, routed)           0.674   673.747    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/A3
    SLICE_X16Y15         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.231   673.978 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/SP/O
                         net (fo=1, routed)           0.000   673.978    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg0__0[6]
    SLICE_X16Y15         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.571   669.658    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/soundclk
    SLICE_X16Y15         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[6]/C
                         clock pessimism             -0.174   669.484    
                         clock uncertainty           -0.482   669.002    
    SLICE_X16Y15         FDRE (Setup_fdre_C_D)        0.081   669.083    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[6]
  -------------------------------------------------------------------
                         required time                        669.083    
                         arrival time                        -673.977    
  -------------------------------------------------------------------
                         slack                                 -4.894    

Slack (VIOLATED) :        -4.888ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        5.611ns  (logic 1.437ns (25.600%)  route 4.175ns (74.400%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=3 RAMS64E=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 669.658 - 668.083 ) 
    Source Clock Delay      (SCD):    1.751ns = ( 668.356 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         1.748   668.356    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X19Y13         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.456   668.812 f  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[1]/Q
                         net (fo=64, routed)          0.617   669.429    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/in2_reg[6][1]
    SLICE_X17Y14         LUT3 (Prop_lut3_I1_O)        0.124   669.553 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p1_q[6]_i_41/O
                         net (fo=6, routed)           0.540   670.093    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_2
    SLICE_X15Y13         LUT6 (Prop_lut6_I4_O)        0.124   670.217 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_6/O
                         net (fo=1, routed)           0.858   671.075    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]_7
    SLICE_X15Y17         LUT6 (Prop_lut6_I5_O)        0.124   671.199 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_2/O
                         net (fo=1, routed)           0.559   671.757    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_2_n_0
    SLICE_X15Y17         LUT6 (Prop_lut6_I2_O)        0.124   671.881 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.626   672.508    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[2]
    SLICE_X15Y14         LUT5 (Prop_lut5_I0_O)        0.124   672.632 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[3]_i_1/O
                         net (fo=2, routed)           0.317   672.949    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][3]
    SLICE_X14Y16         LUT3 (Prop_lut3_I0_O)        0.124   673.073 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_5/O
                         net (fo=8, routed)           0.658   673.731    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/A3
    SLICE_X12Y15         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.237   673.968 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/O
                         net (fo=1, routed)           0.000   673.968    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg0__0[1]
    SLICE_X12Y15         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.571   669.658    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/soundclk
    SLICE_X12Y15         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[1]/C
                         clock pessimism             -0.174   669.484    
                         clock uncertainty           -0.482   669.002    
    SLICE_X12Y15         FDRE (Setup_fdre_C_D)        0.077   669.079    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[1]
  -------------------------------------------------------------------
                         required time                        669.079    
                         arrival time                        -673.967    
  -------------------------------------------------------------------
                         slack                                 -4.888    

Slack (VIOLATED) :        -4.860ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/ADR4
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        5.387ns  (logic 1.200ns (22.275%)  route 4.187ns (77.725%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 669.658 - 668.083 ) 
    Source Clock Delay      (SCD):    1.751ns = ( 668.356 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         1.748   668.356    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X19Y13         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.456   668.812 f  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[1]/Q
                         net (fo=64, routed)          0.617   669.429    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/in2_reg[6][1]
    SLICE_X17Y14         LUT3 (Prop_lut3_I1_O)        0.124   669.553 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p1_q[6]_i_41/O
                         net (fo=6, routed)           0.540   670.093    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_2
    SLICE_X15Y13         LUT6 (Prop_lut6_I4_O)        0.124   670.217 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_6/O
                         net (fo=1, routed)           0.858   671.075    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]_7
    SLICE_X15Y17         LUT6 (Prop_lut6_I5_O)        0.124   671.199 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_2/O
                         net (fo=1, routed)           0.559   671.757    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_2_n_0
    SLICE_X15Y17         LUT6 (Prop_lut6_I2_O)        0.124   671.881 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.655   672.537    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[2]
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.124   672.661 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[4]_i_1/O
                         net (fo=2, routed)           0.328   672.989    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][4]
    SLICE_X16Y16         LUT3 (Prop_lut3_I0_O)        0.124   673.113 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_6/O
                         net (fo=8, routed)           0.631   673.743    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/A4
    SLICE_X12Y15         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.571   669.658    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/WCLK
    SLICE_X12Y15         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/CLK
                         clock pessimism             -0.174   669.484    
                         clock uncertainty           -0.482   669.002    
    SLICE_X12Y15         RAMS64E (Setup_rams64e_CLK_ADR4)
                                                     -0.119   668.883    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                        668.883    
                         arrival time                        -673.743    
  -------------------------------------------------------------------
                         slack                                 -4.860    

Slack (VIOLATED) :        -4.860ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/ADR4
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        5.387ns  (logic 1.200ns (22.275%)  route 4.187ns (77.725%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 669.658 - 668.083 ) 
    Source Clock Delay      (SCD):    1.751ns = ( 668.356 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         1.748   668.356    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X19Y13         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.456   668.812 f  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[1]/Q
                         net (fo=64, routed)          0.617   669.429    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/in2_reg[6][1]
    SLICE_X17Y14         LUT3 (Prop_lut3_I1_O)        0.124   669.553 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p1_q[6]_i_41/O
                         net (fo=6, routed)           0.540   670.093    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_2
    SLICE_X15Y13         LUT6 (Prop_lut6_I4_O)        0.124   670.217 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_6/O
                         net (fo=1, routed)           0.858   671.075    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]_7
    SLICE_X15Y17         LUT6 (Prop_lut6_I5_O)        0.124   671.199 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_2/O
                         net (fo=1, routed)           0.559   671.757    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_2_n_0
    SLICE_X15Y17         LUT6 (Prop_lut6_I2_O)        0.124   671.881 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.655   672.537    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[2]
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.124   672.661 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[4]_i_1/O
                         net (fo=2, routed)           0.328   672.989    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][4]
    SLICE_X16Y16         LUT3 (Prop_lut3_I0_O)        0.124   673.113 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_6/O
                         net (fo=8, routed)           0.631   673.743    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/A4
    SLICE_X12Y15         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.571   669.658    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/WCLK
    SLICE_X12Y15         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/CLK
                         clock pessimism             -0.174   669.484    
                         clock uncertainty           -0.482   669.002    
    SLICE_X12Y15         RAMS64E (Setup_rams64e_CLK_ADR4)
                                                     -0.119   668.883    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP
  -------------------------------------------------------------------
                         required time                        668.883    
                         arrival time                        -673.743    
  -------------------------------------------------------------------
                         slack                                 -4.860    

Slack (VIOLATED) :        -4.860ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP/ADR4
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        5.387ns  (logic 1.200ns (22.275%)  route 4.187ns (77.725%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 669.658 - 668.083 ) 
    Source Clock Delay      (SCD):    1.751ns = ( 668.356 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         1.748   668.356    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X19Y13         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.456   668.812 f  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[1]/Q
                         net (fo=64, routed)          0.617   669.429    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/in2_reg[6][1]
    SLICE_X17Y14         LUT3 (Prop_lut3_I1_O)        0.124   669.553 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p1_q[6]_i_41/O
                         net (fo=6, routed)           0.540   670.093    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_2
    SLICE_X15Y13         LUT6 (Prop_lut6_I4_O)        0.124   670.217 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_6/O
                         net (fo=1, routed)           0.858   671.075    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]_7
    SLICE_X15Y17         LUT6 (Prop_lut6_I5_O)        0.124   671.199 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_2/O
                         net (fo=1, routed)           0.559   671.757    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_2_n_0
    SLICE_X15Y17         LUT6 (Prop_lut6_I2_O)        0.124   671.881 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.655   672.537    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[2]
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.124   672.661 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[4]_i_1/O
                         net (fo=2, routed)           0.328   672.989    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][4]
    SLICE_X16Y16         LUT3 (Prop_lut3_I0_O)        0.124   673.113 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_6/O
                         net (fo=8, routed)           0.631   673.743    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/A4
    SLICE_X12Y15         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.571   669.658    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/WCLK
    SLICE_X12Y15         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP/CLK
                         clock pessimism             -0.174   669.484    
                         clock uncertainty           -0.482   669.002    
    SLICE_X12Y15         RAMS64E (Setup_rams64e_CLK_ADR4)
                                                     -0.119   668.883    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP
  -------------------------------------------------------------------
                         required time                        668.883    
                         arrival time                        -673.743    
  -------------------------------------------------------------------
                         slack                                 -4.860    

Slack (VIOLATED) :        -4.860ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/SP/ADR4
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        5.387ns  (logic 1.200ns (22.275%)  route 4.187ns (77.725%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 669.658 - 668.083 ) 
    Source Clock Delay      (SCD):    1.751ns = ( 668.356 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         1.748   668.356    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X19Y13         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.456   668.812 f  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[1]/Q
                         net (fo=64, routed)          0.617   669.429    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/in2_reg[6][1]
    SLICE_X17Y14         LUT3 (Prop_lut3_I1_O)        0.124   669.553 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p1_q[6]_i_41/O
                         net (fo=6, routed)           0.540   670.093    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_2
    SLICE_X15Y13         LUT6 (Prop_lut6_I4_O)        0.124   670.217 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_6/O
                         net (fo=1, routed)           0.858   671.075    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]_7
    SLICE_X15Y17         LUT6 (Prop_lut6_I5_O)        0.124   671.199 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_2/O
                         net (fo=1, routed)           0.559   671.757    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_2_n_0
    SLICE_X15Y17         LUT6 (Prop_lut6_I2_O)        0.124   671.881 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.655   672.537    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[2]
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.124   672.661 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[4]_i_1/O
                         net (fo=2, routed)           0.328   672.989    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][4]
    SLICE_X16Y16         LUT3 (Prop_lut3_I0_O)        0.124   673.113 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_6/O
                         net (fo=8, routed)           0.631   673.743    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/A4
    SLICE_X12Y15         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.571   669.658    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/WCLK
    SLICE_X12Y15         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/SP/CLK
                         clock pessimism             -0.174   669.484    
                         clock uncertainty           -0.482   669.002    
    SLICE_X12Y15         RAMS64E (Setup_rams64e_CLK_ADR4)
                                                     -0.119   668.883    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/SP
  -------------------------------------------------------------------
                         required time                        668.883    
                         arrival time                        -673.743    
  -------------------------------------------------------------------
                         slack                                 -4.860    

Slack (VIOLATED) :        -4.827ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP/ADR3
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        5.391ns  (logic 1.200ns (22.261%)  route 4.191ns (77.739%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 669.658 - 668.083 ) 
    Source Clock Delay      (SCD):    1.751ns = ( 668.356 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         1.748   668.356    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X19Y13         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.456   668.812 f  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[1]/Q
                         net (fo=64, routed)          0.617   669.429    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/in2_reg[6][1]
    SLICE_X17Y14         LUT3 (Prop_lut3_I1_O)        0.124   669.553 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p1_q[6]_i_41/O
                         net (fo=6, routed)           0.540   670.093    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_2
    SLICE_X15Y13         LUT6 (Prop_lut6_I4_O)        0.124   670.217 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_6/O
                         net (fo=1, routed)           0.858   671.075    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]_7
    SLICE_X15Y17         LUT6 (Prop_lut6_I5_O)        0.124   671.199 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_2/O
                         net (fo=1, routed)           0.559   671.757    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_2_n_0
    SLICE_X15Y17         LUT6 (Prop_lut6_I2_O)        0.124   671.881 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.626   672.508    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[2]
    SLICE_X15Y14         LUT5 (Prop_lut5_I0_O)        0.124   672.632 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[3]_i_1/O
                         net (fo=2, routed)           0.317   672.949    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][3]
    SLICE_X14Y16         LUT3 (Prop_lut3_I0_O)        0.124   673.073 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_5/O
                         net (fo=8, routed)           0.674   673.747    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/A3
    SLICE_X16Y15         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.571   669.658    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/WCLK
    SLICE_X16Y15         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP/CLK
                         clock pessimism             -0.174   669.484    
                         clock uncertainty           -0.482   669.002    
    SLICE_X16Y15         RAMS64E (Setup_rams64e_CLK_ADR3)
                                                     -0.082   668.920    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP
  -------------------------------------------------------------------
                         required time                        668.920    
                         arrival time                        -673.747    
  -------------------------------------------------------------------
                         slack                                 -4.827    

Slack (VIOLATED) :        -4.827ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/SP/ADR3
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        5.391ns  (logic 1.200ns (22.261%)  route 4.191ns (77.739%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 669.658 - 668.083 ) 
    Source Clock Delay      (SCD):    1.751ns = ( 668.356 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         1.748   668.356    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X19Y13         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.456   668.812 f  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[1]/Q
                         net (fo=64, routed)          0.617   669.429    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/in2_reg[6][1]
    SLICE_X17Y14         LUT3 (Prop_lut3_I1_O)        0.124   669.553 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p1_q[6]_i_41/O
                         net (fo=6, routed)           0.540   670.093    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_2
    SLICE_X15Y13         LUT6 (Prop_lut6_I4_O)        0.124   670.217 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_6/O
                         net (fo=1, routed)           0.858   671.075    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]_7
    SLICE_X15Y17         LUT6 (Prop_lut6_I5_O)        0.124   671.199 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_2/O
                         net (fo=1, routed)           0.559   671.757    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_2_n_0
    SLICE_X15Y17         LUT6 (Prop_lut6_I2_O)        0.124   671.881 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.626   672.508    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[2]
    SLICE_X15Y14         LUT5 (Prop_lut5_I0_O)        0.124   672.632 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[3]_i_1/O
                         net (fo=2, routed)           0.317   672.949    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][3]
    SLICE_X14Y16         LUT3 (Prop_lut3_I0_O)        0.124   673.073 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_5/O
                         net (fo=8, routed)           0.674   673.747    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/A3
    SLICE_X16Y15         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.571   669.658    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/WCLK
    SLICE_X16Y15         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/SP/CLK
                         clock pessimism             -0.174   669.484    
                         clock uncertainty           -0.482   669.002    
    SLICE_X16Y15         RAMS64E (Setup_rams64e_CLK_ADR3)
                                                     -0.082   668.920    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/SP
  -------------------------------------------------------------------
                         required time                        668.920    
                         arrival time                        -673.747    
  -------------------------------------------------------------------
                         slack                                 -4.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/audio_irq_reg/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_q_reg/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.186ns (18.493%)  route 0.820ns (81.507%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         0.584     0.586    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X17Y20         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/audio_irq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDSE (Prop_fdse_C_Q)         0.141     0.727 f  dkong_i/dkong_system_wrapper_0/inst/inst/audio_irq_reg/Q
                         net (fo=3, routed)           0.820     1.546    dkong_i/dkong_system_wrapper_0/inst/inst/audio_irq_reg_n_0
    SLICE_X18Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.591 r  dkong_i/dkong_system_wrapper_0/inst/inst/int_q_i_1/O
                         net (fo=1, routed)           0.000     1.591    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_q_reg_1
    SLICE_X18Y21         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.851     0.853    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/soundclk
    SLICE_X18Y21         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_q_reg/C
                         clock pessimism              0.050     0.903    
                         clock uncertainty            0.482     1.385    
    SLICE_X18Y21         FDCE (Hold_fdce_C_D)         0.120     1.505    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_q_reg
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/t1_q_reg/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.209ns (20.745%)  route 0.798ns (79.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         0.583     0.585    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X18Y22         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y22         FDSE (Prop_fdse_C_Q)         0.164     0.749 r  dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[4]/Q
                         net (fo=4, routed)           0.798     1.547    dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port[4]
    SLICE_X15Y19         LUT5 (Prop_lut5_I0_O)        0.045     1.592 r  dkong_i/dkong_system_wrapper_0/inst/inst/t1_q_i_1/O
                         net (fo=1, routed)           0.000     1.592    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/t1_q_reg_1
    SLICE_X15Y19         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/t1_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.853     0.855    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/soundclk
    SLICE_X15Y19         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/t1_q_reg/C
                         clock pessimism              0.050     0.905    
                         clock uncertainty            0.482     1.387    
    SLICE_X15Y19         FDCE (Hold_fdce_C_D)         0.092     1.479    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/t1_q_reg
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/bus_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.276ns (27.118%)  route 0.742ns (72.882%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         0.590     0.592    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X13Y14         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/Q
                         net (fo=1, routed)           0.237     0.970    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_2_0
    SLICE_X15Y13         LUT6 (Prop_lut6_I3_O)        0.045     1.015 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_6/O
                         net (fo=1, routed)           0.309     1.324    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]_7
    SLICE_X15Y17         LUT6 (Prop_lut6_I5_O)        0.045     1.369 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_2/O
                         net (fo=1, routed)           0.196     1.564    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_2_n_0
    SLICE_X15Y17         LUT6 (Prop_lut6_I2_O)        0.045     1.609 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.000     1.609    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/bus_q_reg[7]_0[2]
    SLICE_X15Y17         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/bus_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.855     0.857    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/soundclk
    SLICE_X15Y17         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/bus_q_reg[2]/C
                         clock pessimism              0.050     0.907    
                         clock uncertainty            0.482     1.389    
    SLICE_X15Y17         FDCE (Hold_fdce_C_D)         0.092     1.481    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/bus_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.141ns (14.352%)  route 0.841ns (85.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         0.589     0.591    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X19Y13         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[1]/Q
                         net (fo=64, routed)          0.841     1.573    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X24Y17         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.849     0.851    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X24Y17         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.050     0.901    
                         clock uncertainty            0.482     1.383    
    SLICE_X24Y17         FDRE (Hold_fdre_C_D)         0.059     1.442    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/overflow_q_reg/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.056ns  (logic 0.254ns (24.054%)  route 0.802ns (75.946%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         0.583     0.585    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X18Y22         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y22         FDSE (Prop_fdse_C_Q)         0.164     0.749 f  dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[4]/Q
                         net (fo=4, routed)           0.370     1.118    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/sfx_port[0]
    SLICE_X17Y20         LUT6 (Prop_lut6_I2_O)        0.045     1.163 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/overflow_q_i_2/O
                         net (fo=2, routed)           0.432     1.596    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/inc_sel_q_reg[0]_1
    SLICE_X20Y18         LUT5 (Prop_lut5_I0_O)        0.045     1.641 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/overflow_q_i_1/O
                         net (fo=1, routed)           0.000     1.641    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/overflow_q1_out
    SLICE_X20Y18         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/overflow_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.853     0.855    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/soundclk
    SLICE_X20Y18         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/overflow_q_reg/C
                         clock pessimism              0.050     0.905    
                         clock uncertainty            0.482     1.387    
    SLICE_X20Y18         FDCE (Hold_fdce_C_D)         0.121     1.508    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/overflow_q_reg
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/SP/I
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.321ns (29.650%)  route 0.762ns (70.350%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         0.588     0.590    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X19Y16         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[3]/Q
                         net (fo=1, routed)           0.149     0.880    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_10
    SLICE_X17Y16         LUT6 (Prop_lut6_I3_O)        0.045     0.925 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_16/O
                         net (fo=1, routed)           0.164     1.088    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_3_0
    SLICE_X15Y16         LUT5 (Prop_lut5_I0_O)        0.045     1.133 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_10/O
                         net (fo=1, routed)           0.143     1.276    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_10_n_0
    SLICE_X15Y14         LUT6 (Prop_lut6_I2_O)        0.045     1.321 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_3/O
                         net (fo=1, routed)           0.096     1.417    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_3_n_0
    SLICE_X13Y14         LUT6 (Prop_lut6_I1_O)        0.045     1.462 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_1/O
                         net (fo=13, routed)          0.210     1.672    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/D
    SLICE_X12Y15         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.857     0.859    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/WCLK
    SLICE_X12Y15         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/SP/CLK
                         clock pessimism              0.050     0.909    
                         clock uncertainty            0.482     1.391    
    SLICE_X12Y15         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.535    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/SP
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.141ns (14.257%)  route 0.848ns (85.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         0.589     0.591    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X19Y13         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  dkong_i/dkong_system_wrapper_0/inst/inst/rom_bank_sel_reg[1]/Q
                         net (fo=64, routed)          0.848     1.580    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X24Y17         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.849     0.851    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X24Y17         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.050     0.901    
                         clock uncertainty            0.482     1.383    
    SLICE_X24Y17         FDRE (Hold_fdre_C_D)         0.057     1.440    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.366ns (33.863%)  route 0.715ns (66.137%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         0.588     0.590    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X19Y16         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[3]/Q
                         net (fo=1, routed)           0.149     0.880    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_10
    SLICE_X17Y16         LUT6 (Prop_lut6_I3_O)        0.045     0.925 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_16/O
                         net (fo=1, routed)           0.164     1.088    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_3_0
    SLICE_X15Y16         LUT5 (Prop_lut5_I0_O)        0.045     1.133 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_10/O
                         net (fo=1, routed)           0.143     1.276    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_10_n_0
    SLICE_X15Y14         LUT6 (Prop_lut6_I2_O)        0.045     1.321 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_3/O
                         net (fo=1, routed)           0.096     1.417    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_3_n_0
    SLICE_X13Y14         LUT6 (Prop_lut6_I1_O)        0.045     1.462 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_1/O
                         net (fo=13, routed)          0.163     1.625    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[3]
    SLICE_X14Y14         LUT6 (Prop_lut6_I0_O)        0.045     1.670 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/program_counter_q[11]_i_1/O
                         net (fo=1, routed)           0.000     1.670    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[11]_1
    SLICE_X14Y14         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.858     0.860    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X14Y14         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[11]/C
                         clock pessimism              0.050     0.910    
                         clock uncertainty            0.482     1.392    
    SLICE_X14Y14         FDCE (Hold_fdce_C_D)         0.121     1.513    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/I
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.276ns (24.717%)  route 0.841ns (75.283%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         0.588     0.590    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X19Y16         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[0]/Q
                         net (fo=1, routed)           0.155     0.886    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[0]_i_3
    SLICE_X16Y16         LUT6 (Prop_lut6_I3_O)        0.045     0.931 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[0]_i_9/O
                         net (fo=1, routed)           0.214     1.145    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[0]_2
    SLICE_X19Y15         LUT5 (Prop_lut5_I4_O)        0.045     1.190 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[0]_i_3/O
                         net (fo=1, routed)           0.163     1.354    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[0]_i_3_n_0
    SLICE_X19Y15         LUT6 (Prop_lut6_I3_O)        0.045     1.399 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[0]_i_1/O
                         net (fo=16, routed)          0.308     1.706    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/D
    SLICE_X12Y15         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.857     0.859    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/WCLK
    SLICE_X12Y15         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/CLK
                         clock pessimism              0.050     0.909    
                         clock uncertainty            0.482     1.391    
    SLICE_X12Y15         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.535    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/dmem_addr_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.321ns (29.148%)  route 0.780ns (70.852%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         0.588     0.590    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X19Y16         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[0]/Q
                         net (fo=1, routed)           0.155     0.886    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[0]_i_3
    SLICE_X16Y16         LUT6 (Prop_lut6_I3_O)        0.045     0.931 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[0]_i_9/O
                         net (fo=1, routed)           0.214     1.145    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[0]_2
    SLICE_X19Y15         LUT5 (Prop_lut5_I4_O)        0.045     1.190 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[0]_i_3/O
                         net (fo=1, routed)           0.163     1.354    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[0]_i_3_n_0
    SLICE_X19Y15         LUT6 (Prop_lut6_I3_O)        0.045     1.399 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[0]_i_1/O
                         net (fo=16, routed)          0.247     1.646    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[0]
    SLICE_X18Y15         LUT3 (Prop_lut3_I2_O)        0.045     1.691 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.691    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/D[0]
    SLICE_X18Y15         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/dmem_addr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.857     0.859    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/soundclk
    SLICE_X18Y15         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/dmem_addr_q_reg[0]/C
                         clock pessimism              0.050     0.909    
                         clock uncertainty            0.482     1.391    
    SLICE_X18Y15         FDCE (Hold_fdce_C_D)         0.120     1.511    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/dmem_addr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.180    





---------------------------------------------------------------------------------------------------
From Clock:  coreclk_dkong_clk_wiz_0_0
  To Clock:  vgaclk_dkong_clk_wiz_0_0

Setup :            1  Failing Endpoint ,  Worst Slack       -2.827ns,  Total Violation       -2.827ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.827ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.185ns  (vgaclk_dkong_clk_wiz_0_0 rise@3138.106ns - coreclk_dkong_clk_wiz_0_0 rise@3137.921ns)
  Data Path Delay:        2.209ns  (logic 0.456ns (20.646%)  route 1.753ns (79.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 3139.650 - 3138.106 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 3139.640 - 3137.921 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                   3137.921  3137.921 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  3137.921 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806  3139.727    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793  3135.934 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889  3137.823    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  3137.924 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         1.716  3139.640    dkong_i/framedoubler_slow_0/inst/masterclk
    SLICE_X57Y52         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456  3140.096 r  dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg[0]/Q
                         net (fo=4, routed)           1.753  3141.849    dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg_n_0_[0]
    SLICE_X59Y51         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                   3138.106  3138.106 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  3138.106 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612  3139.719    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  3136.293 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  3138.018    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  3138.109 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.541  3139.650    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X59Y51         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/C
                         clock pessimism             -0.174  3139.476    
                         clock uncertainty           -0.414  3139.062    
    SLICE_X59Y51         FDRE (Setup_fdre_C_D)       -0.040  3139.022    dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]
  -------------------------------------------------------------------
                         required time                       3139.022    
                         arrival time                       -3141.849    
  -------------------------------------------------------------------
                         slack                                 -2.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.141ns (14.602%)  route 0.825ns (85.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         0.580     0.582    dkong_i/framedoubler_slow_0/inst/masterclk
    SLICE_X57Y52         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg[0]/Q
                         net (fo=4, routed)           0.825     1.547    dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg_n_0_[0]
    SLICE_X59Y51         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.850     0.852    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X59Y51         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/C
                         clock pessimism              0.050     0.902    
                         clock uncertainty            0.414     1.316    
    SLICE_X59Y51         FDRE (Hold_fdre_C_D)         0.078     1.394    dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.153    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  coreclk_dkong_clk_wiz_0_0
  To Clock:  soundclk_dkong_clk_wiz_0_0

Setup :          157  Failing Endpoints,  Worst Slack       -2.283ns,  Total Violation     -332.257ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.283ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/ale_q_reg/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.523ns  (logic 0.580ns (22.988%)  route 1.943ns (77.012%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 669.658 - 668.083 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 668.357 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         1.749   668.357    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y13         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.456   668.813 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.914   669.727    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X16Y16         LUT1 (Prop_lut1_I0_O)        0.124   669.851 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         1.029   670.880    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/second_cycle_q_reg_15
    SLICE_X17Y15         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/ale_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.571   669.658    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X17Y15         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/ale_q_reg/C
                         clock pessimism             -0.174   669.484    
                         clock uncertainty           -0.482   669.002    
    SLICE_X17Y15         FDCE (Recov_fdce_C_CLR)     -0.405   668.597    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/ale_q_reg
  -------------------------------------------------------------------
                         required time                        668.597    
                         arrival time                        -670.880    
  -------------------------------------------------------------------
                         slack                                 -2.283    

Slack (VIOLATED) :        -2.283ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/sp_q_reg[2]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.523ns  (logic 0.580ns (22.988%)  route 1.943ns (77.012%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 669.658 - 668.083 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 668.357 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         1.749   668.357    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y13         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.456   668.813 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.914   669.727    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X16Y16         LUT1 (Prop_lut1_I0_O)        0.124   669.851 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         1.029   670.880    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[3]_3
    SLICE_X17Y15         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/sp_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.571   669.658    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/soundclk
    SLICE_X17Y15         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/sp_q_reg[2]/C
                         clock pessimism             -0.174   669.484    
                         clock uncertainty           -0.482   669.002    
    SLICE_X17Y15         FDCE (Recov_fdce_C_CLR)     -0.405   668.597    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/sp_q_reg[2]
  -------------------------------------------------------------------
                         required time                        668.597    
                         arrival time                        -670.880    
  -------------------------------------------------------------------
                         slack                                 -2.283    

Slack (VIOLATED) :        -2.283ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/inc_sel_q_reg[1]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.523ns  (logic 0.580ns (22.988%)  route 1.943ns (77.012%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 669.658 - 668.083 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 668.357 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         1.749   668.357    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y13         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.456   668.813 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.914   669.727    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X16Y16         LUT1 (Prop_lut1_I0_O)        0.124   669.851 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         1.029   670.880    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/inc_sel_q_reg[0]_2
    SLICE_X17Y15         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/inc_sel_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.571   669.658    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/soundclk
    SLICE_X17Y15         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/inc_sel_q_reg[1]/C
                         clock pessimism             -0.174   669.484    
                         clock uncertainty           -0.482   669.002    
    SLICE_X17Y15         FDCE (Recov_fdce_C_CLR)     -0.405   668.597    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/inc_sel_q_reg[1]
  -------------------------------------------------------------------
                         required time                        668.597    
                         arrival time                        -670.880    
  -------------------------------------------------------------------
                         slack                                 -2.283    

Slack (VIOLATED) :        -2.256ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/FSM_onehot_int_state_q_reg[2]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.538ns  (logic 0.580ns (22.851%)  route 1.958ns (77.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 669.656 - 668.083 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 668.357 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         1.749   668.357    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y13         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.456   668.813 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.914   669.727    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X16Y16         LUT1 (Prop_lut1_I0_O)        0.124   669.851 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         1.044   670.895    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/ale_q_reg_0
    SLICE_X12Y17         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/FSM_onehot_int_state_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.569   669.656    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/soundclk
    SLICE_X12Y17         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/FSM_onehot_int_state_q_reg[2]/C
                         clock pessimism             -0.174   669.482    
                         clock uncertainty           -0.482   669.000    
    SLICE_X12Y17         FDCE (Recov_fdce_C_CLR)     -0.361   668.639    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/FSM_onehot_int_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                        668.639    
                         arrival time                        -670.895    
  -------------------------------------------------------------------
                         slack                                 -2.256    

Slack (VIOLATED) :        -2.239ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[0]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.475ns  (logic 0.580ns (23.438%)  route 1.895ns (76.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 669.654 - 668.083 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 668.357 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         1.749   668.357    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y13         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.456   668.813 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.914   669.727    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X16Y16         LUT1 (Prop_lut1_I0_O)        0.124   669.851 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         0.981   670.832    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[7]_0
    SLICE_X15Y18         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.567   669.654    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X15Y18         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[0]/C
                         clock pessimism             -0.174   669.480    
                         clock uncertainty           -0.482   668.998    
    SLICE_X15Y18         FDCE (Recov_fdce_C_CLR)     -0.405   668.593    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[0]
  -------------------------------------------------------------------
                         required time                        668.593    
                         arrival time                        -670.832    
  -------------------------------------------------------------------
                         slack                                 -2.239    

Slack (VIOLATED) :        -2.239ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[11]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.475ns  (logic 0.580ns (23.438%)  route 1.895ns (76.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 669.654 - 668.083 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 668.357 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         1.749   668.357    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y13         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.456   668.813 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.914   669.727    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X16Y16         LUT1 (Prop_lut1_I0_O)        0.124   669.851 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         0.981   670.832    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[7]_0
    SLICE_X15Y18         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.567   669.654    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X15Y18         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[11]/C
                         clock pessimism             -0.174   669.480    
                         clock uncertainty           -0.482   668.998    
    SLICE_X15Y18         FDCE (Recov_fdce_C_CLR)     -0.405   668.593    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[11]
  -------------------------------------------------------------------
                         required time                        668.593    
                         arrival time                        -670.832    
  -------------------------------------------------------------------
                         slack                                 -2.239    

Slack (VIOLATED) :        -2.239ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[3]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.475ns  (logic 0.580ns (23.438%)  route 1.895ns (76.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 669.654 - 668.083 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 668.357 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         1.749   668.357    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y13         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.456   668.813 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.914   669.727    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X16Y16         LUT1 (Prop_lut1_I0_O)        0.124   669.851 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         0.981   670.832    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[7]_0
    SLICE_X15Y18         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.567   669.654    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X15Y18         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[3]/C
                         clock pessimism             -0.174   669.480    
                         clock uncertainty           -0.482   668.998    
    SLICE_X15Y18         FDCE (Recov_fdce_C_CLR)     -0.405   668.593    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[3]
  -------------------------------------------------------------------
                         required time                        668.593    
                         arrival time                        -670.832    
  -------------------------------------------------------------------
                         slack                                 -2.239    

Slack (VIOLATED) :        -2.239ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[5]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.475ns  (logic 0.580ns (23.438%)  route 1.895ns (76.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 669.654 - 668.083 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 668.357 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         1.749   668.357    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y13         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.456   668.813 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.914   669.727    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X16Y16         LUT1 (Prop_lut1_I0_O)        0.124   669.851 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         0.981   670.832    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[7]_0
    SLICE_X15Y18         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.567   669.654    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X15Y18         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[5]/C
                         clock pessimism             -0.174   669.480    
                         clock uncertainty           -0.482   668.998    
    SLICE_X15Y18         FDCE (Recov_fdce_C_CLR)     -0.405   668.593    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[5]
  -------------------------------------------------------------------
                         required time                        668.593    
                         arrival time                        -670.832    
  -------------------------------------------------------------------
                         slack                                 -2.239    

Slack (VIOLATED) :        -2.239ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[6]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.475ns  (logic 0.580ns (23.438%)  route 1.895ns (76.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 669.654 - 668.083 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 668.357 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         1.749   668.357    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y13         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.456   668.813 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.914   669.727    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X16Y16         LUT1 (Prop_lut1_I0_O)        0.124   669.851 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         0.981   670.832    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[7]_0
    SLICE_X15Y18         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.567   669.654    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X15Y18         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[6]/C
                         clock pessimism             -0.174   669.480    
                         clock uncertainty           -0.482   668.998    
    SLICE_X15Y18         FDCE (Recov_fdce_C_CLR)     -0.405   668.593    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[6]
  -------------------------------------------------------------------
                         required time                        668.593    
                         arrival time                        -670.832    
  -------------------------------------------------------------------
                         slack                                 -2.239    

Slack (VIOLATED) :        -2.239ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[8]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.475ns  (logic 0.580ns (23.438%)  route 1.895ns (76.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 669.654 - 668.083 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 668.357 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         1.749   668.357    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y13         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.456   668.813 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.914   669.727    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X16Y16         LUT1 (Prop_lut1_I0_O)        0.124   669.851 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         0.981   670.832    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[7]_0
    SLICE_X15Y18         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         1.567   669.654    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X15Y18         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[8]/C
                         clock pessimism             -0.174   669.480    
                         clock uncertainty           -0.482   668.998    
    SLICE_X15Y18         FDCE (Recov_fdce_C_CLR)     -0.405   668.593    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[8]
  -------------------------------------------------------------------
                         required time                        668.593    
                         arrival time                        -670.832    
  -------------------------------------------------------------------
                         slack                                 -2.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[4]/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.186ns (20.429%)  route 0.724ns (79.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         0.590     0.592    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y13         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.390     1.122    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X16Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.167 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         0.335     1.502    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[7]_0
    SLICE_X18Y17         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.855     0.857    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X18Y17         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[4]/C
                         clock pessimism              0.050     0.907    
                         clock uncertainty            0.482     1.389    
    SLICE_X18Y17         FDCE (Remov_fdce_C_CLR)     -0.067     1.322    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[6]/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.186ns (20.429%)  route 0.724ns (79.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         0.590     0.592    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y13         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.390     1.122    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X16Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.167 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         0.335     1.502    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[7]_0
    SLICE_X18Y17         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.855     0.857    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X18Y17         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[6]/C
                         clock pessimism              0.050     0.907    
                         clock uncertainty            0.482     1.389    
    SLICE_X18Y17         FDCE (Remov_fdce_C_CLR)     -0.067     1.322    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/prescaler_q_reg[0]/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.186ns (20.774%)  route 0.709ns (79.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         0.590     0.592    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y13         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.390     1.122    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X16Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.167 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         0.319     1.487    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/inc_sel_q_reg[0]_2
    SLICE_X15Y14         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/prescaler_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.858     0.860    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/soundclk
    SLICE_X15Y14         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/prescaler_q_reg[0]/C
                         clock pessimism              0.050     0.910    
                         clock uncertainty            0.482     1.392    
    SLICE_X15Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.300    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/prescaler_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/prescaler_q_reg[1]/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.186ns (20.774%)  route 0.709ns (79.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         0.590     0.592    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y13         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.390     1.122    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X16Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.167 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         0.319     1.487    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/inc_sel_q_reg[0]_2
    SLICE_X15Y14         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/prescaler_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.858     0.860    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/soundclk
    SLICE_X15Y14         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/prescaler_q_reg[1]/C
                         clock pessimism              0.050     0.910    
                         clock uncertainty            0.482     1.392    
    SLICE_X15Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.300    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/prescaler_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/bus_q_reg[3]/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.186ns (20.718%)  route 0.712ns (79.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         0.590     0.592    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y13         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.390     1.122    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X16Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.167 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         0.322     1.489    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/bus_q_reg[7]_1
    SLICE_X17Y13         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/bus_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.858     0.860    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/soundclk
    SLICE_X17Y13         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/bus_q_reg[3]/C
                         clock pessimism              0.050     0.910    
                         clock uncertainty            0.482     1.392    
    SLICE_X17Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.300    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/bus_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[8]/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.186ns (20.113%)  route 0.739ns (79.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         0.590     0.592    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y13         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.390     1.122    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X16Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.167 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         0.349     1.516    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[7]_0
    SLICE_X18Y14         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.858     0.860    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X18Y14         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[8]/C
                         clock pessimism              0.050     0.910    
                         clock uncertainty            0.482     1.392    
    SLICE_X18Y14         FDCE (Remov_fdce_C_CLR)     -0.067     1.325    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/sp_q_reg[0]/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.186ns (20.113%)  route 0.739ns (79.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         0.590     0.592    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y13         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.390     1.122    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X16Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.167 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         0.349     1.516    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[3]_3
    SLICE_X18Y14         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/sp_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.858     0.860    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/soundclk
    SLICE_X18Y14         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/sp_q_reg[0]/C
                         clock pessimism              0.050     0.910    
                         clock uncertainty            0.482     1.392    
    SLICE_X18Y14         FDCE (Remov_fdce_C_CLR)     -0.067     1.325    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/sp_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[4]/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.186ns (20.682%)  route 0.713ns (79.318%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         0.590     0.592    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y13         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.390     1.122    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X16Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.167 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         0.323     1.491    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accu_shadow_q_reg[3]_2
    SLICE_X15Y16         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.856     0.858    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/soundclk
    SLICE_X15Y16         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[4]/C
                         clock pessimism              0.050     0.908    
                         clock uncertainty            0.482     1.390    
    SLICE_X15Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.298    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[5]/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.186ns (20.682%)  route 0.713ns (79.318%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         0.590     0.592    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y13         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.390     1.122    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X16Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.167 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         0.323     1.491    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accu_shadow_q_reg[3]_2
    SLICE_X15Y16         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.856     0.858    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/soundclk
    SLICE_X15Y16         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[5]/C
                         clock pessimism              0.050     0.908    
                         clock uncertainty            0.482     1.390    
    SLICE_X15Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.298    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[6]/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.186ns (20.682%)  route 0.713ns (79.318%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=605, routed)         0.590     0.592    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y13         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.390     1.122    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/rst_n
    SLICE_X16Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.167 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/htiming[0]_i_1/O
                         net (fo=556, routed)         0.323     1.491    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accu_shadow_q_reg[3]_2
    SLICE_X15Y16         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=201, routed)         0.856     0.858    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/soundclk
    SLICE_X15Y16         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[6]/C
                         clock pessimism              0.050     0.908    
                         clock uncertainty            0.482     1.390    
    SLICE_X15Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.298    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.193    





