# Out of Order Execution CPU

We developed an out of order execution RISC-V cpu in verilog that implemented these instructions: ADD, SUB, ADDI, XOR, ANDI, SRA, LW, SW


[![Youtube Demo](https://img.youtube.com/vi/EyxscuNFPp8/0.jpg)](https://www.youtube.com/watch?v=EyxscuNFPp8)
