

================================================================
== Vitis HLS Report for 'fiat_25519_carry_mul'
================================================================
* Date:           Thu May  9 14:09:59 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D1
* Solution:       comb_10 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.670 us|  0.670 us|   68|   68|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                       |                                            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                        Instance                       |                   Module                   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216  |fiat_25519_carry_mul_Pipeline_ARRAY_1_READ  |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
        |grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233  |fiat_25519_carry_mul_Pipeline_ARRAY_2_READ  |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
        |grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250   |fiat_25519_carry_mul_Pipeline_ARRAY_WRITE   |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
        +-------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    7919|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        4|   428|    1772|    3678|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     324|    -|
|Register         |        -|     -|    2890|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        4|   428|    4662|   11921|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    16|      ~0|       4|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |                        Instance                       |                   Module                   | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                                        |control_s_axi                               |        0|   0|  246|  424|    0|
    |grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216  |fiat_25519_carry_mul_Pipeline_ARRAY_1_READ  |        0|   0|  331|   73|    0|
    |grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233  |fiat_25519_carry_mul_Pipeline_ARRAY_2_READ  |        0|   0|  331|   73|    0|
    |grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250   |fiat_25519_carry_mul_Pipeline_ARRAY_WRITE   |        0|   0|   34|  127|    0|
    |mem_m_axi_U                                            |mem_m_axi                                   |        4|   0|  830|  694|    0|
    |mul_32ns_32ns_64_1_1_U39                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U40                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U41                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U42                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U43                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U44                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U45                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U46                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U47                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U48                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U49                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U50                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U51                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U52                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U53                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U54                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U55                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U56                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U57                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U58                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U59                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U60                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U61                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U62                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U63                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U64                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U65                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U66                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U67                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U68                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U69                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U70                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U71                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U72                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U73                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U74                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U75                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U76                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U77                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U78                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U79                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U80                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U81                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U82                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U83                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U84                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U85                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U86                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U87                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U88                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U89                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U90                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U91                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U92                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U93                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U94                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U95                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U96                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U97                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U98                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U99                               |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U100                              |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U101                              |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U102                              |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U103                              |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U104                              |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U105                              |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U106                              |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U107                              |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U108                              |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U109                              |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U110                              |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U111                              |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U112                              |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U113                              |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U114                              |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U115                              |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U116                              |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U117                              |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U118                              |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U119                              |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U120                              |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U121                              |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U122                              |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U123                              |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U124                              |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U125                              |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U126                              |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U127                              |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U128                              |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U129                              |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U130                              |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U131                              |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U132                              |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U133                              |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U134                              |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U135                              |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U136                              |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U137                              |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U138                              |mul_32ns_32ns_64_1_1                        |        0|   4|    0|   20|    0|
    |mul_32s_6ns_32_1_1_U140                                |mul_32s_6ns_32_1_1                          |        0|   2|    0|   20|    0|
    |mul_32s_6ns_32_1_1_U141                                |mul_32s_6ns_32_1_1                          |        0|   2|    0|   20|    0|
    |mul_32s_6ns_32_1_1_U143                                |mul_32s_6ns_32_1_1                          |        0|   2|    0|   20|    0|
    |mul_32s_6ns_32_1_1_U144                                |mul_32s_6ns_32_1_1                          |        0|   2|    0|   20|    0|
    |mul_32s_6ns_32_1_1_U146                                |mul_32s_6ns_32_1_1                          |        0|   2|    0|   20|    0|
    |mul_32s_6ns_32_1_1_U147                                |mul_32s_6ns_32_1_1                          |        0|   2|    0|   20|    0|
    |mul_32s_6ns_32_1_1_U149                                |mul_32s_6ns_32_1_1                          |        0|   2|    0|   20|    0|
    |mul_32s_6ns_32_1_1_U150                                |mul_32s_6ns_32_1_1                          |        0|   2|    0|   20|    0|
    |mul_32s_7ns_32_1_1_U139                                |mul_32s_7ns_32_1_1                          |        0|   2|    0|   20|    0|
    |mul_32s_7ns_32_1_1_U142                                |mul_32s_7ns_32_1_1                          |        0|   2|    0|   20|    0|
    |mul_32s_7ns_32_1_1_U145                                |mul_32s_7ns_32_1_1                          |        0|   2|    0|   20|    0|
    |mul_32s_7ns_32_1_1_U148                                |mul_32s_7ns_32_1_1                          |        0|   2|    0|   20|    0|
    |mul_32s_7ns_32_1_1_U151                                |mul_32s_7ns_32_1_1                          |        0|   2|    0|   20|    0|
    |mul_39ns_6ns_44_1_1_U152                               |mul_39ns_6ns_44_1_1                         |        0|   2|    0|   27|    0|
    +-------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                  |                                            |        4| 428| 1772| 3678|    0|
    +-------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln51_11_fu_1270_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln51_12_fu_1276_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln51_13_fu_1282_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln51_14_fu_1296_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln51_15_fu_1302_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln51_16_fu_1308_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln51_17_fu_1314_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln51_18_fu_1328_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln51_19_fu_1334_p2  |         +|   0|  0|  32|          25|          25|
    |add_ln51_1_fu_1212_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln51_20_fu_1340_p2  |         +|   0|  0|  32|          25|          25|
    |add_ln51_22_fu_1346_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln51_23_fu_1352_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln51_24_fu_1358_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln51_25_fu_1372_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln51_26_fu_1378_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln51_27_fu_1384_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln51_28_fu_1390_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln51_29_fu_1404_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln51_2_fu_1218_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln51_30_fu_1410_p2  |         +|   0|  0|  33|          26|          26|
    |add_ln51_31_fu_1416_p2  |         +|   0|  0|  33|          26|          26|
    |add_ln51_33_fu_1422_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln51_34_fu_1428_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln51_35_fu_1434_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln51_36_fu_1448_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln51_37_fu_1454_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln51_38_fu_1460_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln51_39_fu_1466_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln51_3_fu_1954_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln51_40_fu_1480_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln51_41_fu_1486_p2  |         +|   0|  0|  32|          25|          25|
    |add_ln51_42_fu_1492_p2  |         +|   0|  0|  32|          25|          25|
    |add_ln51_44_fu_1498_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln51_45_fu_1504_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln51_46_fu_1510_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln51_47_fu_1524_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln51_48_fu_1530_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln51_49_fu_1536_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln51_4_fu_1232_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln51_50_fu_1542_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln51_51_fu_1556_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln51_52_fu_1562_p2  |         +|   0|  0|  33|          26|          26|
    |add_ln51_53_fu_1568_p2  |         +|   0|  0|  33|          26|          26|
    |add_ln51_55_fu_1574_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln51_56_fu_1580_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln51_57_fu_1586_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln51_58_fu_1600_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln51_59_fu_1606_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln51_5_fu_1238_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln51_60_fu_1612_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln51_61_fu_1618_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln51_62_fu_1632_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln51_63_fu_1638_p2  |         +|   0|  0|  32|          25|          25|
    |add_ln51_64_fu_1644_p2  |         +|   0|  0|  32|          25|          25|
    |add_ln51_66_fu_1650_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln51_67_fu_1656_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln51_68_fu_1662_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln51_69_fu_1676_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln51_6_fu_1244_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln51_70_fu_1682_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln51_71_fu_1688_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln51_72_fu_1694_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln51_73_fu_1708_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln51_74_fu_1714_p2  |         +|   0|  0|  33|          26|          26|
    |add_ln51_75_fu_1720_p2  |         +|   0|  0|  33|          26|          26|
    |add_ln51_77_fu_1726_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln51_78_fu_1732_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln51_79_fu_1738_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln51_7_fu_1258_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln51_80_fu_1752_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln51_81_fu_1758_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln51_82_fu_1764_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln51_83_fu_1770_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln51_84_fu_1784_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln51_85_fu_1790_p2  |         +|   0|  0|  32|          25|          25|
    |add_ln51_86_fu_1796_p2  |         +|   0|  0|  32|          25|          25|
    |add_ln51_88_fu_1802_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln51_89_fu_1808_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln51_8_fu_1958_p2   |         +|   0|  0|  26|          26|          26|
    |add_ln51_90_fu_1814_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln51_91_fu_1828_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln51_92_fu_1834_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln51_93_fu_1840_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln51_94_fu_1846_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln51_95_fu_1860_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln51_96_fu_1866_p2  |         +|   0|  0|  33|          26|          26|
    |add_ln51_97_fu_1872_p2  |         +|   0|  0|  33|          26|          26|
    |add_ln51_9_fu_1264_p2   |         +|   0|  0|  33|          26|          26|
    |add_ln51_fu_1206_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln55_1_fu_1884_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln55_2_fu_1890_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln55_3_fu_1904_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln55_4_fu_1910_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln55_5_fu_1916_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln55_6_fu_1922_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln55_7_fu_1936_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln55_8_fu_1942_p2   |         +|   0|  0|  32|          25|          25|
    |add_ln55_9_fu_1948_p2   |         +|   0|  0|  32|          25|          25|
    |add_ln55_fu_1878_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln62_10_fu_2000_p2  |         +|   0|  0|  25|          25|          25|
    |add_ln62_11_fu_2038_p2  |         +|   0|  0|  26|          26|          26|
    |add_ln62_12_fu_2076_p2  |         +|   0|  0|  25|          25|          25|
    |add_ln62_13_fu_2114_p2  |         +|   0|  0|  26|          26|          26|
    |add_ln62_14_fu_2152_p2  |         +|   0|  0|  25|          25|          25|
    |add_ln62_15_fu_2190_p2  |         +|   0|  0|  26|          26|          26|
    |add_ln62_16_fu_2228_p2  |         +|   0|  0|  25|          25|          25|
    |add_ln62_17_fu_2258_p2  |         +|   0|  0|  26|          26|          26|
    |add_ln62_18_fu_2351_p2  |         +|   0|  0|  25|          25|          25|
    |add_ln62_1_fu_2042_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln62_2_fu_2080_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln62_3_fu_2118_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln62_4_fu_2156_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln62_5_fu_2194_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln62_6_fu_2232_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln62_7_fu_2317_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln62_8_fu_2355_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln62_9_fu_1967_p2   |         +|   0|  0|  26|          26|          26|
    |add_ln62_fu_2004_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln63_1_fu_2262_p2   |         +|   0|  0|  25|          25|          25|
    |add_ln63_fu_2388_p2     |         +|   0|  0|  51|          44|          44|
    |add_ln64_1_fu_2268_p2   |         +|   0|  0|  26|          26|          26|
    |add_ln64_fu_2420_p2     |         +|   0|  0|  33|          26|          26|
    |arr_10_fu_2313_p2       |         +|   0|  0|  64|          64|          64|
    |arr_11_fu_2214_p2       |         +|   0|  0|  64|          64|          64|
    |arr_12_fu_2176_p2       |         +|   0|  0|  64|          64|          64|
    |arr_13_fu_2138_p2       |         +|   0|  0|  64|          64|          64|
    |arr_14_fu_2100_p2       |         +|   0|  0|  64|          64|          64|
    |arr_15_fu_2062_p2       |         +|   0|  0|  64|          64|          64|
    |arr_16_fu_2024_p2       |         +|   0|  0|  64|          64|          64|
    |arr_17_fu_1986_p2       |         +|   0|  0|  64|          64|          64|
    |arr_9_fu_1962_p2        |         +|   0|  0|  64|          64|          64|
    |arr_fu_2337_p2          |         +|   0|  0|  64|          64|          64|
    |out1_w_1_fu_2412_p2     |         +|   0|  0|  32|          25|          25|
    |out1_w_2_fu_2456_p2     |         +|   0|  0|  34|          27|          27|
    |out1_w_3_fu_2274_p2     |         +|   0|  0|  25|          25|          25|
    |out1_w_4_fu_2280_p2     |         +|   0|  0|  26|          26|          26|
    |out1_w_5_fu_2286_p2     |         +|   0|  0|  25|          25|          25|
    |out1_w_6_fu_2292_p2     |         +|   0|  0|  26|          26|          26|
    |out1_w_7_fu_2298_p2     |         +|   0|  0|  25|          25|          25|
    |out1_w_8_fu_2304_p2     |         +|   0|  0|  26|          26|          26|
    |out1_w_9_fu_2434_p2     |         +|   0|  0|  25|          25|          25|
    |out1_w_fu_2380_p2       |         +|   0|  0|  33|          26|          26|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|7919|        7478|        7478|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+-----+-----------+-----+-----------+
    |     Name     | LUT | Input Size| Bits| Total Bits|
    +--------------+-----+-----------+-----+-----------+
    |ap_NS_fsm     |  152|         33|    1|         33|
    |mem_ARADDR    |   26|          5|   64|        320|
    |mem_ARLEN     |   20|          4|   32|        128|
    |mem_ARVALID   |   20|          4|    1|          4|
    |mem_AWADDR    |   14|          3|   64|        192|
    |mem_AWLEN     |   14|          3|   32|         96|
    |mem_AWVALID   |   14|          3|    1|          3|
    |mem_BREADY    |   14|          3|    1|          3|
    |mem_RREADY    |   14|          3|    1|          3|
    |mem_WVALID    |    9|          2|    1|          2|
    |mem_blk_n_AR  |    9|          2|    1|          2|
    |mem_blk_n_AW  |    9|          2|    1|          2|
    |mem_blk_n_B   |    9|          2|    1|          2|
    +--------------+-----+-----------+-----+-----------+
    |Total         |  324|         69|  201|        790|
    +--------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                                | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln51_14_reg_2733                                                |  64|   0|   64|          0|
    |add_ln51_18_reg_2738                                                |  64|   0|   64|          0|
    |add_ln51_19_reg_2743                                                |  25|   0|   25|          0|
    |add_ln51_20_reg_2748                                                |  25|   0|   25|          0|
    |add_ln51_25_reg_2753                                                |  64|   0|   64|          0|
    |add_ln51_29_reg_2758                                                |  64|   0|   64|          0|
    |add_ln51_2_reg_2708                                                 |  64|   0|   64|          0|
    |add_ln51_30_reg_2763                                                |  26|   0|   26|          0|
    |add_ln51_31_reg_2768                                                |  26|   0|   26|          0|
    |add_ln51_36_reg_2773                                                |  64|   0|   64|          0|
    |add_ln51_40_reg_2778                                                |  64|   0|   64|          0|
    |add_ln51_41_reg_2783                                                |  25|   0|   25|          0|
    |add_ln51_42_reg_2788                                                |  25|   0|   25|          0|
    |add_ln51_47_reg_2793                                                |  64|   0|   64|          0|
    |add_ln51_51_reg_2798                                                |  64|   0|   64|          0|
    |add_ln51_52_reg_2803                                                |  26|   0|   26|          0|
    |add_ln51_53_reg_2808                                                |  26|   0|   26|          0|
    |add_ln51_58_reg_2813                                                |  64|   0|   64|          0|
    |add_ln51_62_reg_2818                                                |  64|   0|   64|          0|
    |add_ln51_63_reg_2823                                                |  25|   0|   25|          0|
    |add_ln51_64_reg_2828                                                |  25|   0|   25|          0|
    |add_ln51_69_reg_2833                                                |  64|   0|   64|          0|
    |add_ln51_73_reg_2838                                                |  64|   0|   64|          0|
    |add_ln51_74_reg_2843                                                |  26|   0|   26|          0|
    |add_ln51_75_reg_2848                                                |  26|   0|   26|          0|
    |add_ln51_7_reg_2723                                                 |  64|   0|   64|          0|
    |add_ln51_80_reg_2853                                                |  64|   0|   64|          0|
    |add_ln51_84_reg_2858                                                |  64|   0|   64|          0|
    |add_ln51_85_reg_2863                                                |  25|   0|   25|          0|
    |add_ln51_86_reg_2868                                                |  25|   0|   25|          0|
    |add_ln51_91_reg_2873                                                |  64|   0|   64|          0|
    |add_ln51_95_reg_2878                                                |  64|   0|   64|          0|
    |add_ln51_96_reg_2883                                                |  26|   0|   26|          0|
    |add_ln51_97_reg_2888                                                |  26|   0|   26|          0|
    |add_ln51_9_reg_2728                                                 |  26|   0|   26|          0|
    |add_ln51_reg_2703                                                   |  64|   0|   64|          0|
    |add_ln55_3_reg_2893                                                 |  64|   0|   64|          0|
    |add_ln55_7_reg_2898                                                 |  64|   0|   64|          0|
    |add_ln55_8_reg_2903                                                 |  25|   0|   25|          0|
    |add_ln55_9_reg_2908                                                 |  25|   0|   25|          0|
    |add_ln62_9_reg_2913                                                 |  26|   0|   26|          0|
    |add_ln63_1_reg_2924                                                 |  25|   0|   25|          0|
    |add_ln64_1_reg_2930                                                 |  26|   0|   26|          0|
    |ap_CS_fsm                                                           |  32|   0|   32|          0|
    |grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_216_ap_start_reg  |   1|   0|    1|          0|
    |grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_233_ap_start_reg  |   1|   0|    1|          0|
    |grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_250_ap_start_reg   |   1|   0|    1|          0|
    |lshr_ln62_7_reg_2919                                                |  39|   0|   39|          0|
    |mul_ln51_12_reg_2658                                                |  32|   0|   32|          0|
    |mul_ln51_14_reg_2663                                                |  32|   0|   32|          0|
    |mul_ln51_20_reg_2668                                                |  32|   0|   32|          0|
    |mul_ln51_26_reg_2673                                                |  32|   0|   32|          0|
    |mul_ln51_28_reg_2678                                                |  32|   0|   32|          0|
    |mul_ln51_2_reg_2643                                                 |  32|   0|   32|          0|
    |mul_ln51_36_reg_2683                                                |  32|   0|   32|          0|
    |mul_ln51_44_reg_2688                                                |  32|   0|   32|          0|
    |mul_ln51_46_reg_2693                                                |  32|   0|   32|          0|
    |mul_ln51_4_reg_2648                                                 |  32|   0|   32|          0|
    |mul_ln51_56_reg_2698                                                |  32|   0|   32|          0|
    |mul_ln51_8_reg_2653                                                 |  32|   0|   32|          0|
    |mul_ln51_reg_2638                                                   |  32|   0|   32|          0|
    |out1_w_1_reg_2970                                                   |  25|   0|   25|          0|
    |out1_w_2_reg_2990                                                   |  27|   0|   27|          0|
    |out1_w_3_reg_2935                                                   |  25|   0|   25|          0|
    |out1_w_4_reg_2940                                                   |  26|   0|   26|          0|
    |out1_w_5_reg_2945                                                   |  25|   0|   25|          0|
    |out1_w_6_reg_2950                                                   |  26|   0|   26|          0|
    |out1_w_7_reg_2955                                                   |  25|   0|   25|          0|
    |out1_w_8_reg_2960                                                   |  26|   0|   26|          0|
    |out1_w_9_reg_2980                                                   |  25|   0|   25|          0|
    |out1_w_reg_2965                                                     |  26|   0|   26|          0|
    |tmp_reg_2975                                                        |   1|   0|    1|          0|
    |trunc_ln23_1_reg_2583                                               |  62|   0|   62|          0|
    |trunc_ln30_1_reg_2589                                               |  62|   0|   62|          0|
    |trunc_ln51_1_reg_2718                                               |  26|   0|   26|          0|
    |trunc_ln51_reg_2713                                                 |  26|   0|   26|          0|
    |trunc_ln75_1_reg_2595                                               |  62|   0|   62|          0|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                               |2890|   0| 2890|          0|
    +--------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|               control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|               control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|               control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|               control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|               control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|               control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|               control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|               control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|               control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|               control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|               control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|               control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|               control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|               control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|               control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|               control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|               control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_mul|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_mul|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_mul|  return value|
|m_axi_mem_AWVALID      |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_AWREADY      |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_AWADDR       |  out|   64|       m_axi|                   mem|       pointer|
|m_axi_mem_AWID         |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_AWLEN        |  out|    8|       m_axi|                   mem|       pointer|
|m_axi_mem_AWSIZE       |  out|    3|       m_axi|                   mem|       pointer|
|m_axi_mem_AWBURST      |  out|    2|       m_axi|                   mem|       pointer|
|m_axi_mem_AWLOCK       |  out|    2|       m_axi|                   mem|       pointer|
|m_axi_mem_AWCACHE      |  out|    4|       m_axi|                   mem|       pointer|
|m_axi_mem_AWPROT       |  out|    3|       m_axi|                   mem|       pointer|
|m_axi_mem_AWQOS        |  out|    4|       m_axi|                   mem|       pointer|
|m_axi_mem_AWREGION     |  out|    4|       m_axi|                   mem|       pointer|
|m_axi_mem_AWUSER       |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_WVALID       |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_WREADY       |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_WDATA        |  out|   32|       m_axi|                   mem|       pointer|
|m_axi_mem_WSTRB        |  out|    4|       m_axi|                   mem|       pointer|
|m_axi_mem_WLAST        |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_WID          |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_WUSER        |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_ARVALID      |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_ARREADY      |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_ARADDR       |  out|   64|       m_axi|                   mem|       pointer|
|m_axi_mem_ARID         |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_ARLEN        |  out|    8|       m_axi|                   mem|       pointer|
|m_axi_mem_ARSIZE       |  out|    3|       m_axi|                   mem|       pointer|
|m_axi_mem_ARBURST      |  out|    2|       m_axi|                   mem|       pointer|
|m_axi_mem_ARLOCK       |  out|    2|       m_axi|                   mem|       pointer|
|m_axi_mem_ARCACHE      |  out|    4|       m_axi|                   mem|       pointer|
|m_axi_mem_ARPROT       |  out|    3|       m_axi|                   mem|       pointer|
|m_axi_mem_ARQOS        |  out|    4|       m_axi|                   mem|       pointer|
|m_axi_mem_ARREGION     |  out|    4|       m_axi|                   mem|       pointer|
|m_axi_mem_ARUSER       |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_RVALID       |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_RREADY       |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_RDATA        |   in|   32|       m_axi|                   mem|       pointer|
|m_axi_mem_RLAST        |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_RID          |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_RUSER        |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_RRESP        |   in|    2|       m_axi|                   mem|       pointer|
|m_axi_mem_BVALID       |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_BREADY       |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_BRESP        |   in|    2|       m_axi|                   mem|       pointer|
|m_axi_mem_BID          |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_BUSER        |   in|    1|       m_axi|                   mem|       pointer|
+-----------------------+-----+-----+------------+----------------------+--------------+

