m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/simulation/modelsim
Ealu
Z1 w1594237189
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z4 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd
Z5 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd
l0
L10
V@4oj>IgEgEZKe]?jVkDn70
!s100 <cJEA:5:SA2CPR?PR>hM<3
Z6 OV;C;10.3d;59
31
Z7 !s110 1594915199
!i10b 1
Z8 !s108 1594915199.886000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd|
Z10 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd|
!i113 1
Z11 o-93 -work work
Z12 tExplicit 1
Aaluarch
Z13 DEx4 work 8 blockxor 0 22 X2T4CL;KzAOzT8ZM[;z8@2
Z14 DEx4 work 7 blockor 0 22 i[Bz3`jURW5<fgaO7OAIL2
Z15 DEx4 work 8 blockand 0 22 94XKZA43fzlW[3;A7hO?G0
Z16 DEx4 work 16 multiplier32bits 0 22 A]MS2A`lB>Wc;TNL7LZN33
Z17 DEx4 work 20 arithmeticshiftright 0 22 FghBZ<bh6UTE`NFU]Wk4N3
Z18 DEx4 work 9 leftshift 0 22 ZXA04Sm>JDTG`PbFJNUMF0
Z19 DEx4 work 17 logicalshiftright 0 22 A>jjm8cQUD^]4:o=ji<372
Z20 DEx4 work 10 craadder32 0 22 ]X=`3<oefT=dK]d7Ocb6M0
Z21 DPx4 ieee 16 vital_primitives 0 22 G>kiXP8Q9dRClKfK1Zn7j1
Z22 DPx6 altera 11 dffeas_pack 0 22 UnfbeWGEe]KW7:DTn;?VS1
Z23 DPx4 ieee 12 vital_timing 0 22 J>EBealN09f8GzldA[z2>3
Z24 DPx6 altera 28 altera_primitives_components 0 22 ]KYk:P<?aKG^=ZNSeb8Pf3
Z25 DEx4 work 10 mulcounter 0 22 6JLf1>N03^gPOI9]Y6g:j0
R2
R3
Z26 DEx4 work 3 alu 0 22 @4oj>IgEgEZKe]?jVkDn70
l172
L67
Vg;4ij0[Qo>==ID:ja[=c=2
!s100 =jf<4M^oOC_M6Q9>9Z5]?0
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Earithmeticshiftright
Z27 w1593903954
R2
R3
R0
Z28 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ArithmeticShiftRight.vhd
Z29 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ArithmeticShiftRight.vhd
l0
L9
VFghBZ<bh6UTE`NFU]Wk4N3
!s100 1;LVfA3`G1IoUOVKdhHgM1
R6
31
Z30 !s110 1594915194
!i10b 1
Z31 !s108 1594915194.787000
Z32 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ArithmeticShiftRight.vhd|
Z33 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ArithmeticShiftRight.vhd|
!i113 1
R11
R12
Aarithmeticshiftrightarch
R2
R3
R17
l52
L38
Vk2lBniO?PD:h75j?GFJ?@2
!s100 Mg4IOJ8;H3?oWUQoEdVn`2
R6
31
R30
!i10b 1
R31
R32
R33
!i113 1
R11
R12
Eblockand
Z34 w1593883648
R2
R3
R0
Z35 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockAnd.vhd
Z36 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockAnd.vhd
l0
L9
V94XKZA43fzlW[3;A7hO?G0
!s100 a]C;aJ>Ja5ZPJ95@kWcMd3
R6
31
R30
!i10b 1
Z37 !s108 1594915194.272000
Z38 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockAnd.vhd|
Z39 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockAnd.vhd|
!i113 1
R11
R12
Ablockandarch
R2
R3
R15
l40
L31
Vco7P4[zJC`eNNlCc^_fYC1
!s100 a?`L@FL5HPLQhzo6MV_9M2
R6
31
R30
!i10b 1
R37
R38
R39
!i113 1
R11
R12
Eblockor
Z40 w1593883546
R2
R3
R0
Z41 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockOr.vhd
Z42 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockOr.vhd
l0
L9
Vi[Bz3`jURW5<fgaO7OAIL2
!s100 mUH[OGcXei[A==c_hCXPC3
R6
31
Z43 !s110 1594915193
!i10b 1
Z44 !s108 1594915193.770000
Z45 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockOr.vhd|
Z46 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockOr.vhd|
!i113 1
R11
R12
Ablockorarch
R2
R3
R14
l42
L31
V4WKE[<hM@[z=O`8NX7^G52
!s100 7^dN47L_E0;2LfUiLN<g91
R6
31
R43
!i10b 1
R44
R45
R46
!i113 1
R11
R12
Eblockxor
Z47 w1593883545
R2
R3
R0
Z48 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockXor.vhd
Z49 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockXor.vhd
l0
L9
VX2T4CL;KzAOzT8ZM[;z8@2
!s100 NXG^z3^[L[Jf5O><Kl67I2
R6
31
R43
!i10b 1
Z50 !s108 1594915193.246000
Z51 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockXor.vhd|
Z52 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockXor.vhd|
!i113 1
R11
R12
Ablockxorarch
R2
R3
R13
l42
L31
V54H>PBS5eK1Z?6CR4biDP1
!s100 TfXNV@fVoIVf][0ELlLEU3
R6
31
R43
!i10b 1
R50
R51
R52
!i113 1
R11
R12
Eboothdecoder
Z53 w1590348989
R2
R3
R0
Z54 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BoothDecoder.vhd
Z55 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BoothDecoder.vhd
l0
L9
V`N=Q<P`UF5D?hiBna58;g2
!s100 zl_VTgY<O3I9zzgm8Y[3n2
R6
31
Z56 !s110 1594915192
!i10b 1
Z57 !s108 1594915192.721000
Z58 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BoothDecoder.vhd|
Z59 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BoothDecoder.vhd|
!i113 1
R11
R12
Aboothdecoderarch
R2
R3
DEx4 work 12 boothdecoder 0 22 `N=Q<P`UF5D?hiBna58;g2
l46
L37
VmLi^5M1ZGl>8^h6b:RBPZ2
!s100 =?z^:bY0:Ubk:aL8RPD1l2
R6
31
R56
!i10b 1
R57
R58
R59
!i113 1
R11
R12
Econtrolunit
Z60 w1594662534
R21
R22
R23
R24
R2
R3
R0
Z61 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd
Z62 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd
l0
L21
VM:lQfbo7RnG5XA1P5k^1R2
!s100 >@0K33SGoCUAIKkFj_a1U3
R6
31
R7
!i10b 1
Z63 !s108 1594915199.290000
Z64 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd|
Z65 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd|
!i113 1
R11
R12
Acontrolunitarch
R21
R22
R23
R24
R2
R3
Z66 DEx4 work 11 controlunit 0 22 M:lQfbo7RnG5XA1P5k^1R2
l72
L47
VKc<QJBZn[kc1>3aEKEF9H1
!s100 F7=F1[K;INP[i<Mz:MIJk1
R6
31
R7
!i10b 1
R63
R64
R65
!i113 1
R11
R12
Ecounter
Z67 w1593546283
R21
R22
R23
R24
R2
R3
R0
Z68 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Counter.vhd
Z69 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Counter.vhd
l0
L11
VlZD]jcdTB^RBdKk5<5Q<=0
!s100 ihKATfgbbAzXo42IGe49c0
R6
31
Z70 !s110 1594915195
!i10b 1
Z71 !s108 1594915195.867000
Z72 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Counter.vhd|
Z73 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Counter.vhd|
!i113 1
R11
R12
Acounterarch
R21
R22
R23
R24
R2
R3
Z74 DEx4 work 7 counter 0 22 lZD]jcdTB^RBdKk5<5Q<=0
l44
L34
VOd2@HT[zRnDZ1g<?<>^0k1
!s100 EH<3kC[h`VbJFUfOoacJL3
R6
31
R70
!i10b 1
R71
R72
R73
!i113 1
R11
R12
Ecraadder10
Z75 w1593817383
R2
R3
R0
Z76 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder10.vhd
Z77 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder10.vhd
l0
L9
V]6=1QR[_OPWh`AEVQJVil1
!s100 6>^O9>>HQh:FTm]W5zgJe2
R6
31
Z78 !s110 1594915191
!i10b 1
Z79 !s108 1594915191.677000
Z80 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder10.vhd|
Z81 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder10.vhd|
!i113 1
R11
R12
Acraadder10arch
R2
R3
DEx4 work 10 craadder10 0 22 ]6=1QR[_OPWh`AEVQJVil1
l46
L35
VkH7:ZT@VoP=3kg>USTl>03
!s100 CYHlk]:d`5`N3GNFG2^zO2
R6
31
R78
!i10b 1
R79
R80
R81
!i113 1
R11
R12
Ecraadder14
R75
R2
R3
R0
Z82 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder14.vhd
Z83 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder14.vhd
l0
L9
V9WzDkoo7;9X1HFGALP5Kj3
!s100 c^8D7?UA2S<_1VZAKzZ3j3
R6
31
R78
!i10b 1
Z84 !s108 1594915191.156000
Z85 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder14.vhd|
Z86 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder14.vhd|
!i113 1
R11
R12
Acraadder14arch
R2
R3
DEx4 work 10 craadder14 0 22 9WzDkoo7;9X1HFGALP5Kj3
l46
L35
V07=[IFJTHG9m]l3GHe_oZ1
!s100 6]ak_AX2]=NXR8[L`E0ja2
R6
31
R78
!i10b 1
R84
R85
R86
!i113 1
R11
R12
Ecraadder18
R75
R2
R3
R0
Z87 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder18.vhd
Z88 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder18.vhd
l0
L9
VLl5?B>R2HoTVnK6JnL5SR1
!s100 JlH897ZEQ?z@]de9n6fT00
R6
31
Z89 !s110 1594915190
!i10b 1
Z90 !s108 1594915190.624000
Z91 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder18.vhd|
Z92 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder18.vhd|
!i113 1
R11
R12
Acraadder18arch
R2
R3
DEx4 work 10 craadder18 0 22 Ll5?B>R2HoTVnK6JnL5SR1
l46
L35
VhgJcFH1mGXYCCT@k^b;bU3
!s100 DTjao?gS75:55FPT>:Rjf2
R6
31
R89
!i10b 1
R90
R91
R92
!i113 1
R11
R12
Ecraadder22
Z93 w1593817636
R2
R3
R0
Z94 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder22.vhd
Z95 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder22.vhd
l0
L9
VlXEPSTIz6gJ3b[=R=bnXQ2
!s100 fm<FQIAX6HE<XkFhjnnMM0
R6
31
R89
!i10b 1
Z96 !s108 1594915190.127000
Z97 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder22.vhd|
Z98 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder22.vhd|
!i113 1
R11
R12
Acraadder22arch
R2
R3
DEx4 work 10 craadder22 0 22 lXEPSTIz6gJ3b[=R=bnXQ2
l46
L35
VQ5@L@o6QhzYmbRz`kagiT1
!s100 bC<8DUM5CoTfXzc]famlU0
R6
31
R89
!i10b 1
R96
R97
R98
!i113 1
R11
R12
Ecraadder26
R75
R2
R3
R0
Z99 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder26.vhd
Z100 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder26.vhd
l0
L9
VM1P;9E3AXig9F5mT^[]Xg2
!s100 SAjNo]GbQXmRST_MHT`8h2
R6
31
Z101 !s110 1594915189
!i10b 1
Z102 !s108 1594915189.589000
Z103 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder26.vhd|
Z104 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder26.vhd|
!i113 1
R11
R12
Acraadder26arch
R2
R3
DEx4 work 10 craadder26 0 22 M1P;9E3AXig9F5mT^[]Xg2
l46
L35
VR:2959oDZVnOi;fF9SBm_3
!s100 P8M<[S[@FlQ[nC];]APE13
R6
31
R101
!i10b 1
R102
R103
R104
!i113 1
R11
R12
Ecraadder30
R75
R2
R3
R0
Z105 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder30.vhd
Z106 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder30.vhd
l0
L9
VPLh0mRj4XUTOKJ]XQZ0[P3
!s100 ;C`HBg4MkQj9nmHfBOz8c3
R6
31
R101
!i10b 1
Z107 !s108 1594915189.087000
Z108 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder30.vhd|
Z109 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder30.vhd|
!i113 1
R11
R12
Acraadder30arch
R2
R3
DEx4 work 10 craadder30 0 22 PLh0mRj4XUTOKJ]XQZ0[P3
l46
L35
VNNnGXKX0Fj3:Bc5Hl>e;03
!s100 fM82glR:[hY7fN>o?db@41
R6
31
R101
!i10b 1
R107
R108
R109
!i113 1
R11
R12
Ecraadder32
Z110 w1593883543
R2
R3
R0
Z111 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder32.vhd
Z112 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder32.vhd
l0
L9
V]X=`3<oefT=dK]d7Ocb6M0
!s100 GBb]HL0NJ_nf?]e2T1Pel0
R6
31
Z113 !s110 1594915188
!i10b 1
Z114 !s108 1594915188.620000
Z115 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder32.vhd|
Z116 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder32.vhd|
!i113 1
R11
R12
Acraadder32arch
R2
R3
R20
l46
L35
Vn`S]1F>6RRDkRoQ1?g8Tg3
!s100 2l;@afVg`8@SFSnK9j7383
R6
31
R113
!i10b 1
R114
R115
R116
!i113 1
R11
R12
Ecraadder6
R75
R2
R3
R0
Z117 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder6.vhd
Z118 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder6.vhd
l0
L9
VPb5j@ha6LkF]13l]kb^0m2
!s100 ?C9]fhFS[O7eC9nAC]ISC3
R6
31
R56
!i10b 1
Z119 !s108 1594915192.160000
Z120 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder6.vhd|
Z121 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder6.vhd|
!i113 1
R11
R12
Acraadder6arch
R2
R3
DEx4 work 9 craadder6 0 22 Pb5j@ha6LkF]13l]kb^0m2
l46
L35
VUo2^khQeWhOz]OEj@SUob2
!s100 z]gK>Ig7CH<G7NIlhPlQJ3
R6
31
R56
!i10b 1
R119
R120
R121
!i113 1
R11
R12
Ecsr
Z122 w1593891958
R21
R22
R23
R24
R2
R3
R0
Z123 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CSR.vhd
Z124 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CSR.vhd
l0
L36
V5k;j<A27VZO0g^QD[@HFA2
!s100 XO;NBF>l96AFnZ5=6`OaX2
R6
31
Z125 !s110 1594915198
!i10b 1
Z126 !s108 1594915198.661000
Z127 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CSR.vhd|
Z128 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CSR.vhd|
!i113 1
R11
R12
Acsrarch
R21
R22
R23
R24
R2
R3
Z129 DEx4 work 3 csr 0 22 5k;j<A27VZO0g^QD[@HFA2
l96
L53
V6PJ4B:oi4TEzLHZioJknA0
!s100 8a8?ZJ[U<B4XOiMPVLnY<3
R6
31
R125
!i10b 1
R126
R127
R128
!i113 1
R11
R12
Efullpartialproduct
R53
R2
R3
R0
Z130 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/FullPartialProduct.vhd
Z131 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/FullPartialProduct.vhd
l0
L9
VSQzzoE4bKFE_C`olIhA_D2
!s100 =_YdA>`LnhEDE:Od`PdmI3
R6
31
Z132 !s110 1594915187
!i10b 1
Z133 !s108 1594915187.850000
Z134 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/FullPartialProduct.vhd|
Z135 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/FullPartialProduct.vhd|
!i113 1
R11
R12
Afullpartialproductarch
R2
R3
DEx4 work 18 fullpartialproduct 0 22 SQzzoE4bKFE_C`olIhA_D2
l56
L37
V^UWI0cK`];ncoE[]W0i0S1
!s100 QAmF92SKFNOPadAEKJbg30
R6
31
R132
!i10b 1
R133
R134
R135
!i113 1
R11
R12
Einputmanager
Z136 w1594060650
Z137 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z138 DPx4 work 16 registerspackage 0 22 `BO537daX:@962>1NH>0A2
R2
R3
R0
Z139 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/InputManager.vhd
Z140 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/InputManager.vhd
l0
L20
V24Jl8;lned7cA<kdm_5Vc3
!s100 dQ>PN9dZN_5B97GV8WcJ91
R6
31
Z141 !s110 1594915201
!i10b 1
Z142 !s108 1594915201.544000
Z143 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/InputManager.vhd|
Z144 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/InputManager.vhd|
!i113 1
R11
R12
Ainputmanagerarch
R137
R138
R2
R3
Z145 DEx4 work 12 inputmanager 0 22 24Jl8;lned7cA<kdm_5Vc3
l58
L34
V0h4hiELO2NPR3>YGBYac<1
!s100 MAQeW_X>mhRBo[n=Yg;0=0
R6
31
R141
!i10b 1
R142
R143
R144
!i113 1
R11
R12
Eir
Z146 w1594066009
R2
R3
R0
Z147 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Ir.vhd
Z148 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Ir.vhd
l0
L10
VLn<d?FdC[1mbV`?CbVA7m3
!s100 <JXTj5e185eTP437K]0Ab3
R6
31
R125
!i10b 1
Z149 !s108 1594915198.146000
Z150 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Ir.vhd|
Z151 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Ir.vhd|
!i113 1
R11
R12
Airarch
R2
R3
Z152 DEx4 work 2 ir 0 22 Ln<d?FdC[1mbV`?CbVA7m3
l55
L41
V<bW4N8U06_G_lY?LCLmM31
!s100 ]0zP5mC2h:Vbg:R=bWQnf1
R6
31
R125
!i10b 1
R149
R150
R151
!i113 1
R11
R12
Eleftshift
Z153 w1593903953
R2
R3
R0
Z154 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LeftShift.vhd
Z155 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LeftShift.vhd
l0
L9
VZXA04Sm>JDTG`PbFJNUMF0
!s100 ;n:eTg>P12PGGD[ATZ8d@3
R6
31
R132
!i10b 1
Z156 !s108 1594915187.373000
Z157 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LeftShift.vhd|
Z158 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LeftShift.vhd|
!i113 1
R11
R12
Aleftshiftarch
R2
R3
R18
l52
L38
V6MT0lhMZHR3:Xg?K^==]91
!s100 ZVLP><LQeVX<HzJe@5Dj62
R6
31
R132
!i10b 1
R156
R157
R158
!i113 1
R11
R12
Elogicalshiftright
R153
R2
R3
R0
Z159 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LogicalShiftRight.vhd
Z160 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LogicalShiftRight.vhd
l0
L9
VA>jjm8cQUD^]4:o=ji<372
!s100 zOCAk2=Go>2EiBWN`Y[3T2
R6
31
Z161 !s110 1594915186
!i10b 1
Z162 !s108 1594915186.895000
Z163 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LogicalShiftRight.vhd|
Z164 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LogicalShiftRight.vhd|
!i113 1
R11
R12
Alogicalshiftrightarch
R2
R3
R19
l52
L38
V=oHZzY2mFRO]dN>Ae^zC^2
!s100 ]9]0?;5JL7EW0GQ]LONiZ1
R6
31
R161
!i10b 1
R162
R163
R164
!i113 1
R11
R12
Emar
Z165 w1593031838
R21
R22
R23
R24
R2
R3
R0
Z166 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MAR.vhd
Z167 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MAR.vhd
l0
L11
VIY^1UQ2CCDAb7>Tk;O<990
!s100 ;eT`3LKTmj[<YoG2h]Pa;2
R6
31
R70
!i10b 1
Z168 !s108 1594915195.321000
Z169 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MAR.vhd|
Z170 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MAR.vhd|
!i113 1
R11
R12
Amararch
R21
R22
R23
R24
R2
R3
Z171 DEx4 work 3 mar 0 22 IY^1UQ2CCDAb7>Tk;O<990
l41
L33
VM42g73QoVE=JSF2P[Mzb^3
!s100 <9:_1[b?:H>bnN5WW35KP0
R6
31
R70
!i10b 1
R168
R169
R170
!i113 1
R11
R12
Emulcounter
Z172 w1593539416
R21
R22
R23
R24
R2
R3
R0
Z173 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MulCounter.vhd
Z174 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MulCounter.vhd
l0
L11
V6JLf1>N03^gPOI9]Y6g:j0
!s100 2^RKnaB0D]ghS[5fodc^P3
R6
31
Z175 !s110 1594915184
!i10b 1
Z176 !s108 1594915184.859000
Z177 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MulCounter.vhd|
Z178 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MulCounter.vhd|
!i113 1
R11
R12
Amulcounterarch
R21
R22
R23
R24
R2
R3
R25
l30
L23
VMFQ3:cM<_jPUR0?_U<HX81
!s100 >DbXoZBQlemBhBCfP^^890
R6
31
R175
!i10b 1
R176
R177
R178
!i113 1
R11
R12
Emultiplier32bits
Z179 w1593884702
R2
R3
R0
Z180 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd
Z181 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd
l0
L9
VA]MS2A`lB>Wc;TNL7LZN33
!s100 T_m@cjgYIjT>_]lGlR32V1
R6
31
R161
!i10b 1
Z182 !s108 1594915186.392000
Z183 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd|
Z184 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd|
!i113 1
R11
R12
Amultiplier32bitsarch
R2
R3
R16
l222
L30
V2lLfTz^gU5Q<:W@DKl<RJ0
!s100 `Pl^S797:T5Aa4@aRoX0<1
R6
31
R161
!i10b 1
R182
R183
R184
!i113 1
R11
R12
Emymemory
Z185 w1593630882
Z186 DPx9 altera_mf 20 altera_mf_components 0 22 :zX8E]9f?PCk8X:Y[X97:1
R2
R3
R0
Z187 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MyMemory.vhd
Z188 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MyMemory.vhd
l0
L43
VZBB^_Z^7Uh<WZ_P5F0MIl1
!s100 BAf2e29eGWNG;@DZ3B>CP2
R6
31
R175
!i10b 1
Z189 !s108 1594915184.344000
Z190 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MyMemory.vhd|
Z191 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MyMemory.vhd|
!i113 1
R11
R12
Asyn
R186
R2
R3
Z192 DEx4 work 8 mymemory 0 22 ZBB^_Z^7Uh<WZ_P5F0MIl1
l59
L55
VeBmHE651_4SQ8lZ`@[5=l0
!s100 3m^KJh[]m84_8bEF:]8[71
R6
31
R175
!i10b 1
R189
R190
R191
!i113 1
R11
R12
Poutputcontrolpackage
R137
R2
R3
Z193 w1594871478
R0
Z194 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputControlPackage.vhd
Z195 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputControlPackage.vhd
l0
L18
Vo7^[chmEBl[KG>]nD[^Za2
!s100 a_5zIFaIZNfWlFUdKOPai1
R6
31
Z196 !s110 1594915185
!i10b 1
Z197 !s108 1594915185.828000
Z198 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputControlPackage.vhd|
Z199 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputControlPackage.vhd|
!i113 1
R11
R12
Bbody
Z200 DPx4 work 20 outputcontrolpackage 0 22 o7^[chmEBl[KG>]nD[^Za2
R137
R2
R3
l0
L119
VRa43MJR>M_GBU534;I@aE2
!s100 HK4oe3OIPUj?SEkT@QLFc2
R6
31
R196
!i10b 1
R197
R198
R199
!i113 1
R11
R12
Z201 nbody
Eoutputmanager
Z202 w1594230106
R137
R138
R2
R3
R0
Z203 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputManager.vhd
Z204 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputManager.vhd
l0
L20
V<`2AnL5`mRM=;5PzB[5?M1
!s100 :H=J>@[lgW<>PkKCShIbD3
R6
31
R141
!i10b 1
Z205 !s108 1594915200.941000
Z206 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputManager.vhd|
Z207 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputManager.vhd|
!i113 1
R11
R12
Aoutputmanagerarch
R137
R138
R2
R3
Z208 DEx4 work 13 outputmanager 0 22 <`2AnL5`mRM=;5PzB[5?M1
l55
L36
V=_=>[WLC]ejJHCQiCczJ13
!s100 6[BY18WmaY7@dFng;gz]i3
R6
31
R141
!i10b 1
R205
R206
R207
!i113 1
R11
R12
Epc
Z209 w1593803195
R137
R2
R3
R0
Z210 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PC.vhd
Z211 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PC.vhd
l0
L20
VI:8RWC8b]kd_ZJ3Yj8F^Q3
!s100 6oc0QM=mdbX12M8YD_[6T2
R6
31
Z212 !s110 1594915197
!i10b 1
Z213 !s108 1594915197.664000
Z214 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PC.vhd|
Z215 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PC.vhd|
!i113 1
R11
R12
Apcarch
R137
R2
R3
Z216 DEx4 work 2 pc 0 22 I:8RWC8b]kd_ZJ3Yj8F^Q3
l46
L35
VQ9l3Jm[z?X;^@<`:UCU^L0
!s100 8Y=FOVm4Q;nTlVBgDBGWB2
R6
31
R212
!i10b 1
R213
R214
R215
!i113 1
R11
R12
Eperiphericcircuit
Z217 w1593197021
R2
R3
R0
Z218 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PeriphericCircuit.vhd
Z219 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PeriphericCircuit.vhd
l0
L22
VB=5bY49iMn?EjU`BCoAjM0
!s100 N5jBA?S2XJce=>N43H:W20
R6
31
R196
!i10b 1
Z220 !s108 1594915185.383000
Z221 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PeriphericCircuit.vhd|
Z222 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PeriphericCircuit.vhd|
!i113 1
R11
R12
Aperiphericcircuitarch
R2
R3
Z223 DEx4 work 17 periphericcircuit 0 22 B=5bY49iMn?EjU`BCoAjM0
l49
L36
VoNM6oD6YCT54N@EM@aalS2
!s100 oOXVMl>IZl`N]bbgnF>S]2
R6
31
R196
!i10b 1
R220
R221
R222
!i113 1
R11
R12
Eregisters
Z224 w1592761482
R137
R138
R2
R3
R0
Z225 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Registers.vhd
Z226 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Registers.vhd
l0
L20
VHCAZ0I:ccDJF>n[@f<1b00
!s100 Jh5WjNG^^]R50[icf9_C_3
R6
31
Z227 !s110 1594915202
!i10b 1
Z228 !s108 1594915202.034000
Z229 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Registers.vhd|
Z230 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Registers.vhd|
!i113 1
R11
R12
Aregistersarch
R208
Z231 DEx4 work 14 registersblock 0 22 @zieFLof;99AH]eU<e]1i3
R145
R137
R138
R2
R3
Z232 DEx4 work 9 registers 0 22 HCAZ0I:ccDJF>n[@f<1b00
l49
L41
VHnYaiBKJI`fKjd?SKcMna1
!s100 [l3]J^c0=Oh33NSVL66@z3
R6
31
R227
!i10b 1
R228
R229
R230
!i113 1
R11
R12
Eregistersblock
Z233 w1592598173
R137
R138
R2
R3
R0
Z234 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersBlock.vhd
Z235 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersBlock.vhd
l0
L20
V@zieFLof;99AH]eU<e]1i3
!s100 P_VBRlKkAM]=5]n_D`bPQ0
R6
31
Z236 !s110 1594915200
!i10b 1
Z237 !s108 1594915200.458000
Z238 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersBlock.vhd|
Z239 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersBlock.vhd|
!i113 1
R11
R12
Aregistersblockarch
Z240 DEx4 work 2 sp 0 22 >Bj^z5I8X2:PnP1EY]bDB2
Z241 DEx4 work 4 word 0 22 ?ngg7N1z:[Ub_E493>=J^0
R137
R138
R2
R3
R231
l37
L33
V8U]Dj=FX:RY2Mb;NB]XQL1
!s100 6LG60caaVabLkJdnYlC[C1
R6
31
R236
!i10b 1
R237
R238
R239
!i113 1
R11
R12
Pregisterspackage
R137
R2
R3
Z242 w1592599722
R0
Z243 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersPackage.vhd
Z244 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersPackage.vhd
l0
L18
V`BO537daX:@962>1NH>0A2
!s100 SI?jToFj5Hm@FH_6zjQ>53
R6
31
b1
R212
!i10b 1
Z245 !s108 1594915197.504000
Z246 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersPackage.vhd|
Z247 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersPackage.vhd|
!i113 1
R11
R12
Bbody
R138
R137
R2
R3
l0
L61
VV`e^d;FEFDG6R?d>IKm=@0
!s100 Z?UzTb8e9:eB<e6C78i3N2
R6
31
R212
!i10b 1
R245
R246
R247
!i113 1
R11
R12
R201
Eriscv
Z248 w1593803194
R137
R200
R2
R3
R0
Z249 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd
Z250 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd
l0
L21
V2VMN8MYFkz37l2]E8XzPl3
!s100 dX]8QNPFPK^@BnAF:faK;0
R6
31
R227
!i10b 1
Z251 !s108 1594915202.593000
Z252 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd|
Z253 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd|
!i113 1
R11
R12
Ariscvarch
R26
R171
R74
R216
R152
R129
R138
R232
R21
R22
R23
R24
R66
R137
R200
R2
R3
Z254 DEx4 work 5 riscv 0 22 2VMN8MYFkz37l2]E8XzPl3
l77
L39
V`>01U7KN7g@@Z<>ac@4CX2
!s100 SU7d?oANEQ[[0=DCBYVgG2
R6
31
R227
!i10b 1
R251
R252
R253
!i113 1
R11
R12
Esinglepartialproduct
R53
R2
R3
R0
Z255 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SinglePartialProduct.vhd
Z256 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SinglePartialProduct.vhd
l0
L9
V93nF3EKmdK5KTz]]l`ZzE1
!s100 KSOX1<P_F5oXEzY:2<I0f3
R6
31
R196
!i10b 1
Z257 !s108 1594915185.928000
Z258 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SinglePartialProduct.vhd|
Z259 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SinglePartialProduct.vhd|
!i113 1
R11
R12
Asinglepartialproductarch
R2
R3
DEx4 work 20 singlepartialproduct 0 22 93nF3EKmdK5KTz]]l`ZzE1
l50
L41
VfRRzhiEN@z_I]9146S7HL2
!s100 >6nIhezEFJ9J9m>_SE>i32
R6
31
R196
!i10b 1
R257
R258
R259
!i113 1
R11
R12
Esoc
Z260 w1593630912
R137
R200
R2
R3
R0
Z261 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SoC.vhd
Z262 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SoC.vhd
l0
L21
VcInKfC>V;oUkzCSM=]j_a1
!s100 z=L:mQZ>8ifKLN8J8HL^I2
R6
31
Z263 !s110 1594915203
!i10b 1
Z264 !s108 1594915203.109000
Z265 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SoC.vhd|
Z266 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SoC.vhd|
!i113 1
R11
R12
Asocarch
R223
R186
R192
R254
R137
R200
R2
R3
DEx4 work 3 soc 0 22 cInKfC>V;oUkzCSM=]j_a1
l43
L33
VUFiUo:ElMOJLA>VO8<j`43
!s100 a@e6Dg04jaKVX4mn`I=;U1
R6
31
R263
!i10b 1
R264
R265
R266
!i113 1
R11
R12
Esp
Z267 w1592253000
R137
R2
R3
R0
Z268 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Sp.vhd
Z269 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Sp.vhd
l0
L20
V>Bj^z5I8X2:PnP1EY]bDB2
!s100 =keGzCh]AAAS5[MRC6a[?1
R6
31
Z270 !s110 1594915196
!i10b 1
Z271 !s108 1594915196.941000
Z272 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Sp.vhd|
Z273 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Sp.vhd|
!i113 1
R11
R12
Asparch
R137
R2
R3
R240
l50
L41
Vgfb[3zmlMCGOd`=hNTB?R3
!s100 FFZj5S<7?KF>defg`0[0f2
R6
31
R270
!i10b 1
R271
R272
R273
!i113 1
R11
R12
Eword
Z274 w1592595398
R2
R3
R0
Z275 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Word.vhd
Z276 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Word.vhd
l0
L19
V?ngg7N1z:[Ub_E493>=J^0
!s100 =`LjQI=>ZR@]i[09;cdeb2
R6
31
R270
!i10b 1
Z277 !s108 1594915196.430000
Z278 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Word.vhd|
Z279 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Word.vhd|
!i113 1
R11
R12
Awordarch
R2
R3
R241
l35
L31
V2oFfbjnjRY4zd[WCLOb2N0
!s100 :ZX1CC?G9K^95K8Vn]UZc1
R6
31
R270
!i10b 1
R277
R278
R279
!i113 1
R11
R12
