$date
	Wed Feb 25 22:41:49 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_imem_program_1 $end
$var wire 32 ! instr [31:0] $end
$var parameter 32 " TEST_DELAY $end
$var reg 32 # addr [31:0] $end
$var integer 32 $ failed_tests [31:0] $end
$var integer 32 % passed_tests [31:0] $end
$var integer 32 & total_tests [31:0] $end
$scope module dut $end
$var wire 32 ' addr [31:0] $end
$var wire 32 ( instr [31:0] $end
$var wire 10 ) word_index [9:0] $end
$var parameter 32 * MEM_DEPTH_WORDS $end
$upscope $end
$scope task print_divider $end
$upscope $end
$scope task run_test $end
$var reg 32 + addr_in [31:0] $end
$var reg 32 , expected_instr [31:0] $end
$var reg 32 - got_instr [31:0] $end
$var reg 480 . test_name [480:1] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000000000 *
b1010 "
$end
#0
$dumpvars
b1000110011001010111010001100011011010000010000001110111011011110111001001100100001000000011000000100000001010000101000001000011001111010011000001111000001100000011000000110000001100000011000000110000001100000011000000101001 .
bx -
b10011 ,
b0 +
b0 )
b10011 (
b0 '
b1 &
b0 %
b0 $
b0 #
b10011 !
$end
#2000
b1 %
b10011 -
#12000
b100000000000010010011 !
b100000000000010010011 (
b1 )
b100 #
b100 '
b10 &
b100000000000010010011 ,
b100 +
b1000110011001010111010001100011011010000010000001110111011011110111001001100100001000000011000100100000001010000101000001000011001111010011000001111000001100000011000000110000001100000011000000110000001100000011010000101001 .
#14000
b10 %
b100000000000010010011 -
#24000
b1000000000000100010011 !
b1000000000000100010011 (
b10 )
b1000 #
b1000 '
b11 &
b1000000000000100010011 ,
b1000 +
b1000110011001010111010001100011011010000010000001110111011011110111001001100100001000000011001000100000001010000101000001000011001111010011000001111000001100000011000000110000001100000011000000110000001100000011100000101001 .
#26000
b11 %
b1000000000000100010011 -
#36000
b1100001000000110010011 !
b1100001000000110010011 (
b11 )
b1100 #
b1100 '
b100 &
b1100001000000110010011 ,
b1100 +
b1000110011001010111010001100011011010000010000001110111011011110111001001100100001000000011001100100000001010000101000001000011001111010011000001111000001100000011000000110000001100000011000000110000001100000100001100101001 .
#38000
b100 %
b1100001000000110010011 -
#48000
b10000010000001000010011 !
b10000010000001000010011 (
b100 )
b10000 #
b10000 '
b101 &
b10000010000001000010011 ,
b10000 +
b1000110011001010111010001100011011010000010000001110111011011110111001001100100001000000011010000100000001010000101000001000011001111010011000001111000001100000011000000110000001100000011000000110000001100010011000000101001 .
#50000
b101 %
b10000010000001000010011 -
#60000
b100000000000010010011 !
b100000000000010010011 (
b1 )
b101 #
b101 '
b110 &
b100000000000010010011 ,
b101 +
b10101010110111001100001011011000110100101100111011011100110010101100100001000000110000101100100011001000111001000100000011101000110010101110011011101000010000000101000001100000111100000110000001100000011000000110000001100000011000000110000001101010010000000101101001111100010000001110111011011110111001001100100001000000011000100101001 .
#62000
b110 %
b100000000000010010011 -
#72000
b101001000000010100010011 !
b101001000000010100010011 (
b1010 )
b101000 #
b101000 '
b111 &
b101001000000010100010011 ,
b101000 +
b100011001100101011101000110001101101000001000000111011101101111011100100110010000100000001100010011000000100000001010000101000001000011001111010011000001111000001100000011000000110000001100000011000000110000001100100011100000101001 .
#74000
b111 %
b101001000000010100010011 -
#84000
b111101101000011110010011 !
b111101101000011110010011 (
b1111 )
b111100 #
b111100 '
b1000 &
b111101101000011110010011 ,
b111100 +
b100011001100101011101000110001101101000001000000111011101101111011100100110010000100000001100010011010100100000001010000101000001000011001111010011000001111000001100000011000000110000001100000011000000110000001100110100001100101001 .
#86000
b1000 %
b111101101000011110010011 -
#96000
