git clone --depth 1 --no-tags https://github.com/sentakumono/verilog_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427155504
git clone --depth 1 --no-tags https://github.com/Sofiamdl/Projeto-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428844813
git clone --depth 1 --no-tags https://github.com/Hsnayrus/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428939515
git clone --depth 1 --no-tags https://github.com/tnguyen-tx/Viterbi_Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429302149
git clone --depth 1 --no-tags https://github.com/charleskeerthi/charles.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427609991
git clone --depth 1 --no-tags https://github.com/Sam3077/5710-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427806934
git clone --depth 1 --no-tags https://github.com/TytanRock/ECE-5730-FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426820141
git clone --depth 1 --no-tags https://github.com/sonmac1203/ECE369-ProjectPhase1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426908371
git clone --depth 1 --no-tags https://github.com/raomuhammadwajdan/ISA_LAB1_Group08.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429946207
git clone --depth 1 --no-tags https://github.com/Constantin-Teja/BaggageDrop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429429242
git clone --depth 1 --no-tags https://github.com/santijc99/ProyectoFinalAgueroHerreraJimenezValverdeRojas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429702055
git clone --depth 1 --no-tags https://github.com/kyungphilDev/pipelineCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429775968
git clone --depth 1 --no-tags https://github.com/OzmenCR/Phy_PCIE-Capa-de-transaccion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430850945
git clone --depth 1 --no-tags https://github.com/HR-1-1/verilog-starter-pack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431863558
git clone --depth 1 --no-tags https://github.com/ChrisAmaya/433Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431971122
git clone --depth 1 --no-tags https://github.com/Hgjnnf/CPEN211-Lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431684460
git clone --depth 1 --no-tags https://github.com/darrylkid/CS3220_TextureCache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431338703
git clone --depth 1 --no-tags https://github.com/rejunity/caravel-user-project-mpw3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427048176
git clone --depth 1 --no-tags https://github.com/c369578336/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431677012
git clone --depth 1 --no-tags https://github.com/asimahsan1990/AHB_lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431364482
git clone --depth 1 --no-tags https://github.com/Talha771/dld.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432413474
git clone --depth 1 --no-tags https://github.com/Ozbridge/Smart_Car_Parking_System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428572113
git clone --depth 1 --no-tags https://github.com/Dileep-Nethrapalli/Mouse-verilog-program.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427943313
git clone --depth 1 --no-tags https://github.com/Oscar-live/FPGA_competition-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428110413
git clone --depth 1 --no-tags https://github.com/Ehzoahis/Asphalt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428908030
git clone --depth 1 --no-tags https://github.com/eruiz04/Reg_File_Ruiz_1_Eugenio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430760606
git clone --depth 1 --no-tags https://github.com/amadeusjustinn/Breakout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426823752
git clone --depth 1 --no-tags https://github.com/hansemro/upduino_demos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427578563
git clone --depth 1 --no-tags https://github.com/jacobkearin/FPGA_VGA_interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429169720
git clone --depth 1 --no-tags https://github.com/lassestahnke/CM2015_proj1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429395909
git clone --depth 1 --no-tags https://github.com/snapdensing/coe168.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428965022
git clone --depth 1 --no-tags https://github.com/984705/computer-system-exp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432456886
git clone --depth 1 --no-tags https://github.com/GusSolorio/Register_File_Solorio_1_Gustavo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431354008
git clone --depth 1 --no-tags https://github.com/wwwce01/uhd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432437474
git clone --depth 1 --no-tags https://github.com/SinsIsHere/Logic_Design_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426845723
git clone --depth 1 --no-tags https://github.com/pouya-haghi/RISC_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427167277
git clone --depth 1 --no-tags https://github.com/een212020/TASK-2-Traffic-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427481118
git clone --depth 1 --no-tags https://github.com/qaz159qaz159/NTU_CSIE_CA2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430691922
git clone --depth 1 --no-tags https://github.com/NVi5/hackathon_mofu_mofu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430068918
git clone --depth 1 --no-tags https://github.com/lorenzocarrano/Testing_and_Fault_Tolerance_lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430363359
git clone --depth 1 --no-tags https://github.com/rahelmiz/ece.369.project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429495387
git clone --depth 1 --no-tags https://github.com/sirirusten/TFE4152-prosjekt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429507404
git clone --depth 1 --no-tags https://github.com/pushkard999/FPGA-De-10-lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429370144
git clone --depth 1 --no-tags https://github.com/Lenakh97/IC_PROJECT_2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429397307
git clone --depth 1 --no-tags https://github.com/Oscar-live/match.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427981331
git clone --depth 1 --no-tags https://github.com/omardiaa/FloorPlanner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427731951
git clone --depth 1 --no-tags https://github.com/Ruffus26/nn-handwritten-digit-recognition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427885842
git clone --depth 1 --no-tags https://github.com/AlmazShai/UART_Module_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428143223
git clone --depth 1 --no-tags https://github.com/alxcode-x/PreSi-Arq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429964828
git clone --depth 1 --no-tags https://github.com/neagualexa/ELEC50010-IAC-CPU-Coursework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428312599
git clone --depth 1 --no-tags https://github.com/for-evermor-e/j21_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427131094
git clone --depth 1 --no-tags https://github.com/drvladbancila/ISA_GR16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430421145
git clone --depth 1 --no-tags https://github.com/Arima9/Sistema_Mem_Rivera_Andres.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432370909
git clone --depth 1 --no-tags https://github.com/AnuragDhungel/Hardware_AES_ENCRYPTION_DECRYPTION_Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432333689
git clone --depth 1 --no-tags https://github.com/Swapnil-nk1/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431945286
git clone --depth 1 --no-tags https://github.com/Dileep-Nethrapalli/LCD-verilog-program.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427940864
git clone --depth 1 --no-tags https://github.com/niveditanadiger/Asynchronous_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427658461
git clone --depth 1 --no-tags https://github.com/Dileep-Nethrapalli/Audio-from-readmemh-verilog-program.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427933884
git clone --depth 1 --no-tags https://github.com/Mechpet/nes-tetris-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428064932
git clone --depth 1 --no-tags https://github.com/Fiki80/iCE40-cores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431051140
git clone --depth 1 --no-tags https://github.com/2021fyp2021/CORDIC-Algorithm-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431257566
git clone --depth 1 --no-tags https://github.com/ewdlop/Verilog-Notes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427767100
git clone --depth 1 --no-tags https://github.com/aibtw/VerilogPWM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427530836
git clone --depth 1 --no-tags https://github.com/mohammadyaseen99/MAJOR-PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427697381
git clone --depth 1 --no-tags https://github.com/kuchynski/AXI-module-IP-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427459227
git clone --depth 1 --no-tags https://github.com/Wang-121/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427630087
git clone --depth 1 --no-tags https://github.com/Angel2Eyes/encoder_decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426639107
git clone --depth 1 --no-tags https://github.com/noahzlutz/ece154a_lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428043737
git clone --depth 1 --no-tags https://github.com/mfang20/Digital-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428109984
git clone --depth 1 --no-tags https://github.com/pierce-alvir/FPGA-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429229478
git clone --depth 1 --no-tags https://github.com/Betelo995/Proyecto_2_Digitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429277078
git clone --depth 1 --no-tags https://github.com/yangli1715977/EEE339-Digital-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429372180
git clone --depth 1 --no-tags https://github.com/AdhamAliAbdelAal/Master-Slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429555782
git clone --depth 1 --no-tags https://github.com/egegonul/17-bit-processor-with-my-own-ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428996748
git clone --depth 1 --no-tags https://github.com/CaglayanDokme/VerilogExercises.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430379248
git clone --depth 1 --no-tags https://github.com/Long-jm/verilog_BinaryConvolutionProj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428410722
git clone --depth 1 --no-tags https://github.com/thesrsakabuvttchi/Systolic_Array.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431096045
git clone --depth 1 --no-tags https://github.com/fengling-aat/digital-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431748886
git clone --depth 1 --no-tags https://github.com/rejunity/Atari-2600-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432225536
git clone --depth 1 --no-tags https://github.com/vvelfii/test1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432483456
git clone --depth 1 --no-tags https://github.com/finncrux/216A-F-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429582042
git clone --depth 1 --no-tags https://github.com/charbelcbadr/TFE4152-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429655678
git clone --depth 1 --no-tags https://github.com/ggozdeonal/VerilogHw1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429761456
git clone --depth 1 --no-tags https://github.com/stineolsen/dic_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429470906
git clone --depth 1 --no-tags https://github.com/rupavaishnavi/DIC-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429943059
git clone --depth 1 --no-tags https://github.com/SafaKucukkomurler/verilog-4-digit-7-segment-timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428954396
git clone --depth 1 --no-tags https://github.com/DavideAlaimo/LAB1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430202268
git clone --depth 1 --no-tags https://github.com/LucasN01/Proyecto_Final_Tecnicas_Digitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430510270
git clone --depth 1 --no-tags https://github.com/abf149/spgemm_merger_gamma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427166003
git clone --depth 1 --no-tags https://github.com/krishagrawal112/MIPS1-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431569366
git clone --depth 1 --no-tags https://github.com/Neel1812/Half-Precision-Floating-Point-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431784990
git clone --depth 1 --no-tags https://github.com/xph3120/EC601-ahb2wb-group-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429210715
git clone --depth 1 --no-tags https://github.com/vogma/arty7-sdram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432444421
git clone --depth 1 --no-tags https://github.com/Gianmarco9/validate_injection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431131586
git clone --depth 1 --no-tags https://github.com/H-Vlad-Montes/Reg_File_Montes_1_Hugo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431238931
