//! xHCI register vocabulary (xHCI 1.2 §5).
//!
//! Byte offsets and bit masks for the capability, operational,
//! runtime (interrupter), and doorbell register blocks the bring-up
//! and enumeration paths touch. Only registers the driver actually
//! reads or writes are defined.
//!
//! All offsets are relative to the start of the register window the
//! hardware tree reported for the controller — capability offsets from
//! the window base, operational offsets from `CAPLENGTH`, doorbell
//! offsets from `DBOFF` (the base itself is always
//! discovered, never a constant).

/// `CAPLENGTH` (byte 0) and `HCIVERSION` (bytes 2..4) share the first
/// capability dword (xHCI 1.2 §5.3.1/§5.3.2).
pub const CAPLENGTH_HCIVERSION: usize = 0x00;

/// `HCSPARAMS1` — structural parameters 1 (§5.3.3).
pub const HCSPARAMS1: usize = 0x04;

/// `HCSPARAMS2` — structural parameters 2 (§5.3.4). Carries the
/// Max Scratchpad Buffers field the controller requires software to
/// reserve before it can run (the VL805 reports 31).
pub const HCSPARAMS2: usize = 0x08;

/// `HCCPARAMS1` — capability parameters 1 (§5.3.6).
pub const HCCPARAMS1: usize = 0x10;

/// `DBOFF` — doorbell-array offset from the window base (§5.3.7).
pub const DBOFF: usize = 0x14;

/// `RTSOFF` — runtime-register-space offset from the window base
/// (§5.3.8).
pub const RTSOFF: usize = 0x18;

/// Low bits of `DBOFF` are reserved and masked off before use (§5.3.7).
pub const DBOFF_MASK: u32 = !0x3;

/// Low bits of `RTSOFF` are reserved and masked off before use (§5.3.8).
pub const RTSOFF_MASK: u32 = !0x1F;

/// Minimum legal `CAPLENGTH`: the capability block is at least the
/// eight defined dwords. A smaller value means the operational
/// block would overlap the capability block — an absent or broken
/// controller.
pub const CAPLENGTH_MIN: u8 = 0x20;

/// Smallest `HCIVERSION` this driver accepts (xHCI 0.90, the first
/// published revision). An all-ones or zero read — the classic absent
/// MMIO device — fails this check.
pub const HCIVERSION_MIN: u16 = 0x0090;

/// `USBCMD` — operational base + `0x00` (§5.4.1).
pub const USBCMD: usize = 0x00;

/// `USBSTS` — operational base + `0x04` (§5.4.2).
pub const USBSTS: usize = 0x04;

/// `PAGESIZE` — operational base + `0x08`. A bitmap: if bit
/// `n` is set the controller supports a page size of `2^(n+12)`; the
/// scratchpad buffers software reserves are each one such page and
/// page-aligned. The lowest set bit is the page size in use.
pub const PAGESIZE: usize = 0x08;

/// `CRCR` — command ring control, operational base + `0x18`.
/// 64 bits: low dword first, high dword at `+4`.
pub const CRCR: usize = 0x18;

/// `DCBAAP` — device context base address array pointer, operational
/// base + `0x30` (§5.4.6). 64 bits: low dword first, high at `+4`.
pub const DCBAAP: usize = 0x30;

/// `CONFIG` — configure register, operational base + `0x38` (§5.4.7).
/// Bits 7:0 are `MaxSlotsEn`.
pub const CONFIG: usize = 0x38;

/// `CRCR` Ring Cycle State: the consumer cycle state the controller
/// starts the command ring with.
pub const CRCR_RCS: u32 = 1 << 0;

/// `USBCMD` Run/Stop: `1` runs the controller, `0` halts it.
pub const USBCMD_RUN: u32 = 1 << 0;

/// `USBCMD` Host Controller Reset: self-clearing when reset completes.
pub const USBCMD_HCRST: u32 = 1 << 1;

/// `USBCMD` Interrupter Enable (INTE, §5.4.1): the global gate that lets
/// the controller assert an interrupt (the MSI write, on a PCIe controller
/// such as the VL805) when an enabled interrupter has a pending event. With
/// it clear the controller only posts events to the ring and software must
/// poll; with it set, plus a per-interrupter [`IMAN_IE`], a posted event
/// raises the device's interrupt.
pub const USBCMD_INTE: u32 = 1 << 2;

/// `USBSTS` `HCHalted`: set while the controller is halted.
pub const USBSTS_HCH: u32 = 1 << 0;

/// `USBSTS` Host System Error: a write-1-to-clear latched controller
/// error. The host-controller reset path may observe this when
/// firmware left a stale error before TAIRiX takes ownership.
pub const USBSTS_HSE: u32 = 1 << 2;

/// `USBSTS` Event Interrupt: a write-1-to-clear latched indication that an
/// interrupter posted an event. The interrupt handler clears it together with
/// `IMAN.IP` so the controller can generate a fresh edge after the event ring
/// has been drained.
pub const USBSTS_EINT: u32 = 1 << 3;

/// `USBSTS` Port Change Detect: a write-1-to-clear latched port-change
/// status bit. Firmware handoff can leave it set before TAIRiX
/// resets the controller.
pub const USBSTS_PCD: u32 = 1 << 4;

/// `USBSTS` Controller Not Ready: the controller is not ready for normal
/// operational programming. The open path enforces it after the
/// host-controller reset so a stale pre-reset status can be cleared first.
pub const USBSTS_CNR: u32 = 1 << 11;

/// First `PORTSC` register — operational base + `0x400` (§5.4.8).
pub const PORTSC_BASE: usize = 0x400;

/// Byte stride between consecutive ports' register sets (§5.4.8).
pub const PORTSC_STRIDE: usize = 0x10;

/// `PORTSC` Current Connect Status: a device is attached.
pub const PORTSC_CCS: u32 = 1 << 0;

/// `PORTSC` Port Enabled/Disabled.
pub const PORTSC_PED: u32 = 1 << 1;

/// `PORTSC` Port Reset: set while a port reset is in progress.
pub const PORTSC_PR: u32 = 1 << 4;

/// `PORTSC` Port Power.
pub const PORTSC_PP: u32 = 1 << 9;

/// `PORTSC` Port Speed field shift (bits 13:10) — a protocol-defined
/// speed ID (`1` full, `2` low, `3` high, `4` super).
pub const PORTSC_SPEED_SHIFT: u32 = 10;

/// `PORTSC` Port Speed field mask (after shifting).
pub const PORTSC_SPEED_MASK: u32 = 0xF;

/// `PORTSC` Connect Status Change (write-1-to-clear).
pub const PORTSC_CSC: u32 = 1 << 17;

/// `PORTSC` Port Enabled/Disabled Change (write-1-to-clear).
pub const PORTSC_PEC: u32 = 1 << 18;

/// `PORTSC` Port Reset Change (write-1-to-clear): latched when the port
/// finishes the reset software requested. Left latched, the port carries a
/// stale change the next reset cannot be distinguished from.
pub const PORTSC_PRC: u32 = 1 << 21;

/// `PORTSC` bits that are write-1-to-clear or reserved-preserve;
/// masked off before a control write so a read-modify-write never
/// clears a change bit by accident (§5.4.8).
pub const PORTSC_RW1C_MASK: u32 = 0x00FE_0002;

/// Byte offset of interrupter 0 within the runtime block (§5.5.2):
/// the interrupter array starts at `RTSOFF + 0x20`.
pub const IR0_BASE: usize = 0x20;

/// `IMAN` — interrupter management register, interrupter base + `0x00`
/// (§5.5.2.1). Carries the Interrupt Pending and Interrupt Enable bits.
pub const IR_IMAN: usize = 0x00;

/// `IMAN` Interrupt Pending (IP, bit 0, write-1-to-clear): the controller
/// sets it when this interrupter has a pending event and an interrupt was
/// (or would be) generated. The interrupt handler clears it by writing it
/// back as 1 before draining the event ring, so an event arriving during
/// the drain re-sets it and re-fires rather than being lost (§4.17.5).
pub const IMAN_IP: u32 = 1 << 0;

/// `IMAN` Interrupt Enable (IE, bit 1): when set (together with the global
/// [`USBCMD_INTE`]), a pending event on this interrupter asserts the
/// device's interrupt. A read-modify-write that clears IP must keep IE set.
pub const IMAN_IE: u32 = 1 << 1;

/// `IMOD` — interrupter moderation register, interrupter base + `0x04`
/// (§5.5.2.2). The low 16 bits (IMODI) are the minimum inter-interrupt
/// interval in 250 ns increments; `0` disables moderation entirely.
pub const IR_IMOD: usize = 0x04;

/// Interrupter Moderation Interval (IMODI) programmed on every interrupter
/// this driver arms: `4000` × 250 ns = 1 ms, the xHCI reset default
/// (§5.5.2.2).
///
/// Moderation caps how often the controller may raise an interrupt to at
/// most once per this interval; it does **not** delay a lone event past it.
/// Leaving it at `0` (moderation off) means every completed transfer raises
/// its own interrupt the instant it posts. That is harmless for an endpoint
/// that reports on change, but an interrupt-IN endpoint that streams a report
/// every service interval — a mouse polling every microframe can post
/// thousands per second — then floods the CPU with one interrupt per report:
/// an interrupt storm that pegs the host-controller and class drivers even
/// while the device is idle. Programming the 1 ms default coalesces such a
/// stream to at most ~1000 interrupts/s (each drain retiring every report the
/// interval accumulated) while adding no perceptible latency to genuine,
/// sparse input, exactly as production xHCI drivers run.
pub const IMODI_DEFAULT: u32 = 4000;

/// `ERSTSZ` — event ring segment table size, interrupter base + `0x08`
/// (§5.5.2.3.1).
pub const IR_ERSTSZ: usize = 0x08;

/// `ERSTBA` — event ring segment table base address, interrupter base
/// + `0x10` (§5.5.2.3.2). 64 bits: low dword first, high at `+4`.
pub const IR_ERSTBA: usize = 0x10;

/// `ERDP` — event ring dequeue pointer, interrupter base + `0x18`
/// (§5.5.2.3.3). 64 bits: low dword first, high at `+4`.
pub const IR_ERDP: usize = 0x18;

/// `ERDP` Event Handler Busy (write-1-to-clear, §5.5.2.3.3): set by
/// the controller when it posts an interrupt, cleared by the driver
/// when it updates the dequeue pointer.
pub const ERDP_EHB: u32 = 1 << 3;

/// `ERDP` Dequeue ERST Segment Index (bits 2:0, §5.5.2.3.3): the low bits of
/// the segment the dequeue pointer lies in.
pub const ERDP_DESI_MASK: u32 = 0x7;

/// `HCSPARAMS1` `MaxSlots` field (bits 7:0).
#[must_use]
pub const fn hcsparams1_max_slots(raw: u32) -> u8 {
    raw.to_le_bytes()[0]
}

/// `HCSPARAMS1` `MaxPorts` field (bits 31:24).
#[must_use]
pub const fn hcsparams1_max_ports(raw: u32) -> u8 {
    raw.to_le_bytes()[3]
}

/// `HCSPARAMS2` Isochronous Scheduling Threshold (§5.3.4, bits 3:0), in
/// microframes: how far ahead of the current microframe software must queue
/// an isochronous TD for the controller to be sure of fetching it. Bit 3 set
/// states the low three bits in whole frames.
#[must_use]
pub const fn hcsparams2_ist_microframes(raw: u32) -> u32 {
    let value = raw & 0x7;
    if raw & 0x8 != 0 {
        value * 8
    } else {
        value
    }
}

/// `HCSPARAMS2` ERST Max (§5.3.4, bits 7:4): the controller takes at most
/// `2^ERST Max` event ring segment table entries.
#[must_use]
pub const fn hcsparams2_erst_entries(raw: u32) -> u32 {
    1 << ((raw >> 4) & 0xF)
}

/// `MFINDEX` — runtime base + `0x00` (§5.5.1): the microframe the controller
/// is in, bits 13:0, wrapping every 2048 frames.
pub const MFINDEX: usize = 0x00;

/// `MFINDEX` valid bits.
pub const MFINDEX_MASK: u32 = 0x3FFF;

/// `HCSPARAMS2` Max Scratchpad Buffers (§5.3.4): the count of
/// page-sized scratchpad buffers software must reserve for the
/// controller's private state, split across a high field (bits 25:21)
/// and a low field (bits 31:27). The VL805 reports 31; a controller
/// reporting `0` needs none.
#[must_use]
pub const fn hcsparams2_max_scratchpad(raw: u32) -> u32 {
    let hi = (raw >> 21) & 0x1F;
    let lo = (raw >> 27) & 0x1F;
    (hi << 5) | lo
}

/// The page size (in bytes) the controller's `PAGESIZE` register
/// reports: `2^(n+12)` for the lowest set bit `n` of the low
/// 16 bits. Returns `0` when no bit is set (a malformed register), so
/// the caller fails closed rather than assuming a size.
#[must_use]
pub const fn pagesize_bytes(raw: u32) -> usize {
    let supported = raw & 0xFFFF;
    if supported == 0 {
        return 0;
    }
    1usize << (supported.trailing_zeros() as usize + 12)
}

/// `HCCPARAMS1` AC64 (bit 0): the controller addresses 64-bit DMA.
#[must_use]
pub const fn hccparams1_ac64(raw: u32) -> bool {
    raw & 1 != 0
}

/// `HCCPARAMS1` CSZ (bit 2): device contexts are 64 bytes, not 32.
#[must_use]
pub const fn hccparams1_csz(raw: u32) -> bool {
    raw & (1 << 2) != 0
}

/// `HCCPARAMS1` CFC (bit 11): the controller honours the Frame ID of every
/// isochronous TD, not only the first one queued onto an empty ring.
#[must_use]
pub const fn hccparams1_cfc(raw: u32) -> bool {
    raw & (1 << 11) != 0
}

/// `CAPLENGTH` from the first capability dword.
#[must_use]
pub const fn caplength(raw: u32) -> u8 {
    raw.to_le_bytes()[0]
}

/// `HCIVERSION` from the first capability dword.
#[must_use]
pub const fn hciversion(raw: u32) -> u16 {
    let bytes = raw.to_le_bytes();
    u16::from_le_bytes([bytes[2], bytes[3]])
}
