Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Sun Sep 21 20:59:52 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab3_ek_impl_1.twr lab3_ek_impl_1.udb -gui -msgset C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk} -period 166.667 [get_pins {hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 74.6269%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 4 Start Points         |           Type           
-------------------------------------------------------------------
bank/s2_i0_i0/Q                         |          No required time
bank/s2_i0_i1/Q                         |          No required time
bank/s2_i0_i3/Q                         |          No required time
bank/s2_i0_i2/Q                         |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         4
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 9 End Points          |           Type           
-------------------------------------------------------------------
sync_R__i2/D                            |           No arrival time
sync_R__i3/D                            |           No arrival time
{sync_R__i3/SR   sync_R__i2/SR}         |           No arrival time
counter1/new_clk/SR                     |           No arrival time
sync_R__i0/D                            |           No arrival time
sync_R__i1/D                            |           No arrival time
{sync_R__i1/SR   sync_R__i0/SR}         |           No arrival time
debouncer/debounce_counter/new_clk/SR   |           No arrival time
counter2/new_clk/SR                     |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         9
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
R[0]                                    |                     input
R[1]                                    |                     input
R[2]                                    |                     input
R[3]                                    |                     input
reset                                   |                     input
seg_power[0]                            |                    output
seg_power[1]                            |                    output
seg[0]                                  |                    output
seg[1]                                  |                    output
seg[2]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        18
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
-------------------------------------------------------------------
            Listing 1 Net(s)            |        Source pin        
-------------------------------------------------------------------
scanner_clk                             |        counter1/new_clk/Q
-------------------------------------------------------------------
                                        |                          
Number of clock nets without clock defi |                          
nition                                  |                         1
                                        |                          
-------------------------------------------------------------------


1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "clk"
=======================
create_clock -name {clk} -period 166.667 [get_pins {hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |         166.667 ns |          6.000 MHz 
                                        | Actual (all paths) |          23.474 ns |         42.600 MHz 
hf_osc.osc_inst/CLKHF (MPW)             |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
bank/s1_i0_i3/SR                         |  143.193 ns 
bank/s1_i0_i1/SR                         |  143.418 ns 
bank/s1_i0_i0/SR                         |  144.118 ns 
bank/s1_i0_i2/D                          |  147.291 ns 
bank/s1_i0_i2/SR                         |  147.925 ns 
bank/s1_i0_i3/D                          |  150.635 ns 
bank/s1_i0_i0/D                          |  150.688 ns 
bank/s1_i0_i1/D                          |  151.005 ns 
bank/s1_i0_i3/SP                         |  151.335 ns 
{debouncer/debounce_counter/count_230__i5/SR   debouncer/debounce_counter/count_230__i6/SR}              
                                         |  152.021 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sync_R__i0/Q  (SLICE_R15C4C)
Path End         : bank/s1_i0_i3/SR  (SLICE_R14C4C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 8
Delay Ratio      : 80.0% (route), 20.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 143.192 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                  5.499  53      
{sync_R__i1/CK   sync_R__i0/CK}                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
sync_R__i0/CK->sync_R__i0/Q               SLICE_R15C4C       CLK_TO_Q1_DELAY     1.388                  6.887  2       
scanner1/sync_R[0]                                           NET DELAY           3.846                 10.733  2       
scanner1/i3_4_lut/A->scanner1/i3_4_lut/Z  SLICE_R13C5A       A0_TO_F0_DELAY      0.476                 11.209  15      
scanner1/n19                                                 NET DELAY           0.304                 11.513  15      
scanner1/i1_2_lut_4_lut_adj_4/D->scanner1/i1_2_lut_4_lut_adj_4/Z
                                          SLICE_R13C5A       C1_TO_F1_DELAY      0.449                 11.962  3       
scanner1/n601                                                NET DELAY           2.432                 14.394  3       
scanner1/i708_2_lut/B->scanner1/i708_2_lut/Z
                                          SLICE_R13C4A       C0_TO_F0_DELAY      0.449                 14.843  5       
scanner1/R_press[2]                                          NET DELAY           3.146                 17.989  5       
bank/i2_2_lut_3_lut_4_lut_adj_15/A->bank/i2_2_lut_3_lut_4_lut_adj_15/Z
                                          SLICE_R13C6A       A1_TO_F1_DELAY      0.449                 18.438  2       
bank/n14_adj_131                                             NET DELAY           2.485                 20.923  2       
bank/i764_4_lut/B->bank/i764_4_lut/Z      SLICE_R13C5C       B0_TO_F0_DELAY      0.476                 21.399  2       
bank/n881                                                    NET DELAY           0.304                 21.703  2       
bank/i1_2_lut_3_lut/C->bank/i1_2_lut_3_lut/Z
                                          SLICE_R13C5C       C1_TO_F1_DELAY      0.449                 22.152  1       
bank/n4                                                      NET DELAY           2.168                 24.320  1       
bank/i595_4_lut/C->bank/i595_4_lut/Z      SLICE_R13C5D       D1_TO_F1_DELAY      0.449                 24.769  1       
bank/n707                                                    NET DELAY           3.675                 28.444  1       
bank/s1_i0_i3/SR                                             ENDPOINT            0.000                 28.444  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                172.165  53      
bank/s1_i0_i3/CK                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.529)                171.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.636  
Arrival Time                                                                                        -(28.443)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  143.192  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sync_R__i0/Q  (SLICE_R15C4C)
Path End         : bank/s1_i0_i1/SR  (SLICE_R14C3D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 7
Delay Ratio      : 81.9% (route), 18.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 143.417 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                  5.499  53      
{sync_R__i1/CK   sync_R__i0/CK}                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
sync_R__i0/CK->sync_R__i0/Q               SLICE_R15C4C       CLK_TO_Q1_DELAY     1.388                  6.887  2       
scanner1/sync_R[0]                                           NET DELAY           3.846                 10.733  2       
scanner1/i3_4_lut/A->scanner1/i3_4_lut/Z  SLICE_R13C5A       A0_TO_F0_DELAY      0.476                 11.209  15      
scanner1/n19                                                 NET DELAY           0.304                 11.513  15      
scanner1/i1_2_lut_4_lut_adj_4/D->scanner1/i1_2_lut_4_lut_adj_4/Z
                                          SLICE_R13C5A       C1_TO_F1_DELAY      0.449                 11.962  3       
scanner1/n601                                                NET DELAY           2.432                 14.394  3       
scanner1/i708_2_lut/B->scanner1/i708_2_lut/Z
                                          SLICE_R13C4A       C0_TO_F0_DELAY      0.449                 14.843  5       
scanner1/R_press[2]                                          NET DELAY           3.146                 17.989  5       
bank/i2_2_lut_3_lut_4_lut_adj_15/A->bank/i2_2_lut_3_lut_4_lut_adj_15/Z
                                          SLICE_R13C6A       A1_TO_F1_DELAY      0.449                 18.438  2       
bank/n14_adj_131                                             NET DELAY           2.485                 20.923  2       
bank/i764_4_lut/B->bank/i764_4_lut/Z      SLICE_R13C5C       B0_TO_F0_DELAY      0.449                 21.372  2       
bank/n881                                                    NET DELAY           3.146                 24.518  2       
bank/i597_4_lut/D->bank/i597_4_lut/Z      SLICE_R14C3B       A1_TO_F1_DELAY      0.449                 24.967  1       
bank/n709                                                    NET DELAY           3.252                 28.219  1       
bank/s1_i0_i1/SR                                             ENDPOINT            0.000                 28.219  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                172.165  53      
bank/s1_i0_i1/CK                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.529)                171.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.636  
Arrival Time                                                                                        -(28.218)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  143.417  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sync_R__i0/Q  (SLICE_R15C4C)
Path End         : bank/s1_i0_i0/SR  (SLICE_R13C3A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 7
Delay Ratio      : 81.3% (route), 18.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 144.117 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                  5.499  53      
{sync_R__i1/CK   sync_R__i0/CK}                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
sync_R__i0/CK->sync_R__i0/Q               SLICE_R15C4C       CLK_TO_Q1_DELAY     1.388                  6.887  2       
scanner1/sync_R[0]                                           NET DELAY           3.846                 10.733  2       
scanner1/i3_4_lut/A->scanner1/i3_4_lut/Z  SLICE_R13C5A       A0_TO_F0_DELAY      0.476                 11.209  15      
scanner1/n19                                                 NET DELAY           0.304                 11.513  15      
scanner1/i1_2_lut_4_lut_adj_4/D->scanner1/i1_2_lut_4_lut_adj_4/Z
                                          SLICE_R13C5A       C1_TO_F1_DELAY      0.449                 11.962  3       
scanner1/n601                                                NET DELAY           2.432                 14.394  3       
scanner1/i708_2_lut/B->scanner1/i708_2_lut/Z
                                          SLICE_R13C4A       C0_TO_F0_DELAY      0.449                 14.843  5       
scanner1/R_press[2]                                          NET DELAY           3.146                 17.989  5       
bank/i2_2_lut_3_lut_4_lut_adj_15/A->bank/i2_2_lut_3_lut_4_lut_adj_15/Z
                                          SLICE_R13C6A       A1_TO_F1_DELAY      0.449                 18.438  2       
bank/n14_adj_131                                             NET DELAY           2.168                 20.606  2       
bank/i1_4_lut_adj_16/B->bank/i1_4_lut_adj_16/Z
                                          SLICE_R14C5B       D1_TO_F1_DELAY      0.449                 21.055  1       
bank/n1489                                                   NET DELAY           2.763                 23.818  1       
bank/i594_3_lut_4_lut/D->bank/i594_3_lut_4_lut/Z
                                          SLICE_R14C4B       D0_TO_F0_DELAY      0.449                 24.267  1       
bank/n706                                                    NET DELAY           3.252                 27.519  1       
bank/s1_i0_i0/SR                                             ENDPOINT            0.000                 27.519  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                172.165  53      
bank/s1_i0_i0/CK                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.529)                171.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.636  
Arrival Time                                                                                        -(27.518)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  144.117  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sync_R__i0/Q  (SLICE_R15C4C)
Path End         : bank/s1_i0_i2/D  (SLICE_R13C4C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 8
Delay Ratio      : 76.0% (route), 24.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 147.290 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                  5.499  53      
{sync_R__i1/CK   sync_R__i0/CK}                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
sync_R__i0/CK->sync_R__i0/Q               SLICE_R15C4C       CLK_TO_Q1_DELAY     1.388                  6.887  2       
scanner1/sync_R[0]                                           NET DELAY           3.846                 10.733  2       
scanner1/i3_4_lut/A->scanner1/i3_4_lut/Z  SLICE_R13C5A       A0_TO_F0_DELAY      0.476                 11.209  15      
scanner1/n19                                                 NET DELAY           0.304                 11.513  15      
scanner1/i1_2_lut_4_lut_adj_4/D->scanner1/i1_2_lut_4_lut_adj_4/Z
                                          SLICE_R13C5A       C1_TO_F1_DELAY      0.449                 11.962  3       
scanner1/n601                                                NET DELAY           2.432                 14.394  3       
scanner1/i708_2_lut/B->scanner1/i708_2_lut/Z
                                          SLICE_R13C4A       C0_TO_F0_DELAY      0.449                 14.843  5       
scanner1/R_press[2]                                          NET DELAY           2.485                 17.328  5       
bank/i2_2_lut_3_lut_4_lut/A->bank/i2_2_lut_3_lut_4_lut/Z
                                          SLICE_R13C5B       B1_TO_F1_DELAY      0.449                 17.777  5       
bank/n14_adj_132                                             NET DELAY           3.027                 20.804  5       
bank/equal_11_i15_2_lut/B->bank/equal_11_i15_2_lut/Z
                                          SLICE_R14C4A       C0_TO_F0_DELAY      0.476                 21.280  2       
bank/n15                                                     NET DELAY           0.304                 21.584  2       
bank/i2_4_lut_4_lut/C->bank/i2_4_lut_4_lut/Z
                                          SLICE_R14C4A       C1_TO_F1_DELAY      0.449                 22.033  2       
bank/n813                                                    NET DELAY           2.168                 24.201  2       
bank/i1540_2_lut_3_lut/C->bank/i1540_2_lut_3_lut/Z
                                          SLICE_R13C4C       D1_TO_F1_DELAY      0.476                 24.677  1       
bank/n873                                                    NET DELAY           0.000                 24.677  1       
bank/s1_i0_i2/D                                              ENDPOINT            0.000                 24.677  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                172.165  53      
bank/s1_i0_i2/CK                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.198)                171.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.967  
Arrival Time                                                                                        -(24.676)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  147.290  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sync_R__i0/Q  (SLICE_R15C4C)
Path End         : bank/s1_i0_i2/SR  (SLICE_R13C4C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 79.9% (route), 20.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 147.924 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                  5.499  53      
{sync_R__i1/CK   sync_R__i0/CK}                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
sync_R__i0/CK->sync_R__i0/Q               SLICE_R15C4C       CLK_TO_Q1_DELAY     1.388                  6.887  2       
scanner1/sync_R[0]                                           NET DELAY           3.846                 10.733  2       
scanner1/i3_4_lut/A->scanner1/i3_4_lut/Z  SLICE_R13C5A       A0_TO_F0_DELAY      0.476                 11.209  15      
scanner1/n19                                                 NET DELAY           0.304                 11.513  15      
scanner1/i1_2_lut_4_lut_adj_4/D->scanner1/i1_2_lut_4_lut_adj_4/Z
                                          SLICE_R13C5A       C1_TO_F1_DELAY      0.449                 11.962  3       
scanner1/n601                                                NET DELAY           2.432                 14.394  3       
scanner1/i708_2_lut/B->scanner1/i708_2_lut/Z
                                          SLICE_R13C4A       C0_TO_F0_DELAY      0.449                 14.843  5       
scanner1/R_press[2]                                          NET DELAY           2.551                 17.394  5       
bank/i1333_3_lut_4_lut_3_lut_4_lut/A->bank/i1333_3_lut_4_lut_3_lut_4_lut/Z
                                          SLICE_R13C4C       A0_TO_F0_DELAY      0.449                 17.843  1       
bank/n1631                                                   NET DELAY           2.168                 20.011  1       
bank/i1_4_lut/D->bank/i1_4_lut/Z          SLICE_R13C4B       D1_TO_F1_DELAY      0.449                 20.460  1       
bank/n1403                                                   NET DELAY           3.252                 23.712  1       
bank/s1_i0_i2/SR                                             ENDPOINT            0.000                 23.712  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                172.165  53      
bank/s1_i0_i2/CK                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.529)                171.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.636  
Arrival Time                                                                                        -(23.711)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  147.924  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sync_R__i0/Q  (SLICE_R15C4C)
Path End         : bank/s1_i0_i3/D  (SLICE_R14C4C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 76.7% (route), 23.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 150.634 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                  5.499  53      
{sync_R__i1/CK   sync_R__i0/CK}                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
sync_R__i0/CK->sync_R__i0/Q               SLICE_R15C4C       CLK_TO_Q1_DELAY     1.388                  6.887  2       
scanner1/sync_R[0]                                           NET DELAY           3.846                 10.733  2       
scanner1/i3_4_lut/A->scanner1/i3_4_lut/Z  SLICE_R13C5A       A0_TO_F0_DELAY      0.476                 11.209  15      
scanner1/n19                                                 NET DELAY           0.304                 11.513  15      
scanner1/i1_2_lut_4_lut_adj_4/D->scanner1/i1_2_lut_4_lut_adj_4/Z
                                          SLICE_R13C5A       C1_TO_F1_DELAY      0.449                 11.962  3       
scanner1/n601                                                NET DELAY           2.432                 14.394  3       
scanner1/i708_2_lut/B->scanner1/i708_2_lut/Z
                                          SLICE_R13C4A       C0_TO_F0_DELAY      0.449                 14.843  5       
scanner1/R_press[2]                                          NET DELAY           2.485                 17.328  5       
bank/i2_2_lut_3_lut_4_lut/A->bank/i2_2_lut_3_lut_4_lut/Z
                                          SLICE_R13C5B       B1_TO_F1_DELAY      0.449                 17.777  5       
bank/n14_adj_132                                             NET DELAY           3.080                 20.857  5       
bank/i1549_3_lut_4_lut/C->bank/i1549_3_lut_4_lut/Z
                                          SLICE_R14C4C       B1_TO_F1_DELAY      0.476                 21.333  1       
bank/n865                                                    NET DELAY           0.000                 21.333  1       
bank/s1_i0_i3/D                                              ENDPOINT            0.000                 21.333  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                172.165  53      
bank/s1_i0_i3/CK                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.198)                171.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.967  
Arrival Time                                                                                        -(21.332)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  150.634  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sync_R__i0/Q  (SLICE_R15C4C)
Path End         : bank/s1_i0_i0/D  (SLICE_R13C3A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 76.6% (route), 23.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 150.687 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                  5.499  53      
{sync_R__i1/CK   sync_R__i0/CK}                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
sync_R__i0/CK->sync_R__i0/Q               SLICE_R15C4C       CLK_TO_Q1_DELAY     1.388                  6.887  2       
scanner1/sync_R[0]                                           NET DELAY           3.846                 10.733  2       
scanner1/i3_4_lut/A->scanner1/i3_4_lut/Z  SLICE_R13C5A       A0_TO_F0_DELAY      0.476                 11.209  15      
scanner1/n19                                                 NET DELAY           0.304                 11.513  15      
scanner1/i1_2_lut_4_lut_adj_4/D->scanner1/i1_2_lut_4_lut_adj_4/Z
                                          SLICE_R13C5A       C1_TO_F1_DELAY      0.449                 11.962  3       
scanner1/n601                                                NET DELAY           2.432                 14.394  3       
scanner1/i708_2_lut/B->scanner1/i708_2_lut/Z
                                          SLICE_R13C4A       C0_TO_F0_DELAY      0.449                 14.843  5       
scanner1/R_press[2]                                          NET DELAY           2.485                 17.328  5       
bank/i2_2_lut_3_lut_4_lut/A->bank/i2_2_lut_3_lut_4_lut/Z
                                          SLICE_R13C5B       B1_TO_F1_DELAY      0.449                 17.777  5       
bank/n14_adj_132                                             NET DELAY           3.027                 20.804  5       
bank/i1552_3_lut/B->bank/i1552_3_lut/Z    SLICE_R13C3A       C0_TO_F0_DELAY      0.476                 21.280  1       
bank/n840                                                    NET DELAY           0.000                 21.280  1       
bank/s1_i0_i0/D                                              ENDPOINT            0.000                 21.280  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                172.165  53      
bank/s1_i0_i0/CK                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.198)                171.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.967  
Arrival Time                                                                                        -(21.279)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  150.687  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sync_R__i0/Q  (SLICE_R15C4C)
Path End         : bank/s1_i0_i1/D  (SLICE_R14C3D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 76.2% (route), 23.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 151.004 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                  5.499  53      
{sync_R__i1/CK   sync_R__i0/CK}                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
sync_R__i0/CK->sync_R__i0/Q               SLICE_R15C4C       CLK_TO_Q1_DELAY     1.388                  6.887  2       
scanner1/sync_R[0]                                           NET DELAY           3.846                 10.733  2       
scanner1/i3_4_lut/A->scanner1/i3_4_lut/Z  SLICE_R13C5A       A0_TO_F0_DELAY      0.476                 11.209  15      
scanner1/n19                                                 NET DELAY           0.304                 11.513  15      
scanner1/i1_2_lut_4_lut_adj_4/D->scanner1/i1_2_lut_4_lut_adj_4/Z
                                          SLICE_R13C5A       C1_TO_F1_DELAY      0.449                 11.962  3       
scanner1/n601                                                NET DELAY           2.432                 14.394  3       
scanner1/i709_2_lut/B->scanner1/i709_2_lut/Z
                                          SLICE_R13C4D       C0_TO_F0_DELAY      0.449                 14.843  2       
scanner1/R_press[3]                                          NET DELAY           2.168                 17.011  2       
bank/i2_3_lut_4_lut/C->bank/i2_3_lut_4_lut/Z
                                          SLICE_R13C4A       D1_TO_F1_DELAY      0.449                 17.460  4       
bank/n14                                                     NET DELAY           3.027                 20.487  4       
bank/i1555_3_lut/C->bank/i1555_3_lut/Z    SLICE_R14C3D       C0_TO_F0_DELAY      0.476                 20.963  1       
bank/n837                                                    NET DELAY           0.000                 20.963  1       
bank/s1_i0_i1/D                                              ENDPOINT            0.000                 20.963  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                172.165  53      
bank/s1_i0_i1/CK                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.198)                171.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.967  
Arrival Time                                                                                        -(20.962)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  151.004  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sync_R__i0/Q  (SLICE_R15C4C)
Path End         : bank/s1_i0_i3/SP  (SLICE_R14C4C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 4
Delay Ratio      : 81.7% (route), 18.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 151.334 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                  5.499  53      
{sync_R__i1/CK   sync_R__i0/CK}                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
sync_R__i0/CK->sync_R__i0/Q               SLICE_R15C4C       CLK_TO_Q1_DELAY     1.388                  6.887  2       
scanner1/sync_R[0]                                           NET DELAY           3.846                 10.733  2       
scanner1/i3_4_lut/A->scanner1/i3_4_lut/Z  SLICE_R13C5A       A0_TO_F0_DELAY      0.449                 11.182  15      
scanner1/n19                                                 NET DELAY           3.080                 14.262  15      
i2_4_lut/C->i2_4_lut/Z                    SLICE_R14C6A       B1_TO_F1_DELAY      0.476                 14.738  2       
bank/n933                                                    NET DELAY           0.304                 15.042  2       
i1_2_lut/A->i1_2_lut/Z                    SLICE_R14C6B       C0_TO_F0_DELAY      0.449                 15.491  9       
bank/n302                                                    NET DELAY           5.142                 20.633  9       
bank/s1_i0_i3/SP                                             ENDPOINT            0.000                 20.633  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                172.165  53      
bank/s1_i0_i3/CK                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.198)                171.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.967  
Arrival Time                                                                                        -(20.632)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  151.334  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debouncer/debounce_counter/count_230__i1/Q  (SLICE_R10C3B)
Path End         : {debouncer/debounce_counter/count_230__i5/SR   debouncer/debounce_counter/count_230__i6/SR}  (SLICE_R10C3D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 77.1% (route), 22.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 152.020 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                  5.499  53      
{debouncer/debounce_counter/count_230__i1/CK   debouncer/debounce_counter/count_230__i2/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
debouncer/debounce_counter/count_230__i1/CK->debouncer/debounce_counter/count_230__i1/Q
                                          SLICE_R10C3B       CLK_TO_Q0_DELAY     1.388                  6.887  2       
debouncer/debounce_counter/count[1]                          NET DELAY           3.331                 10.218  2       
debouncer/debounce_counter/i13_4_lut/B->debouncer/debounce_counter/i13_4_lut/Z
                                          SLICE_R10C7D       A0_TO_F0_DELAY      0.449                 10.667  1       
debouncer/debounce_counter/n31                               NET DELAY           3.688                 14.355  1       
debouncer/debounce_counter/i17_4_lut/B->debouncer/debounce_counter/i17_4_lut/Z
                                          SLICE_R11C5B       A0_TO_F0_DELAY      0.476                 14.831  1       
debouncer/debounce_counter/n1333                             NET DELAY           0.304                 15.135  1       
debouncer/debounce_counter/i6_4_lut/C->debouncer/debounce_counter/i6_4_lut/Z
                                          SLICE_R11C5B       C1_TO_F1_DELAY      0.476                 15.611  2       
debouncer/debounce_counter/n625                              NET DELAY           0.304                 15.915  2       
debouncer/debounce_counter/i1546_2_lut/A->debouncer/debounce_counter/i1546_2_lut/Z
                                          SLICE_R11C5C       C0_TO_F0_DELAY      0.449                 16.364  13      
debouncer/debounce_counter/n305                              NET DELAY           3.252                 19.616  13      
{debouncer/debounce_counter/count_230__i5/SR   debouncer/debounce_counter/count_230__i6/SR}
                                                             ENDPOINT            0.000                 19.616  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  53      
debouncer/debounce_counter/clk                               NET DELAY           5.499                172.165  53      
{debouncer/debounce_counter/count_230__i5/CK   debouncer/debounce_counter/count_230__i6/CK}
                                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.529)                171.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.636  
Arrival Time                                                                                        -(19.615)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  152.020  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
bank/s2_i0_i2/D                          |    1.743 ns 
bank/s2_i0_i0/D                          |    1.743 ns 
counter2/count_229__i16/D                |    1.913 ns 
counter2/count_229__i17/D                |    1.913 ns 
counter2/count_229__i18/D                |    1.913 ns 
counter2/count_229__i19/D                |    1.913 ns 
counter2/count_229__i20/D                |    1.913 ns 
counter2/count_229__i21/D                |    1.913 ns 
counter2/count_229__i22/D                |    1.913 ns 
counter2/count_229__i23/D                |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : bank/s1_i0_i2/Q  (SLICE_R13C4C)
Path End         : bank/s2_i0_i2/D  (SLICE_R12C3B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
bank/s1_i0_i2/CK                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
bank/s1_i0_i2/CK->bank/s1_i0_i2/Q         SLICE_R13C4C       CLK_TO_Q1_DELAY  0.779                  3.863  2       
bank/s1[2]                                                   NET DELAY        0.712                  4.575  2       
SLICE_49/D1->SLICE_49/F1                  SLICE_R12C3B       D1_TO_F1_DELAY   0.252                  4.827  1       
s1[2].sig_005.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
bank/s2_i0_i2/D                                              ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{bank/s2_i0_i3/CK   bank/s2_i0_i2/CK}                        CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bank/s1_i0_i0/Q  (SLICE_R13C3A)
Path End         : bank/s2_i0_i0/D  (SLICE_R12C3A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
bank/s1_i0_i0/CK                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
bank/s1_i0_i0/CK->bank/s1_i0_i0/Q         SLICE_R13C3A       CLK_TO_Q0_DELAY  0.779                  3.863  2       
bank/s1[0]                                                   NET DELAY        0.712                  4.575  2       
SLICE_44/D0->SLICE_44/F0                  SLICE_R12C3A       D0_TO_F0_DELAY   0.252                  4.827  1       
s1[0].sig_003.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
bank/s2_i0_i0/D                                              ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{bank/s2_i0_i0/CK   bank/s2_i0_i1/CK}                        CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter2/count_229__i16/Q  (SLICE_R8C5A)
Path End         : counter2/count_229__i16/D  (SLICE_R8C5A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_229__i15/CK   counter2/count_229__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter2/count_229__i16/CK->counter2/count_229__i16/Q
                                          SLICE_R8C5A        CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter2/count[16]                                           NET DELAY        0.882                  4.745  2       
counter2/count_229_add_4_17/C1->counter2/count_229_add_4_17/S1
                                          SLICE_R8C5A        C1_TO_F1_DELAY   0.252                  4.997  1       
counter2/n101[16]                                            NET DELAY        0.000                  4.997  1       
counter2/count_229__i16/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_229__i15/CK   counter2/count_229__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter2/count_229__i17/Q  (SLICE_R8C5B)
Path End         : counter2/count_229__i17/D  (SLICE_R8C5B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_229__i17/CK   counter2/count_229__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter2/count_229__i17/CK->counter2/count_229__i17/Q
                                          SLICE_R8C5B        CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter2/count[17]                                           NET DELAY        0.882                  4.745  2       
counter2/count_229_add_4_19/C0->counter2/count_229_add_4_19/S0
                                          SLICE_R8C5B        C0_TO_F0_DELAY   0.252                  4.997  1       
counter2/n101[17]                                            NET DELAY        0.000                  4.997  1       
counter2/count_229__i17/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_229__i17/CK   counter2/count_229__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter2/count_229__i18/Q  (SLICE_R8C5B)
Path End         : counter2/count_229__i18/D  (SLICE_R8C5B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_229__i17/CK   counter2/count_229__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter2/count_229__i18/CK->counter2/count_229__i18/Q
                                          SLICE_R8C5B        CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter2/count[18]                                           NET DELAY        0.882                  4.745  2       
counter2/count_229_add_4_19/C1->counter2/count_229_add_4_19/S1
                                          SLICE_R8C5B        C1_TO_F1_DELAY   0.252                  4.997  1       
counter2/n101[18]                                            NET DELAY        0.000                  4.997  1       
counter2/count_229__i18/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_229__i17/CK   counter2/count_229__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter2/count_229__i19/Q  (SLICE_R8C5C)
Path End         : counter2/count_229__i19/D  (SLICE_R8C5C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_229__i19/CK   counter2/count_229__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter2/count_229__i19/CK->counter2/count_229__i19/Q
                                          SLICE_R8C5C        CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter2/count[19]                                           NET DELAY        0.882                  4.745  2       
counter2/count_229_add_4_21/C0->counter2/count_229_add_4_21/S0
                                          SLICE_R8C5C        C0_TO_F0_DELAY   0.252                  4.997  1       
counter2/n101[19]                                            NET DELAY        0.000                  4.997  1       
counter2/count_229__i19/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_229__i19/CK   counter2/count_229__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter2/count_229__i20/Q  (SLICE_R8C5C)
Path End         : counter2/count_229__i20/D  (SLICE_R8C5C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_229__i19/CK   counter2/count_229__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter2/count_229__i20/CK->counter2/count_229__i20/Q
                                          SLICE_R8C5C        CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter2/count[20]                                           NET DELAY        0.882                  4.745  2       
counter2/count_229_add_4_21/C1->counter2/count_229_add_4_21/S1
                                          SLICE_R8C5C        C1_TO_F1_DELAY   0.252                  4.997  1       
counter2/n101[20]                                            NET DELAY        0.000                  4.997  1       
counter2/count_229__i20/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_229__i19/CK   counter2/count_229__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter2/count_229__i21/Q  (SLICE_R8C5D)
Path End         : counter2/count_229__i21/D  (SLICE_R8C5D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_229__i21/CK   counter2/count_229__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter2/count_229__i21/CK->counter2/count_229__i21/Q
                                          SLICE_R8C5D        CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter2/count[21]                                           NET DELAY        0.882                  4.745  2       
counter2/count_229_add_4_23/C0->counter2/count_229_add_4_23/S0
                                          SLICE_R8C5D        C0_TO_F0_DELAY   0.252                  4.997  1       
counter2/n101[21]                                            NET DELAY        0.000                  4.997  1       
counter2/count_229__i21/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_229__i21/CK   counter2/count_229__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter2/count_229__i22/Q  (SLICE_R8C5D)
Path End         : counter2/count_229__i22/D  (SLICE_R8C5D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_229__i21/CK   counter2/count_229__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter2/count_229__i22/CK->counter2/count_229__i22/Q
                                          SLICE_R8C5D        CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter2/count[22]                                           NET DELAY        0.882                  4.745  2       
counter2/count_229_add_4_23/C1->counter2/count_229_add_4_23/S1
                                          SLICE_R8C5D        C1_TO_F1_DELAY   0.252                  4.997  1       
counter2/n101[22]                                            NET DELAY        0.000                  4.997  1       
counter2/count_229__i22/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
{counter2/count_229__i21/CK   counter2/count_229__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter2/count_229__i23/Q  (SLICE_R8C6A)
Path End         : counter2/count_229__i23/D  (SLICE_R8C6A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
counter2/count_229__i23/CK                                   CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter2/count_229__i23/CK->counter2/count_229__i23/Q
                                          SLICE_R8C6A        CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter2/count[23]                                           NET DELAY        0.882                  4.745  2       
counter2/count_229_add_4_25/C0->counter2/count_229_add_4_25/S0
                                          SLICE_R8C6A        C0_TO_F0_DELAY   0.252                  4.997  1       
counter2/n101[23]                                            NET DELAY        0.000                  4.997  1       
counter2/count_229__i23/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  54      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  54      
counter2/count_229__i23/CK                                   CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



