C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\Files\MBSAT\Test4\ManitobaSat-Flight-Software\mbsat-fsw-libero\synthesis   -part M2S010  -package TQ144  -grade STD    -continue_on_error -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -microsemi_enhanced_flow 1 -RWCheckOnRam 0 -summaryfile C:\Users\Files\MBSAT\Test4\ManitobaSat-Flight-Software\mbsat-fsw-libero\synthesis\synlog\report\cdh_tsat5_system_sb_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  cdh_tsat5_system_sb  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  C:\Users\Files\MBSAT\Test4\ManitobaSat-Flight-Software\mbsat-fsw-libero\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  C:\Users\Files\MBSAT\Test4\ManitobaSat-Flight-Software\mbsat-fsw-libero\synthesis\cdh_tsat5_system_sb.edn   -freq 100.000   -tcl  C:\Users\Files\MBSAT\Test4\ManitobaSat-Flight-Software\mbsat-fsw-libero\designer\cdh_tsat5_system_sb\synthesis.fdc  C:\Users\Files\MBSAT\Test4\ManitobaSat-Flight-Software\mbsat-fsw-libero\synthesis\synwork\cdh_tsat5_system_sb_prem.srd  -sap  C:\Users\Files\MBSAT\Test4\ManitobaSat-Flight-Software\mbsat-fsw-libero\synthesis\cdh_tsat5_system_sb.sap  -otap  C:\Users\Files\MBSAT\Test4\ManitobaSat-Flight-Software\mbsat-fsw-libero\synthesis\cdh_tsat5_system_sb.tap  -omap  C:\Users\Files\MBSAT\Test4\ManitobaSat-Flight-Software\mbsat-fsw-libero\synthesis\cdh_tsat5_system_sb.map  -devicelib  C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v  -sap  C:\Users\Files\MBSAT\Test4\ManitobaSat-Flight-Software\mbsat-fsw-libero\synthesis\cdh_tsat5_system_sb.sap  -ologparam  C:\Users\Files\MBSAT\Test4\ManitobaSat-Flight-Software\mbsat-fsw-libero\synthesis\syntmp\cdh_tsat5_system_sb.plg  -osyn  C:\Users\Files\MBSAT\Test4\ManitobaSat-Flight-Software\mbsat-fsw-libero\synthesis\cdh_tsat5_system_sb.srm  -prjdir  C:\Users\Files\MBSAT\Test4\ManitobaSat-Flight-Software\mbsat-fsw-libero\synthesis\  -prjname  cdh_tsat5_system_sb_syn  -log  C:\Users\Files\MBSAT\Test4\ManitobaSat-Flight-Software\mbsat-fsw-libero\synthesis\synlog\cdh_tsat5_system_sb_fpga_mapper.srr  -sn  2018.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part M2S010 -package TQ144 -grade STD -continue_on_error -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -microsemi_enhanced_flow 1 -RWCheckOnRam 0 -summaryfile ..\synlog\report\cdh_tsat5_system_sb_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module cdh_tsat5_system_sb -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -oedif ..\cdh_tsat5_system_sb.edn -freq 100.000 -tcl ..\..\designer\cdh_tsat5_system_sb\synthesis.fdc ..\synwork\cdh_tsat5_system_sb_prem.srd -sap ..\cdh_tsat5_system_sb.sap -otap ..\cdh_tsat5_system_sb.tap -omap ..\cdh_tsat5_system_sb.map -devicelib ..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v -sap ..\cdh_tsat5_system_sb.sap -ologparam cdh_tsat5_system_sb.plg -osyn ..\cdh_tsat5_system_sb.srm -prjdir ..\ -prjname cdh_tsat5_system_sb_syn -log ..\synlog\cdh_tsat5_system_sb_fpga_mapper.srr -sn 2018.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:4
file:..\scratchproject.prs|io:o|time:1585544818|size:5412|exec:0|csum:
file:..\cdh_tsat5_system_sb.edn|io:o|time:1585544826|size:1031740|exec:0|csum:
file:..\..\designer\cdh_tsat5_system_sb\synthesis.fdc|io:i|time:1585544818|size:54|exec:0|csum:1520B0043AD05D224AACAC860E0FD4F1
file:..\synwork\cdh_tsat5_system_sb_prem.srd|io:i|time:1585544822|size:180414|exec:0|csum:65AFCF8962EA12C01959551A9759C5BB
file:..\cdh_tsat5_system_sb.sap|io:o|time:1585544822|size:5014|exec:0|csum:
file:..\cdh_tsat5_system_sb.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\cdh_tsat5_system_sb.map|io:o|time:1585544826|size:28|exec:0|csum:
file:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1545375133|size:16417|exec:0|csum:6A584D9435DB98E6C5383F587B4BA27F
file:..\cdh_tsat5_system_sb.sap|io:o|time:1585544822|size:5014|exec:0|csum:
file:cdh_tsat5_system_sb.plg|io:o|time:1585544826|size:1410|exec:0|csum:
file:..\cdh_tsat5_system_sb.srm|io:o|time:1585544825|size:18108|exec:0|csum:
file:..\synlog\cdh_tsat5_system_sb_fpga_mapper.srr|io:o|time:1585544826|size:65309|exec:0|csum:
file:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe|io:i|time:1545375129|size:35620864|exec:1|csum:AFC1D03A121E8E2C0389EDEDDE1E630A
