* ******************************************************************************

* iCEcube Pin Table

* Version:            2020.12.27943

* Build Date:         Dec 10 2020 17:24:17

* File Generated:     May 27 2022 09:13:35

* Purpose:            Detailed IO and package pin info

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Device, iCE40HX8K
Package, CB132

Pin Number, Pin Type Name, Signal Name, Direction, Global Buffer, IO Standard, Pull Up, IO Function, IO Bank, 
---------------, ---------------, ---------------, ---------------, ---------------, ---------------, ---------------, ---------------, ---------------, 
A1, PIO, hsync, Output, , SB_LVCMOS, No Pull Up, Simple Output, topBank
A2, PIO, hblank, Output, , SB_LVCMOS, No Pull Up, Simple Output, topBank
A3, PIO, vsync, Output, , SB_LVCMOS, No Pull Up, Simple Output, topBank
A4, PIO, vblank, Output, , SB_LVCMOS, No Pull Up, Simple Output, topBank
A5, PIO, not used, , , , , , topBank
A6, PIO_GBIN, port_address[8], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, topBank
A7, PIO_GBIN, port_address[0], InOut, , SB_LVCMOS, No Pull Up, Simple Input Output Tristatable by Enable, topBank
A8, VCCIO_0, not used, , , , , , topBank
A9, GND, not used, , , , , , UnknownBank
A10, PIO, port_address[9], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, topBank
A11, PIO, port_address[1], InOut, , SB_LVCMOS, No Pull Up, Simple Input Output Tristatable by Enable, topBank
A12, PIO, port_address[11], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, topBank
A13, VPP_DIRECT, not used, , , , , , UnknownBank
A14, VPP_PUMP, not used, , , , , , UnknownBank
B1, PIO, not used, , , , , , leftBank
B14, PIO, port_address[3], InOut, , SB_LVCMOS, No Pull Up, Simple Input Output Tristatable by Enable, rightBank
C1, PIO, rgb[4], Output, , SB_LVCMOS, No Pull Up, Simple Output, leftBank
C3, PIO, not used, , , , , , leftBank
C4, PIO, not used, , , , , , topBank
C5, PIO, not used, , , , , , topBank
C6, PIO, not used, , , , , , topBank
C7, PIO, port_data[0], Input, , SB_LVCMOS, No Pull Up, Simple Input, topBank
C8, AVDD_TOP, not used, , , , , , UnknownBank
C9, PIO, port_address[10], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, topBank
C10, PIO, port_address[2], InOut, , SB_LVCMOS, No Pull Up, Simple Input Output Tristatable by Enable, topBank
C11, PIO, not used, , , , , , topBank
C12, PIO, port_data[3], Input, , SB_LVCMOS, No Pull Up, Simple Input, topBank
C14, PIO, port_address[12], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, rightBank
D1, PIO, not used, , , , , , leftBank
D3, PIO, rgb[5], Output, , SB_LVCMOS, No Pull Up, Simple Output, leftBank
D4, PIO, port_data_rw, Output, , SB_LVCMOS, No Pull Up, Simple Output, leftBank
D5, PIO, not used, , , , , , topBank
D6, PIO, not used, , , , , , topBank
D7, PIO, port_data[1], Input, , SB_LVCMOS, No Pull Up, Simple Input, topBank
D8, AGND_TOP, not used, , , , , , UnknownBank
D9, PIO, not used, , , , , , topBank
D10, PIO, port_data[2], Input, , SB_LVCMOS, No Pull Up, Simple Input, topBank
D11, PIO, not used, , , , , , topBank
D12, PIO, port_data[4], Input, , SB_LVCMOS, No Pull Up, Simple Input, rightBank
D14, PIO, port_address[4], InOut, , SB_LVCMOS, No Pull Up, Simple Input Output Tristatable by Enable, rightBank
E1, PIO, rgb[3], Output, , SB_LVCMOS, No Pull Up, Simple Output, leftBank
E3, VCCIO_3, not used, , , , , , leftBank
E4, PIO, not used, , , , , , leftBank
E11, PIO, not used, , , , , , rightBank
E12, PIO, port_address[5], InOut, , SB_LVCMOS, No Pull Up, Simple Input Output Tristatable by Enable, rightBank
E14, PIO, port_address[13], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, rightBank
F1, GND, not used, , , , , , UnknownBank
F3, PIO, not used, , , , , , leftBank
F4, PIO, port_rw, InOut, , SB_LVCMOS, No Pull Up, Simple Input Output Tristatable by Enable, leftBank
F6, VCCIO_0, not used, , , , , , topBank
F7, GND, not used, , , , , , UnknownBank
F8, VCC, not used, , , , , , UnknownBank
F9, VCCIO_1, not used, , , , , , rightBank
F11, PIO, port_data[5], Input, , SB_LVCMOS, No Pull Up, Simple Input, rightBank
F12, PIO, not used, , , , , , rightBank
F14, PIO_GBIN, port_address[14], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, rightBank
G1, PIO_GBIN, rgb[2], Output, , SB_LVCMOS, No Pull Up, Simple Output, leftBank
G3, PIO, not used, , , , , , leftBank
G4, PIO, not used, , , , , , leftBank
G6, VCC, not used, , , , , , UnknownBank
G7, GND, not used, , , , , , UnknownBank
G8, GND, not used, , , , , , UnknownBank
G9, GND, not used, , , , , , UnknownBank
G11, PIO, not used, , , , , , rightBank
G12, PIO, port_data[6], Input, , SB_LVCMOS, No Pull Up, Simple Input, rightBank
G14, PIO_GBIN, port_address[6], InOut, , SB_LVCMOS, No Pull Up, Simple Input Output Tristatable by Enable, rightBank
H1, PIO_GBIN, port_enb, Input, , SB_LVCMOS, No Pull Up, Simple Input, leftBank
H3, PIO, not used, , , , , , leftBank
H4, PIO, port_clk, Input, , SB_LVCMOS, No Pull Up, Simple Input, leftBank
H6, GND, not used, , , , , , UnknownBank
H7, GND, not used, , , , , , UnknownBank
H8, GND, not used, , , , , , UnknownBank
H9, VCC, not used, , , , , , UnknownBank
H11, PIO, port_data[7], Input, , SB_LVCMOS, No Pull Up, Simple Input, rightBank
H12, PIO, port_address[15], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, rightBank
H14, VCCIO_1, not used, , , , , , rightBank
J1, PIO, rgb[1], Output, , SB_LVCMOS, No Pull Up, Simple Output, leftBank
J3, PIO, not used, , , , , , leftBank
J4, VCC, not used, , , , , , UnknownBank
J6, VCCIO_3, not used, , , , , , leftBank
J7, VCC, not used, , , , , , UnknownBank
J8, GND, not used, , , , , , UnknownBank
J9, VCCIO_2, not used, , , , , , bottomBank
J11, PIO, led[0], Output, , SB_LVCMOS, No Pull Up, Simple Output, rightBank
J12, PIO, port_address[7], InOut, , SB_LVCMOS, No Pull Up, Simple Input Output Tristatable by Enable, rightBank
J14, GND, not used, , , , , , UnknownBank
K1, VCCIO_3, not used, , , , , , leftBank
K3, PIO, port_nmib, Output, , SB_LVCMOS, No Pull Up, Simple Output, leftBank
K4, PIO, not used, , , , , , leftBank
K11, PIO, led[1], Output, , SB_LVCMOS, No Pull Up, Simple Output, rightBank
K12, PIO, led[2], Output, , SB_LVCMOS, No Pull Up, Simple Output, rightBank
K14, PIO, led[3], Output, , SB_LVCMOS, No Pull Up, Simple Output, rightBank
L1, PIO, not used, , , , , , leftBank
L3, GND, not used, , , , , , UnknownBank
L4, PIO, not used, , , , , , bottomBank
L5, PIO, not used, , , , , , bottomBank
L6, PIO, debug[1], Output, , SB_LVCMOS, No Pull Up, Simple Output, bottomBank
L7, AGND_BOT, not used, , , , , , UnknownBank
L8, PIO, not used, , , , , , bottomBank
L9, PIO, not used, , , , , , bottomBank
L10, CRESET_B, not used, , , , , , bottomBank
L11, VDDIO_SPI, not used, , , , , , bottomBank
L12, PIO, led[4], Output, , SB_LVCMOS, No Pull Up, Simple Output, rightBank
L14, PIO, led[5], Output, , SB_LVCMOS, No Pull Up, Simple Output, rightBank
M1, PIO, rgb[0], Output, , SB_LVCMOS, No Pull Up, Simple Output, leftBank
M3, PIO, not used, , , , , , bottomBank
M4, PIO, not used, , , , , , bottomBank
M5, VCCIO_2, not used, , , , , , bottomBank
M6, PIO, not used, , , , , , bottomBank
M7, PIO, not used, , , , , , bottomBank
M8, AVDD_BOT, not used, , , , , , UnknownBank
M9, PIO, not used, , , , , , bottomBank
M10, CDONE, not used, , , , , , bottomBank
M11, SPI_SO, not used, , , , , , bottomBank
M12, PIO, led[6], Output, , SB_LVCMOS, No Pull Up, Simple Output, rightBank
M14, TRST_B, not used, , , , , , rightBank
N1, PIO, port_dmab, Output, , SB_LVCMOS, No Pull Up, Simple Output, leftBank
N14, PIO, led[7], Output, , SB_LVCMOS, No Pull Up, Simple Output, rightBank
P1, PIO, not used, , , , , , leftBank
P2, PIO, not used, , , , , , bottomBank
P3, PIO, not used, , , , , , bottomBank
P4, PIO, debug[0], Output, , SB_LVCMOS, No Pull Up, Simple Output, bottomBank
P5, PIO, not used, , , , , , bottomBank
P6, GND, not used, , , , , , UnknownBank
P7, PIO_GBIN, clk, Input, glb Buff, SB_LVCMOS, No Pull Up, Simple Input, bottomBank
P8, PIO_GBIN, rst_n, Input, , SB_LVCMOS, No Pull Up, Simple Input, bottomBank
P9, PIO, not used, , , , , , bottomBank
P10, PIO, not used, , , , , , bottomBank
P11, SPI_SI, not used, , , , , , bottomBank
P12, SPI_SCK, not used, , , , , , bottomBank
P13, SPI_SS_B, not used, , , , , , bottomBank
P14, PIO, not used, , , , , , rightBank
Total Number of Used Pins, 52
