
<html><head><title>SystemVerilog Real Number Modeling</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2019-11-04" />
<meta name="CreateTime" content="1572864921" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator, a mixed-signal simulator that supports the Verilog-AMS and VHDL-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="SystemVerilog Real Number Modeling" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="amssimug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2019-11-04" />
<meta name="ModifiedTime" content="1572864921" />
<meta name="NextFile" content="Using_Real_Number_Modeling_in_SystemVerilog.html" />
<meta name="Group" content="Analog Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification" />
<meta name="PrevFile" content="PART_2__Xcelium_Simulator_Mixed-Signal_Capabilities.html" />
<meta name="Product" content="Xcelium" />
<meta name="ProductFamily" content="Functional Verification" />
<meta name="ProductVersion" content="19.09" />
<meta name="RightsManagement" content="Copyright 2012-2019 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- SystemVerilog Real Number Modeling" />
<meta name="Version" content="19.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2003" />
<meta name="confluence-version" content="6.13.3" />
<meta name="ecms-plugin-version" content="03.30.005" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    </head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="amssimugTOC.html">Contents</a></li><li><a class="prev" href="PART_2__Xcelium_Simulator_Mixed-Signal_Capabilities.html" title="PART_2__Xcelium_Simulator_Mixed-Signal_Capabilities">PART_2__Xcelium_Simulator_Mixe ...</a></li><li style="float: right;"><a class="viewPrint" href="amssimug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Using_Real_Number_Modeling_in_SystemVerilog.html" title="Using_Real_Number_Modeling_in_SystemVerilog">Using_Real_Number_Modeling_in_ ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 19.09, September 2019</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <div style="width: 100%; font-size: 32px; text-align: left;               font-weight: bold;">19</div>
<h1 style="margin: 4px 0 4px;"><span>SystemVerilog Real Number Modeling</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="SystemVerilogRealNumberModeling-1031602"></span></p>

<p>This chapter covers the following topics:</p>
<ul><li><a href="Using_Real_Number_Modeling_in_SystemVerilog.html">Using Real Number Modeling in SystemVerilog</a></li><li><a href="Using_SystemVerilog_Interconnects.html">Using SystemVerilog Interconnects</a></li><li><a href="SystemVerilog_User_Defined_Nettype_and_Electrical_Connections.html">SystemVerilog User Defined Nettype and Electrical Connections</a></li><li><a href="Auto-Partitioning_Designs_with_SV-RNM_Ports.html">Auto-Partitioning Designs with SV-RNM Ports</a></li><li><a href="Enabling_Net_Aliasing_for_SV-UDN_Connections.html">Enabling Net Aliasing for SV-UDN Connections</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="PART_2__Xcelium_Simulator_Mixed-Signal_Capabilities.html" id="prev" title="PART_2__Xcelium_Simulator_Mixed-Signal_Capabilities">PART_2__Xcelium_Simulator_Mixe ...</a></em></b><b><em><a href="Using_Real_Number_Modeling_in_SystemVerilog.html" id="nex" title="Using_Real_Number_Modeling_in_SystemVerilog">Using_Real_Number_Modeling_in_ ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2019, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" /></body></html>