Analysis & Synthesis report for simple
Fri Apr 21 18:34:34 2023
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Fri Apr 21 18:34:34 2023           ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; simple                                      ;
; Top-level Entity Name              ; simple                                      ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE30F23I7       ;                    ;
; Top-level entity name                                            ; simple             ; simple             ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Fri Apr 21 18:34:26 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off simple -c simple
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10229): Verilog HDL Expression warning at shifter.v(23): truncated literal to match 3 bits File: C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v Line: 23
Warning (10275): Verilog HDL Module Instantiation warning at simple.v(53): ignored dangling comma in List of Port Connections File: C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v Line: 53
Info (12021): Found 7 design units, including 7 entities, in source file simple.v
    Info (12023): Found entity 1: ALU File: C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v Line: 1
    Info (12023): Found entity 2: RegisterFile File: C:/Users/kazu4/2023-simple-2023-team23/simple/RegisterFile.v Line: 1
    Info (12023): Found entity 3: register File: C:/Users/kazu4/2023-simple-2023-team23/simple/register.v Line: 1
    Info (12023): Found entity 4: shifter File: C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v Line: 1
    Info (12023): Found entity 5: pc File: C:/Users/kazu4/2023-simple-2023-team23/simple/PC.v Line: 1
    Info (12023): Found entity 6: phasecounter File: C:/Users/kazu4/2023-simple-2023-team23/simple/phasecounter.v Line: 1
    Info (12023): Found entity 7: simple File: C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v Line: 8
Warning (10236): Verilog HDL Implicit Net warning at simple.v(51): created implicit net for "WriteReg" File: C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v Line: 51
Error (10734): Verilog HDL error at simple.v(54): dshift is not a constant File: C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v Line: 54
Error (10219): Verilog HDL Continuous Assignment error at simple.v(57): object "Rs" on left-hand side of assignment must have a net type File: C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v Line: 57
Error (10219): Verilog HDL Continuous Assignment error at simple.v(58): object "Rd" on left-hand side of assignment must have a net type File: C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v Line: 58
Error (10161): Verilog HDL error at simple.v(62): object "ALUSrc1" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v Line: 62
Error (10137): Verilog HDL Procedural Assignment error at simple.v(63): object "A" on left-hand side of assignment must have a variable data type File: C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v Line: 63
Error (10137): Verilog HDL Procedural Assignment error at simple.v(65): object "A" on left-hand side of assignment must have a variable data type File: C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v Line: 65
Error (10137): Verilog HDL Procedural Assignment error at simple.v(67): object "d" on left-hand side of assignment must have a variable data type File: C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v Line: 67
Error (10137): Verilog HDL Procedural Assignment error at simple.v(69): object "d" on left-hand side of assignment must have a variable data type File: C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v Line: 69
Error (10161): Verilog HDL error at simple.v(70): object "ALUSrc2" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v Line: 70
Error (10137): Verilog HDL Procedural Assignment error at simple.v(71): object "B" on left-hand side of assignment must have a variable data type File: C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v Line: 71
Error (10137): Verilog HDL Procedural Assignment error at simple.v(72): object "DRIn" on left-hand side of assignment must have a variable data type File: C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v Line: 72
Error (10137): Verilog HDL Procedural Assignment error at simple.v(74): object "B" on left-hand side of assignment must have a variable data type File: C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v Line: 74
Error (10137): Verilog HDL Procedural Assignment error at simple.v(75): object "DRIn" on left-hand side of assignment must have a variable data type File: C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v Line: 75
Error (10161): Verilog HDL error at simple.v(77): object "Input" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v Line: 77
Error (10137): Verilog HDL Procedural Assignment error at simple.v(78): object "MDRIn" on left-hand side of assignment must have a variable data type File: C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v Line: 78
Error (10137): Verilog HDL Procedural Assignment error at simple.v(80): object "MDRIn" on left-hand side of assignment must have a variable data type File: C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v Line: 80
Error (10161): Verilog HDL error at simple.v(81): object "MemtoReg" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v Line: 81
Error (10137): Verilog HDL Procedural Assignment error at simple.v(82): object "WriteData" on left-hand side of assignment must have a variable data type File: C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v Line: 82
Error (10137): Verilog HDL Procedural Assignment error at simple.v(84): object "WriteData" on left-hand side of assignment must have a variable data type File: C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v Line: 84
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 4 warnings
    Error: Peak virtual memory: 4707 megabytes
    Error: Processing ended: Fri Apr 21 18:34:34 2023
    Error: Elapsed time: 00:00:08
    Error: Total CPU time (on all processors): 00:00:10


