Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (lin64) Build 2348494 Mon Oct  1 18:25:39 MDT 2018
| Date         : Sat Dec  1 14:43:32 2018
| Host         : saba-VirtualBox running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file main_project_top_timing_summary_routed.rpt -pb main_project_top_timing_summary_routed.pb -rpx main_project_top_timing_summary_routed.rpx -warn_on_violation
| Design       : main_project_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 120 register/latch pins with no clock driven by root clock pin: OV7670_PCLK_1 (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: OV7670_PCLK_2 (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2532 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.761        0.000                      0                 2389        0.076        0.000                      0                 2389        3.000        0.000                       0                   475  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
GCLK_100              {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clk_out3_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GCLK_100                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out2_clk_wiz_0       10.622        0.000                      0                  647        0.100        0.000                      0                  647        9.500        0.000                       0                   363  
  clk_out3_clk_wiz_0       35.907        0.000                      0                  198        0.174        0.000                      0                  198       19.500        0.000                       0                   108  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_clk_wiz_0  clk_out2_clk_wiz_0        8.761        0.000                      0                 1532        0.179        0.000                      0                 1532  
clk_out2_clk_wiz_0  clk_out3_clk_wiz_0       11.556        0.000                      0                   24        0.076        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GCLK_100
  To Clock:  GCLK_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GCLK_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GCLK_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.622ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.622ns  (required time - arrival time)
  Source:                 cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.882ns  (logic 0.642ns (7.228%)  route 8.240ns (92.772%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 18.584 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         1.710    -0.902    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y64         FDRE                                         r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=55, routed)          7.898     7.515    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X105Y42        LUT2 (Prop_lut2_I0_O)        0.124     7.639 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_REGCEB_cooolgate_en_gate_187/O
                         net (fo=1, routed)           0.341     7.980    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_REGCEB_cooolgate_en_sig_150
    RAMB36_X5Y8          RAMB36E1                                     r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         1.658    18.584    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y8          RAMB36E1                                     r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.462    19.046    
                         clock uncertainty           -0.084    18.962    
    RAMB36_X5Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.602    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.602    
                         arrival time                          -7.980    
  -------------------------------------------------------------------
                         slack                                 10.622    

Slack (MET) :             10.705ns  (required time - arrival time)
  Source:                 cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.796ns  (logic 0.642ns (7.299%)  route 8.154ns (92.701%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 18.581 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         1.710    -0.902    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y64         FDRE                                         r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=55, routed)          7.813     7.429    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X105Y37        LUT2 (Prop_lut2_I0_O)        0.124     7.553 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_gate_185/O
                         net (fo=1, routed)           0.341     7.894    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_sig_149
    RAMB36_X5Y7          RAMB36E1                                     r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         1.655    18.581    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y7          RAMB36E1                                     r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.462    19.043    
                         clock uncertainty           -0.084    18.959    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.599    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.599    
                         arrival time                          -7.894    
  -------------------------------------------------------------------
                         slack                                 10.705    

Slack (MET) :             11.213ns  (required time - arrival time)
  Source:                 cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.293ns  (logic 0.642ns (7.742%)  route 7.651ns (92.258%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 18.586 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         1.710    -0.902    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y64         FDRE                                         r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=55, routed)          7.309     6.926    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X105Y47        LUT2 (Prop_lut2_I0_O)        0.124     7.050 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_gate_201/O
                         net (fo=1, routed)           0.341     7.391    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_sig_157
    RAMB36_X5Y9          RAMB36E1                                     r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         1.660    18.586    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y9          RAMB36E1                                     r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.462    19.048    
                         clock uncertainty           -0.084    18.964    
    RAMB36_X5Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.604    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.604    
                         arrival time                          -7.391    
  -------------------------------------------------------------------
                         slack                                 11.213    

Slack (MET) :             11.527ns  (required time - arrival time)
  Source:                 cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.083ns  (logic 0.642ns (7.942%)  route 7.441ns (92.058%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         1.710    -0.902    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y64         FDRE                                         r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=55, routed)          7.100     6.716    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X105Y52        LUT2 (Prop_lut2_I0_O)        0.124     6.840 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_REGCEB_cooolgate_en_gate_203/O
                         net (fo=1, routed)           0.341     7.182    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_REGCEB_cooolgate_en_sig_158
    RAMB36_X5Y10         RAMB36E1                                     r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         1.649    18.575    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y10         RAMB36E1                                     r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.576    19.152    
                         clock uncertainty           -0.084    19.068    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.708    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.708    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                 11.527    

Slack (MET) :             11.576ns  (required time - arrival time)
  Source:                 cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.033ns  (logic 0.642ns (7.992%)  route 7.391ns (92.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         1.710    -0.902    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y64         FDRE                                         r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.518    -0.384 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=55, routed)          6.822     6.439    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X106Y57        LUT4 (Prop_lut4_I0_O)        0.124     6.563 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_gate_235/O
                         net (fo=1, routed)           0.569     7.131    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_sig_174
    RAMB18_X5Y22         RAMB18E1                                     r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         1.648    18.574    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB18_X5Y22         RAMB18E1                                     r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.576    19.151    
                         clock uncertainty           -0.084    19.067    
    RAMB18_X5Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.707    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.707    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                 11.576    

Slack (MET) :             11.825ns  (required time - arrival time)
  Source:                 cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.812ns  (logic 0.580ns (7.424%)  route 7.232ns (92.576%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 18.540 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         1.647    -0.965    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X44Y23         FDRE                                         r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=55, routed)          6.891     6.382    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X8Y7           LUT4 (Prop_lut4_I1_O)        0.124     6.506 r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_355/O
                         net (fo=1, routed)           0.341     6.848    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_234
    RAMB36_X0Y1          RAMB36E1                                     r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         1.614    18.540    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    19.117    
                         clock uncertainty           -0.084    19.033    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.673    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.673    
                         arrival time                          -6.848    
  -------------------------------------------------------------------
                         slack                                 11.825    

Slack (MET) :             12.012ns  (required time - arrival time)
  Source:                 cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.627ns  (logic 0.580ns (7.605%)  route 7.047ns (92.395%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 18.541 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         1.647    -0.965    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X44Y23         FDRE                                         r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=55, routed)          6.696     6.188    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X8Y3           LUT4 (Prop_lut4_I1_O)        0.124     6.312 r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_329/O
                         net (fo=1, routed)           0.350     6.662    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_221
    RAMB36_X0Y0          RAMB36E1                                     r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         1.615    18.541    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    19.118    
                         clock uncertainty           -0.084    19.034    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.674    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.674    
                         arrival time                          -6.662    
  -------------------------------------------------------------------
                         slack                                 12.012    

Slack (MET) :             12.338ns  (required time - arrival time)
  Source:                 cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 0.642ns (8.838%)  route 6.622ns (91.162%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         1.710    -0.902    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y64         FDRE                                         r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.518    -0.384 f  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=55, routed)          6.182     5.799    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X106Y67        LUT4 (Prop_lut4_I0_O)        0.124     5.923 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_265/O
                         net (fo=1, routed)           0.440     6.363    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_189
    RAMB36_X5Y13         RAMB36E1                                     r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         1.642    18.568    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y13         RAMB36E1                                     r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.576    19.145    
                         clock uncertainty           -0.084    19.061    
    RAMB36_X5Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.701    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.701    
                         arrival time                          -6.363    
  -------------------------------------------------------------------
                         slack                                 12.338    

Slack (MET) :             12.458ns  (required time - arrival time)
  Source:                 cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.169ns  (logic 0.580ns (8.091%)  route 6.589ns (91.909%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 18.529 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         1.647    -0.965    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X44Y23         FDRE                                         r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=55, routed)          6.248     5.739    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X8Y22          LUT4 (Prop_lut4_I1_O)        0.124     5.863 r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_377/O
                         net (fo=1, routed)           0.341     6.204    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_245
    RAMB36_X0Y4          RAMB36E1                                     r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         1.603    18.529    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    19.106    
                         clock uncertainty           -0.084    19.022    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.662    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.662    
                         arrival time                          -6.204    
  -------------------------------------------------------------------
                         slack                                 12.458    

Slack (MET) :             12.554ns  (required time - arrival time)
  Source:                 cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.081ns  (logic 0.580ns (8.191%)  route 6.501ns (91.809%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 18.538 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         1.647    -0.965    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X44Y23         FDRE                                         r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=55, routed)          6.160     5.652    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X8Y12          LUT4 (Prop_lut4_I1_O)        0.124     5.776 r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_349/O
                         net (fo=1, routed)           0.341     6.117    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_231
    RAMB36_X0Y2          RAMB36E1                                     r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         1.612    18.538    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    19.115    
                         clock uncertainty           -0.084    19.031    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.671    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.671    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                 12.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.467%)  route 0.262ns (61.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         0.611    -0.568    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X90Y49         FDRE                                         r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=3, routed)           0.262    -0.141    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[3]
    SLICE_X90Y53         FDRE                                         r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         0.878    -0.807    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X90Y53         FDRE                                         r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.507    -0.300    
    SLICE_X90Y53         FDRE (Hold_fdre_C_D)         0.059    -0.241    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 cam1/controller/Inst_i2c_sender/data_sr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam1/controller/Inst_i2c_sender/data_sr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         0.623    -0.556    cam1/controller/Inst_i2c_sender/clk_out2
    SLICE_X3Y43          FDRE                                         r  cam1/controller/Inst_i2c_sender/data_sr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  cam1/controller/Inst_i2c_sender/data_sr_reg[11]/Q
                         net (fo=1, routed)           0.091    -0.324    cam1/controller/Inst_i2c_sender/data_sr_reg_n_0_[11]
    SLICE_X2Y43          LUT3 (Prop_lut3_I0_O)        0.045    -0.279 r  cam1/controller/Inst_i2c_sender/data_sr[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    cam1/controller/Inst_i2c_sender/data_sr[12]_i_1_n_0
    SLICE_X2Y43          FDRE                                         r  cam1/controller/Inst_i2c_sender/data_sr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         0.893    -0.792    cam1/controller/Inst_i2c_sender/clk_out2
    SLICE_X2Y43          FDRE                                         r  cam1/controller/Inst_i2c_sender/data_sr_reg[12]/C
                         clock pessimism              0.249    -0.543    
    SLICE_X2Y43          FDRE (Hold_fdre_C_D)         0.121    -0.422    cam1/controller/Inst_i2c_sender/data_sr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 cam2/controller/Inst_i2c_sender/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam2/controller/Inst_i2c_sender/divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         0.619    -0.560    cam2/controller/Inst_i2c_sender/clk_out2
    SLICE_X7Y34          FDRE                                         r  cam2/controller/Inst_i2c_sender/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  cam2/controller/Inst_i2c_sender/divider_reg[0]/Q
                         net (fo=8, routed)           0.099    -0.320    cam2/controller/Inst_i2c_sender/divider_reg__1[0]
    SLICE_X6Y34          LUT6 (Prop_lut6_I2_O)        0.045    -0.275 r  cam2/controller/Inst_i2c_sender/divider[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.275    cam2/controller/Inst_i2c_sender/p_0_in__0[5]
    SLICE_X6Y34          FDRE                                         r  cam2/controller/Inst_i2c_sender/divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         0.886    -0.799    cam2/controller/Inst_i2c_sender/clk_out2
    SLICE_X6Y34          FDRE                                         r  cam2/controller/Inst_i2c_sender/divider_reg[5]/C
                         clock pessimism              0.252    -0.547    
    SLICE_X6Y34          FDRE (Hold_fdre_C_D)         0.121    -0.426    cam2/controller/Inst_i2c_sender/divider_reg[5]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 cam2/controller/Inst_i2c_sender/data_sr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam2/controller/Inst_i2c_sender/data_sr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         0.620    -0.559    cam2/controller/Inst_i2c_sender/clk_out2
    SLICE_X2Y37          FDRE                                         r  cam2/controller/Inst_i2c_sender/data_sr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  cam2/controller/Inst_i2c_sender/data_sr_reg[22]/Q
                         net (fo=1, routed)           0.049    -0.346    cam2/controller/Inst_i2c_sender/data_sr_reg_n_0_[22]
    SLICE_X3Y37          FDRE                                         r  cam2/controller/Inst_i2c_sender/data_sr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         0.889    -0.796    cam2/controller/Inst_i2c_sender/clk_out2
    SLICE_X3Y37          FDRE                                         r  cam2/controller/Inst_i2c_sender/data_sr_reg[23]/C
                         clock pessimism              0.250    -0.546    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.047    -0.499    cam2/controller/Inst_i2c_sender/data_sr_reg[23]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 cam1/controller/Inst_i2c_sender/data_sr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam1/controller/Inst_i2c_sender/data_sr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         0.623    -0.556    cam1/controller/Inst_i2c_sender/clk_out2
    SLICE_X5Y43          FDRE                                         r  cam1/controller/Inst_i2c_sender/data_sr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  cam1/controller/Inst_i2c_sender/data_sr_reg[19]/Q
                         net (fo=1, routed)           0.116    -0.299    cam1/controller/Inst_i2c_sender/data_sr_reg_n_0_[19]
    SLICE_X3Y43          FDRE                                         r  cam1/controller/Inst_i2c_sender/data_sr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         0.893    -0.792    cam1/controller/Inst_i2c_sender/clk_out2
    SLICE_X3Y43          FDRE                                         r  cam1/controller/Inst_i2c_sender/data_sr_reg[20]/C
                         clock pessimism              0.273    -0.519    
    SLICE_X3Y43          FDRE (Hold_fdre_C_D)         0.066    -0.453    cam1/controller/Inst_i2c_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 cam2/controller/Inst_i2c_sender/data_sr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam2/controller/Inst_i2c_sender/data_sr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         0.621    -0.558    cam2/controller/Inst_i2c_sender/clk_out2
    SLICE_X3Y38          FDRE                                         r  cam2/controller/Inst_i2c_sender/data_sr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  cam2/controller/Inst_i2c_sender/data_sr_reg[29]/Q
                         net (fo=1, routed)           0.113    -0.304    cam2/controller/Inst_i2c_sender/data_sr_reg_n_0_[29]
    SLICE_X3Y37          FDRE                                         r  cam2/controller/Inst_i2c_sender/data_sr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         0.889    -0.796    cam2/controller/Inst_i2c_sender/clk_out2
    SLICE_X3Y37          FDRE                                         r  cam2/controller/Inst_i2c_sender/data_sr_reg[30]/C
                         clock pessimism              0.252    -0.544    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.078    -0.466    cam2/controller/Inst_i2c_sender/data_sr_reg[30]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 cam2/controller/Inst_i2c_sender/divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam2/controller/Inst_i2c_sender/divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.343%)  route 0.124ns (39.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         0.619    -0.560    cam2/controller/Inst_i2c_sender/clk_out2
    SLICE_X7Y34          FDRE                                         r  cam2/controller/Inst_i2c_sender/divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  cam2/controller/Inst_i2c_sender/divider_reg[3]/Q
                         net (fo=5, routed)           0.124    -0.294    cam2/controller/Inst_i2c_sender/divider_reg__1[3]
    SLICE_X6Y34          LUT5 (Prop_lut5_I0_O)        0.048    -0.246 r  cam2/controller/Inst_i2c_sender/divider[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.246    cam2/controller/Inst_i2c_sender/p_0_in__0[4]
    SLICE_X6Y34          FDRE                                         r  cam2/controller/Inst_i2c_sender/divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         0.886    -0.799    cam2/controller/Inst_i2c_sender/clk_out2
    SLICE_X6Y34          FDRE                                         r  cam2/controller/Inst_i2c_sender/divider_reg[4]/C
                         clock pessimism              0.252    -0.547    
    SLICE_X6Y34          FDRE (Hold_fdre_C_D)         0.131    -0.416    cam2/controller/Inst_i2c_sender/divider_reg[4]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 cam1/controller/Inst_i2c_sender/data_sr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam1/controller/Inst_i2c_sender/data_sr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         0.623    -0.556    cam1/controller/Inst_i2c_sender/clk_out2
    SLICE_X4Y46          FDRE                                         r  cam1/controller/Inst_i2c_sender/data_sr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  cam1/controller/Inst_i2c_sender/data_sr_reg[26]/Q
                         net (fo=1, routed)           0.082    -0.310    cam1/controller/Inst_i2c_sender/data_sr_reg_n_0_[26]
    SLICE_X5Y46          LUT2 (Prop_lut2_I0_O)        0.045    -0.265 r  cam1/controller/Inst_i2c_sender/data_sr[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    cam1/controller/Inst_i2c_sender/data_sr[27]_i_1_n_0
    SLICE_X5Y46          FDRE                                         r  cam1/controller/Inst_i2c_sender/data_sr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         0.892    -0.793    cam1/controller/Inst_i2c_sender/clk_out2
    SLICE_X5Y46          FDRE                                         r  cam1/controller/Inst_i2c_sender/data_sr_reg[27]/C
                         clock pessimism              0.250    -0.543    
    SLICE_X5Y46          FDRE (Hold_fdre_C_D)         0.091    -0.452    cam1/controller/Inst_i2c_sender/data_sr_reg[27]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 cam1/controller/Inst_i2c_sender/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam1/controller/Inst_i2c_sender/divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.213ns (69.102%)  route 0.095ns (30.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         0.623    -0.556    cam1/controller/Inst_i2c_sender/clk_out2
    SLICE_X2Y46          FDRE                                         r  cam1/controller/Inst_i2c_sender/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  cam1/controller/Inst_i2c_sender/divider_reg[0]/Q
                         net (fo=8, routed)           0.095    -0.296    cam1/controller/Inst_i2c_sender/divider_reg__1[0]
    SLICE_X3Y46          LUT5 (Prop_lut5_I2_O)        0.049    -0.247 r  cam1/controller/Inst_i2c_sender/divider[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    cam1/controller/Inst_i2c_sender/p_0_in__0[4]
    SLICE_X3Y46          FDRE                                         r  cam1/controller/Inst_i2c_sender/divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         0.893    -0.792    cam1/controller/Inst_i2c_sender/clk_out2
    SLICE_X3Y46          FDRE                                         r  cam1/controller/Inst_i2c_sender/divider_reg[4]/C
                         clock pessimism              0.249    -0.543    
    SLICE_X3Y46          FDRE (Hold_fdre_C_D)         0.107    -0.436    cam1/controller/Inst_i2c_sender/divider_reg[4]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 cam2/controller/Inst_ov7670_registers/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam2/controller/Inst_ov7670_registers/address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.482%)  route 0.138ns (42.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         0.621    -0.558    cam2/controller/Inst_ov7670_registers/clk_out2
    SLICE_X7Y38          FDRE                                         r  cam2/controller/Inst_ov7670_registers/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  cam2/controller/Inst_ov7670_registers/address_reg[3]/Q
                         net (fo=20, routed)          0.138    -0.279    cam2/controller/Inst_ov7670_registers/address_reg__0[3]
    SLICE_X6Y38          LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  cam2/controller/Inst_ov7670_registers/address[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.234    cam2/controller/Inst_ov7670_registers/plusOp__0[5]
    SLICE_X6Y38          FDRE                                         r  cam2/controller/Inst_ov7670_registers/address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         0.890    -0.795    cam2/controller/Inst_ov7670_registers/clk_out2
    SLICE_X6Y38          FDRE                                         r  cam2/controller/Inst_ov7670_registers/address_reg[5]/C
                         clock pessimism              0.250    -0.545    
    SLICE_X6Y38          FDRE (Hold_fdre_C_D)         0.121    -0.424    cam2/controller/Inst_ov7670_registers/address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X4Y7      cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y10     cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X4Y1      cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y6      cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X4Y3      cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y3      cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y20     cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X4Y4      cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y4      cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y21     cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y44      cam1/btn_debounce/c_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y46      cam1/btn_debounce/c_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y46      cam1/btn_debounce/c_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y47      cam1/btn_debounce/c_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y47      cam1/btn_debounce/c_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y47      cam1/btn_debounce/c_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y47      cam1/btn_debounce/c_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y48      cam1/btn_debounce/c_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y48      cam1/btn_debounce/c_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y48      cam1/btn_debounce/c_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X90Y48     cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_164_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y47      cam1/btn_debounce/c_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y47      cam1/btn_debounce/c_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y47      cam1/btn_debounce/c_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y47      cam1/btn_debounce/c_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y48      cam1/btn_debounce/c_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y48      cam1/btn_debounce/c_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y48      cam1/btn_debounce/c_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y48      cam1/btn_debounce/c_reg[19]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X90Y23     cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_178_cooolDelFlop/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.907ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.907ns  (required time - arrival time)
  Source:                 cam1/Inst_vga/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam1/Inst_vga/address_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 1.696ns (41.567%)  route 2.384ns (58.433%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 38.393 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         1.642    -0.970    cam1/Inst_vga/clk_out3
    SLICE_X50Y56         FDRE                                         r  cam1/Inst_vga/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  cam1/Inst_vga/address_reg[2]/Q
                         net (fo=55, routed)          2.384     1.933    cam1/Inst_vga/addrb[2]
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     2.437 r  cam1/Inst_vga/address_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.437    cam1/Inst_vga/address_reg[0]_i_3_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.554 r  cam1/Inst_vga/address_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.554    cam1/Inst_vga/address_reg[4]_i_1_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.671 r  cam1/Inst_vga/address_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.671    cam1/Inst_vga/address_reg[8]_i_1_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.788 r  cam1/Inst_vga/address_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.788    cam1/Inst_vga/address_reg[12]_i_1_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.111 r  cam1/Inst_vga/address_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.111    cam1/Inst_vga/address_reg[16]_i_1_n_6
    SLICE_X50Y60         FDRE                                         r  cam1/Inst_vga/address_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         1.467    38.393    cam1/Inst_vga/clk_out3
    SLICE_X50Y60         FDRE                                         r  cam1/Inst_vga/address_reg[17]/C
                         clock pessimism              0.610    39.003    
                         clock uncertainty           -0.095    38.909    
    SLICE_X50Y60         FDRE (Setup_fdre_C_D)        0.109    39.018    cam1/Inst_vga/address_reg[17]
  -------------------------------------------------------------------
                         required time                         39.018    
                         arrival time                          -3.111    
  -------------------------------------------------------------------
                         slack                                 35.907    

Slack (MET) :             36.011ns  (required time - arrival time)
  Source:                 cam1/Inst_vga/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam1/Inst_vga/address_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.592ns (40.039%)  route 2.384ns (59.961%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 38.393 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         1.642    -0.970    cam1/Inst_vga/clk_out3
    SLICE_X50Y56         FDRE                                         r  cam1/Inst_vga/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  cam1/Inst_vga/address_reg[2]/Q
                         net (fo=55, routed)          2.384     1.933    cam1/Inst_vga/addrb[2]
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     2.437 r  cam1/Inst_vga/address_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.437    cam1/Inst_vga/address_reg[0]_i_3_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.554 r  cam1/Inst_vga/address_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.554    cam1/Inst_vga/address_reg[4]_i_1_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.671 r  cam1/Inst_vga/address_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.671    cam1/Inst_vga/address_reg[8]_i_1_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.788 r  cam1/Inst_vga/address_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.788    cam1/Inst_vga/address_reg[12]_i_1_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.007 r  cam1/Inst_vga/address_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.007    cam1/Inst_vga/address_reg[16]_i_1_n_7
    SLICE_X50Y60         FDRE                                         r  cam1/Inst_vga/address_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         1.467    38.393    cam1/Inst_vga/clk_out3
    SLICE_X50Y60         FDRE                                         r  cam1/Inst_vga/address_reg[16]/C
                         clock pessimism              0.610    39.003    
                         clock uncertainty           -0.095    38.909    
    SLICE_X50Y60         FDRE (Setup_fdre_C_D)        0.109    39.018    cam1/Inst_vga/address_reg[16]
  -------------------------------------------------------------------
                         required time                         39.018    
                         arrival time                          -3.007    
  -------------------------------------------------------------------
                         slack                                 36.011    

Slack (MET) :             36.024ns  (required time - arrival time)
  Source:                 cam1/Inst_vga/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam1/Inst_vga/address_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 1.579ns (39.842%)  route 2.384ns (60.158%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 38.393 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         1.642    -0.970    cam1/Inst_vga/clk_out3
    SLICE_X50Y56         FDRE                                         r  cam1/Inst_vga/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  cam1/Inst_vga/address_reg[2]/Q
                         net (fo=55, routed)          2.384     1.933    cam1/Inst_vga/addrb[2]
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     2.437 r  cam1/Inst_vga/address_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.437    cam1/Inst_vga/address_reg[0]_i_3_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.554 r  cam1/Inst_vga/address_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.554    cam1/Inst_vga/address_reg[4]_i_1_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.671 r  cam1/Inst_vga/address_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.671    cam1/Inst_vga/address_reg[8]_i_1_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.994 r  cam1/Inst_vga/address_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.994    cam1/Inst_vga/address_reg[12]_i_1_n_6
    SLICE_X50Y59         FDRE                                         r  cam1/Inst_vga/address_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         1.467    38.393    cam1/Inst_vga/clk_out3
    SLICE_X50Y59         FDRE                                         r  cam1/Inst_vga/address_reg[13]/C
                         clock pessimism              0.610    39.003    
                         clock uncertainty           -0.095    38.909    
    SLICE_X50Y59         FDRE (Setup_fdre_C_D)        0.109    39.018    cam1/Inst_vga/address_reg[13]
  -------------------------------------------------------------------
                         required time                         39.018    
                         arrival time                          -2.994    
  -------------------------------------------------------------------
                         slack                                 36.024    

Slack (MET) :             36.032ns  (required time - arrival time)
  Source:                 cam1/Inst_vga/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam1/Inst_vga/address_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 1.571ns (39.720%)  route 2.384ns (60.280%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 38.393 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         1.642    -0.970    cam1/Inst_vga/clk_out3
    SLICE_X50Y56         FDRE                                         r  cam1/Inst_vga/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  cam1/Inst_vga/address_reg[2]/Q
                         net (fo=55, routed)          2.384     1.933    cam1/Inst_vga/addrb[2]
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     2.437 r  cam1/Inst_vga/address_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.437    cam1/Inst_vga/address_reg[0]_i_3_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.554 r  cam1/Inst_vga/address_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.554    cam1/Inst_vga/address_reg[4]_i_1_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.671 r  cam1/Inst_vga/address_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.671    cam1/Inst_vga/address_reg[8]_i_1_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.986 r  cam1/Inst_vga/address_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.986    cam1/Inst_vga/address_reg[12]_i_1_n_4
    SLICE_X50Y59         FDRE                                         r  cam1/Inst_vga/address_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         1.467    38.393    cam1/Inst_vga/clk_out3
    SLICE_X50Y59         FDRE                                         r  cam1/Inst_vga/address_reg[15]/C
                         clock pessimism              0.610    39.003    
                         clock uncertainty           -0.095    38.909    
    SLICE_X50Y59         FDRE (Setup_fdre_C_D)        0.109    39.018    cam1/Inst_vga/address_reg[15]
  -------------------------------------------------------------------
                         required time                         39.018    
                         arrival time                          -2.986    
  -------------------------------------------------------------------
                         slack                                 36.032    

Slack (MET) :             36.108ns  (required time - arrival time)
  Source:                 cam1/Inst_vga/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam1/Inst_vga/address_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 1.495ns (38.539%)  route 2.384ns (61.461%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 38.393 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         1.642    -0.970    cam1/Inst_vga/clk_out3
    SLICE_X50Y56         FDRE                                         r  cam1/Inst_vga/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  cam1/Inst_vga/address_reg[2]/Q
                         net (fo=55, routed)          2.384     1.933    cam1/Inst_vga/addrb[2]
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     2.437 r  cam1/Inst_vga/address_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.437    cam1/Inst_vga/address_reg[0]_i_3_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.554 r  cam1/Inst_vga/address_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.554    cam1/Inst_vga/address_reg[4]_i_1_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.671 r  cam1/Inst_vga/address_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.671    cam1/Inst_vga/address_reg[8]_i_1_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.910 r  cam1/Inst_vga/address_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.910    cam1/Inst_vga/address_reg[12]_i_1_n_5
    SLICE_X50Y59         FDRE                                         r  cam1/Inst_vga/address_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         1.467    38.393    cam1/Inst_vga/clk_out3
    SLICE_X50Y59         FDRE                                         r  cam1/Inst_vga/address_reg[14]/C
                         clock pessimism              0.610    39.003    
                         clock uncertainty           -0.095    38.909    
    SLICE_X50Y59         FDRE (Setup_fdre_C_D)        0.109    39.018    cam1/Inst_vga/address_reg[14]
  -------------------------------------------------------------------
                         required time                         39.018    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                 36.108    

Slack (MET) :             36.128ns  (required time - arrival time)
  Source:                 cam1/Inst_vga/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam1/Inst_vga/address_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 1.475ns (38.221%)  route 2.384ns (61.779%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 38.393 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         1.642    -0.970    cam1/Inst_vga/clk_out3
    SLICE_X50Y56         FDRE                                         r  cam1/Inst_vga/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  cam1/Inst_vga/address_reg[2]/Q
                         net (fo=55, routed)          2.384     1.933    cam1/Inst_vga/addrb[2]
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     2.437 r  cam1/Inst_vga/address_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.437    cam1/Inst_vga/address_reg[0]_i_3_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.554 r  cam1/Inst_vga/address_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.554    cam1/Inst_vga/address_reg[4]_i_1_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.671 r  cam1/Inst_vga/address_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.671    cam1/Inst_vga/address_reg[8]_i_1_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.890 r  cam1/Inst_vga/address_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.890    cam1/Inst_vga/address_reg[12]_i_1_n_7
    SLICE_X50Y59         FDRE                                         r  cam1/Inst_vga/address_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         1.467    38.393    cam1/Inst_vga/clk_out3
    SLICE_X50Y59         FDRE                                         r  cam1/Inst_vga/address_reg[12]/C
                         clock pessimism              0.610    39.003    
                         clock uncertainty           -0.095    38.909    
    SLICE_X50Y59         FDRE (Setup_fdre_C_D)        0.109    39.018    cam1/Inst_vga/address_reg[12]
  -------------------------------------------------------------------
                         required time                         39.018    
                         arrival time                          -2.890    
  -------------------------------------------------------------------
                         slack                                 36.128    

Slack (MET) :             36.142ns  (required time - arrival time)
  Source:                 cam1/Inst_vga/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam1/Inst_vga/address_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 1.462ns (38.012%)  route 2.384ns (61.988%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 38.394 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         1.642    -0.970    cam1/Inst_vga/clk_out3
    SLICE_X50Y56         FDRE                                         r  cam1/Inst_vga/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  cam1/Inst_vga/address_reg[2]/Q
                         net (fo=55, routed)          2.384     1.933    cam1/Inst_vga/addrb[2]
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     2.437 r  cam1/Inst_vga/address_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.437    cam1/Inst_vga/address_reg[0]_i_3_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.554 r  cam1/Inst_vga/address_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.554    cam1/Inst_vga/address_reg[4]_i_1_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.877 r  cam1/Inst_vga/address_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.877    cam1/Inst_vga/address_reg[8]_i_1_n_6
    SLICE_X50Y58         FDRE                                         r  cam1/Inst_vga/address_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         1.468    38.394    cam1/Inst_vga/clk_out3
    SLICE_X50Y58         FDRE                                         r  cam1/Inst_vga/address_reg[9]/C
                         clock pessimism              0.610    39.004    
                         clock uncertainty           -0.095    38.910    
    SLICE_X50Y58         FDRE (Setup_fdre_C_D)        0.109    39.019    cam1/Inst_vga/address_reg[9]
  -------------------------------------------------------------------
                         required time                         39.019    
                         arrival time                          -2.877    
  -------------------------------------------------------------------
                         slack                                 36.142    

Slack (MET) :             36.150ns  (required time - arrival time)
  Source:                 cam1/Inst_vga/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam1/Inst_vga/address_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 1.454ns (37.883%)  route 2.384ns (62.117%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 38.394 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         1.642    -0.970    cam1/Inst_vga/clk_out3
    SLICE_X50Y56         FDRE                                         r  cam1/Inst_vga/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  cam1/Inst_vga/address_reg[2]/Q
                         net (fo=55, routed)          2.384     1.933    cam1/Inst_vga/addrb[2]
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     2.437 r  cam1/Inst_vga/address_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.437    cam1/Inst_vga/address_reg[0]_i_3_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.554 r  cam1/Inst_vga/address_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.554    cam1/Inst_vga/address_reg[4]_i_1_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.869 r  cam1/Inst_vga/address_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.869    cam1/Inst_vga/address_reg[8]_i_1_n_4
    SLICE_X50Y58         FDRE                                         r  cam1/Inst_vga/address_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         1.468    38.394    cam1/Inst_vga/clk_out3
    SLICE_X50Y58         FDRE                                         r  cam1/Inst_vga/address_reg[11]/C
                         clock pessimism              0.610    39.004    
                         clock uncertainty           -0.095    38.910    
    SLICE_X50Y58         FDRE (Setup_fdre_C_D)        0.109    39.019    cam1/Inst_vga/address_reg[11]
  -------------------------------------------------------------------
                         required time                         39.019    
                         arrival time                          -2.869    
  -------------------------------------------------------------------
                         slack                                 36.150    

Slack (MET) :             36.226ns  (required time - arrival time)
  Source:                 cam1/Inst_vga/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam1/Inst_vga/address_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 1.378ns (36.628%)  route 2.384ns (63.372%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 38.394 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         1.642    -0.970    cam1/Inst_vga/clk_out3
    SLICE_X50Y56         FDRE                                         r  cam1/Inst_vga/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  cam1/Inst_vga/address_reg[2]/Q
                         net (fo=55, routed)          2.384     1.933    cam1/Inst_vga/addrb[2]
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     2.437 r  cam1/Inst_vga/address_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.437    cam1/Inst_vga/address_reg[0]_i_3_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.554 r  cam1/Inst_vga/address_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.554    cam1/Inst_vga/address_reg[4]_i_1_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.793 r  cam1/Inst_vga/address_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.793    cam1/Inst_vga/address_reg[8]_i_1_n_5
    SLICE_X50Y58         FDRE                                         r  cam1/Inst_vga/address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         1.468    38.394    cam1/Inst_vga/clk_out3
    SLICE_X50Y58         FDRE                                         r  cam1/Inst_vga/address_reg[10]/C
                         clock pessimism              0.610    39.004    
                         clock uncertainty           -0.095    38.910    
    SLICE_X50Y58         FDRE (Setup_fdre_C_D)        0.109    39.019    cam1/Inst_vga/address_reg[10]
  -------------------------------------------------------------------
                         required time                         39.019    
                         arrival time                          -2.793    
  -------------------------------------------------------------------
                         slack                                 36.226    

Slack (MET) :             36.246ns  (required time - arrival time)
  Source:                 cam1/Inst_vga/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam1/Inst_vga/address_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 1.358ns (36.289%)  route 2.384ns (63.711%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 38.394 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         1.642    -0.970    cam1/Inst_vga/clk_out3
    SLICE_X50Y56         FDRE                                         r  cam1/Inst_vga/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.452 r  cam1/Inst_vga/address_reg[2]/Q
                         net (fo=55, routed)          2.384     1.933    cam1/Inst_vga/addrb[2]
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     2.437 r  cam1/Inst_vga/address_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.437    cam1/Inst_vga/address_reg[0]_i_3_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.554 r  cam1/Inst_vga/address_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.554    cam1/Inst_vga/address_reg[4]_i_1_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.773 r  cam1/Inst_vga/address_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.773    cam1/Inst_vga/address_reg[8]_i_1_n_7
    SLICE_X50Y58         FDRE                                         r  cam1/Inst_vga/address_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         1.468    38.394    cam1/Inst_vga/clk_out3
    SLICE_X50Y58         FDRE                                         r  cam1/Inst_vga/address_reg[8]/C
                         clock pessimism              0.610    39.004    
                         clock uncertainty           -0.095    38.910    
    SLICE_X50Y58         FDRE (Setup_fdre_C_D)        0.109    39.019    cam1/Inst_vga/address_reg[8]
  -------------------------------------------------------------------
                         required time                         39.019    
                         arrival time                          -2.773    
  -------------------------------------------------------------------
                         slack                                 36.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 cam2/Inst_vga/vCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam2/Inst_vga/vCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         0.548    -0.631    cam2/Inst_vga/clk_out3
    SLICE_X51Y30         FDRE                                         r  cam2/Inst_vga/vCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  cam2/Inst_vga/vCounter_reg[0]/Q
                         net (fo=8, routed)           0.121    -0.368    cam2/Inst_vga/vCounter_reg_n_0_[0]
    SLICE_X50Y30         LUT6 (Prop_lut6_I2_O)        0.045    -0.323 r  cam2/Inst_vga/vCounter[9]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.323    cam2/Inst_vga/vCounter[9]_i_2__0_n_0
    SLICE_X50Y30         FDRE                                         r  cam2/Inst_vga/vCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         0.813    -0.872    cam2/Inst_vga/clk_out3
    SLICE_X50Y30         FDRE                                         r  cam2/Inst_vga/vCounter_reg[9]/C
                         clock pessimism              0.254    -0.618    
    SLICE_X50Y30         FDRE (Hold_fdre_C_D)         0.120    -0.498    cam2/Inst_vga/vCounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 cam2/Inst_vga/hCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam2/Inst_vga/vga_hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.019%)  route 0.124ns (39.981%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         0.549    -0.630    cam2/Inst_vga/clk_out3
    SLICE_X53Y31         FDRE                                         r  cam2/Inst_vga/hCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  cam2/Inst_vga/hCounter_reg[8]/Q
                         net (fo=7, routed)           0.124    -0.365    cam2/Inst_vga/hCounter_reg_n_0_[8]
    SLICE_X52Y31         LUT6 (Prop_lut6_I0_O)        0.045    -0.320 r  cam2/Inst_vga/vga_hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.320    cam2/Inst_vga/vga_hsync_i_1_n_0
    SLICE_X52Y31         FDRE                                         r  cam2/Inst_vga/vga_hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         0.814    -0.871    cam2/Inst_vga/clk_out3
    SLICE_X52Y31         FDRE                                         r  cam2/Inst_vga/vga_hsync_reg/C
                         clock pessimism              0.254    -0.617    
    SLICE_X52Y31         FDRE (Hold_fdre_C_D)         0.092    -0.525    cam2/Inst_vga/vga_hsync_reg
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 cam2/Inst_vga/hCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam2/Inst_vga/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.826%)  route 0.125ns (40.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         0.549    -0.630    cam2/Inst_vga/clk_out3
    SLICE_X53Y31         FDRE                                         r  cam2/Inst_vga/hCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  cam2/Inst_vga/hCounter_reg[8]/Q
                         net (fo=7, routed)           0.125    -0.364    cam2/Inst_vga/hCounter_reg_n_0_[8]
    SLICE_X52Y31         LUT4 (Prop_lut4_I2_O)        0.045    -0.319 r  cam2/Inst_vga/blank_i_1__0/O
                         net (fo=1, routed)           0.000    -0.319    cam2/Inst_vga/blank_i_1__0_n_0
    SLICE_X52Y31         FDRE                                         r  cam2/Inst_vga/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         0.814    -0.871    cam2/Inst_vga/clk_out3
    SLICE_X52Y31         FDRE                                         r  cam2/Inst_vga/blank_reg/C
                         clock pessimism              0.254    -0.617    
    SLICE_X52Y31         FDRE (Hold_fdre_C_D)         0.091    -0.526    cam2/Inst_vga/blank_reg
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 cam1/Inst_vga/hCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam1/Inst_vga/vga_hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.467%)  route 0.132ns (41.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         0.555    -0.624    cam1/Inst_vga/clk_out3
    SLICE_X52Y51         FDRE                                         r  cam1/Inst_vga/hCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  cam1/Inst_vga/hCounter_reg[8]/Q
                         net (fo=7, routed)           0.132    -0.350    cam1/Inst_vga/hCounter[8]
    SLICE_X53Y51         LUT6 (Prop_lut6_I0_O)        0.045    -0.305 r  cam1/Inst_vga/vga_hsync_i_1__0/O
                         net (fo=1, routed)           0.000    -0.305    cam1/Inst_vga/vga_hsync_i_1__0_n_0
    SLICE_X53Y51         FDRE                                         r  cam1/Inst_vga/vga_hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         0.823    -0.862    cam1/Inst_vga/clk_out3
    SLICE_X53Y51         FDRE                                         r  cam1/Inst_vga/vga_hsync_reg/C
                         clock pessimism              0.251    -0.611    
    SLICE_X53Y51         FDRE (Hold_fdre_C_D)         0.092    -0.519    cam1/Inst_vga/vga_hsync_reg
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 cam1/Inst_vga/hCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam1/Inst_vga/hCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.652%)  route 0.131ns (41.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         0.555    -0.624    cam1/Inst_vga/clk_out3
    SLICE_X52Y51         FDRE                                         r  cam1/Inst_vga/hCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  cam1/Inst_vga/hCounter_reg[8]/Q
                         net (fo=7, routed)           0.131    -0.351    cam1/Inst_vga/hCounter[8]
    SLICE_X53Y51         LUT6 (Prop_lut6_I0_O)        0.045    -0.306 r  cam1/Inst_vga/hCounter[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.306    cam1/Inst_vga/hCounter_0[9]
    SLICE_X53Y51         FDRE                                         r  cam1/Inst_vga/hCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         0.823    -0.862    cam1/Inst_vga/clk_out3
    SLICE_X53Y51         FDRE                                         r  cam1/Inst_vga/hCounter_reg[9]/C
                         clock pessimism              0.251    -0.611    
    SLICE_X53Y51         FDRE (Hold_fdre_C_D)         0.091    -0.520    cam1/Inst_vga/hCounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 cam1/Inst_vga/hCounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam1/Inst_vga/hCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.470%)  route 0.143ns (43.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         0.555    -0.624    cam1/Inst_vga/clk_out3
    SLICE_X53Y51         FDRE                                         r  cam1/Inst_vga/hCounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  cam1/Inst_vga/hCounter_reg[9]/Q
                         net (fo=7, routed)           0.143    -0.339    cam1/Inst_vga/hCounter[9]
    SLICE_X52Y51         LUT6 (Prop_lut6_I4_O)        0.045    -0.294 r  cam1/Inst_vga/hCounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    cam1/Inst_vga/hCounter_0[5]
    SLICE_X52Y51         FDRE                                         r  cam1/Inst_vga/hCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         0.823    -0.862    cam1/Inst_vga/clk_out3
    SLICE_X52Y51         FDRE                                         r  cam1/Inst_vga/hCounter_reg[5]/C
                         clock pessimism              0.251    -0.611    
    SLICE_X52Y51         FDRE (Hold_fdre_C_D)         0.092    -0.519    cam1/Inst_vga/hCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 cam1/Inst_vga/hCounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam1/Inst_vga/hCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.642%)  route 0.142ns (43.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         0.555    -0.624    cam1/Inst_vga/clk_out3
    SLICE_X53Y51         FDRE                                         r  cam1/Inst_vga/hCounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  cam1/Inst_vga/hCounter_reg[9]/Q
                         net (fo=7, routed)           0.142    -0.340    cam1/Inst_vga/hCounter[9]
    SLICE_X52Y51         LUT6 (Prop_lut6_I0_O)        0.045    -0.295 r  cam1/Inst_vga/hCounter[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.295    cam1/Inst_vga/hCounter_0[8]
    SLICE_X52Y51         FDRE                                         r  cam1/Inst_vga/hCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         0.823    -0.862    cam1/Inst_vga/clk_out3
    SLICE_X52Y51         FDRE                                         r  cam1/Inst_vga/hCounter_reg[8]/C
                         clock pessimism              0.251    -0.611    
    SLICE_X52Y51         FDRE (Hold_fdre_C_D)         0.091    -0.520    cam1/Inst_vga/hCounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 cam2/Inst_vga/vCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam2/Inst_vga/vCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.353%)  route 0.149ns (41.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         0.549    -0.630    cam2/Inst_vga/clk_out3
    SLICE_X50Y31         FDRE                                         r  cam2/Inst_vga/vCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  cam2/Inst_vga/vCounter_reg[5]/Q
                         net (fo=9, routed)           0.149    -0.316    cam2/Inst_vga/vCounter_reg_n_0_[5]
    SLICE_X50Y31         LUT6 (Prop_lut6_I3_O)        0.045    -0.271 r  cam2/Inst_vga/vCounter[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.271    cam2/Inst_vga/vCounter[8]_i_1__0_n_0
    SLICE_X50Y31         FDRE                                         r  cam2/Inst_vga/vCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         0.814    -0.871    cam2/Inst_vga/clk_out3
    SLICE_X50Y31         FDRE                                         r  cam2/Inst_vga/vCounter_reg[8]/C
                         clock pessimism              0.241    -0.630    
    SLICE_X50Y31         FDRE (Hold_fdre_C_D)         0.121    -0.509    cam2/Inst_vga/vCounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 cam2/Inst_vga/vCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam2/Inst_vga/vCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.848%)  route 0.159ns (43.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         0.549    -0.630    cam2/Inst_vga/clk_out3
    SLICE_X50Y31         FDRE                                         r  cam2/Inst_vga/vCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  cam2/Inst_vga/vCounter_reg[1]/Q
                         net (fo=9, routed)           0.159    -0.307    cam2/Inst_vga/vCounter_reg_n_0_[1]
    SLICE_X50Y31         LUT6 (Prop_lut6_I1_O)        0.045    -0.262 r  cam2/Inst_vga/vCounter[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.262    cam2/Inst_vga/vCounter[5]_i_1__0_n_0
    SLICE_X50Y31         FDRE                                         r  cam2/Inst_vga/vCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         0.814    -0.871    cam2/Inst_vga/clk_out3
    SLICE_X50Y31         FDRE                                         r  cam2/Inst_vga/vCounter_reg[5]/C
                         clock pessimism              0.241    -0.630    
    SLICE_X50Y31         FDRE (Hold_fdre_C_D)         0.121    -0.509    cam2/Inst_vga/vCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 cam2/Inst_vga/hCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam2/Inst_vga/hCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.232ns (63.083%)  route 0.136ns (36.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         0.548    -0.631    cam2/Inst_vga/clk_out3
    SLICE_X52Y30         FDRE                                         r  cam2/Inst_vga/hCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.503 r  cam2/Inst_vga/hCounter_reg[2]/Q
                         net (fo=5, routed)           0.136    -0.367    cam2/Inst_vga/hCounter_reg_n_0_[2]
    SLICE_X52Y30         LUT5 (Prop_lut5_I3_O)        0.104    -0.263 r  cam2/Inst_vga/hCounter[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.263    cam2/Inst_vga/hCounter[4]
    SLICE_X52Y30         FDRE                                         r  cam2/Inst_vga/hCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         0.813    -0.872    cam2/Inst_vga/clk_out3
    SLICE_X52Y30         FDRE                                         r  cam2/Inst_vga/hCounter_reg[4]/C
                         clock pessimism              0.241    -0.631    
    SLICE_X52Y30         FDRE (Hold_fdre_C_D)         0.107    -0.524    cam2/Inst_vga/hCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_inst/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    clock_inst/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X50Y56     cam1/Inst_vga/address_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X50Y58     cam1/Inst_vga/address_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X50Y58     cam1/Inst_vga/address_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X50Y59     cam1/Inst_vga/address_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X50Y59     cam1/Inst_vga/address_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X50Y59     cam1/Inst_vga/address_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X50Y59     cam1/Inst_vga/address_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X50Y60     cam1/Inst_vga/address_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y61     cam1/Inst_vga/vga_green_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y63     cam1/Inst_vga/vga_green_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y61     cam1/Inst_vga/vga_green_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y63     cam1/Inst_vga/vga_red_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y56     cam1/Inst_vga/address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y58     cam1/Inst_vga/address_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y58     cam1/Inst_vga/address_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y56     cam1/Inst_vga/address_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y56     cam1/Inst_vga/address_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y56     cam1/Inst_vga/address_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y56     cam1/Inst_vga/address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y58     cam1/Inst_vga/address_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y58     cam1/Inst_vga/address_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y58     cam1/Inst_vga/address_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y58     cam1/Inst_vga/address_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y59     cam1/Inst_vga/address_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y59     cam1/Inst_vga/address_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y59     cam1/Inst_vga/address_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y59     cam1/Inst_vga/address_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y59     cam1/Inst_vga/address_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clock_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.761ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.761ns  (required time - arrival time)
  Source:                 cam2/Inst_vga/address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.373ns  (logic 0.580ns (5.592%)  route 9.793ns (94.408%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 18.541 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         1.649    -0.963    cam2/Inst_vga/clk_out3
    SLICE_X51Y37         FDRE                                         r  cam2/Inst_vga/address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  cam2/Inst_vga/address_reg[12]/Q
                         net (fo=56, routed)          9.308     8.802    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X8Y3           LUT6 (Prop_lut6_I5_O)        0.124     8.926 r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7/O
                         net (fo=1, routed)           0.484     9.410    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7_n_0
    RAMB36_X0Y0          RAMB36E1                                     r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         1.615    18.541    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    18.829    
                         clock uncertainty           -0.215    18.615    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.172    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.172    
                         arrival time                          -9.410    
  -------------------------------------------------------------------
                         slack                                  8.761    

Slack (MET) :             9.573ns  (required time - arrival time)
  Source:                 cam2/Inst_vga/address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.560ns  (logic 0.580ns (6.067%)  route 8.980ns (93.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 18.540 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         1.649    -0.963    cam2/Inst_vga/clk_out3
    SLICE_X51Y37         FDRE                                         r  cam2/Inst_vga/address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  cam2/Inst_vga/address_reg[12]/Q
                         net (fo=56, routed)          8.637     8.131    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X8Y7           LUT6 (Prop_lut6_I5_O)        0.124     8.255 r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16/O
                         net (fo=1, routed)           0.343     8.597    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16_n_0
    RAMB36_X0Y1          RAMB36E1                                     r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         1.614    18.540    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    18.828    
                         clock uncertainty           -0.215    18.614    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.171    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.171    
                         arrival time                          -8.597    
  -------------------------------------------------------------------
                         slack                                  9.573    

Slack (MET) :             9.728ns  (required time - arrival time)
  Source:                 cam2/Inst_vga/address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.403ns  (logic 0.580ns (6.168%)  route 8.823ns (93.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 18.538 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         1.649    -0.963    cam2/Inst_vga/clk_out3
    SLICE_X51Y37         FDRE                                         r  cam2/Inst_vga/address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  cam2/Inst_vga/address_reg[12]/Q
                         net (fo=56, routed)          8.481     7.974    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X8Y12          LUT6 (Prop_lut6_I5_O)        0.124     8.098 r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__23/O
                         net (fo=1, routed)           0.343     8.441    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__23_n_0
    RAMB36_X0Y2          RAMB36E1                                     r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         1.612    18.538    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    18.826    
                         clock uncertainty           -0.215    18.612    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.169    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.169    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                  9.728    

Slack (MET) :             10.016ns  (required time - arrival time)
  Source:                 cam2/Inst_vga/address_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.996ns  (logic 0.456ns (5.069%)  route 8.540ns (94.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 18.541 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         1.648    -0.964    cam2/Inst_vga/clk_out3
    SLICE_X51Y36         FDRE                                         r  cam2/Inst_vga/address_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  cam2/Inst_vga/address_reg[10]/Q
                         net (fo=55, routed)          8.540     8.032    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y0          RAMB36E1                                     r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         1.615    18.541    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    18.829    
                         clock uncertainty           -0.215    18.615    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    18.049    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.049    
                         arrival time                          -8.032    
  -------------------------------------------------------------------
                         slack                                 10.016    

Slack (MET) :             10.081ns  (required time - arrival time)
  Source:                 cam2/Inst_vga/address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.046ns  (logic 0.580ns (6.411%)  route 8.466ns (93.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 18.534 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         1.649    -0.963    cam2/Inst_vga/clk_out3
    SLICE_X51Y37         FDRE                                         r  cam2/Inst_vga/address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  cam2/Inst_vga/address_reg[12]/Q
                         net (fo=56, routed)          8.124     7.617    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X8Y17          LUT6 (Prop_lut6_I5_O)        0.124     7.741 r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__30/O
                         net (fo=1, routed)           0.343     8.084    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__30_n_0
    RAMB36_X0Y3          RAMB36E1                                     r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         1.608    18.534    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    18.822    
                         clock uncertainty           -0.215    18.608    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.165    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.165    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                 10.081    

Slack (MET) :             10.234ns  (required time - arrival time)
  Source:                 cam2/Inst_vga/address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.888ns  (logic 0.580ns (6.525%)  route 8.308ns (93.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 18.529 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         1.649    -0.963    cam2/Inst_vga/clk_out3
    SLICE_X51Y37         FDRE                                         r  cam2/Inst_vga/address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  cam2/Inst_vga/address_reg[12]/Q
                         net (fo=56, routed)          7.966     7.459    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X8Y22          LUT6 (Prop_lut6_I5_O)        0.124     7.583 r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__21/O
                         net (fo=1, routed)           0.343     7.926    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__21_n_0
    RAMB36_X0Y4          RAMB36E1                                     r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         1.603    18.529    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    18.817    
                         clock uncertainty           -0.215    18.603    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.160    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.160    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                 10.234    

Slack (MET) :             10.353ns  (required time - arrival time)
  Source:                 cam2/Inst_vga/address_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.658ns  (logic 0.456ns (5.267%)  route 8.202ns (94.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 18.540 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         1.648    -0.964    cam2/Inst_vga/clk_out3
    SLICE_X51Y36         FDRE                                         r  cam2/Inst_vga/address_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  cam2/Inst_vga/address_reg[10]/Q
                         net (fo=55, routed)          8.202     7.694    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y1          RAMB36E1                                     r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         1.614    18.540    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    18.828    
                         clock uncertainty           -0.215    18.614    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    18.048    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.048    
                         arrival time                          -7.694    
  -------------------------------------------------------------------
                         slack                                 10.353    

Slack (MET) :             10.431ns  (required time - arrival time)
  Source:                 cam1/Inst_vga/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.793ns  (logic 0.518ns (5.891%)  route 8.275ns (94.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 18.746 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         1.641    -0.971    cam1/Inst_vga/clk_out3
    SLICE_X50Y57         FDRE                                         r  cam1/Inst_vga/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.453 r  cam1/Inst_vga/address_reg[4]/Q
                         net (fo=55, routed)          8.275     7.823    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X4Y20         RAMB36E1                                     r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         1.819    18.746    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y20         RAMB36E1                                     r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.288    19.034    
                         clock uncertainty           -0.215    18.819    
    RAMB36_X4Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    18.253    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.253    
                         arrival time                          -7.823    
  -------------------------------------------------------------------
                         slack                                 10.431    

Slack (MET) :             10.582ns  (required time - arrival time)
  Source:                 cam2/Inst_vga/address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.464ns  (logic 0.580ns (6.853%)  route 7.884ns (93.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         1.649    -0.963    cam2/Inst_vga/clk_out3
    SLICE_X51Y37         FDRE                                         r  cam2/Inst_vga/address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  cam2/Inst_vga/address_reg[12]/Q
                         net (fo=56, routed)          7.206     6.700    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X33Y42         LUT6 (Prop_lut6_I5_O)        0.124     6.824 r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__32/O
                         net (fo=1, routed)           0.678     7.501    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__32_n_0
    RAMB36_X2Y8          RAMB36E1                                     r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         1.527    18.453    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    18.741    
                         clock uncertainty           -0.215    18.527    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.084    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.084    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                 10.582    

Slack (MET) :             10.593ns  (required time - arrival time)
  Source:                 cam1/Inst_vga/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.455ns  (logic 0.518ns (6.126%)  route 7.937ns (93.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 18.570 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         1.641    -0.971    cam1/Inst_vga/clk_out3
    SLICE_X50Y57         FDRE                                         r  cam1/Inst_vga/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.453 r  cam1/Inst_vga/address_reg[4]/Q
                         net (fo=55, routed)          7.937     7.485    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X4Y19         RAMB36E1                                     r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         1.644    18.570    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y19         RAMB36E1                                     r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.288    18.858    
                         clock uncertainty           -0.215    18.644    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    18.078    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.078    
                         arrival time                          -7.485    
  -------------------------------------------------------------------
                         slack                                 10.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 cam1/Inst_vga/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.164ns (17.700%)  route 0.763ns (82.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         0.554    -0.625    cam1/Inst_vga/clk_out3
    SLICE_X50Y56         FDRE                                         r  cam1/Inst_vga/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  cam1/Inst_vga/address_reg[3]/Q
                         net (fo=55, routed)          0.763     0.302    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X2Y15         RAMB36E1                                     r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         0.854    -0.830    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y15         RAMB36E1                                     r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.556    -0.275    
                         clock uncertainty            0.215    -0.060    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.123    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 cam1/Inst_vga/address_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.164ns (16.994%)  route 0.801ns (83.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         0.553    -0.626    cam1/Inst_vga/clk_out3
    SLICE_X50Y58         FDRE                                         r  cam1/Inst_vga/address_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  cam1/Inst_vga/address_reg[11]/Q
                         net (fo=56, routed)          0.801     0.340    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X2Y10         RAMB36E1                                     r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         0.870    -0.814    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.556    -0.259    
                         clock uncertainty            0.215    -0.044    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     0.139    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.139    
                         arrival time                           0.340    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 cam1/Inst_vga/address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.164ns (16.691%)  route 0.819ns (83.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         0.553    -0.626    cam1/Inst_vga/clk_out3
    SLICE_X50Y58         FDRE                                         r  cam1/Inst_vga/address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  cam1/Inst_vga/address_reg[8]/Q
                         net (fo=55, routed)          0.819     0.357    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y11         RAMB36E1                                     r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         0.869    -0.815    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y11         RAMB36E1                                     r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.556    -0.260    
                         clock uncertainty            0.215    -0.045    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.138    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.357    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 cam2/Inst_vga/address_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.141ns (14.098%)  route 0.859ns (85.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         0.552    -0.627    cam2/Inst_vga/clk_out3
    SLICE_X51Y36         FDRE                                         r  cam2/Inst_vga/address_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  cam2/Inst_vga/address_reg[10]/Q
                         net (fo=55, routed)          0.859     0.373    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X3Y7          RAMB36E1                                     r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         0.885    -0.799    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y7          RAMB36E1                                     r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.556    -0.244    
                         clock uncertainty            0.215    -0.029    
    RAMB36_X3Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.154    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.154    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 cam1/Inst_vga/address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.164ns (16.796%)  route 0.812ns (83.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         0.553    -0.626    cam1/Inst_vga/clk_out3
    SLICE_X50Y57         FDRE                                         r  cam1/Inst_vga/address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  cam1/Inst_vga/address_reg[7]/Q
                         net (fo=55, routed)          0.812     0.351    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X2Y13         RAMB36E1                                     r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         0.862    -0.822    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.556    -0.267    
                         clock uncertainty            0.215    -0.052    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.131    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 cam1/Inst_vga/address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.164ns (16.714%)  route 0.817ns (83.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         0.553    -0.626    cam1/Inst_vga/clk_out3
    SLICE_X50Y57         FDRE                                         r  cam1/Inst_vga/address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  cam1/Inst_vga/address_reg[6]/Q
                         net (fo=55, routed)          0.817     0.356    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X2Y13         RAMB36E1                                     r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         0.862    -0.822    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.556    -0.267    
                         clock uncertainty            0.215    -0.052    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.131    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 cam1/Inst_vga/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.164ns (16.558%)  route 0.826ns (83.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         0.553    -0.626    cam1/Inst_vga/clk_out3
    SLICE_X50Y57         FDRE                                         r  cam1/Inst_vga/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  cam1/Inst_vga/address_reg[4]/Q
                         net (fo=55, routed)          0.826     0.365    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X2Y10         RAMB36E1                                     r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         0.870    -0.814    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.556    -0.259    
                         clock uncertainty            0.215    -0.044    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.139    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.139    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 cam2/Inst_vga/address_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.141ns (14.155%)  route 0.855ns (85.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         0.552    -0.627    cam2/Inst_vga/clk_out3
    SLICE_X51Y36         FDRE                                         r  cam2/Inst_vga/address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  cam2/Inst_vga/address_reg[9]/Q
                         net (fo=55, routed)          0.855     0.369    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[9]
    RAMB18_X2Y18         RAMB18E1                                     r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         0.870    -0.814    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y18         RAMB18E1                                     r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.556    -0.259    
                         clock uncertainty            0.215    -0.044    
    RAMB18_X2Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.139    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.139    
                         arrival time                           0.369    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 cam2/Inst_vga/address_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.141ns (14.122%)  route 0.857ns (85.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         0.552    -0.627    cam2/Inst_vga/clk_out3
    SLICE_X51Y36         FDRE                                         r  cam2/Inst_vga/address_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  cam2/Inst_vga/address_reg[11]/Q
                         net (fo=56, routed)          0.857     0.372    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X2Y8          RAMB36E1                                     r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         0.869    -0.815    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.556    -0.260    
                         clock uncertainty            0.215    -0.045    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     0.138    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 cam1/Inst_vga/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.164ns (16.093%)  route 0.855ns (83.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         0.553    -0.626    cam1/Inst_vga/clk_out3
    SLICE_X50Y57         FDRE                                         r  cam1/Inst_vga/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  cam1/Inst_vga/address_reg[5]/Q
                         net (fo=55, routed)          0.855     0.393    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X3Y22         RAMB18E1                                     r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         0.889    -0.795    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y22         RAMB18E1                                     r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.556    -0.240    
                         clock uncertainty            0.215    -0.025    
    RAMB18_X3Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.158    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.236    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.556ns  (required time - arrival time)
  Source:                 cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam1/Inst_vga/vga_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        7.836ns  (logic 1.249ns (15.940%)  route 6.587ns (84.060%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 38.460 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns = ( 19.172 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    15.432 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    17.287    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.388 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         1.784    19.172    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X90Y53         FDRE                                         r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y53         FDRE (Prop_fdre_C_Q)         0.518    19.690 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=47, routed)          4.476    24.167    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X32Y88         MUXF7 (Prop_muxf7_S_O)       0.314    24.481 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    24.481    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_6_n_0
    SLICE_X32Y88         MUXF8 (Prop_muxf8_I0_O)      0.098    24.579 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2/O
                         net (fo=1, routed)           2.110    26.689    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2_n_0
    SLICE_X55Y63         LUT6 (Prop_lut6_I3_O)        0.319    27.008 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           0.000    27.008    cam1/Inst_vga/doutb[5]
    SLICE_X55Y63         FDRE                                         r  cam1/Inst_vga/vga_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         1.534    38.460    cam1/Inst_vga/clk_out3
    SLICE_X55Y63         FDRE                                         r  cam1/Inst_vga/vga_green_reg[1]/C
                         clock pessimism              0.288    38.748    
                         clock uncertainty           -0.215    38.534    
    SLICE_X55Y63         FDRE (Setup_fdre_C_D)        0.031    38.565    cam1/Inst_vga/vga_green_reg[1]
  -------------------------------------------------------------------
                         required time                         38.565    
                         arrival time                         -27.008    
  -------------------------------------------------------------------
                         slack                                 11.556    

Slack (MET) :             11.697ns  (required time - arrival time)
  Source:                 cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam1/Inst_vga/vga_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        7.742ns  (logic 1.217ns (15.719%)  route 6.525ns (84.281%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 38.461 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns = ( 19.172 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    15.432 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    17.287    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.388 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         1.784    19.172    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X90Y53         FDRE                                         r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y53         FDRE (Prop_fdre_C_Q)         0.518    19.690 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=47, routed)          4.188    23.879    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X32Y89         MUXF7 (Prop_muxf7_S_O)       0.292    24.171 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    24.171    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_7_n_0
    SLICE_X32Y89         MUXF8 (Prop_muxf8_I1_O)      0.088    24.259 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2/O
                         net (fo=1, routed)           2.337    26.596    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2_n_0
    SLICE_X58Y63         LUT6 (Prop_lut6_I3_O)        0.319    26.915 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           0.000    26.915    cam1/Inst_vga/doutb[7]
    SLICE_X58Y63         FDRE                                         r  cam1/Inst_vga/vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         1.535    38.461    cam1/Inst_vga/clk_out3
    SLICE_X58Y63         FDRE                                         r  cam1/Inst_vga/vga_green_reg[3]/C
                         clock pessimism              0.288    38.749    
                         clock uncertainty           -0.215    38.535    
    SLICE_X58Y63         FDRE (Setup_fdre_C_D)        0.077    38.612    cam1/Inst_vga/vga_green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.612    
                         arrival time                         -26.915    
  -------------------------------------------------------------------
                         slack                                 11.697    

Slack (MET) :             11.791ns  (required time - arrival time)
  Source:                 cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam1/Inst_vga/vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        7.650ns  (logic 1.234ns (16.131%)  route 6.416ns (83.869%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns = ( 19.172 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    15.432 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    17.287    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.388 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         1.784    19.172    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X90Y53         FDRE                                         r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y53         FDRE (Prop_fdre_C_Q)         0.518    19.690 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=47, routed)          4.085    23.775    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X33Y86         MUXF7 (Prop_muxf7_S_O)       0.296    24.071 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    24.071    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_6_n_0
    SLICE_X33Y86         MUXF8 (Prop_muxf8_I0_O)      0.104    24.175 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2/O
                         net (fo=1, routed)           2.331    26.506    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I3_O)        0.316    26.822 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           0.000    26.822    cam1/Inst_vga/doutb[2]
    SLICE_X54Y59         FDRE                                         r  cam1/Inst_vga/vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         1.537    38.463    cam1/Inst_vga/clk_out3
    SLICE_X54Y59         FDRE                                         r  cam1/Inst_vga/vga_blue_reg[2]/C
                         clock pessimism              0.288    38.751    
                         clock uncertainty           -0.215    38.537    
    SLICE_X54Y59         FDRE (Setup_fdre_C_D)        0.077    38.614    cam1/Inst_vga/vga_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         38.614    
                         arrival time                         -26.822    
  -------------------------------------------------------------------
                         slack                                 11.791    

Slack (MET) :             11.859ns  (required time - arrival time)
  Source:                 cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam1/Inst_vga/vga_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        7.534ns  (logic 1.234ns (16.378%)  route 6.300ns (83.622%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 38.460 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns = ( 19.172 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    15.432 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    17.287    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.388 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         1.784    19.172    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X90Y53         FDRE                                         r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y53         FDRE (Prop_fdre_C_Q)         0.518    19.690 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=47, routed)          4.287    23.978    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X33Y88         MUXF7 (Prop_muxf7_S_O)       0.296    24.274 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    24.274    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_6_n_0
    SLICE_X33Y88         MUXF8 (Prop_muxf8_I0_O)      0.104    24.378 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2/O
                         net (fo=1, routed)           2.013    26.391    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2_n_0
    SLICE_X55Y63         LUT6 (Prop_lut6_I3_O)        0.316    26.707 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=1, routed)           0.000    26.707    cam1/Inst_vga/doutb[9]
    SLICE_X55Y63         FDRE                                         r  cam1/Inst_vga/vga_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         1.534    38.460    cam1/Inst_vga/clk_out3
    SLICE_X55Y63         FDRE                                         r  cam1/Inst_vga/vga_red_reg[1]/C
                         clock pessimism              0.288    38.748    
                         clock uncertainty           -0.215    38.534    
    SLICE_X55Y63         FDRE (Setup_fdre_C_D)        0.032    38.566    cam1/Inst_vga/vga_red_reg[1]
  -------------------------------------------------------------------
                         required time                         38.566    
                         arrival time                         -26.707    
  -------------------------------------------------------------------
                         slack                                 11.859    

Slack (MET) :             11.936ns  (required time - arrival time)
  Source:                 cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam1/Inst_vga/vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        7.507ns  (logic 1.249ns (16.639%)  route 6.258ns (83.361%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 38.462 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns = ( 19.172 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    15.432 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    17.287    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.388 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         1.784    19.172    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X90Y53         FDRE                                         r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y53         FDRE (Prop_fdre_C_Q)         0.518    19.690 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=47, routed)          4.566    24.256    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X32Y84         MUXF7 (Prop_muxf7_S_O)       0.314    24.570 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    24.570    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_6_n_0
    SLICE_X32Y84         MUXF8 (Prop_muxf8_I0_O)      0.098    24.668 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2/O
                         net (fo=1, routed)           1.692    26.360    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I3_O)        0.319    26.679 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           0.000    26.679    cam1/Inst_vga/doutb[6]
    SLICE_X54Y61         FDRE                                         r  cam1/Inst_vga/vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         1.536    38.462    cam1/Inst_vga/clk_out3
    SLICE_X54Y61         FDRE                                         r  cam1/Inst_vga/vga_green_reg[2]/C
                         clock pessimism              0.288    38.750    
                         clock uncertainty           -0.215    38.536    
    SLICE_X54Y61         FDRE (Setup_fdre_C_D)        0.079    38.615    cam1/Inst_vga/vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                         38.615    
                         arrival time                         -26.679    
  -------------------------------------------------------------------
                         slack                                 11.936    

Slack (MET) :             11.947ns  (required time - arrival time)
  Source:                 cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam1/Inst_vga/vga_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        7.494ns  (logic 1.249ns (16.666%)  route 6.245ns (83.334%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 38.461 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns = ( 19.172 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    15.432 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    17.287    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.388 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         1.784    19.172    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X90Y53         FDRE                                         r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y53         FDRE (Prop_fdre_C_Q)         0.518    19.690 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=47, routed)          4.274    23.965    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X32Y86         MUXF7 (Prop_muxf7_S_O)       0.314    24.279 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    24.279    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_6_n_0
    SLICE_X32Y86         MUXF8 (Prop_muxf8_I0_O)      0.098    24.377 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.971    26.348    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I3_O)        0.319    26.667 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=1, routed)           0.000    26.667    cam1/Inst_vga/doutb[10]
    SLICE_X54Y62         FDRE                                         r  cam1/Inst_vga/vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         1.535    38.461    cam1/Inst_vga/clk_out3
    SLICE_X54Y62         FDRE                                         r  cam1/Inst_vga/vga_red_reg[2]/C
                         clock pessimism              0.288    38.749    
                         clock uncertainty           -0.215    38.535    
    SLICE_X54Y62         FDRE (Setup_fdre_C_D)        0.079    38.614    cam1/Inst_vga/vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                         38.614    
                         arrival time                         -26.667    
  -------------------------------------------------------------------
                         slack                                 11.947    

Slack (MET) :             12.212ns  (required time - arrival time)
  Source:                 cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam1/Inst_vga/vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        7.229ns  (logic 1.217ns (16.834%)  route 6.012ns (83.166%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 38.461 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns = ( 19.172 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    15.432 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    17.287    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.388 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         1.784    19.172    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X90Y53         FDRE                                         r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y53         FDRE (Prop_fdre_C_Q)         0.518    19.690 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=47, routed)          4.098    23.788    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X32Y87         MUXF7 (Prop_muxf7_S_O)       0.292    24.080 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    24.080    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_7_n_0
    SLICE_X32Y87         MUXF8 (Prop_muxf8_I1_O)      0.088    24.168 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.915    26.083    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I3_O)        0.319    26.402 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           0.000    26.402    cam1/Inst_vga/doutb[3]
    SLICE_X54Y62         FDRE                                         r  cam1/Inst_vga/vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         1.535    38.461    cam1/Inst_vga/clk_out3
    SLICE_X54Y62         FDRE                                         r  cam1/Inst_vga/vga_blue_reg[3]/C
                         clock pessimism              0.288    38.749    
                         clock uncertainty           -0.215    38.535    
    SLICE_X54Y62         FDRE (Setup_fdre_C_D)        0.079    38.614    cam1/Inst_vga/vga_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         38.614    
                         arrival time                         -26.402    
  -------------------------------------------------------------------
                         slack                                 12.212    

Slack (MET) :             12.232ns  (required time - arrival time)
  Source:                 cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam1/Inst_vga/vga_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        7.211ns  (logic 1.249ns (17.321%)  route 5.962ns (82.679%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 38.462 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns = ( 19.172 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    15.432 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    17.287    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.388 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         1.784    19.172    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X90Y53         FDRE                                         r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y53         FDRE (Prop_fdre_C_Q)         0.518    19.690 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=47, routed)          4.226    23.916    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X32Y85         MUXF7 (Prop_muxf7_S_O)       0.314    24.230 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    24.230    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_6_n_0
    SLICE_X32Y85         MUXF8 (Prop_muxf8_I0_O)      0.098    24.328 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2/O
                         net (fo=1, routed)           1.736    26.064    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I3_O)        0.319    26.383 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           0.000    26.383    cam1/Inst_vga/doutb[4]
    SLICE_X54Y61         FDRE                                         r  cam1/Inst_vga/vga_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         1.536    38.462    cam1/Inst_vga/clk_out3
    SLICE_X54Y61         FDRE                                         r  cam1/Inst_vga/vga_green_reg[0]/C
                         clock pessimism              0.288    38.750    
                         clock uncertainty           -0.215    38.536    
    SLICE_X54Y61         FDRE (Setup_fdre_C_D)        0.079    38.615    cam1/Inst_vga/vga_green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.615    
                         arrival time                         -26.383    
  -------------------------------------------------------------------
                         slack                                 12.232    

Slack (MET) :             12.501ns  (required time - arrival time)
  Source:                 cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam1/Inst_vga/vga_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        6.941ns  (logic 1.234ns (17.779%)  route 5.707ns (82.221%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns = ( 19.172 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    15.432 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    17.287    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.388 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         1.784    19.172    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X90Y53         FDRE                                         r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y53         FDRE (Prop_fdre_C_Q)         0.518    19.690 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=47, routed)          4.036    23.727    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X33Y85         MUXF7 (Prop_muxf7_S_O)       0.296    24.023 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    24.023    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6_n_0
    SLICE_X33Y85         MUXF8 (Prop_muxf8_I0_O)      0.104    24.127 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_2/O
                         net (fo=1, routed)           1.670    25.797    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_2_n_0
    SLICE_X58Y61         LUT6 (Prop_lut6_I3_O)        0.316    26.113 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=1, routed)           0.000    26.113    cam1/Inst_vga/doutb[8]
    SLICE_X58Y61         FDRE                                         r  cam1/Inst_vga/vga_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         1.537    38.463    cam1/Inst_vga/clk_out3
    SLICE_X58Y61         FDRE                                         r  cam1/Inst_vga/vga_red_reg[0]/C
                         clock pessimism              0.288    38.751    
                         clock uncertainty           -0.215    38.537    
    SLICE_X58Y61         FDRE (Setup_fdre_C_D)        0.077    38.614    cam1/Inst_vga/vga_red_reg[0]
  -------------------------------------------------------------------
                         required time                         38.614    
                         arrival time                         -26.113    
  -------------------------------------------------------------------
                         slack                                 12.501    

Slack (MET) :             13.561ns  (required time - arrival time)
  Source:                 cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam2/Inst_vga/vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        5.774ns  (logic 1.627ns (28.178%)  route 4.147ns (71.822%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 38.408 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.775ns = ( 19.225 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    15.432 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    17.287    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.388 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         1.836    19.225    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y2          RAMB36E1                                     r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882    20.107 r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           2.941    23.048    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11[4]
    SLICE_X32Y9          LUT6 (Prop_lut6_I0_O)        0.124    23.172 r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    23.172    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_17_n_0
    SLICE_X32Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    23.386 r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    23.386    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X32Y9          MUXF8 (Prop_muxf8_I1_O)      0.088    23.474 r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.206    24.680    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X32Y30         LUT6 (Prop_lut6_I5_O)        0.319    24.999 r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           0.000    24.999    cam2/Inst_vga/doutb[6]
    SLICE_X32Y30         FDRE                                         r  cam2/Inst_vga/vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         1.481    38.408    cam2/Inst_vga/clk_out3
    SLICE_X32Y30         FDRE                                         r  cam2/Inst_vga/vga_green_reg[2]/C
                         clock pessimism              0.288    38.696    
                         clock uncertainty           -0.215    38.481    
    SLICE_X32Y30         FDRE (Setup_fdre_C_D)        0.079    38.560    cam2/Inst_vga/vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                         38.560    
                         arrival time                         -24.999    
  -------------------------------------------------------------------
                         slack                                 13.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam1/Inst_vga/vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.249ns (35.904%)  route 0.445ns (64.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         0.645    -0.533    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y8          RAMB36E1                                     r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204    -0.329 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           0.445     0.115    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_71[0]
    SLICE_X90Y55         LUT6 (Prop_lut6_I1_O)        0.045     0.160 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=1, routed)           0.000     0.160    cam1/Inst_vga/doutb[11]
    SLICE_X90Y55         FDRE                                         r  cam1/Inst_vga/vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         0.878    -0.807    cam1/Inst_vga/clk_out3
    SLICE_X90Y55         FDRE                                         r  cam1/Inst_vga/vga_red_reg[3]/C
                         clock pessimism              0.556    -0.251    
                         clock uncertainty            0.215    -0.037    
    SLICE_X90Y55         FDRE (Hold_fdre_C_D)         0.121     0.084    cam1/Inst_vga/vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam1/Inst_vga/vga_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.186ns (22.688%)  route 0.634ns (77.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         0.579    -0.600    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y61         FDRE                                         r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/Q
                         net (fo=12, routed)          0.634     0.175    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[6]
    SLICE_X58Y61         LUT6 (Prop_lut6_I2_O)        0.045     0.220 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=1, routed)           0.000     0.220    cam1/Inst_vga/doutb[8]
    SLICE_X58Y61         FDRE                                         r  cam1/Inst_vga/vga_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         0.847    -0.838    cam1/Inst_vga/clk_out3
    SLICE_X58Y61         FDRE                                         r  cam1/Inst_vga/vga_red_reg[0]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.215    -0.068    
    SLICE_X58Y61         FDRE (Hold_fdre_C_D)         0.120     0.052    cam1/Inst_vga/vga_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam1/Inst_vga/vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.520%)  route 0.640ns (77.480%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         0.579    -0.600    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y61         FDRE                                         r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/Q
                         net (fo=12, routed)          0.640     0.181    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[6]
    SLICE_X54Y59         LUT6 (Prop_lut6_I2_O)        0.045     0.226 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           0.000     0.226    cam1/Inst_vga/doutb[2]
    SLICE_X54Y59         FDRE                                         r  cam1/Inst_vga/vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         0.846    -0.839    cam1/Inst_vga/clk_out3
    SLICE_X54Y59         FDRE                                         r  cam1/Inst_vga/vga_blue_reg[2]/C
                         clock pessimism              0.556    -0.283    
                         clock uncertainty            0.215    -0.069    
    SLICE_X54Y59         FDRE (Hold_fdre_C_D)         0.120     0.051    cam1/Inst_vga/vga_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam1/Inst_vga/vga_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.249ns (31.239%)  route 0.548ns (68.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         0.642    -0.536    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y7          RAMB36E1                                     r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204    -0.332 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           0.548     0.216    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUTB[0]
    SLICE_X90Y55         LUT6 (Prop_lut6_I3_O)        0.045     0.261 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.261    cam1/Inst_vga/doutb[0]
    SLICE_X90Y55         FDRE                                         r  cam1/Inst_vga/vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         0.878    -0.807    cam1/Inst_vga/clk_out3
    SLICE_X90Y55         FDRE                                         r  cam1/Inst_vga/vga_blue_reg[0]/C
                         clock pessimism              0.556    -0.251    
                         clock uncertainty            0.215    -0.037    
    SLICE_X90Y55         FDRE (Hold_fdre_C_D)         0.120     0.083    cam1/Inst_vga/vga_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam1/Inst_vga/vga_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.379ns (45.031%)  route 0.463ns (54.969%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         0.571    -0.608    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y68         FDRE                                         r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=92, routed)          0.265    -0.179    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X54Y61         LUT6 (Prop_lut6_I2_O)        0.045    -0.134 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    -0.134    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_n_0
    SLICE_X54Y61         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.072 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.198     0.126    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I1_O)        0.108     0.234 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=1, routed)           0.000     0.234    cam1/Inst_vga/doutb[10]
    SLICE_X54Y62         FDRE                                         r  cam1/Inst_vga/vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         0.843    -0.842    cam1/Inst_vga/clk_out3
    SLICE_X54Y62         FDRE                                         r  cam1/Inst_vga/vga_red_reg[2]/C
                         clock pessimism              0.556    -0.286    
                         clock uncertainty            0.215    -0.072    
    SLICE_X54Y62         FDRE (Hold_fdre_C_D)         0.121     0.049    cam1/Inst_vga/vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam1/Inst_vga/vga_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.419ns (54.370%)  route 0.352ns (45.630%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         0.612    -0.566    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.204    -0.362 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           0.211    -0.151    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34[7]
    SLICE_X55Y63         LUT6 (Prop_lut6_I5_O)        0.045    -0.106 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    -0.106    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_4_n_0
    SLICE_X55Y63         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.044 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.140     0.096    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_1_n_0
    SLICE_X55Y63         LUT6 (Prop_lut6_I1_O)        0.108     0.204 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=1, routed)           0.000     0.204    cam1/Inst_vga/doutb[9]
    SLICE_X55Y63         FDRE                                         r  cam1/Inst_vga/vga_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         0.842    -0.843    cam1/Inst_vga/clk_out3
    SLICE_X55Y63         FDRE                                         r  cam1/Inst_vga/vga_red_reg[1]/C
                         clock pessimism              0.556    -0.287    
                         clock uncertainty            0.215    -0.073    
    SLICE_X55Y63         FDRE (Hold_fdre_C_D)         0.092     0.019    cam1/Inst_vga/vga_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam1/Inst_vga/vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.419ns (51.599%)  route 0.393ns (48.401%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         0.612    -0.566    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.204    -0.362 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           0.211    -0.151    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34[4]
    SLICE_X55Y60         LUT6 (Prop_lut6_I5_O)        0.045    -0.106 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    -0.106    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4_n_0
    SLICE_X55Y60         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.044 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.182     0.138    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I1_O)        0.108     0.246 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           0.000     0.246    cam1/Inst_vga/doutb[6]
    SLICE_X54Y61         FDRE                                         r  cam1/Inst_vga/vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         0.845    -0.840    cam1/Inst_vga/clk_out3
    SLICE_X54Y61         FDRE                                         r  cam1/Inst_vga/vga_green_reg[2]/C
                         clock pessimism              0.556    -0.284    
                         clock uncertainty            0.215    -0.070    
    SLICE_X54Y61         FDRE (Hold_fdre_C_D)         0.121     0.051    cam1/Inst_vga/vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam1/Inst_vga/vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.419ns (51.633%)  route 0.392ns (48.367%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         0.612    -0.566    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.204    -0.362 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           0.267    -0.095    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34[1]
    SLICE_X54Y62         LUT6 (Prop_lut6_I5_O)        0.045    -0.050 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    -0.050    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4_n_0
    SLICE_X54Y62         MUXF7 (Prop_muxf7_I0_O)      0.062     0.012 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.125     0.137    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I1_O)        0.108     0.245 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           0.000     0.245    cam1/Inst_vga/doutb[3]
    SLICE_X54Y62         FDRE                                         r  cam1/Inst_vga/vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         0.843    -0.842    cam1/Inst_vga/clk_out3
    SLICE_X54Y62         FDRE                                         r  cam1/Inst_vga/vga_blue_reg[3]/C
                         clock pessimism              0.556    -0.286    
                         clock uncertainty            0.215    -0.072    
    SLICE_X54Y62         FDRE (Hold_fdre_C_D)         0.121     0.049    cam1/Inst_vga/vga_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam2/Inst_vga/vga_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.358ns (42.555%)  route 0.483ns (57.445%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         0.561    -0.618    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y40         FDRE                                         r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=9, routed)           0.193    -0.283    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X32Y41         LUT5 (Prop_lut5_I4_O)        0.045    -0.238 r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    -0.238    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X32Y41         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.174 r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.290     0.116    cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.108     0.224 r  cam2/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=1, routed)           0.000     0.224    cam2/Inst_vga/doutb[10]
    SLICE_X32Y30         FDRE                                         r  cam2/Inst_vga/vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         0.818    -0.867    cam2/Inst_vga/clk_out3
    SLICE_X32Y30         FDRE                                         r  cam2/Inst_vga/vga_red_reg[2]/C
                         clock pessimism              0.556    -0.311    
                         clock uncertainty            0.215    -0.097    
    SLICE_X32Y30         FDRE (Hold_fdre_C_D)         0.120     0.023    cam2/Inst_vga/vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam1/Inst_vga/vga_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.186ns (21.153%)  route 0.693ns (78.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout2_buf/O
                         net (fo=361, routed)         0.550    -0.629    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y65         FDRE                                         r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.488 f  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=30, routed)          0.693     0.206    cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[4]
    SLICE_X58Y63         LUT6 (Prop_lut6_I0_O)        0.045     0.251 r  cam1/fb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           0.000     0.251    cam1/Inst_vga/doutb[7]
    SLICE_X58Y63         FDRE                                         r  cam1/Inst_vga/vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=106, routed)         0.844    -0.841    cam1/Inst_vga/clk_out3
    SLICE_X58Y63         FDRE                                         r  cam1/Inst_vga/vga_green_reg[3]/C
                         clock pessimism              0.556    -0.285    
                         clock uncertainty            0.215    -0.071    
    SLICE_X58Y63         FDRE (Hold_fdre_C_D)         0.120     0.049    cam1/Inst_vga/vga_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.201    





