Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: data.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "data.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "data"
Output Format                      : NGC
Target Device                      : xc3s200-4-pq208

---- Source Options
Top Module Name                    : data
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/Xilinx/Waitinglist_onyu/data.vhd" in Library work.
Entity <data> compiled.
Entity <data> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <data> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <data> in library <work> (Architecture <behavioral>).
Entity <data> analyzed. Unit <data> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <data>.
    Related source file is "E:/Xilinx/Waitinglist_onyu/data.vhd".
    Found 8-bit 32-to-1 multiplexer for signal <data1>.
    Found 8-bit 32-to-1 multiplexer for signal <data2>.
    Found 8-bit 32-to-1 multiplexer for signal <data3>.
    Found 8-bit 32-to-1 multiplexer for signal <data4>.
    Found 5-bit up counter for signal <cnt2>.
    Found 1-bit xor2 for signal <cnt2$xor0000> created at line 108.
    Found 5-bit up counter for signal <cnt3>.
    Found 1-bit xor2 for signal <cnt3$xor0000> created at line 113.
    Found 5-bit adder for signal <cnt3_1$addsub0000> created at line 48.
    Found 5-bit adder for signal <cnt3_2$addsub0000> created at line 49.
    Found 5-bit adder for signal <cnt3_3$addsub0000> created at line 50.
    Found 5-bit adder for signal <cnt3_4$addsub0000> created at line 51.
    Found 8-bit register for signal <numwhole>.
    Found 1-bit register for signal <pretempcnt2>.
    Found 1-bit register for signal <pretempcnt3>.
    Found 256-bit register for signal <ram>.
    Found 2-bit register for signal <temp_mode>.
    Found 1-bit register for signal <tempcnt2>.
    Found 1-bit register for signal <tempcnt3>.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <ram>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   2 Counter(s).
	inferred 270 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <data> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 5-bit adder                                           : 4
# Counters                                             : 2
 5-bit up counter                                      : 2
# Registers                                            : 45
 1-bit register                                        : 12
 2-bit register                                        : 1
 8-bit register                                        : 32
# Multiplexers                                         : 4
 8-bit 32-to-1 multiplexer                             : 4
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 5-bit adder                                           : 4
# Counters                                             : 2
 5-bit up counter                                      : 2
# Registers                                            : 270
 Flip-Flops                                            : 270
# Multiplexers                                         : 4
 8-bit 32-to-1 multiplexer                             : 4
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <data> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block data, actual ratio is 21.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 280
 Flip-Flops                                            : 280

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : data.ngr
Top Level Output File Name         : data
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 56

Cell Usage :
# BELS                             : 1064
#      INV                         : 6
#      LUT2                        : 8
#      LUT2_D                      : 4
#      LUT2_L                      : 2
#      LUT3                        : 519
#      LUT4                        : 44
#      MUXF5                       : 257
#      MUXF6                       : 128
#      MUXF7                       : 64
#      MUXF8                       : 32
# FlipFlops/Latches                : 280
#      FDCE                        : 278
#      FDE                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 55
#      IBUF                        : 11
#      OBUF                        : 44
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-4 

 Number of Slices:                      422  out of   1920    21%  
 Number of Slice Flip Flops:            278  out of   3840     7%  
 Number of 4 input LUTs:                583  out of   3840    15%  
 Number of IOs:                          56
 Number of bonded IOBs:                  56  out of    141    39%  
    IOB Flip Flops:                       2
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 280   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------+------------------------+-------+
Control Signal                         | Buffer(FF name)        | Load  |
---------------------------------------+------------------------+-------+
FPGA_RSTB_inv(FPGA_RSTB_inv451_INV_0:O)| NONE(cnt2_0)           | 278   |
---------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.880ns (Maximum Frequency: 145.349MHz)
   Minimum input arrival time before clock: 5.517ns
   Maximum output required time after clock: 16.272ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 6.880ns (frequency: 145.349MHz)
  Total number of paths / destination ports: 1598 / 534
-------------------------------------------------------------------------
Delay:               6.880ns (Levels of Logic = 2)
  Source:            cnt3_0 (FF)
  Destination:       cnt3_4 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: cnt3_0 to cnt3_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q           523   0.720   4.729  cnt3_0 (cnt3_0)
     LUT2_L:I1->LO         1   0.551   0.126  cnt3_1<4>31 (N19)
     LUT4:I3->O            9   0.551   0.000  cnt3_1<4>1 (cnt3_1<4>)
     FDCE:D                    0.203          cnt3_4
    ----------------------------------------
    Total                      6.880ns (2.025ns logic, 4.855ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 50 / 26
-------------------------------------------------------------------------
Offset:              5.517ns (Levels of Logic = 3)
  Source:            load_b2 (PAD)
  Destination:       tempcnt2 (FF)
  Destination Clock: CLK rising

  Data Path: load_b2 to tempcnt2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.821   1.246  load_b2_IBUF (load_b2_IBUF)
     LUT2:I0->O            2   0.551   0.945  temp_mode_mux0000<1>1 (temp_mode_mux0000<1>)
     LUT4:I2->O            1   0.551   0.801  tempcnt2_not0001 (tempcnt2_not0001)
     FDCE:CE                   0.602          tempcnt2
    ----------------------------------------
    Total                      5.517ns (2.525ns logic, 2.992ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 2596 / 44
-------------------------------------------------------------------------
Offset:              16.272ns (Levels of Logic = 6)
  Source:            cnt3_0 (FF)
  Destination:       data3<7> (PAD)
  Source Clock:      CLK rising

  Data Path: cnt3_0 to data3<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q           523   0.720   4.873  cnt3_0 (cnt3_0)
     LUT2:I0->O           64   0.551   2.036  cnt3_3<1>1 (cnt3_3<1>)
     MUXF5:S->O            1   0.621   0.000  Mmux_data3_5_f5 (Mmux_data3_5_f5)
     MUXF6:I1->O           1   0.342   0.000  Mmux_data3_4_f6 (Mmux_data3_4_f6)
     MUXF7:I1->O           1   0.342   0.000  Mmux_data3_3_f7 (Mmux_data3_3_f7)
     MUXF8:I1->O           1   0.342   0.801  Mmux_data3_2_f8 (data3_0_OBUF)
     OBUF:I->O                 5.644          data3_0_OBUF (data3<0>)
    ----------------------------------------
    Total                     16.272ns (8.562ns logic, 7.710ns route)
                                       (52.6% logic, 47.4% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.39 secs
 
--> 

Total memory usage is 4522556 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

