#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Thu Jun  9 21:54:10 2022
# Process ID: 38169
# Log file: /home/ayex/firmware_proj/VHDL_practice/xilinx-projects/switches_LEDs/planAhead_run_4/planAhead.log
# Journal file: /home/ayex/firmware_proj/VHDL_practice/xilinx-projects/switches_LEDs/planAhead_run_4/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/ayex/firmware_proj/VHDL_practice/xilinx-projects/switches_LEDs/pa.fromNcd.tcl
# create_project -name switches_LEDs -dir "/home/ayex/firmware_proj/VHDL_practice/xilinx-projects/switches_LEDs/planAhead_run_4" -part xc3s250evq100-5
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "/home/ayex/firmware_proj/VHDL_practice/xilinx-projects/switches_LEDs/switches_LEDs.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/ayex/firmware_proj/VHDL_practice/xilinx-projects/switches_LEDs} }
# set_property target_constrs_file "constraints.ucf" [current_fileset -constrset]
Adding file '/home/ayex/firmware_proj/VHDL_practice/xilinx-projects/switches_LEDs/constraints.ucf' to fileset 'constrs_1'
# add_files [list {constraints.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s250evq100-5
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design switches_LEDs.ngc ...
WARNING:NetListWriters:298 - No output is written to switches_LEDs.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file switches_LEDs.edif ...
ngc2edif: Total memory usage is 91912 kilobytes

Parsing EDIF File [./planAhead_run_4/switches_LEDs.data/cache/switches_LEDs_ngc_df99b820.edif]
Finished Parsing EDIF File [./planAhead_run_4/switches_LEDs.data/cache/switches_LEDs_ngc_df99b820.edif]
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s250e/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s250e/ClockBuffers.xml
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s250e/vq100/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s250e/vq100/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
Parsing UCF File [/home/ayex/firmware_proj/VHDL_practice/xilinx-projects/switches_LEDs/constraints.ucf]
Finished Parsing UCF File [/home/ayex/firmware_proj/VHDL_practice/xilinx-projects/switches_LEDs/constraints.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: b28e14eb
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2888.664 ; gain = 145.098
# read_xdl -file "/home/ayex/firmware_proj/VHDL_practice/xilinx-projects/switches_LEDs/switches_LEDs.ncd"
Release 14.7 - xdl P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '3s250e.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.
   "switches_LEDs" is an NCD, version 3.2, device xc3s250e, package vq100, speed -5
Successfully converted design '/home/ayex/firmware_proj/VHDL_practice/xilinx-projects/switches_LEDs/switches_LEDs.ncd' to '/home/ayex/firmware_proj/VHDL_practice/xilinx-projects/switches_LEDs/switches_LEDs.xdl'.
INFO: [Designutils 20-669] Parsing Placement File : /home/ayex/firmware_proj/VHDL_practice/xilinx-projects/switches_LEDs/switches_LEDs.ncd
INFO: [Designutils 20-658] Finished Parsing Placement File : /home/ayex/firmware_proj/VHDL_practice/xilinx-projects/switches_LEDs/switches_LEDs.ncd
INFO: [Designutils 20-671] Placed 2 instances
# if {[catch {read_twx -name results_1 -file "/home/ayex/firmware_proj/VHDL_practice/xilinx-projects/switches_LEDs/switches_LEDs.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"/home/ayex/firmware_proj/VHDL_practice/xilinx-projects/switches_LEDs/switches_LEDs.twx\": $eInfo"
# }
exit
ERROR: [#UNDEF] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See /home/ayex/firmware_proj/VHDL_practice/xilinx-projects/switches_LEDs/planAhead_pid38169.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Jun  9 21:55:03 2022...
INFO: [Common 17-83] Releasing license: PlanAhead
