-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\zynqRadioHWSWLTEPBCHGeneratorRFSoC2x2\LTE_GENER_ip_src_Vector_To_DAC_I.vhd
-- Created: 2022-05-23 17:12:03
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: LTE_GENER_ip_src_Vector_To_DAC_I
-- Source Path: zynqRadioHWSWLTEPBCHGeneratorRFSoC2x2/LTE_GENERATOR/LTE_Generator/Vector Interpolator/Vector To DAC 
-- 
-- Hierarchy Level: 3
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.LTE_GENER_ip_src_LTE_GENERATOR_pac.ALL;

ENTITY LTE_GENER_ip_src_Vector_To_DAC_I IS
  PORT( In1_0                             :   IN    std_logic_vector(15 DOWNTO 0);  -- int16
        In1_1                             :   IN    std_logic_vector(15 DOWNTO 0);  -- int16
        In1_2                             :   IN    std_logic_vector(15 DOWNTO 0);  -- int16
        In1_3                             :   IN    std_logic_vector(15 DOWNTO 0);  -- int16
        In1_4                             :   IN    std_logic_vector(15 DOWNTO 0);  -- int16
        In1_5                             :   IN    std_logic_vector(15 DOWNTO 0);  -- int16
        In1_6                             :   IN    std_logic_vector(15 DOWNTO 0);  -- int16
        In1_7                             :   IN    std_logic_vector(15 DOWNTO 0);  -- int16
        packed_out                        :   OUT   std_logic_vector(127 DOWNTO 0)  -- ufix128
        );
END LTE_GENER_ip_src_Vector_To_DAC_I;


ARCHITECTURE rtl OF LTE_GENER_ip_src_Vector_To_DAC_I IS

  -- Component Declarations
  COMPONENT LTE_GENER_ip_src_VectorPackOut
    PORT( vector_in_0                     :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16_En15
          vector_in_1                     :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16_En15
          vector_in_2                     :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16_En15
          vector_in_3                     :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16_En15
          vector_in_4                     :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16_En15
          vector_in_5                     :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16_En15
          vector_in_6                     :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16_En15
          vector_in_7                     :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16_En15
          packed_out                      :   OUT   std_logic_vector(127 DOWNTO 0)  -- ufix128
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : LTE_GENER_ip_src_VectorPackOut
    USE ENTITY work.LTE_GENER_ip_src_VectorPackOut(rtl);

  -- Signals
  SIGNAL In1                              : vector_of_signed16(0 TO 7);  -- int16 [8]
  SIGNAL RemoveBits_out1                  : vector_of_unsigned16(0 TO 7);  -- ufix16_En15 [8]
  SIGNAL packed_out_tmp                   : std_logic_vector(127 DOWNTO 0);  -- ufix128

BEGIN
  u_VectorPackOut : LTE_GENER_ip_src_VectorPackOut
    PORT MAP( vector_in_0 => std_logic_vector(RemoveBits_out1(0)),  -- ufix16_En15
              vector_in_1 => std_logic_vector(RemoveBits_out1(1)),  -- ufix16_En15
              vector_in_2 => std_logic_vector(RemoveBits_out1(2)),  -- ufix16_En15
              vector_in_3 => std_logic_vector(RemoveBits_out1(3)),  -- ufix16_En15
              vector_in_4 => std_logic_vector(RemoveBits_out1(4)),  -- ufix16_En15
              vector_in_5 => std_logic_vector(RemoveBits_out1(5)),  -- ufix16_En15
              vector_in_6 => std_logic_vector(RemoveBits_out1(6)),  -- ufix16_En15
              vector_in_7 => std_logic_vector(RemoveBits_out1(7)),  -- ufix16_En15
              packed_out => packed_out_tmp  -- ufix128
              );

  In1(0) <= signed(In1_0);
  In1(1) <= signed(In1_1);
  In1(2) <= signed(In1_2);
  In1(3) <= signed(In1_3);
  In1(4) <= signed(In1_4);
  In1(5) <= signed(In1_5);
  In1(6) <= signed(In1_6);
  In1(7) <= signed(In1_7);


  RemoveBits_out1_gen: FOR ii IN 0 TO 7 GENERATE
    RemoveBits_out1(ii) <= unsigned(In1(ii));
  END GENERATE RemoveBits_out1_gen;


  packed_out <= packed_out_tmp;

END rtl;

