

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc17'
================================================================
* Date:           Sat Jan 22 00:49:23 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.508 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                |                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            |            Module           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |dataflow_parent_loop_proc16_U0  |dataflow_parent_loop_proc16  |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        +--------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_W_OUTER  |        ?|        ?|         ?|          -|          -|    10|    no    |
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      117|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       20|    30|     6628|     7463|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       18|    -|
|Register             |        -|     -|       64|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       20|    30|     6692|     7598|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|     1|    ~0   |        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |    ~0   |  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+-----------------------------+---------+----+------+------+-----+
    |            Instance            |            Module           | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------+-----------------------------+---------+----+------+------+-----+
    |dataflow_parent_loop_proc16_U0  |dataflow_parent_loop_proc16  |       20|  30|  6628|  7463|    0|
    +--------------------------------+-----------------------------+---------+----+------+------+-----+
    |Total                           |                             |       20|  30|  6628|  7463|    0|
    +--------------------------------+-----------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |loop_dataflow_input_count   |     +    |   0|  0|  39|          32|           1|
    |loop_dataflow_output_count  |     +    |   0|  0|  39|          32|           1|
    |bound_minus_1               |     -    |   0|  0|  39|          32|           1|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 117|          96|           3|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|   32|         64|
    |loop_dataflow_output_count  |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   64|        128|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |loop_dataflow_input_count   |  32|   0|   32|          0|
    |loop_dataflow_output_count  |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  64|   0|   64|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+----------------------+-----+-----+------------+-----------------------------+--------------+
|TILES_W               |  in |   32|   ap_none  |           TILES_W           |    scalar    |
|TILES_R               |  in |   32|   ap_none  |           TILES_R           |    scalar    |
|TILES_R_ap_vld        |  in |    1|   ap_none  |           TILES_R           |    scalar    |
|TILES_S               |  in |   32|   ap_none  |           TILES_S           |    scalar    |
|TILES_S_ap_vld        |  in |    1|   ap_none  |           TILES_S           |    scalar    |
|weight_l2_0_address0  | out |    9|  ap_memory |         weight_l2_0         |     array    |
|weight_l2_0_ce0       | out |    1|  ap_memory |         weight_l2_0         |     array    |
|weight_l2_0_d0        | out |    8|  ap_memory |         weight_l2_0         |     array    |
|weight_l2_0_q0        |  in |    8|  ap_memory |         weight_l2_0         |     array    |
|weight_l2_0_we0       | out |    1|  ap_memory |         weight_l2_0         |     array    |
|weight_l2_0_address1  | out |    9|  ap_memory |         weight_l2_0         |     array    |
|weight_l2_0_ce1       | out |    1|  ap_memory |         weight_l2_0         |     array    |
|weight_l2_0_d1        | out |    8|  ap_memory |         weight_l2_0         |     array    |
|weight_l2_0_q1        |  in |    8|  ap_memory |         weight_l2_0         |     array    |
|weight_l2_0_we1       | out |    1|  ap_memory |         weight_l2_0         |     array    |
|weight_l2_1_address0  | out |    9|  ap_memory |         weight_l2_1         |     array    |
|weight_l2_1_ce0       | out |    1|  ap_memory |         weight_l2_1         |     array    |
|weight_l2_1_d0        | out |    8|  ap_memory |         weight_l2_1         |     array    |
|weight_l2_1_q0        |  in |    8|  ap_memory |         weight_l2_1         |     array    |
|weight_l2_1_we0       | out |    1|  ap_memory |         weight_l2_1         |     array    |
|weight_l2_1_address1  | out |    9|  ap_memory |         weight_l2_1         |     array    |
|weight_l2_1_ce1       | out |    1|  ap_memory |         weight_l2_1         |     array    |
|weight_l2_1_d1        | out |    8|  ap_memory |         weight_l2_1         |     array    |
|weight_l2_1_q1        |  in |    8|  ap_memory |         weight_l2_1         |     array    |
|weight_l2_1_we1       | out |    1|  ap_memory |         weight_l2_1         |     array    |
|weight_l2_2_address0  | out |    9|  ap_memory |         weight_l2_2         |     array    |
|weight_l2_2_ce0       | out |    1|  ap_memory |         weight_l2_2         |     array    |
|weight_l2_2_d0        | out |    8|  ap_memory |         weight_l2_2         |     array    |
|weight_l2_2_q0        |  in |    8|  ap_memory |         weight_l2_2         |     array    |
|weight_l2_2_we0       | out |    1|  ap_memory |         weight_l2_2         |     array    |
|weight_l2_2_address1  | out |    9|  ap_memory |         weight_l2_2         |     array    |
|weight_l2_2_ce1       | out |    1|  ap_memory |         weight_l2_2         |     array    |
|weight_l2_2_d1        | out |    8|  ap_memory |         weight_l2_2         |     array    |
|weight_l2_2_q1        |  in |    8|  ap_memory |         weight_l2_2         |     array    |
|weight_l2_2_we1       | out |    1|  ap_memory |         weight_l2_2         |     array    |
|weight_l2_3_address0  | out |    9|  ap_memory |         weight_l2_3         |     array    |
|weight_l2_3_ce0       | out |    1|  ap_memory |         weight_l2_3         |     array    |
|weight_l2_3_d0        | out |    8|  ap_memory |         weight_l2_3         |     array    |
|weight_l2_3_q0        |  in |    8|  ap_memory |         weight_l2_3         |     array    |
|weight_l2_3_we0       | out |    1|  ap_memory |         weight_l2_3         |     array    |
|weight_l2_3_address1  | out |    9|  ap_memory |         weight_l2_3         |     array    |
|weight_l2_3_ce1       | out |    1|  ap_memory |         weight_l2_3         |     array    |
|weight_l2_3_d1        | out |    8|  ap_memory |         weight_l2_3         |     array    |
|weight_l2_3_q1        |  in |    8|  ap_memory |         weight_l2_3         |     array    |
|weight_l2_3_we1       | out |    1|  ap_memory |         weight_l2_3         |     array    |
|p_read                |  in |    9|   ap_none  |            p_read           |    scalar    |
|p_read_ap_vld         |  in |    1|   ap_none  |            p_read           |    scalar    |
|p_read1               |  in |    9|   ap_none  |           p_read1           |    scalar    |
|p_read1_ap_vld        |  in |    1|   ap_none  |           p_read1           |    scalar    |
|ko_2                  |  in |    9|   ap_none  |             ko_2            |    scalar    |
|ko_2_ap_vld           |  in |    1|   ap_none  |             ko_2            |    scalar    |
|co_1                  |  in |    9|   ap_none  |             co_1            |    scalar    |
|co_1_ap_vld           |  in |    1|   ap_none  |             co_1            |    scalar    |
|data_l2_0_address0    | out |    9|  ap_memory |          data_l2_0          |     array    |
|data_l2_0_ce0         | out |    1|  ap_memory |          data_l2_0          |     array    |
|data_l2_0_d0          | out |    8|  ap_memory |          data_l2_0          |     array    |
|data_l2_0_q0          |  in |    8|  ap_memory |          data_l2_0          |     array    |
|data_l2_0_we0         | out |    1|  ap_memory |          data_l2_0          |     array    |
|data_l2_0_address1    | out |    9|  ap_memory |          data_l2_0          |     array    |
|data_l2_0_ce1         | out |    1|  ap_memory |          data_l2_0          |     array    |
|data_l2_0_d1          | out |    8|  ap_memory |          data_l2_0          |     array    |
|data_l2_0_q1          |  in |    8|  ap_memory |          data_l2_0          |     array    |
|data_l2_0_we1         | out |    1|  ap_memory |          data_l2_0          |     array    |
|data_l2_1_address0    | out |    9|  ap_memory |          data_l2_1          |     array    |
|data_l2_1_ce0         | out |    1|  ap_memory |          data_l2_1          |     array    |
|data_l2_1_d0          | out |    8|  ap_memory |          data_l2_1          |     array    |
|data_l2_1_q0          |  in |    8|  ap_memory |          data_l2_1          |     array    |
|data_l2_1_we0         | out |    1|  ap_memory |          data_l2_1          |     array    |
|data_l2_1_address1    | out |    9|  ap_memory |          data_l2_1          |     array    |
|data_l2_1_ce1         | out |    1|  ap_memory |          data_l2_1          |     array    |
|data_l2_1_d1          | out |    8|  ap_memory |          data_l2_1          |     array    |
|data_l2_1_q1          |  in |    8|  ap_memory |          data_l2_1          |     array    |
|data_l2_1_we1         | out |    1|  ap_memory |          data_l2_1          |     array    |
|data_l2_2_address0    | out |    9|  ap_memory |          data_l2_2          |     array    |
|data_l2_2_ce0         | out |    1|  ap_memory |          data_l2_2          |     array    |
|data_l2_2_d0          | out |    8|  ap_memory |          data_l2_2          |     array    |
|data_l2_2_q0          |  in |    8|  ap_memory |          data_l2_2          |     array    |
|data_l2_2_we0         | out |    1|  ap_memory |          data_l2_2          |     array    |
|data_l2_2_address1    | out |    9|  ap_memory |          data_l2_2          |     array    |
|data_l2_2_ce1         | out |    1|  ap_memory |          data_l2_2          |     array    |
|data_l2_2_d1          | out |    8|  ap_memory |          data_l2_2          |     array    |
|data_l2_2_q1          |  in |    8|  ap_memory |          data_l2_2          |     array    |
|data_l2_2_we1         | out |    1|  ap_memory |          data_l2_2          |     array    |
|data_l2_3_address0    | out |    9|  ap_memory |          data_l2_3          |     array    |
|data_l2_3_ce0         | out |    1|  ap_memory |          data_l2_3          |     array    |
|data_l2_3_d0          | out |    8|  ap_memory |          data_l2_3          |     array    |
|data_l2_3_q0          |  in |    8|  ap_memory |          data_l2_3          |     array    |
|data_l2_3_we0         | out |    1|  ap_memory |          data_l2_3          |     array    |
|data_l2_3_address1    | out |    9|  ap_memory |          data_l2_3          |     array    |
|data_l2_3_ce1         | out |    1|  ap_memory |          data_l2_3          |     array    |
|data_l2_3_d1          | out |    8|  ap_memory |          data_l2_3          |     array    |
|data_l2_3_q1          |  in |    8|  ap_memory |          data_l2_3          |     array    |
|data_l2_3_we1         | out |    1|  ap_memory |          data_l2_3          |     array    |
|p_read2               |  in |   32|   ap_none  |           p_read2           |    scalar    |
|p_read2_ap_vld        |  in |    1|   ap_none  |           p_read2           |    scalar    |
|p_read3               |  in |   32|   ap_none  |           p_read3           |    scalar    |
|p_read3_ap_vld        |  in |    1|   ap_none  |           p_read3           |    scalar    |
|ho                    |  in |   32|   ap_none  |              ho             |    scalar    |
|ho_ap_vld             |  in |    1|   ap_none  |              ho             |    scalar    |
|p_read4               |  in |    9|   ap_none  |           p_read4           |    scalar    |
|p_read4_ap_vld        |  in |    1|   ap_none  |           p_read4           |    scalar    |
|p_read5               |  in |   32|   ap_none  |           p_read5           |    scalar    |
|p_read5_ap_vld        |  in |    1|   ap_none  |           p_read5           |    scalar    |
|p_read6               |  in |   32|   ap_none  |           p_read6           |    scalar    |
|p_read6_ap_vld        |  in |    1|   ap_none  |           p_read6           |    scalar    |
|output_l2_0_address0  | out |    9|  ap_memory |         output_l2_0         |     array    |
|output_l2_0_ce0       | out |    1|  ap_memory |         output_l2_0         |     array    |
|output_l2_0_d0        | out |   32|  ap_memory |         output_l2_0         |     array    |
|output_l2_0_q0        |  in |   32|  ap_memory |         output_l2_0         |     array    |
|output_l2_0_we0       | out |    1|  ap_memory |         output_l2_0         |     array    |
|output_l2_0_address1  | out |    9|  ap_memory |         output_l2_0         |     array    |
|output_l2_0_ce1       | out |    1|  ap_memory |         output_l2_0         |     array    |
|output_l2_0_d1        | out |   32|  ap_memory |         output_l2_0         |     array    |
|output_l2_0_q1        |  in |   32|  ap_memory |         output_l2_0         |     array    |
|output_l2_0_we1       | out |    1|  ap_memory |         output_l2_0         |     array    |
|output_l2_1_address0  | out |    9|  ap_memory |         output_l2_1         |     array    |
|output_l2_1_ce0       | out |    1|  ap_memory |         output_l2_1         |     array    |
|output_l2_1_d0        | out |   32|  ap_memory |         output_l2_1         |     array    |
|output_l2_1_q0        |  in |   32|  ap_memory |         output_l2_1         |     array    |
|output_l2_1_we0       | out |    1|  ap_memory |         output_l2_1         |     array    |
|output_l2_1_address1  | out |    9|  ap_memory |         output_l2_1         |     array    |
|output_l2_1_ce1       | out |    1|  ap_memory |         output_l2_1         |     array    |
|output_l2_1_d1        | out |   32|  ap_memory |         output_l2_1         |     array    |
|output_l2_1_q1        |  in |   32|  ap_memory |         output_l2_1         |     array    |
|output_l2_1_we1       | out |    1|  ap_memory |         output_l2_1         |     array    |
|output_l2_2_address0  | out |    9|  ap_memory |         output_l2_2         |     array    |
|output_l2_2_ce0       | out |    1|  ap_memory |         output_l2_2         |     array    |
|output_l2_2_d0        | out |   32|  ap_memory |         output_l2_2         |     array    |
|output_l2_2_q0        |  in |   32|  ap_memory |         output_l2_2         |     array    |
|output_l2_2_we0       | out |    1|  ap_memory |         output_l2_2         |     array    |
|output_l2_2_address1  | out |    9|  ap_memory |         output_l2_2         |     array    |
|output_l2_2_ce1       | out |    1|  ap_memory |         output_l2_2         |     array    |
|output_l2_2_d1        | out |   32|  ap_memory |         output_l2_2         |     array    |
|output_l2_2_q1        |  in |   32|  ap_memory |         output_l2_2         |     array    |
|output_l2_2_we1       | out |    1|  ap_memory |         output_l2_2         |     array    |
|output_l2_3_address0  | out |    9|  ap_memory |         output_l2_3         |     array    |
|output_l2_3_ce0       | out |    1|  ap_memory |         output_l2_3         |     array    |
|output_l2_3_d0        | out |   32|  ap_memory |         output_l2_3         |     array    |
|output_l2_3_q0        |  in |   32|  ap_memory |         output_l2_3         |     array    |
|output_l2_3_we0       | out |    1|  ap_memory |         output_l2_3         |     array    |
|output_l2_3_address1  | out |    9|  ap_memory |         output_l2_3         |     array    |
|output_l2_3_ce1       | out |    1|  ap_memory |         output_l2_3         |     array    |
|output_l2_3_d1        | out |   32|  ap_memory |         output_l2_3         |     array    |
|output_l2_3_q1        |  in |   32|  ap_memory |         output_l2_3         |     array    |
|output_l2_3_we1       | out |    1|  ap_memory |         output_l2_3         |     array    |
|p_read7               |  in |    9|   ap_none  |           p_read7           |    scalar    |
|p_read7_ap_vld        |  in |    1|   ap_none  |           p_read7           |    scalar    |
|ap_clk                |  in |    1| ap_ctrl_hs | dataflow_parent_loop_proc17 | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | dataflow_parent_loop_proc17 | return value |
|ap_start              |  in |    1| ap_ctrl_hs | dataflow_parent_loop_proc17 | return value |
|ap_done               | out |    1| ap_ctrl_hs | dataflow_parent_loop_proc17 | return value |
|ap_ready              | out |    1| ap_ctrl_hs | dataflow_parent_loop_proc17 | return value |
|ap_idle               | out |    1| ap_ctrl_hs | dataflow_parent_loop_proc17 | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | dataflow_parent_loop_proc17 | return value |
+----------------------+-----+-----+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read718 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read7"   --->   Operation 4 'read' 'p_read718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read617 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read6"   --->   Operation 5 'read' 'p_read617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read516 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read5"   --->   Operation 6 'read' 'p_read516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read415 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read4"   --->   Operation 7 'read' 'p_read415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ho_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ho"   --->   Operation 8 'read' 'ho_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read313 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3"   --->   Operation 9 'read' 'p_read313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read212 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2"   --->   Operation 10 'read' 'p_read212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%co_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %co_1"   --->   Operation 11 'read' 'co_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ko_2_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %ko_2"   --->   Operation 12 'read' 'ko_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read19 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read1"   --->   Operation 13 'read' 'p_read19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_20 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read"   --->   Operation 14 'read' 'p_read_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%TILES_S_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %TILES_S"   --->   Operation 15 'read' 'TILES_S_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%TILES_R_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %TILES_R"   --->   Operation 16 'read' 'TILES_R_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%TILES_W_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %TILES_W"   --->   Operation 17 'read' 'TILES_W_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = trunc i32 %ho_read"   --->   Operation 18 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.60ns)   --->   "%br_ln0 = br void"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%wo = phi i32, void %newFuncRoot, i32 %wo_1, void %.split8"   --->   Operation 20 'phi' 'wo' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln253 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @dataflow_parent_loop_str, i32 %wo, i32 %TILES_W" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253]   --->   Operation 21 'specdataflowpipeline' 'specdataflowpipeline_ln253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.85ns)   --->   "%icmp_ln253 = icmp_eq  i32 %wo, i32 %TILES_W_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253]   --->   Operation 22 'icmp' 'icmp_ln253' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.88ns)   --->   "%wo_1 = add i32 %wo, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253]   --->   Operation 23 'add' 'wo_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln253 = br i1 %icmp_ln253, void %.split8, void %._crit_edge322.loopexit.exitStub" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253]   --->   Operation 24 'br' 'br_ln253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln253 = call void @dataflow_parent_loop_proc16, i32 %TILES_R_read, i32 %TILES_S_read, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i9 %p_read_20, i9 %p_read19, i9 %ko_2_read, i9 %co_1_read, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %p_read212, i32 %p_read313, i9 %empty, i32 %wo, i9 %p_read415, i32 %p_read516, i32 %p_read617, i32 %output_l2_0, i32 %output_l2_1, i32 %output_l2_2, i32 %output_l2_3, i9 %p_read718, i32 %output_l1_local_3, i32 %output_l1_local_2, i32 %output_l1_local_1, i32 %output_l1_local_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253]   --->   Operation 25 'call' 'call_ln253' <Predicate = (!icmp_ln253)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln253)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln253 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253]   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln253' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln253 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253]   --->   Operation 28 'specloopname' 'specloopname_ln253' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_3 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln253 = call void @dataflow_parent_loop_proc16, i32 %TILES_R_read, i32 %TILES_S_read, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i9 %p_read_20, i9 %p_read19, i9 %ko_2_read, i9 %co_1_read, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %p_read212, i32 %p_read313, i9 %empty, i32 %wo, i9 %p_read415, i32 %p_read516, i32 %p_read617, i32 %output_l2_0, i32 %output_l2_1, i32 %output_l2_2, i32 %output_l2_3, i9 %p_read718, i32 %output_l1_local_3, i32 %output_l1_local_2, i32 %output_l1_local_1, i32 %output_l1_local_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253]   --->   Operation 29 'call' 'call_ln253' <Predicate = (!icmp_ln253)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 30 'br' 'br_ln0' <Predicate = (!icmp_ln253)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ TILES_W]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ TILES_R]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ TILES_S]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_l2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ko_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ co_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_l2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ho]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_l2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_l1_local_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l1_local_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l1_local_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l1_local_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read718                  (read                ) [ 0011]
p_read617                  (read                ) [ 0011]
p_read516                  (read                ) [ 0011]
p_read415                  (read                ) [ 0011]
ho_read                    (read                ) [ 0000]
p_read313                  (read                ) [ 0011]
p_read212                  (read                ) [ 0011]
co_1_read                  (read                ) [ 0011]
ko_2_read                  (read                ) [ 0011]
p_read19                   (read                ) [ 0011]
p_read_20                  (read                ) [ 0011]
TILES_S_read               (read                ) [ 0011]
TILES_R_read               (read                ) [ 0011]
TILES_W_read               (read                ) [ 0011]
empty                      (trunc               ) [ 0011]
br_ln0                     (br                  ) [ 0111]
wo                         (phi                 ) [ 0011]
specdataflowpipeline_ln253 (specdataflowpipeline) [ 0000]
icmp_ln253                 (icmp                ) [ 0011]
wo_1                       (add                 ) [ 0111]
br_ln253                   (br                  ) [ 0000]
ret_ln0                    (ret                 ) [ 0000]
speclooptripcount_ln253    (speclooptripcount   ) [ 0000]
specloopname_ln253         (specloopname        ) [ 0000]
call_ln253                 (call                ) [ 0000]
br_ln0                     (br                  ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="TILES_W">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TILES_W"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="TILES_R">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TILES_R"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="TILES_S">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TILES_S"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weight_l2_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weight_l2_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weight_l2_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="weight_l2_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ko_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ko_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="co_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="co_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_l2_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_l2_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_l2_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="data_l2_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_read3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="ho">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ho"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_read4">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_read5">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_read6">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="output_l2_0">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="output_l2_1">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="output_l2_2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="output_l2_3">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_read7">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="output_l1_local_3">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="output_l1_local_2">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="output_l1_local_1">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="output_l1_local_0">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_proc16"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="p_read718_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="9" slack="0"/>
<pin id="86" dir="0" index="1" bw="9" slack="0"/>
<pin id="87" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read718/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_read617_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read617/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_read516_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read516/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_read415_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="9" slack="0"/>
<pin id="104" dir="0" index="1" bw="9" slack="0"/>
<pin id="105" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read415/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="ho_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ho_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_read313_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read313/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_read212_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read212/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="co_1_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="9" slack="0"/>
<pin id="128" dir="0" index="1" bw="9" slack="0"/>
<pin id="129" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="co_1_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="ko_2_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="9" slack="0"/>
<pin id="134" dir="0" index="1" bw="9" slack="0"/>
<pin id="135" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ko_2_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_read19_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="9" slack="0"/>
<pin id="140" dir="0" index="1" bw="9" slack="0"/>
<pin id="141" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read19/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_read_20_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="9" slack="0"/>
<pin id="146" dir="0" index="1" bw="9" slack="0"/>
<pin id="147" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_20/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="TILES_S_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="TILES_S_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="TILES_R_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="TILES_R_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="TILES_W_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="TILES_W_read/1 "/>
</bind>
</comp>

<comp id="168" class="1005" name="wo_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wo (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="wo_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="32" slack="0"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wo/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_dataflow_parent_loop_proc16_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="1"/>
<pin id="183" dir="0" index="2" bw="32" slack="1"/>
<pin id="184" dir="0" index="3" bw="8" slack="0"/>
<pin id="185" dir="0" index="4" bw="8" slack="0"/>
<pin id="186" dir="0" index="5" bw="8" slack="0"/>
<pin id="187" dir="0" index="6" bw="8" slack="0"/>
<pin id="188" dir="0" index="7" bw="9" slack="1"/>
<pin id="189" dir="0" index="8" bw="9" slack="1"/>
<pin id="190" dir="0" index="9" bw="9" slack="1"/>
<pin id="191" dir="0" index="10" bw="9" slack="1"/>
<pin id="192" dir="0" index="11" bw="8" slack="0"/>
<pin id="193" dir="0" index="12" bw="8" slack="0"/>
<pin id="194" dir="0" index="13" bw="8" slack="0"/>
<pin id="195" dir="0" index="14" bw="8" slack="0"/>
<pin id="196" dir="0" index="15" bw="32" slack="1"/>
<pin id="197" dir="0" index="16" bw="32" slack="1"/>
<pin id="198" dir="0" index="17" bw="9" slack="1"/>
<pin id="199" dir="0" index="18" bw="32" slack="0"/>
<pin id="200" dir="0" index="19" bw="9" slack="1"/>
<pin id="201" dir="0" index="20" bw="32" slack="1"/>
<pin id="202" dir="0" index="21" bw="32" slack="1"/>
<pin id="203" dir="0" index="22" bw="32" slack="0"/>
<pin id="204" dir="0" index="23" bw="32" slack="0"/>
<pin id="205" dir="0" index="24" bw="32" slack="0"/>
<pin id="206" dir="0" index="25" bw="32" slack="0"/>
<pin id="207" dir="0" index="26" bw="9" slack="1"/>
<pin id="208" dir="0" index="27" bw="32" slack="0"/>
<pin id="209" dir="0" index="28" bw="32" slack="0"/>
<pin id="210" dir="0" index="29" bw="32" slack="0"/>
<pin id="211" dir="0" index="30" bw="32" slack="0"/>
<pin id="212" dir="1" index="31" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln253/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="empty_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="icmp_ln253_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="1"/>
<pin id="238" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln253/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="wo_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wo_1/2 "/>
</bind>
</comp>

<comp id="246" class="1005" name="p_read718_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="9" slack="1"/>
<pin id="248" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_read718 "/>
</bind>
</comp>

<comp id="251" class="1005" name="p_read617_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read617 "/>
</bind>
</comp>

<comp id="256" class="1005" name="p_read516_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read516 "/>
</bind>
</comp>

<comp id="261" class="1005" name="p_read415_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="9" slack="1"/>
<pin id="263" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_read415 "/>
</bind>
</comp>

<comp id="266" class="1005" name="p_read313_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read313 "/>
</bind>
</comp>

<comp id="271" class="1005" name="p_read212_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="1"/>
<pin id="273" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read212 "/>
</bind>
</comp>

<comp id="276" class="1005" name="co_1_read_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="9" slack="1"/>
<pin id="278" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="co_1_read "/>
</bind>
</comp>

<comp id="281" class="1005" name="ko_2_read_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="9" slack="1"/>
<pin id="283" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ko_2_read "/>
</bind>
</comp>

<comp id="286" class="1005" name="p_read19_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="9" slack="1"/>
<pin id="288" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_read19 "/>
</bind>
</comp>

<comp id="291" class="1005" name="p_read_20_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="9" slack="1"/>
<pin id="293" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_read_20 "/>
</bind>
</comp>

<comp id="296" class="1005" name="TILES_S_read_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="TILES_S_read "/>
</bind>
</comp>

<comp id="301" class="1005" name="TILES_R_read_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="TILES_R_read "/>
</bind>
</comp>

<comp id="306" class="1005" name="TILES_W_read_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="TILES_W_read "/>
</bind>
</comp>

<comp id="311" class="1005" name="empty_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="9" slack="1"/>
<pin id="313" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="316" class="1005" name="icmp_ln253_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln253 "/>
</bind>
</comp>

<comp id="320" class="1005" name="wo_1_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="wo_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="60" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="50" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="62" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="40" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="62" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="38" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="60" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="36" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="62" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="34" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="62" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="32" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="62" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="60" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="60" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="60" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="60" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="62" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="62" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="2" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="62" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="171"><net_src comp="64" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="172" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="213"><net_src comp="74" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="214"><net_src comp="6" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="215"><net_src comp="8" pin="0"/><net_sink comp="180" pin=4"/></net>

<net id="216"><net_src comp="10" pin="0"/><net_sink comp="180" pin=5"/></net>

<net id="217"><net_src comp="12" pin="0"/><net_sink comp="180" pin=6"/></net>

<net id="218"><net_src comp="22" pin="0"/><net_sink comp="180" pin=11"/></net>

<net id="219"><net_src comp="24" pin="0"/><net_sink comp="180" pin=12"/></net>

<net id="220"><net_src comp="26" pin="0"/><net_sink comp="180" pin=13"/></net>

<net id="221"><net_src comp="28" pin="0"/><net_sink comp="180" pin=14"/></net>

<net id="222"><net_src comp="172" pin="4"/><net_sink comp="180" pin=18"/></net>

<net id="223"><net_src comp="42" pin="0"/><net_sink comp="180" pin=22"/></net>

<net id="224"><net_src comp="44" pin="0"/><net_sink comp="180" pin=23"/></net>

<net id="225"><net_src comp="46" pin="0"/><net_sink comp="180" pin=24"/></net>

<net id="226"><net_src comp="48" pin="0"/><net_sink comp="180" pin=25"/></net>

<net id="227"><net_src comp="52" pin="0"/><net_sink comp="180" pin=27"/></net>

<net id="228"><net_src comp="54" pin="0"/><net_sink comp="180" pin=28"/></net>

<net id="229"><net_src comp="56" pin="0"/><net_sink comp="180" pin=29"/></net>

<net id="230"><net_src comp="58" pin="0"/><net_sink comp="180" pin=30"/></net>

<net id="234"><net_src comp="108" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="172" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="172" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="72" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="84" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="180" pin=26"/></net>

<net id="254"><net_src comp="90" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="180" pin=21"/></net>

<net id="259"><net_src comp="96" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="180" pin=20"/></net>

<net id="264"><net_src comp="102" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="180" pin=19"/></net>

<net id="269"><net_src comp="114" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="180" pin=16"/></net>

<net id="274"><net_src comp="120" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="180" pin=15"/></net>

<net id="279"><net_src comp="126" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="180" pin=10"/></net>

<net id="284"><net_src comp="132" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="180" pin=9"/></net>

<net id="289"><net_src comp="138" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="180" pin=8"/></net>

<net id="294"><net_src comp="144" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="180" pin=7"/></net>

<net id="299"><net_src comp="150" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="304"><net_src comp="156" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="309"><net_src comp="162" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="314"><net_src comp="231" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="180" pin=17"/></net>

<net id="319"><net_src comp="235" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="240" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="172" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weight_l2_0 | {}
	Port: weight_l2_1 | {}
	Port: weight_l2_2 | {}
	Port: weight_l2_3 | {}
	Port: data_l2_0 | {}
	Port: data_l2_1 | {}
	Port: data_l2_2 | {}
	Port: data_l2_3 | {}
	Port: output_l2_0 | {2 3 }
	Port: output_l2_1 | {2 3 }
	Port: output_l2_2 | {2 3 }
	Port: output_l2_3 | {2 3 }
	Port: output_l1_local_3 | {2 3 }
	Port: output_l1_local_2 | {2 3 }
	Port: output_l1_local_1 | {2 3 }
	Port: output_l1_local_0 | {2 3 }
 - Input state : 
	Port: dataflow_parent_loop_proc17 : TILES_W | {1 }
	Port: dataflow_parent_loop_proc17 : TILES_R | {1 }
	Port: dataflow_parent_loop_proc17 : TILES_S | {1 }
	Port: dataflow_parent_loop_proc17 : weight_l2_0 | {2 3 }
	Port: dataflow_parent_loop_proc17 : weight_l2_1 | {2 3 }
	Port: dataflow_parent_loop_proc17 : weight_l2_2 | {2 3 }
	Port: dataflow_parent_loop_proc17 : weight_l2_3 | {2 3 }
	Port: dataflow_parent_loop_proc17 : p_read | {1 }
	Port: dataflow_parent_loop_proc17 : p_read1 | {1 }
	Port: dataflow_parent_loop_proc17 : ko_2 | {1 }
	Port: dataflow_parent_loop_proc17 : co_1 | {1 }
	Port: dataflow_parent_loop_proc17 : data_l2_0 | {2 3 }
	Port: dataflow_parent_loop_proc17 : data_l2_1 | {2 3 }
	Port: dataflow_parent_loop_proc17 : data_l2_2 | {2 3 }
	Port: dataflow_parent_loop_proc17 : data_l2_3 | {2 3 }
	Port: dataflow_parent_loop_proc17 : p_read2 | {1 }
	Port: dataflow_parent_loop_proc17 : p_read3 | {1 }
	Port: dataflow_parent_loop_proc17 : ho | {1 }
	Port: dataflow_parent_loop_proc17 : p_read4 | {1 }
	Port: dataflow_parent_loop_proc17 : p_read5 | {1 }
	Port: dataflow_parent_loop_proc17 : p_read6 | {1 }
	Port: dataflow_parent_loop_proc17 : output_l2_0 | {}
	Port: dataflow_parent_loop_proc17 : output_l2_1 | {}
	Port: dataflow_parent_loop_proc17 : output_l2_2 | {}
	Port: dataflow_parent_loop_proc17 : output_l2_3 | {}
	Port: dataflow_parent_loop_proc17 : p_read7 | {1 }
	Port: dataflow_parent_loop_proc17 : output_l1_local_3 | {2 3 }
	Port: dataflow_parent_loop_proc17 : output_l1_local_2 | {2 3 }
	Port: dataflow_parent_loop_proc17 : output_l1_local_1 | {2 3 }
	Port: dataflow_parent_loop_proc17 : output_l1_local_0 | {2 3 }
  - Chain level:
	State 1
	State 2
		specdataflowpipeline_ln253 : 1
		icmp_ln253 : 1
		wo_1 : 1
		br_ln253 : 2
		call_ln253 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|---------|---------|
| Operation|             Functional Unit            |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_dataflow_parent_loop_proc16_fu_180 |    16   |    30   |  24.177 |   4102  |   3410  |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|    add   |               wo_1_fu_240              |    0    |    0    |    0    |    0    |    39   |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|   icmp   |            icmp_ln253_fu_235           |    0    |    0    |    0    |    0    |    20   |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          |          p_read718_read_fu_84          |    0    |    0    |    0    |    0    |    0    |
|          |          p_read617_read_fu_90          |    0    |    0    |    0    |    0    |    0    |
|          |          p_read516_read_fu_96          |    0    |    0    |    0    |    0    |    0    |
|          |          p_read415_read_fu_102         |    0    |    0    |    0    |    0    |    0    |
|          |           ho_read_read_fu_108          |    0    |    0    |    0    |    0    |    0    |
|          |          p_read313_read_fu_114         |    0    |    0    |    0    |    0    |    0    |
|   read   |          p_read212_read_fu_120         |    0    |    0    |    0    |    0    |    0    |
|          |          co_1_read_read_fu_126         |    0    |    0    |    0    |    0    |    0    |
|          |          ko_2_read_read_fu_132         |    0    |    0    |    0    |    0    |    0    |
|          |          p_read19_read_fu_138          |    0    |    0    |    0    |    0    |    0    |
|          |          p_read_20_read_fu_144         |    0    |    0    |    0    |    0    |    0    |
|          |        TILES_S_read_read_fu_150        |    0    |    0    |    0    |    0    |    0    |
|          |        TILES_R_read_read_fu_156        |    0    |    0    |    0    |    0    |    0    |
|          |        TILES_W_read_read_fu_162        |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|   trunc  |              empty_fu_231              |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                        |    16   |    30   |  24.177 |   4102  |   3469  |
|----------|----------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|TILES_R_read_reg_301|   32   |
|TILES_S_read_reg_296|   32   |
|TILES_W_read_reg_306|   32   |
|  co_1_read_reg_276 |    9   |
|    empty_reg_311   |    9   |
| icmp_ln253_reg_316 |    1   |
|  ko_2_read_reg_281 |    9   |
|  p_read19_reg_286  |    9   |
|  p_read212_reg_271 |   32   |
|  p_read313_reg_266 |   32   |
|  p_read415_reg_261 |    9   |
|  p_read516_reg_256 |   32   |
|  p_read617_reg_251 |   32   |
|  p_read718_reg_246 |    9   |
|  p_read_20_reg_291 |    9   |
|    wo_1_reg_320    |   32   |
|     wo_reg_168     |   32   |
+--------------------+--------+
|        Total       |   352  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| wo_reg_168 |  p0  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   64   ||  0.603  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   16   |   30   |   24   |  4102  |  3469  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |    -   |   352  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   16   |   30   |   24   |  4454  |  3478  |
+-----------+--------+--------+--------+--------+--------+
