Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto caa8ad16bdf64adfa420ed0bd6e1201c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_alu_behav xil_defaultlib.tb_alu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'SELECT' [C:/fpga-8-bit-processor/fpga-8-bit-processor/fpga-8-bit-processor.srcs/sim_1/new/tb_alu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'DATA1' [C:/fpga-8-bit-processor/fpga-8-bit-processor/fpga-8-bit-processor.srcs/sim_1/new/tb_alu.v:38]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'DATA2' [C:/fpga-8-bit-processor/fpga-8-bit-processor/fpga-8-bit-processor.srcs/sim_1/new/tb_alu.v:39]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'RESULT' is not permitted [C:/fpga-8-bit-processor/fpga-8-bit-processor/fpga-8-bit-processor.srcs/sim_1/new/tb_alu.v:35]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'ZERO' is not permitted [C:/fpga-8-bit-processor/fpga-8-bit-processor/fpga-8-bit-processor.srcs/sim_1/new/tb_alu.v:36]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
