Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May 23 08:50:05 2021
| Host         : AN-GUANGYAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cpu_top_timing_summary_routed.rpt -pb cpu_top_timing_summary_routed.pb -rpx cpu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3099)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (778)
5. checking no_input_delay (27)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3099)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clock (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[10]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[13]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[14]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[17]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[18]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[19]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[20]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[21]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[22]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[25]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[26]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[29]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_ifetch/pc_reg[31]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[4]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[6]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[8]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[9]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: u_upg/inst/upg_inst/rdStat_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (778)
--------------------------------------------------
 There are 778 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (27)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.760     -310.042                    541                 3121        0.071        0.000                      0                 3121        2.633        0.000                       0                  1339  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
u_clk/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_cpuclk   {0.000 21.739}       43.478          23.000          
  clk_out2_cpuclk   {0.000 50.000}       100.000         10.000          
  clkfbout_cpuclk   {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
u_clk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_cpuclk        -0.146       -0.227                      3                 2692        0.670        0.000                      0                 2692       21.239        0.000                       0                  1163  
  clk_out2_cpuclk        93.782        0.000                      0                  301        0.071        0.000                      0                  301       49.020        0.000                       0                   172  
  clkfbout_cpuclk                                                                                                                                                     2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_cpuclk  clk_out1_cpuclk       -1.760     -310.042                    541                  656        0.137        0.000                      0                  656  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  u_clk/inst/clk_in1
  To Clock:  u_clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_clk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            3  Failing Endpoints,  Worst Slack       -0.146ns,  Total Violation       -0.227ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.670ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.146ns  (required time - arrival time)
  Source:                 u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.446ns  (logic 4.729ns (23.130%)  route 15.717ns (76.870%))
  Logic Levels:           12  (LUT3=3 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.112ns = ( 21.628 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.195ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.299    -3.237    u_rom/clk_out1
    SLICE_X53Y91         LUT4 (Prop_lut4_I3_O)        0.152    -3.085 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           0.910    -2.175    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.304    -1.871 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.676    -0.195    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     2.259 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.862     4.121    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21][2]
    SLICE_X28Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.245 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=258, routed)         1.640     5.885    u_decode/douta[2]
    SLICE_X35Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.009 r  u_decode/u_ram_32x16384_i_188/O
                         net (fo=1, routed)           0.000     6.009    u_decode/u_ram_32x16384_i_188_n_0
    SLICE_X35Y91         MUXF7 (Prop_muxf7_I1_O)      0.245     6.254 r  u_decode/u_ram_32x16384_i_105/O
                         net (fo=1, routed)           0.816     7.070    u_decode/u_ram_32x16384_i_105_n_0
    SLICE_X35Y90         LUT6 (Prop_lut6_I3_O)        0.298     7.368 r  u_decode/u_ram_32x16384_i_77/O
                         net (fo=10, routed)          0.881     8.248    u_rom/read_data_2[29]
    SLICE_X39Y85         LUT3 (Prop_lut3_I0_O)        0.124     8.372 r  u_rom/registers[0][29]_i_9/O
                         net (fo=29, routed)          1.004     9.376    u_rom/bbstub_douta[15][20]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.152     9.528 r  u_rom/u_ram_32x16384_i_296/O
                         net (fo=2, routed)           0.905    10.433    u_rom/registers[0][29]_i_3_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.332    10.765 r  u_rom/u_ram_32x16384_i_161/O
                         net (fo=2, routed)           0.858    11.623    u_rom/registers[0][5]_i_22_0
    SLICE_X51Y84         LUT3 (Prop_lut3_I2_O)        0.152    11.775 r  u_rom/registers[0][9]_i_15/O
                         net (fo=2, routed)           0.606    12.381    u_rom/registers[0][9]_i_15_n_0
    SLICE_X55Y84         LUT5 (Prop_lut5_I0_O)        0.326    12.707 r  u_rom/registers[0][8]_i_9/O
                         net (fo=1, routed)           0.755    13.462    u_rom/registers[0][8]_i_9_n_0
    SLICE_X56Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.586 r  u_rom/registers[0][8]_i_5/O
                         net (fo=1, routed)           0.689    14.276    u_rom/registers[0][8]_i_5_n_0
    SLICE_X56Y82         LUT5 (Prop_lut5_I3_O)        0.124    14.400 r  u_rom/registers[0][8]_i_3/O
                         net (fo=2, routed)           1.255    15.655    u_rom/alu_result[8]
    SLICE_X62Y82         LUT4 (Prop_lut4_I3_O)        0.150    15.805 r  u_rom/u_ram_32x16384_i_8/O
                         net (fo=15, routed)          4.445    20.250    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y20         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.044    18.826    u_mem/clk_out1
    SLICE_X53Y91         LUT4 (Prop_lut4_I3_O)        0.122    18.948 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.802    19.749    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    20.003 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.624    21.628    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    21.049    
                         clock uncertainty           -0.175    20.874    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.770    20.104    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.104    
                         arrival time                         -20.250    
  -------------------------------------------------------------------
                         slack                                 -0.146    

Slack (VIOLATED) :        -0.066ns  (required time - arrival time)
  Source:                 u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.280ns  (logic 4.729ns (23.318%)  route 15.551ns (76.682%))
  Logic Levels:           12  (LUT3=3 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.197ns = ( 21.542 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.195ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.299    -3.237    u_rom/clk_out1
    SLICE_X53Y91         LUT4 (Prop_lut4_I3_O)        0.152    -3.085 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           0.910    -2.175    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.304    -1.871 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.676    -0.195    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     2.259 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.862     4.121    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21][2]
    SLICE_X28Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.245 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=258, routed)         1.640     5.885    u_decode/douta[2]
    SLICE_X35Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.009 r  u_decode/u_ram_32x16384_i_188/O
                         net (fo=1, routed)           0.000     6.009    u_decode/u_ram_32x16384_i_188_n_0
    SLICE_X35Y91         MUXF7 (Prop_muxf7_I1_O)      0.245     6.254 r  u_decode/u_ram_32x16384_i_105/O
                         net (fo=1, routed)           0.816     7.070    u_decode/u_ram_32x16384_i_105_n_0
    SLICE_X35Y90         LUT6 (Prop_lut6_I3_O)        0.298     7.368 r  u_decode/u_ram_32x16384_i_77/O
                         net (fo=10, routed)          0.881     8.248    u_rom/read_data_2[29]
    SLICE_X39Y85         LUT3 (Prop_lut3_I0_O)        0.124     8.372 r  u_rom/registers[0][29]_i_9/O
                         net (fo=29, routed)          1.004     9.376    u_rom/bbstub_douta[15][20]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.152     9.528 r  u_rom/u_ram_32x16384_i_296/O
                         net (fo=2, routed)           0.905    10.433    u_rom/registers[0][29]_i_3_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.332    10.765 r  u_rom/u_ram_32x16384_i_161/O
                         net (fo=2, routed)           0.858    11.623    u_rom/registers[0][5]_i_22_0
    SLICE_X51Y84         LUT3 (Prop_lut3_I2_O)        0.152    11.775 r  u_rom/registers[0][9]_i_15/O
                         net (fo=2, routed)           0.606    12.381    u_rom/registers[0][9]_i_15_n_0
    SLICE_X55Y84         LUT5 (Prop_lut5_I0_O)        0.326    12.707 r  u_rom/registers[0][8]_i_9/O
                         net (fo=1, routed)           0.755    13.462    u_rom/registers[0][8]_i_9_n_0
    SLICE_X56Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.586 r  u_rom/registers[0][8]_i_5/O
                         net (fo=1, routed)           0.689    14.276    u_rom/registers[0][8]_i_5_n_0
    SLICE_X56Y82         LUT5 (Prop_lut5_I3_O)        0.124    14.400 r  u_rom/registers[0][8]_i_3/O
                         net (fo=2, routed)           1.255    15.655    u_rom/alu_result[8]
    SLICE_X62Y82         LUT4 (Prop_lut4_I3_O)        0.150    15.805 r  u_rom/u_ram_32x16384_i_8/O
                         net (fo=15, routed)          4.280    20.085    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y15         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.044    18.826    u_mem/clk_out1
    SLICE_X53Y91         LUT4 (Prop_lut4_I3_O)        0.122    18.948 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.802    19.749    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    20.003 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.539    21.542    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    20.963    
                         clock uncertainty           -0.175    20.789    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.770    20.019    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.019    
                         arrival time                         -20.085    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.015ns  (required time - arrival time)
  Source:                 u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.222ns  (logic 4.729ns (23.386%)  route 15.493ns (76.614%))
  Logic Levels:           12  (LUT3=3 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.184ns = ( 21.555 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.195ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.299    -3.237    u_rom/clk_out1
    SLICE_X53Y91         LUT4 (Prop_lut4_I3_O)        0.152    -3.085 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           0.910    -2.175    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.304    -1.871 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.676    -0.195    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     2.259 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.862     4.121    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21][2]
    SLICE_X28Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.245 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=258, routed)         1.640     5.885    u_decode/douta[2]
    SLICE_X35Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.009 r  u_decode/u_ram_32x16384_i_188/O
                         net (fo=1, routed)           0.000     6.009    u_decode/u_ram_32x16384_i_188_n_0
    SLICE_X35Y91         MUXF7 (Prop_muxf7_I1_O)      0.245     6.254 r  u_decode/u_ram_32x16384_i_105/O
                         net (fo=1, routed)           0.816     7.070    u_decode/u_ram_32x16384_i_105_n_0
    SLICE_X35Y90         LUT6 (Prop_lut6_I3_O)        0.298     7.368 r  u_decode/u_ram_32x16384_i_77/O
                         net (fo=10, routed)          0.881     8.248    u_rom/read_data_2[29]
    SLICE_X39Y85         LUT3 (Prop_lut3_I0_O)        0.124     8.372 r  u_rom/registers[0][29]_i_9/O
                         net (fo=29, routed)          1.004     9.376    u_rom/bbstub_douta[15][20]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.152     9.528 r  u_rom/u_ram_32x16384_i_296/O
                         net (fo=2, routed)           0.905    10.433    u_rom/registers[0][29]_i_3_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.332    10.765 r  u_rom/u_ram_32x16384_i_161/O
                         net (fo=2, routed)           0.858    11.623    u_rom/registers[0][5]_i_22_0
    SLICE_X51Y84         LUT3 (Prop_lut3_I2_O)        0.152    11.775 r  u_rom/registers[0][9]_i_15/O
                         net (fo=2, routed)           0.754    12.529    u_rom/registers[0][9]_i_15_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I2_O)        0.326    12.855 r  u_rom/registers[0][9]_i_9/O
                         net (fo=1, routed)           0.471    13.326    u_rom/registers[0][9]_i_9_n_0
    SLICE_X53Y84         LUT5 (Prop_lut5_I0_O)        0.124    13.450 r  u_rom/registers[0][9]_i_5/O
                         net (fo=1, routed)           0.650    14.101    u_rom/registers[0][9]_i_5_n_0
    SLICE_X53Y83         LUT5 (Prop_lut5_I3_O)        0.124    14.225 r  u_rom/registers[0][9]_i_3/O
                         net (fo=2, routed)           1.169    15.394    u_rom/alu_result[9]
    SLICE_X62Y82         LUT4 (Prop_lut4_I3_O)        0.150    15.544 r  u_rom/u_ram_32x16384_i_7/O
                         net (fo=15, routed)          4.483    20.026    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y19         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.044    18.826    u_mem/clk_out1
    SLICE_X53Y91         LUT4 (Prop_lut4_I3_O)        0.122    18.948 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.802    19.749    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    20.003 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.552    21.555    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    20.976    
                         clock uncertainty           -0.175    20.802    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.790    20.012    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.012    
                         arrival time                         -20.026    
  -------------------------------------------------------------------
                         slack                                 -0.015    

Slack (MET) :             0.039ns  (required time - arrival time)
  Source:                 u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.272ns  (logic 4.729ns (23.327%)  route 15.543ns (76.673%))
  Logic Levels:           12  (LUT3=3 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.100ns = ( 21.639 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.195ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.299    -3.237    u_rom/clk_out1
    SLICE_X53Y91         LUT4 (Prop_lut4_I3_O)        0.152    -3.085 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           0.910    -2.175    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.304    -1.871 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.676    -0.195    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     2.259 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.862     4.121    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21][2]
    SLICE_X28Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.245 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=258, routed)         1.640     5.885    u_decode/douta[2]
    SLICE_X35Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.009 r  u_decode/u_ram_32x16384_i_188/O
                         net (fo=1, routed)           0.000     6.009    u_decode/u_ram_32x16384_i_188_n_0
    SLICE_X35Y91         MUXF7 (Prop_muxf7_I1_O)      0.245     6.254 r  u_decode/u_ram_32x16384_i_105/O
                         net (fo=1, routed)           0.816     7.070    u_decode/u_ram_32x16384_i_105_n_0
    SLICE_X35Y90         LUT6 (Prop_lut6_I3_O)        0.298     7.368 r  u_decode/u_ram_32x16384_i_77/O
                         net (fo=10, routed)          0.881     8.248    u_rom/read_data_2[29]
    SLICE_X39Y85         LUT3 (Prop_lut3_I0_O)        0.124     8.372 r  u_rom/registers[0][29]_i_9/O
                         net (fo=29, routed)          1.004     9.376    u_rom/bbstub_douta[15][20]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.152     9.528 r  u_rom/u_ram_32x16384_i_296/O
                         net (fo=2, routed)           0.905    10.433    u_rom/registers[0][29]_i_3_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.332    10.765 r  u_rom/u_ram_32x16384_i_161/O
                         net (fo=2, routed)           0.858    11.623    u_rom/registers[0][5]_i_22_0
    SLICE_X51Y84         LUT3 (Prop_lut3_I2_O)        0.152    11.775 r  u_rom/registers[0][9]_i_15/O
                         net (fo=2, routed)           0.606    12.381    u_rom/registers[0][9]_i_15_n_0
    SLICE_X55Y84         LUT5 (Prop_lut5_I0_O)        0.326    12.707 r  u_rom/registers[0][8]_i_9/O
                         net (fo=1, routed)           0.755    13.462    u_rom/registers[0][8]_i_9_n_0
    SLICE_X56Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.586 r  u_rom/registers[0][8]_i_5/O
                         net (fo=1, routed)           0.689    14.276    u_rom/registers[0][8]_i_5_n_0
    SLICE_X56Y82         LUT5 (Prop_lut5_I3_O)        0.124    14.400 r  u_rom/registers[0][8]_i_3/O
                         net (fo=2, routed)           1.255    15.655    u_rom/alu_result[8]
    SLICE_X62Y82         LUT4 (Prop_lut4_I3_O)        0.150    15.805 r  u_rom/u_ram_32x16384_i_8/O
                         net (fo=15, routed)          4.272    20.077    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y16         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.044    18.826    u_mem/clk_out1
    SLICE_X53Y91         LUT4 (Prop_lut4_I3_O)        0.122    18.948 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.802    19.749    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    20.003 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.636    21.639    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    21.060    
                         clock uncertainty           -0.175    20.886    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.770    20.116    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.116    
                         arrival time                         -20.077    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.885ns  (logic 4.399ns (22.123%)  route 15.486ns (77.877%))
  Logic Levels:           10  (LUT3=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.192ns = ( 21.547 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.010ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.299    -3.237    u_rom/clk_out1
    SLICE_X53Y91         LUT4 (Prop_lut4_I3_O)        0.152    -3.085 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           0.910    -2.175    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.304    -1.871 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.861    -0.010    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     2.444 f  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.726     4.169    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30][5]
    SLICE_X24Y49         LUT6 (Prop_lut6_I1_O)        0.124     4.293 f  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=72, routed)          2.354     6.648    u_rom/instruction[28]
    SLICE_X39Y78         LUT6 (Prop_lut6_I1_O)        0.124     6.772 r  u_rom/registers[0][31]_i_23/O
                         net (fo=162, routed)         1.083     7.855    u_rom/alu_src
    SLICE_X36Y85         LUT3 (Prop_lut3_I1_O)        0.118     7.973 r  u_rom/registers[0][30]_i_10/O
                         net (fo=31, routed)          1.091     9.064    u_rom/bbstub_douta[15][21]
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.352     9.416 r  u_rom/registers[0][8]_i_31/O
                         net (fo=2, routed)           0.663    10.079    u_decode/registers[0][6]_i_34
    SLICE_X45Y84         LUT5 (Prop_lut5_I4_O)        0.348    10.427 r  u_decode/registers[0][6]_i_52/O
                         net (fo=5, routed)           0.895    11.322    u_decode/registers[0][8]_i_31
    SLICE_X44Y85         LUT3 (Prop_lut3_I0_O)        0.154    11.476 r  u_decode/registers[0][1]_i_16/O
                         net (fo=3, routed)           1.034    12.510    u_decode/registers[0][1]_i_16_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I2_O)        0.327    12.837 r  u_decode/registers[0][1]_i_9/O
                         net (fo=1, routed)           0.858    13.695    u_rom/registers[0][1]_i_3_1
    SLICE_X50Y85         LUT6 (Prop_lut6_I0_O)        0.124    13.819 r  u_rom/registers[0][1]_i_5/O
                         net (fo=1, routed)           0.545    14.364    u_rom/registers[0][1]_i_5_n_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I3_O)        0.124    14.488 r  u_rom/registers[0][1]_i_3/O
                         net (fo=20, routed)          1.358    15.846    u_rom/alu_result[1]
    SLICE_X63Y82         LUT4 (Prop_lut4_I3_O)        0.150    15.996 r  u_rom/u_ram_32x16384_i_15/O
                         net (fo=15, routed)          3.878    19.874    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y16         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.044    18.826    u_mem/clk_out1
    SLICE_X53Y91         LUT4 (Prop_lut4_I3_O)        0.122    18.948 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.802    19.749    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    20.003 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.544    21.547    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    20.968    
                         clock uncertainty           -0.175    20.794    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.768    20.026    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.026    
                         arrival time                         -19.874    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.032ns  (logic 4.729ns (23.608%)  route 15.303ns (76.392%))
  Logic Levels:           12  (LUT3=3 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.192ns = ( 21.547 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.195ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.299    -3.237    u_rom/clk_out1
    SLICE_X53Y91         LUT4 (Prop_lut4_I3_O)        0.152    -3.085 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           0.910    -2.175    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.304    -1.871 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.676    -0.195    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     2.259 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.862     4.121    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21][2]
    SLICE_X28Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.245 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=258, routed)         1.640     5.885    u_decode/douta[2]
    SLICE_X35Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.009 r  u_decode/u_ram_32x16384_i_188/O
                         net (fo=1, routed)           0.000     6.009    u_decode/u_ram_32x16384_i_188_n_0
    SLICE_X35Y91         MUXF7 (Prop_muxf7_I1_O)      0.245     6.254 r  u_decode/u_ram_32x16384_i_105/O
                         net (fo=1, routed)           0.816     7.070    u_decode/u_ram_32x16384_i_105_n_0
    SLICE_X35Y90         LUT6 (Prop_lut6_I3_O)        0.298     7.368 r  u_decode/u_ram_32x16384_i_77/O
                         net (fo=10, routed)          0.881     8.248    u_rom/read_data_2[29]
    SLICE_X39Y85         LUT3 (Prop_lut3_I0_O)        0.124     8.372 r  u_rom/registers[0][29]_i_9/O
                         net (fo=29, routed)          1.004     9.376    u_rom/bbstub_douta[15][20]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.152     9.528 r  u_rom/u_ram_32x16384_i_296/O
                         net (fo=2, routed)           0.905    10.433    u_rom/registers[0][29]_i_3_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.332    10.765 r  u_rom/u_ram_32x16384_i_161/O
                         net (fo=2, routed)           0.858    11.623    u_rom/registers[0][5]_i_22_0
    SLICE_X51Y84         LUT3 (Prop_lut3_I2_O)        0.152    11.775 r  u_rom/registers[0][9]_i_15/O
                         net (fo=2, routed)           0.606    12.381    u_rom/registers[0][9]_i_15_n_0
    SLICE_X55Y84         LUT5 (Prop_lut5_I0_O)        0.326    12.707 r  u_rom/registers[0][8]_i_9/O
                         net (fo=1, routed)           0.755    13.462    u_rom/registers[0][8]_i_9_n_0
    SLICE_X56Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.586 r  u_rom/registers[0][8]_i_5/O
                         net (fo=1, routed)           0.689    14.276    u_rom/registers[0][8]_i_5_n_0
    SLICE_X56Y82         LUT5 (Prop_lut5_I3_O)        0.124    14.400 r  u_rom/registers[0][8]_i_3/O
                         net (fo=2, routed)           1.255    15.655    u_rom/alu_result[8]
    SLICE_X62Y82         LUT4 (Prop_lut4_I3_O)        0.150    15.805 r  u_rom/u_ram_32x16384_i_8/O
                         net (fo=15, routed)          4.031    19.836    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y16         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.044    18.826    u_mem/clk_out1
    SLICE_X53Y91         LUT4 (Prop_lut4_I3_O)        0.122    18.948 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.802    19.749    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    20.003 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.544    21.547    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    20.968    
                         clock uncertainty           -0.175    20.794    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.770    20.024    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.024    
                         arrival time                         -19.836    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.108ns  (logic 4.729ns (23.518%)  route 15.379ns (76.482%))
  Logic Levels:           12  (LUT3=3 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.100ns = ( 21.639 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.195ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.299    -3.237    u_rom/clk_out1
    SLICE_X53Y91         LUT4 (Prop_lut4_I3_O)        0.152    -3.085 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           0.910    -2.175    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.304    -1.871 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.676    -0.195    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     2.259 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.862     4.121    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21][2]
    SLICE_X28Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.245 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=258, routed)         1.640     5.885    u_decode/douta[2]
    SLICE_X35Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.009 r  u_decode/u_ram_32x16384_i_188/O
                         net (fo=1, routed)           0.000     6.009    u_decode/u_ram_32x16384_i_188_n_0
    SLICE_X35Y91         MUXF7 (Prop_muxf7_I1_O)      0.245     6.254 r  u_decode/u_ram_32x16384_i_105/O
                         net (fo=1, routed)           0.816     7.070    u_decode/u_ram_32x16384_i_105_n_0
    SLICE_X35Y90         LUT6 (Prop_lut6_I3_O)        0.298     7.368 r  u_decode/u_ram_32x16384_i_77/O
                         net (fo=10, routed)          0.881     8.248    u_rom/read_data_2[29]
    SLICE_X39Y85         LUT3 (Prop_lut3_I0_O)        0.124     8.372 r  u_rom/registers[0][29]_i_9/O
                         net (fo=29, routed)          1.004     9.376    u_rom/bbstub_douta[15][20]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.152     9.528 r  u_rom/u_ram_32x16384_i_296/O
                         net (fo=2, routed)           0.905    10.433    u_rom/registers[0][29]_i_3_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.332    10.765 r  u_rom/u_ram_32x16384_i_161/O
                         net (fo=2, routed)           0.858    11.623    u_rom/registers[0][5]_i_22_0
    SLICE_X51Y84         LUT3 (Prop_lut3_I2_O)        0.152    11.775 r  u_rom/registers[0][9]_i_15/O
                         net (fo=2, routed)           0.606    12.381    u_rom/registers[0][9]_i_15_n_0
    SLICE_X55Y84         LUT5 (Prop_lut5_I0_O)        0.326    12.707 r  u_rom/registers[0][8]_i_9/O
                         net (fo=1, routed)           0.755    13.462    u_rom/registers[0][8]_i_9_n_0
    SLICE_X56Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.586 r  u_rom/registers[0][8]_i_5/O
                         net (fo=1, routed)           0.689    14.276    u_rom/registers[0][8]_i_5_n_0
    SLICE_X56Y82         LUT5 (Prop_lut5_I3_O)        0.124    14.400 r  u_rom/registers[0][8]_i_3/O
                         net (fo=2, routed)           1.255    15.655    u_rom/alu_result[8]
    SLICE_X62Y82         LUT4 (Prop_lut4_I3_O)        0.150    15.805 r  u_rom/u_ram_32x16384_i_8/O
                         net (fo=15, routed)          4.107    19.912    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y19         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.044    18.826    u_mem/clk_out1
    SLICE_X53Y91         LUT4 (Prop_lut4_I3_O)        0.122    18.948 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.802    19.749    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    20.003 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.636    21.639    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    21.060    
                         clock uncertainty           -0.175    20.886    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.770    20.116    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.116    
                         arrival time                         -19.912    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.000ns  (logic 4.729ns (23.645%)  route 15.271ns (76.355%))
  Logic Levels:           12  (LUT3=3 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.185ns = ( 21.554 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.195ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.299    -3.237    u_rom/clk_out1
    SLICE_X53Y91         LUT4 (Prop_lut4_I3_O)        0.152    -3.085 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           0.910    -2.175    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.304    -1.871 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.676    -0.195    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     2.259 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.862     4.121    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21][2]
    SLICE_X28Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.245 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=258, routed)         1.640     5.885    u_decode/douta[2]
    SLICE_X35Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.009 r  u_decode/u_ram_32x16384_i_188/O
                         net (fo=1, routed)           0.000     6.009    u_decode/u_ram_32x16384_i_188_n_0
    SLICE_X35Y91         MUXF7 (Prop_muxf7_I1_O)      0.245     6.254 r  u_decode/u_ram_32x16384_i_105/O
                         net (fo=1, routed)           0.816     7.070    u_decode/u_ram_32x16384_i_105_n_0
    SLICE_X35Y90         LUT6 (Prop_lut6_I3_O)        0.298     7.368 r  u_decode/u_ram_32x16384_i_77/O
                         net (fo=10, routed)          0.881     8.248    u_rom/read_data_2[29]
    SLICE_X39Y85         LUT3 (Prop_lut3_I0_O)        0.124     8.372 r  u_rom/registers[0][29]_i_9/O
                         net (fo=29, routed)          1.004     9.376    u_rom/bbstub_douta[15][20]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.152     9.528 r  u_rom/u_ram_32x16384_i_296/O
                         net (fo=2, routed)           0.905    10.433    u_rom/registers[0][29]_i_3_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.332    10.765 r  u_rom/u_ram_32x16384_i_161/O
                         net (fo=2, routed)           0.858    11.623    u_rom/registers[0][5]_i_22_0
    SLICE_X51Y84         LUT3 (Prop_lut3_I2_O)        0.152    11.775 r  u_rom/registers[0][9]_i_15/O
                         net (fo=2, routed)           0.754    12.529    u_rom/registers[0][9]_i_15_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I2_O)        0.326    12.855 r  u_rom/registers[0][9]_i_9/O
                         net (fo=1, routed)           0.471    13.326    u_rom/registers[0][9]_i_9_n_0
    SLICE_X53Y84         LUT5 (Prop_lut5_I0_O)        0.124    13.450 r  u_rom/registers[0][9]_i_5/O
                         net (fo=1, routed)           0.650    14.101    u_rom/registers[0][9]_i_5_n_0
    SLICE_X53Y83         LUT5 (Prop_lut5_I3_O)        0.124    14.225 r  u_rom/registers[0][9]_i_3/O
                         net (fo=2, routed)           1.169    15.394    u_rom/alu_result[9]
    SLICE_X62Y82         LUT4 (Prop_lut4_I3_O)        0.150    15.544 r  u_rom/u_ram_32x16384_i_7/O
                         net (fo=15, routed)          4.261    19.805    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y18         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.044    18.826    u_mem/clk_out1
    SLICE_X53Y91         LUT4 (Prop_lut4_I3_O)        0.122    18.948 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.802    19.749    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    20.003 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.551    21.554    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    20.975    
                         clock uncertainty           -0.175    20.801    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.790    20.011    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.011    
                         arrival time                         -19.805    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.870ns  (logic 4.399ns (22.139%)  route 15.471ns (77.861%))
  Logic Levels:           10  (LUT3=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.096ns = ( 21.643 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.010ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.299    -3.237    u_rom/clk_out1
    SLICE_X53Y91         LUT4 (Prop_lut4_I3_O)        0.152    -3.085 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           0.910    -2.175    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.304    -1.871 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.861    -0.010    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     2.444 f  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.726     4.169    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30][5]
    SLICE_X24Y49         LUT6 (Prop_lut6_I1_O)        0.124     4.293 f  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=72, routed)          2.354     6.648    u_rom/instruction[28]
    SLICE_X39Y78         LUT6 (Prop_lut6_I1_O)        0.124     6.772 r  u_rom/registers[0][31]_i_23/O
                         net (fo=162, routed)         1.083     7.855    u_rom/alu_src
    SLICE_X36Y85         LUT3 (Prop_lut3_I1_O)        0.118     7.973 r  u_rom/registers[0][30]_i_10/O
                         net (fo=31, routed)          1.091     9.064    u_rom/bbstub_douta[15][21]
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.352     9.416 r  u_rom/registers[0][8]_i_31/O
                         net (fo=2, routed)           0.663    10.079    u_decode/registers[0][6]_i_34
    SLICE_X45Y84         LUT5 (Prop_lut5_I4_O)        0.348    10.427 r  u_decode/registers[0][6]_i_52/O
                         net (fo=5, routed)           0.895    11.322    u_decode/registers[0][8]_i_31
    SLICE_X44Y85         LUT3 (Prop_lut3_I0_O)        0.154    11.476 r  u_decode/registers[0][1]_i_16/O
                         net (fo=3, routed)           1.034    12.510    u_decode/registers[0][1]_i_16_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I2_O)        0.327    12.837 r  u_decode/registers[0][1]_i_9/O
                         net (fo=1, routed)           0.858    13.695    u_rom/registers[0][1]_i_3_1
    SLICE_X50Y85         LUT6 (Prop_lut6_I0_O)        0.124    13.819 r  u_rom/registers[0][1]_i_5/O
                         net (fo=1, routed)           0.545    14.364    u_rom/registers[0][1]_i_5_n_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I3_O)        0.124    14.488 r  u_rom/registers[0][1]_i_3/O
                         net (fo=20, routed)          1.358    15.846    u_rom/alu_result[1]
    SLICE_X63Y82         LUT4 (Prop_lut4_I3_O)        0.150    15.996 r  u_rom/u_ram_32x16384_i_15/O
                         net (fo=15, routed)          3.863    19.860    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[1]
    RAMB36_X3Y17         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.044    18.826    u_mem/clk_out1
    SLICE_X53Y91         LUT4 (Prop_lut4_I3_O)        0.122    18.948 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.802    19.749    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    20.003 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.640    21.643    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    21.064    
                         clock uncertainty           -0.175    20.890    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.768    20.122    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.122    
                         arrival time                         -19.860    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.768ns  (logic 4.399ns (22.254%)  route 15.369ns (77.746%))
  Logic Levels:           10  (LUT3=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.197ns = ( 21.543 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.010ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.299    -3.237    u_rom/clk_out1
    SLICE_X53Y91         LUT4 (Prop_lut4_I3_O)        0.152    -3.085 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           0.910    -2.175    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.304    -1.871 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.861    -0.010    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     2.444 f  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.726     4.169    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30][5]
    SLICE_X24Y49         LUT6 (Prop_lut6_I1_O)        0.124     4.293 f  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=72, routed)          2.354     6.648    u_rom/instruction[28]
    SLICE_X39Y78         LUT6 (Prop_lut6_I1_O)        0.124     6.772 r  u_rom/registers[0][31]_i_23/O
                         net (fo=162, routed)         1.083     7.855    u_rom/alu_src
    SLICE_X36Y85         LUT3 (Prop_lut3_I1_O)        0.118     7.973 r  u_rom/registers[0][30]_i_10/O
                         net (fo=31, routed)          1.091     9.064    u_rom/bbstub_douta[15][21]
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.352     9.416 r  u_rom/registers[0][8]_i_31/O
                         net (fo=2, routed)           0.663    10.079    u_decode/registers[0][6]_i_34
    SLICE_X45Y84         LUT5 (Prop_lut5_I4_O)        0.348    10.427 r  u_decode/registers[0][6]_i_52/O
                         net (fo=5, routed)           0.895    11.322    u_decode/registers[0][8]_i_31
    SLICE_X44Y85         LUT3 (Prop_lut3_I0_O)        0.154    11.476 r  u_decode/registers[0][1]_i_16/O
                         net (fo=3, routed)           1.034    12.510    u_decode/registers[0][1]_i_16_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I2_O)        0.327    12.837 r  u_decode/registers[0][1]_i_9/O
                         net (fo=1, routed)           0.858    13.695    u_rom/registers[0][1]_i_3_1
    SLICE_X50Y85         LUT6 (Prop_lut6_I0_O)        0.124    13.819 r  u_rom/registers[0][1]_i_5/O
                         net (fo=1, routed)           0.545    14.364    u_rom/registers[0][1]_i_5_n_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I3_O)        0.124    14.488 r  u_rom/registers[0][1]_i_3/O
                         net (fo=20, routed)          1.358    15.846    u_rom/alu_result[1]
    SLICE_X63Y82         LUT4 (Prop_lut4_I3_O)        0.150    15.996 r  u_rom/u_ram_32x16384_i_15/O
                         net (fo=15, routed)          3.761    19.757    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y21         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.044    18.826    u_mem/clk_out1
    SLICE_X53Y91         LUT4 (Prop_lut4_I3_O)        0.122    18.948 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.802    19.749    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    20.003 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.539    21.543    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    20.964    
                         clock uncertainty           -0.175    20.789    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.768    20.021    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.021    
                         arrival time                         -19.757    
  -------------------------------------------------------------------
                         slack                                  0.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 u_ifetch/pc_reg[27]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_ifetch/pc_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.827ns  (logic 0.400ns (48.384%)  route 0.427ns (51.616%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 20.973 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.804ns = ( 20.935 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.179    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.559    20.935    u_ifetch/clk_out1
    SLICE_X47Y83         FDRE                                         r  u_ifetch/pc_reg[27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.146    21.081 r  u_ifetch/pc_reg[27]/Q
                         net (fo=1, routed)           0.165    21.246    u_ifetch/pc_reg_n_0_[27]
    SLICE_X48Y83         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    21.390 r  u_ifetch/branch_base_addr_carry__5/O[3]
                         net (fo=5, routed)           0.262    21.652    u_rom/branch_base_addr[26]
    SLICE_X50Y83         LUT6 (Prop_lut6_I0_O)        0.110    21.762 r  u_rom/pc[28]_i_1/O
                         net (fo=1, routed)           0.000    21.762    u_ifetch/D[27]
    SLICE_X50Y83         FDRE                                         r  u_ifetch/pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.220    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.826    20.973    u_ifetch/clk_out1
    SLICE_X50Y83         FDRE                                         r  u_ifetch/pc_reg[28]/C  (IS_INVERTED)
                         clock pessimism             -0.005    20.968    
    SLICE_X50Y83         FDRE (Hold_fdre_C_D)         0.124    21.092    u_ifetch/pc_reg[28]
  -------------------------------------------------------------------
                         required time                        -21.092    
                         arrival time                          21.762    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 u_ifetch/pc_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_ifetch/pc_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.801ns  (logic 0.389ns (48.585%)  route 0.412ns (51.415%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 20.968 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.810ns = ( 20.929 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.179    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.553    20.929    u_ifetch/clk_out1
    SLICE_X50Y78         FDRE                                         r  u_ifetch/pc_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDRE (Prop_fdre_C_Q)         0.167    21.096 r  u_ifetch/pc_reg[1]/Q
                         net (fo=1, routed)           0.208    21.304    u_ifetch/pc_reg_n_0_[1]
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    21.419 r  u_ifetch/branch_base_addr_carry/O[0]
                         net (fo=1, routed)           0.204    21.623    u_rom/O[0]
    SLICE_X50Y78         LUT4 (Prop_lut4_I2_O)        0.107    21.730 r  u_rom/pc[1]_i_1/O
                         net (fo=1, routed)           0.000    21.730    u_ifetch/D[0]
    SLICE_X50Y78         FDRE                                         r  u_ifetch/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.220    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.821    20.968    u_ifetch/clk_out1
    SLICE_X50Y78         FDRE                                         r  u_ifetch/pc_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.039    20.929    
    SLICE_X50Y78         FDRE (Hold_fdre_C_D)         0.125    21.054    u_ifetch/pc_reg[1]
  -------------------------------------------------------------------
                         required time                        -21.054    
                         arrival time                          21.730    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 u_ifetch/pc_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_ifetch/pc_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.878ns  (logic 0.386ns (43.965%)  route 0.492ns (56.035%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 20.974 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.804ns = ( 20.935 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.179    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.559    20.935    u_ifetch/clk_out1
    SLICE_X50Y84         FDRE                                         r  u_ifetch/pc_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDRE (Prop_fdre_C_Q)         0.167    21.102 r  u_ifetch/pc_reg[31]/Q
                         net (fo=1, routed)           0.120    21.222    u_ifetch/pc_reg_n_0_[31]
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    21.333 r  u_ifetch/branch_base_addr_carry__6/O[2]
                         net (fo=4, routed)           0.372    21.705    u_rom/branch_base_addr[29]
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.108    21.813 r  u_rom/pc[31]_i_2/O
                         net (fo=1, routed)           0.000    21.813    u_ifetch/D[30]
    SLICE_X50Y84         FDRE                                         r  u_ifetch/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.220    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.827    20.974    u_ifetch/clk_out1
    SLICE_X50Y84         FDRE                                         r  u_ifetch/pc_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.039    20.935    
    SLICE_X50Y84         FDRE (Hold_fdre_C_D)         0.125    21.060    u_ifetch/pc_reg[31]
  -------------------------------------------------------------------
                         required time                        -21.060    
                         arrival time                          21.813    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 u_ifetch/pc_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_ifetch/pc_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.891ns  (logic 0.384ns (43.081%)  route 0.507ns (56.919%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 20.974 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.804ns = ( 20.935 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.179    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.559    20.935    u_ifetch/clk_out1
    SLICE_X50Y84         FDRE                                         r  u_ifetch/pc_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDRE (Prop_fdre_C_Q)         0.167    21.102 r  u_ifetch/pc_reg[30]/Q
                         net (fo=1, routed)           0.120    21.222    u_ifetch/pc_reg_n_0_[30]
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    21.332 r  u_ifetch/branch_base_addr_carry__6/O[1]
                         net (fo=5, routed)           0.387    21.720    u_rom/branch_base_addr[28]
    SLICE_X50Y84         LUT6 (Prop_lut6_I1_O)        0.107    21.827 r  u_rom/pc[30]_i_1/O
                         net (fo=1, routed)           0.000    21.827    u_ifetch/D[29]
    SLICE_X50Y84         FDRE                                         r  u_ifetch/pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.220    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.827    20.974    u_ifetch/clk_out1
    SLICE_X50Y84         FDRE                                         r  u_ifetch/pc_reg[30]/C  (IS_INVERTED)
                         clock pessimism             -0.039    20.935    
    SLICE_X50Y84         FDRE (Hold_fdre_C_D)         0.125    21.060    u_ifetch/pc_reg[30]
  -------------------------------------------------------------------
                         required time                        -21.060    
                         arrival time                          21.827    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 u_ifetch/pc_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_ifetch/pc_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.940ns  (logic 0.474ns (50.443%)  route 0.466ns (49.557%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 20.972 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.807ns = ( 20.932 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.179    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.556    20.932    u_ifetch/clk_out1
    SLICE_X47Y80         FDRE                                         r  u_ifetch/pc_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.146    21.078 r  u_ifetch/pc_reg[16]/Q
                         net (fo=1, routed)           0.166    21.244    u_ifetch/pc_reg_n_0_[16]
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    21.352 r  u_ifetch/branch_base_addr_carry__2/O[3]
                         net (fo=5, routed)           0.160    21.513    u_decode/branch_base_addr[14]
    SLICE_X47Y80         LUT3 (Prop_lut3_I2_O)        0.113    21.626 r  u_decode/pc[16]_i_2/O
                         net (fo=1, routed)           0.139    21.765    u_rom/pc_reg[16]_7
    SLICE_X47Y80         LUT5 (Prop_lut5_I4_O)        0.107    21.872 r  u_rom/pc[16]_i_1/O
                         net (fo=1, routed)           0.000    21.872    u_ifetch/D[15]
    SLICE_X47Y80         FDRE                                         r  u_ifetch/pc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.220    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.825    20.972    u_ifetch/clk_out1
    SLICE_X47Y80         FDRE                                         r  u_ifetch/pc_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.040    20.932    
    SLICE_X47Y80         FDRE (Hold_fdre_C_D)         0.099    21.031    u_ifetch/pc_reg[16]
  -------------------------------------------------------------------
                         required time                        -21.031    
                         arrival time                          21.872    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.852ns  (arrival time - required time)
  Source:                 u_ifetch/pc_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_ifetch/pc_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.950ns  (logic 0.410ns (43.151%)  route 0.540ns (56.849%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 20.973 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.806ns = ( 20.933 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.179    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.557    20.933    u_ifetch/clk_out1
    SLICE_X47Y81         FDRE                                         r  u_ifetch/pc_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.146    21.079 r  u_ifetch/pc_reg[15]/Q
                         net (fo=2, routed)           0.168    21.247    u_ifetch/pc_reg_n_0_[15]
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    21.358 r  u_ifetch/branch_base_addr_carry__2/O[2]
                         net (fo=5, routed)           0.235    21.593    u_decode/branch_base_addr[13]
    SLICE_X47Y80         LUT3 (Prop_lut3_I2_O)        0.108    21.701 r  u_decode/pc[15]_i_2/O
                         net (fo=1, routed)           0.137    21.838    u_rom/pc_reg[15]
    SLICE_X47Y81         LUT5 (Prop_lut5_I4_O)        0.045    21.883 r  u_rom/pc[15]_i_1/O
                         net (fo=1, routed)           0.000    21.883    u_ifetch/D[14]
    SLICE_X47Y81         FDRE                                         r  u_ifetch/pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.220    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.826    20.973    u_ifetch/clk_out1
    SLICE_X47Y81         FDRE                                         r  u_ifetch/pc_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.040    20.933    
    SLICE_X47Y81         FDRE (Hold_fdre_C_D)         0.098    21.031    u_ifetch/pc_reg[15]
  -------------------------------------------------------------------
                         required time                        -21.031    
                         arrival time                          21.883    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.873ns  (arrival time - required time)
  Source:                 u_ifetch/pc_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_ifetch/pc_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.998ns  (logic 0.431ns (43.204%)  route 0.567ns (56.796%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 20.974 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.805ns = ( 20.934 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.179    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.558    20.934    u_ifetch/clk_out1
    SLICE_X46Y82         FDRE                                         r  u_ifetch/pc_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y82         FDRE (Prop_fdre_C_Q)         0.167    21.101 r  u_ifetch/pc_reg[23]/Q
                         net (fo=1, routed)           0.156    21.257    u_ifetch/pc_reg_n_0_[23]
    SLICE_X48Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    21.368 r  u_ifetch/branch_base_addr_carry__4/O[2]
                         net (fo=5, routed)           0.320    21.688    u_decode/branch_base_addr[21]
    SLICE_X46Y82         LUT3 (Prop_lut3_I2_O)        0.108    21.796 r  u_decode/pc[23]_i_2/O
                         net (fo=1, routed)           0.091    21.887    u_rom/pc_reg[23]
    SLICE_X46Y82         LUT5 (Prop_lut5_I4_O)        0.045    21.932 r  u_rom/pc[23]_i_1/O
                         net (fo=1, routed)           0.000    21.932    u_ifetch/D[22]
    SLICE_X46Y82         FDRE                                         r  u_ifetch/pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.220    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.827    20.974    u_ifetch/clk_out1
    SLICE_X46Y82         FDRE                                         r  u_ifetch/pc_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.040    20.934    
    SLICE_X46Y82         FDRE (Hold_fdre_C_D)         0.125    21.059    u_ifetch/pc_reg[23]
  -------------------------------------------------------------------
                         required time                        -21.059    
                         arrival time                          21.932    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 u_ifetch/pc_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_ifetch/pc_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.994ns  (logic 0.470ns (47.287%)  route 0.524ns (52.713%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 20.967 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.810ns = ( 20.929 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.179    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.553    20.929    u_ifetch/clk_out1
    SLICE_X50Y78         FDRE                                         r  u_ifetch/pc_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDRE (Prop_fdre_C_Q)         0.167    21.096 r  u_ifetch/pc_reg[1]/Q
                         net (fo=1, routed)           0.208    21.304    u_ifetch/pc_reg_n_0_[1]
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    21.455 r  u_ifetch/branch_base_addr_carry/O[1]
                         net (fo=5, routed)           0.234    21.689    u_decode/branch_base_addr[0]
    SLICE_X51Y77         LUT3 (Prop_lut3_I2_O)        0.107    21.796 r  u_decode/pc[2]_i_2/O
                         net (fo=1, routed)           0.082    21.878    u_rom/pc_reg[2]_5
    SLICE_X51Y77         LUT5 (Prop_lut5_I4_O)        0.045    21.923 r  u_rom/pc[2]_i_1/O
                         net (fo=1, routed)           0.000    21.923    u_ifetch/D[1]
    SLICE_X51Y77         FDRE                                         r  u_ifetch/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.220    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.820    20.967    u_ifetch/clk_out1
    SLICE_X51Y77         FDRE                                         r  u_ifetch/pc_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.025    20.942    
    SLICE_X51Y77         FDRE (Hold_fdre_C_D)         0.099    21.041    u_ifetch/pc_reg[2]
  -------------------------------------------------------------------
                         required time                        -21.041    
                         arrival time                          21.923    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 u_ifetch/pc_reg[26]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_ifetch/pc_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.985ns  (logic 0.467ns (47.394%)  route 0.518ns (52.605%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns = ( 20.975 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.804ns = ( 20.935 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.179    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.559    20.935    u_ifetch/clk_out1
    SLICE_X47Y83         FDRE                                         r  u_ifetch/pc_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.146    21.081 r  u_ifetch/pc_reg[26]/Q
                         net (fo=1, routed)           0.164    21.245    u_ifetch/pc_reg_n_0_[26]
    SLICE_X48Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    21.355 r  u_ifetch/branch_base_addr_carry__5/O[1]
                         net (fo=5, routed)           0.301    21.656    u_decode/branch_base_addr[24]
    SLICE_X47Y83         LUT3 (Prop_lut3_I2_O)        0.104    21.760 r  u_decode/pc[26]_i_2/O
                         net (fo=1, routed)           0.053    21.814    u_rom/pc_reg[26]
    SLICE_X47Y83         LUT5 (Prop_lut5_I4_O)        0.107    21.921 r  u_rom/pc[26]_i_1/O
                         net (fo=1, routed)           0.000    21.921    u_ifetch/D[25]
    SLICE_X47Y83         FDRE                                         r  u_ifetch/pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.220    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.828    20.975    u_ifetch/clk_out1
    SLICE_X47Y83         FDRE                                         r  u_ifetch/pc_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.040    20.935    
    SLICE_X47Y83         FDRE (Hold_fdre_C_D)         0.099    21.034    u_ifetch/pc_reg[26]
  -------------------------------------------------------------------
                         required time                        -21.034    
                         arrival time                          21.921    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 u_ifetch/pc_reg[19]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_ifetch/pc_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        1.014ns  (logic 0.530ns (52.275%)  route 0.484ns (47.725%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 20.971 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.807ns = ( 20.932 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.179    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.556    20.932    u_ifetch/clk_out1
    SLICE_X50Y81         FDRE                                         r  u_ifetch/pc_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDRE (Prop_fdre_C_Q)         0.167    21.099 r  u_ifetch/pc_reg[19]/Q
                         net (fo=1, routed)           0.120    21.219    u_ifetch/pc_reg_n_0_[19]
    SLICE_X48Y81         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    21.363 r  u_ifetch/branch_base_addr_carry__3/O[3]
                         net (fo=5, routed)           0.239    21.602    u_decode/branch_base_addr[18]
    SLICE_X50Y81         LUT3 (Prop_lut3_I2_O)        0.108    21.710 r  u_decode/pc[20]_i_2/O
                         net (fo=1, routed)           0.125    21.835    u_rom/pc_reg[20]_7
    SLICE_X50Y81         LUT5 (Prop_lut5_I4_O)        0.111    21.946 r  u_rom/pc[20]_i_1/O
                         net (fo=1, routed)           0.000    21.946    u_ifetch/D[19]
    SLICE_X50Y81         FDRE                                         r  u_ifetch/pc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.220    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.824    20.971    u_ifetch/clk_out1
    SLICE_X50Y81         FDRE                                         r  u_ifetch/pc_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.039    20.932    
    SLICE_X50Y81         FDRE (Hold_fdre_C_D)         0.125    21.057    u_ifetch/pc_reg[20]
  -------------------------------------------------------------------
                         required time                        -21.057    
                         arrival time                          21.946    
  -------------------------------------------------------------------
                         slack                                  0.889    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { u_clk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y20    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y20    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y15    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y15    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X3Y16    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X3Y16    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y18    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y18    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y10    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y10    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       43.478      116.522    PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X38Y75    u_decode/registers_reg[16][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X38Y75    u_decode/registers_reg[16][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X45Y75    u_decode/registers_reg[17][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X45Y75    u_decode/registers_reg[17][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X45Y75    u_decode/registers_reg[17][13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X45Y75    u_decode/registers_reg[17][13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X45Y75    u_decode/registers_reg[17][9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X45Y75    u_decode/registers_reg[17][9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X36Y74    u_decode/registers_reg[18][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X36Y74    u_decode/registers_reg[18][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X44Y69    u_decode/registers_reg[16][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X44Y69    u_decode/registers_reg[16][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X47Y75    u_decode/registers_reg[16][9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X44Y68    u_decode/registers_reg[17][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X35Y78    u_decode/registers_reg[17][26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X44Y68    u_decode/registers_reg[17][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X42Y77    u_decode/registers_reg[17][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X45Y68    u_decode/registers_reg[18][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X37Y71    u_decode/registers_reg[18][12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X37Y71    u_decode/registers_reg[18][15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       93.782ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.782ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/msg_indx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.620ns  (logic 1.344ns (23.915%)  route 4.276ns (76.085%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.453ns = ( 96.547 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.909ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.627    -3.909    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X61Y91         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.419    -3.490 f  u_upg/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.950    -2.540    u_upg/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X60Y90         LUT2 (Prop_lut2_I1_O)        0.325    -2.215 f  u_upg/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.997    -1.217    u_upg/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I5_O)        0.328    -0.889 f  u_upg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.994     0.105    u_upg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X59Y93         LUT3 (Prop_lut3_I0_O)        0.124     0.229 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.552     0.781    u_upg/inst/upg_inst/uart_wen5_out
    SLICE_X58Y93         LUT4 (Prop_lut4_I0_O)        0.148     0.929 r  u_upg/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.782     1.711    u_upg/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X60Y89         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.504    96.547    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X60Y89         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism             -0.482    96.065    
                         clock uncertainty           -0.199    95.866    
    SLICE_X60Y89         FDCE (Setup_fdce_C_CE)      -0.373    95.493    u_upg/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                         95.493    
                         arrival time                          -1.711    
  -------------------------------------------------------------------
                         slack                                 93.782    

Slack (MET) :             93.782ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/msg_indx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.620ns  (logic 1.344ns (23.915%)  route 4.276ns (76.085%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.453ns = ( 96.547 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.909ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.627    -3.909    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X61Y91         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.419    -3.490 f  u_upg/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.950    -2.540    u_upg/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X60Y90         LUT2 (Prop_lut2_I1_O)        0.325    -2.215 f  u_upg/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.997    -1.217    u_upg/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I5_O)        0.328    -0.889 f  u_upg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.994     0.105    u_upg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X59Y93         LUT3 (Prop_lut3_I0_O)        0.124     0.229 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.552     0.781    u_upg/inst/upg_inst/uart_wen5_out
    SLICE_X58Y93         LUT4 (Prop_lut4_I0_O)        0.148     0.929 r  u_upg/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.782     1.711    u_upg/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X60Y89         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.504    96.547    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X60Y89         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism             -0.482    96.065    
                         clock uncertainty           -0.199    95.866    
    SLICE_X60Y89         FDCE (Setup_fdce_C_CE)      -0.373    95.493    u_upg/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                         95.493    
                         arrival time                          -1.711    
  -------------------------------------------------------------------
                         slack                                 93.782    

Slack (MET) :             93.864ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/msg_indx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 1.344ns (24.311%)  route 4.184ns (75.689%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.452ns = ( 96.548 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.909ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.627    -3.909    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X61Y91         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.419    -3.490 f  u_upg/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.950    -2.540    u_upg/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X60Y90         LUT2 (Prop_lut2_I1_O)        0.325    -2.215 f  u_upg/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.997    -1.217    u_upg/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I5_O)        0.328    -0.889 f  u_upg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.994     0.105    u_upg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X59Y93         LUT3 (Prop_lut3_I0_O)        0.124     0.229 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.552     0.781    u_upg/inst/upg_inst/uart_wen5_out
    SLICE_X58Y93         LUT4 (Prop_lut4_I0_O)        0.148     0.929 r  u_upg/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.691     1.620    u_upg/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X61Y91         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.505    96.548    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X61Y91         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[0]/C
                         clock pessimism             -0.457    96.091    
                         clock uncertainty           -0.199    95.892    
    SLICE_X61Y91         FDCE (Setup_fdce_C_CE)      -0.409    95.483    u_upg/inst/upg_inst/msg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                         95.483    
                         arrival time                          -1.620    
  -------------------------------------------------------------------
                         slack                                 93.864    

Slack (MET) :             93.864ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/msg_indx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 1.344ns (24.311%)  route 4.184ns (75.689%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.452ns = ( 96.548 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.909ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.627    -3.909    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X61Y91         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.419    -3.490 f  u_upg/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.950    -2.540    u_upg/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X60Y90         LUT2 (Prop_lut2_I1_O)        0.325    -2.215 f  u_upg/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.997    -1.217    u_upg/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I5_O)        0.328    -0.889 f  u_upg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.994     0.105    u_upg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X59Y93         LUT3 (Prop_lut3_I0_O)        0.124     0.229 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.552     0.781    u_upg/inst/upg_inst/uart_wen5_out
    SLICE_X58Y93         LUT4 (Prop_lut4_I0_O)        0.148     0.929 r  u_upg/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.691     1.620    u_upg/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X61Y91         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.505    96.548    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X61Y91         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[3]/C
                         clock pessimism             -0.457    96.091    
                         clock uncertainty           -0.199    95.892    
    SLICE_X61Y91         FDCE (Setup_fdce_C_CE)      -0.409    95.483    u_upg/inst/upg_inst/msg_indx_reg[3]
  -------------------------------------------------------------------
                         required time                         95.483    
                         arrival time                          -1.620    
  -------------------------------------------------------------------
                         slack                                 93.864    

Slack (MET) :             93.864ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/msg_indx_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 1.344ns (24.311%)  route 4.184ns (75.689%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.452ns = ( 96.548 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.909ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.627    -3.909    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X61Y91         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.419    -3.490 f  u_upg/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.950    -2.540    u_upg/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X60Y90         LUT2 (Prop_lut2_I1_O)        0.325    -2.215 f  u_upg/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.997    -1.217    u_upg/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I5_O)        0.328    -0.889 f  u_upg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.994     0.105    u_upg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X59Y93         LUT3 (Prop_lut3_I0_O)        0.124     0.229 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.552     0.781    u_upg/inst/upg_inst/uart_wen5_out
    SLICE_X58Y93         LUT4 (Prop_lut4_I0_O)        0.148     0.929 r  u_upg/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.691     1.620    u_upg/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X61Y91         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.505    96.548    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X61Y91         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[4]/C
                         clock pessimism             -0.457    96.091    
                         clock uncertainty           -0.199    95.892    
    SLICE_X61Y91         FDCE (Setup_fdce_C_CE)      -0.409    95.483    u_upg/inst/upg_inst/msg_indx_reg[4]
  -------------------------------------------------------------------
                         required time                         95.483    
                         arrival time                          -1.620    
  -------------------------------------------------------------------
                         slack                                 93.864    

Slack (MET) :             93.864ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/msg_indx_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 1.344ns (24.311%)  route 4.184ns (75.689%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.452ns = ( 96.548 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.909ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.627    -3.909    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X61Y91         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.419    -3.490 f  u_upg/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.950    -2.540    u_upg/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X60Y90         LUT2 (Prop_lut2_I1_O)        0.325    -2.215 f  u_upg/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.997    -1.217    u_upg/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I5_O)        0.328    -0.889 f  u_upg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.994     0.105    u_upg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X59Y93         LUT3 (Prop_lut3_I0_O)        0.124     0.229 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.552     0.781    u_upg/inst/upg_inst/uart_wen5_out
    SLICE_X58Y93         LUT4 (Prop_lut4_I0_O)        0.148     0.929 r  u_upg/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.691     1.620    u_upg/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X61Y91         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.505    96.548    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X61Y91         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[7]/C
                         clock pessimism             -0.457    96.091    
                         clock uncertainty           -0.199    95.892    
    SLICE_X61Y91         FDCE (Setup_fdce_C_CE)      -0.409    95.483    u_upg/inst/upg_inst/msg_indx_reg[7]
  -------------------------------------------------------------------
                         required time                         95.483    
                         arrival time                          -1.620    
  -------------------------------------------------------------------
                         slack                                 93.864    

Slack (MET) :             93.989ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/msg_indx_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.379ns  (logic 1.344ns (24.988%)  route 4.035ns (75.012%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.452ns = ( 96.548 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.909ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.627    -3.909    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X61Y91         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.419    -3.490 f  u_upg/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.950    -2.540    u_upg/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X60Y90         LUT2 (Prop_lut2_I1_O)        0.325    -2.215 f  u_upg/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.997    -1.217    u_upg/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I5_O)        0.328    -0.889 f  u_upg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.994     0.105    u_upg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X59Y93         LUT3 (Prop_lut3_I0_O)        0.124     0.229 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.552     0.781    u_upg/inst/upg_inst/uart_wen5_out
    SLICE_X58Y93         LUT4 (Prop_lut4_I0_O)        0.148     0.929 r  u_upg/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.541     1.470    u_upg/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X61Y92         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.505    96.548    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X61Y92         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[6]/C
                         clock pessimism             -0.482    96.066    
                         clock uncertainty           -0.199    95.867    
    SLICE_X61Y92         FDCE (Setup_fdce_C_CE)      -0.409    95.458    u_upg/inst/upg_inst/msg_indx_reg[6]
  -------------------------------------------------------------------
                         required time                         95.458    
                         arrival time                          -1.470    
  -------------------------------------------------------------------
                         slack                                 93.989    

Slack (MET) :             93.992ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/s_axi_wdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.580ns  (logic 1.320ns (23.657%)  route 4.260ns (76.343%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.452ns = ( 96.548 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.909ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.627    -3.909    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X61Y91         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.419    -3.490 f  u_upg/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.950    -2.540    u_upg/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X60Y90         LUT2 (Prop_lut2_I1_O)        0.325    -2.215 f  u_upg/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.997    -1.217    u_upg/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I5_O)        0.328    -0.889 f  u_upg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.994     0.105    u_upg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X59Y93         LUT3 (Prop_lut3_I0_O)        0.124     0.229 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.697     0.926    u_upg/inst/upg_inst/uart_wen5_out
    SLICE_X59Y93         LUT6 (Prop_lut6_I3_O)        0.124     1.050 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.621     1.671    u_upg/inst/upg_inst/s_axi_wdata
    SLICE_X59Y91         FDRE                                         r  u_upg/inst/upg_inst/s_axi_wdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.505    96.548    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y91         FDRE                                         r  u_upg/inst/upg_inst/s_axi_wdata_reg[2]/C
                         clock pessimism             -0.482    96.066    
                         clock uncertainty           -0.199    95.867    
    SLICE_X59Y91         FDRE (Setup_fdre_C_CE)      -0.205    95.662    u_upg/inst/upg_inst/s_axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         95.662    
                         arrival time                          -1.671    
  -------------------------------------------------------------------
                         slack                                 93.992    

Slack (MET) :             93.992ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/s_axi_wdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.580ns  (logic 1.320ns (23.657%)  route 4.260ns (76.343%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.452ns = ( 96.548 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.909ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.627    -3.909    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X61Y91         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.419    -3.490 f  u_upg/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.950    -2.540    u_upg/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X60Y90         LUT2 (Prop_lut2_I1_O)        0.325    -2.215 f  u_upg/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.997    -1.217    u_upg/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I5_O)        0.328    -0.889 f  u_upg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.994     0.105    u_upg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X59Y93         LUT3 (Prop_lut3_I0_O)        0.124     0.229 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.697     0.926    u_upg/inst/upg_inst/uart_wen5_out
    SLICE_X59Y93         LUT6 (Prop_lut6_I3_O)        0.124     1.050 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.621     1.671    u_upg/inst/upg_inst/s_axi_wdata
    SLICE_X59Y91         FDRE                                         r  u_upg/inst/upg_inst/s_axi_wdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.505    96.548    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y91         FDRE                                         r  u_upg/inst/upg_inst/s_axi_wdata_reg[3]/C
                         clock pessimism             -0.482    96.066    
                         clock uncertainty           -0.199    95.867    
    SLICE_X59Y91         FDRE (Setup_fdre_C_CE)      -0.205    95.662    u_upg/inst/upg_inst/s_axi_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                         95.662    
                         arrival time                          -1.671    
  -------------------------------------------------------------------
                         slack                                 93.992    

Slack (MET) :             93.992ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/s_axi_wdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.580ns  (logic 1.320ns (23.657%)  route 4.260ns (76.343%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.452ns = ( 96.548 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.909ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.627    -3.909    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X61Y91         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.419    -3.490 f  u_upg/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.950    -2.540    u_upg/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X60Y90         LUT2 (Prop_lut2_I1_O)        0.325    -2.215 f  u_upg/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.997    -1.217    u_upg/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I5_O)        0.328    -0.889 f  u_upg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.994     0.105    u_upg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X59Y93         LUT3 (Prop_lut3_I0_O)        0.124     0.229 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.697     0.926    u_upg/inst/upg_inst/uart_wen5_out
    SLICE_X59Y93         LUT6 (Prop_lut6_I3_O)        0.124     1.050 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.621     1.671    u_upg/inst/upg_inst/s_axi_wdata
    SLICE_X59Y91         FDRE                                         r  u_upg/inst/upg_inst/s_axi_wdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.505    96.548    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y91         FDRE                                         r  u_upg/inst/upg_inst/s_axi_wdata_reg[6]/C
                         clock pessimism             -0.482    96.066    
                         clock uncertainty           -0.199    95.867    
    SLICE_X59Y91         FDRE (Setup_fdre_C_CE)      -0.205    95.662    u_upg/inst/upg_inst/s_axi_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                         95.662    
                         arrival time                          -1.671    
  -------------------------------------------------------------------
                         slack                                 93.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.037%)  route 0.159ns (52.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.564    -0.799    u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X57Y99         FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.658 r  u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=5, routed)           0.159    -0.499    u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start2
    SLICE_X57Y100        FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.832    -0.760    u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X57Y100        FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                         clock pessimism              0.229    -0.531    
    SLICE_X57Y100        FDRE (Hold_fdre_C_CE)       -0.039    -0.570    u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.037%)  route 0.159ns (52.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.564    -0.799    u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X57Y99         FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.658 r  u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=5, routed)           0.159    -0.499    u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start2
    SLICE_X57Y100        FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.832    -0.760    u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X57Y100        FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                         clock pessimism              0.229    -0.531    
    SLICE_X57Y100        FDRE (Hold_fdre_C_CE)       -0.039    -0.570    u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.037%)  route 0.159ns (52.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.564    -0.799    u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X57Y99         FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.658 r  u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=5, routed)           0.159    -0.499    u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start2
    SLICE_X57Y100        FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.832    -0.760    u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X57Y100        FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
                         clock pessimism              0.229    -0.531    
    SLICE_X57Y100        FDRE (Hold_fdre_C_CE)       -0.039    -0.570    u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.037%)  route 0.159ns (52.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.564    -0.799    u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X57Y99         FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.658 r  u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=5, routed)           0.159    -0.499    u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start2
    SLICE_X57Y100        FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.832    -0.760    u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X57Y100        FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
                         clock pessimism              0.229    -0.531    
    SLICE_X57Y100        FDRE (Hold_fdre_C_CE)       -0.039    -0.570    u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.209ns (43.963%)  route 0.266ns (56.037%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    -0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.801    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X56Y100        FDSE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDSE (Prop_fdse_C_Q)         0.164    -0.637 f  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/Q
                         net (fo=8, routed)           0.266    -0.370    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Q[4]
    SLICE_X53Y98         LUT4 (Prop_lut4_I1_O)        0.045    -0.325 r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/tx_Start_i_1/O
                         net (fo=1, routed)           0.000    -0.325    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Start0
    SLICE_X53Y98         FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.833    -0.759    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X53Y98         FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Start_reg/C
                         clock pessimism              0.229    -0.530    
    SLICE_X53Y98         FDRE (Hold_fdre_C_D)         0.091    -0.439    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Start_reg
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.045%)  route 0.330ns (63.955%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    -0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.801    u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X57Y100        FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.660 r  u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/Q
                         net (fo=15, routed)          0.330    -0.330    u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_1
    SLICE_X56Y95         LUT4 (Prop_lut4_I1_O)        0.045    -0.285 r  u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.285    u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SIn_DBus[0]
    SLICE_X56Y95         FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.833    -0.759    u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X56Y95         FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                         clock pessimism              0.229    -0.530    
    SLICE_X56Y95         FDRE (Hold_fdre_C_D)         0.121    -0.409    u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.801    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X52Y95         FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.660 r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.594    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X52Y95         FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.832    -0.760    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X52Y95         FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.041    -0.801    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.075    -0.726    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.726    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.884%)  route 0.332ns (64.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    -0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.801    u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X57Y100        FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.660 r  u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/Q
                         net (fo=15, routed)          0.332    -0.327    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg
    SLICE_X52Y98         LUT6 (Prop_lut6_I2_O)        0.045    -0.282 r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/addr_i_p1[1]
    SLICE_X52Y98         FDSE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.833    -0.759    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X52Y98         FDSE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C
                         clock pessimism              0.229    -0.530    
    SLICE_X52Y98         FDSE (Hold_fdse_C_D)         0.092    -0.438    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.117%)  route 0.139ns (45.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.801    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X54Y96         FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.637 r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/Q
                         net (fo=3, routed)           0.139    -0.498    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[1]
    SLICE_X56Y96         SRL16E                                       r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.833    -0.759    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X56Y96         SRL16E                                       r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
                         clock pessimism             -0.005    -0.764    
    SLICE_X56Y96         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.655    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.270%)  route 0.237ns (62.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.801    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X53Y95         FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.660 r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.237    -0.422    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X56Y96         SRL16E                                       r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.833    -0.759    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X56Y96         SRL16E                                       r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.005    -0.764    
    SLICE_X56Y96         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.581    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { u_clk/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2   u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X60Y93    u_upg/inst/upg_inst/initFlag_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X61Y91    u_upg/inst/upg_inst/msg_indx_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X60Y89    u_upg/inst/upg_inst/msg_indx_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X60Y89    u_upg/inst/upg_inst/msg_indx_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X61Y91    u_upg/inst/upg_inst/msg_indx_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X61Y91    u_upg/inst/upg_inst/msg_indx_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X60Y91    u_upg/inst/upg_inst/msg_indx_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X61Y92    u_upg/inst/upg_inst/msg_indx_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y96    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y96    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y96    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y96    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y96    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y96    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y96    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y96    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y97    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y97    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y96    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y96    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y96    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y96    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y96    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y96    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y96    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y96    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y97    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y97    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_clk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y8   u_clk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :          541  Failing Endpoints,  Worst Slack       -1.760ns,  Total Violation     -310.042ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.760ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        8.152ns  (logic 0.572ns (7.017%)  route 7.580ns (92.983%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.112ns = ( 804.236 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.907ns = ( 796.093 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                  IBUF                         0.000   800.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   801.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   792.663 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   794.368    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.464 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.629   796.093    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.456   796.549 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.134   799.683    u_rom/upg_done_o
    SLICE_X62Y82         LUT4 (Prop_lut4_I1_O)        0.116   799.799 r  u_rom/u_ram_32x16384_i_8/O
                         net (fo=15, routed)          4.445   804.245    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y20         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                  IBUF                         0.000   804.348 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   805.529    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   797.674 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   799.299    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.390 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.044   801.434    u_mem/clk_out1
    SLICE_X53Y91         LUT4 (Prop_lut4_I3_O)        0.122   801.556 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.802   802.358    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254   802.612 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.624   804.236    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   803.573    
                         clock uncertainty           -0.319   803.254    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.770   802.484    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        802.484    
                         arrival time                        -804.245    
  -------------------------------------------------------------------
                         slack                                 -1.760    

Slack (VIOLATED) :        -1.735ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        8.030ns  (logic 0.608ns (7.572%)  route 7.422ns (92.428%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.188ns = ( 804.160 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.907ns = ( 796.093 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                  IBUF                         0.000   800.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   801.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   792.663 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   794.368    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.464 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.629   796.093    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.456   796.549 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.990   799.540    u_rom/upg_done_o
    SLICE_X62Y80         LUT4 (Prop_lut4_I1_O)        0.152   799.692 r  u_rom/u_ram_32x16384_i_12/O
                         net (fo=15, routed)          4.431   804.123    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y17         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                  IBUF                         0.000   804.348 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   805.529    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   797.674 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   799.299    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.390 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.044   801.434    u_mem/clk_out1
    SLICE_X53Y91         LUT4 (Prop_lut4_I3_O)        0.122   801.556 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.802   802.358    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254   802.612 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.548   804.160    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   803.497    
                         clock uncertainty           -0.319   803.178    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.790   802.388    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        802.388    
                         arrival time                        -804.123    
  -------------------------------------------------------------------
                         slack                                 -1.735    

Slack (VIOLATED) :        -1.731ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        8.030ns  (logic 0.608ns (7.572%)  route 7.422ns (92.428%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.184ns = ( 804.164 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.907ns = ( 796.093 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                  IBUF                         0.000   800.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   801.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   792.663 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   794.368    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.464 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.629   796.093    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.456   796.549 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.990   799.540    u_rom/upg_done_o
    SLICE_X62Y80         LUT4 (Prop_lut4_I1_O)        0.152   799.692 r  u_rom/u_ram_32x16384_i_12/O
                         net (fo=15, routed)          4.431   804.123    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y19         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                  IBUF                         0.000   804.348 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   805.529    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   797.674 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   799.299    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.390 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.044   801.434    u_mem/clk_out1
    SLICE_X53Y91         LUT4 (Prop_lut4_I3_O)        0.122   801.556 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.802   802.358    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254   802.612 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.552   804.164    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   803.501    
                         clock uncertainty           -0.319   803.182    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.790   802.392    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        802.392    
                         arrival time                        -804.123    
  -------------------------------------------------------------------
                         slack                                 -1.731    

Slack (VIOLATED) :        -1.700ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        7.986ns  (logic 0.608ns (7.613%)  route 7.378ns (92.387%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.197ns = ( 804.151 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.907ns = ( 796.093 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                  IBUF                         0.000   800.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   801.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   792.663 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   794.368    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.464 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.629   796.093    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.456   796.549 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.990   799.540    u_rom/upg_done_o
    SLICE_X62Y80         LUT4 (Prop_lut4_I1_O)        0.152   799.692 r  u_rom/u_ram_32x16384_i_12/O
                         net (fo=15, routed)          4.388   804.079    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y21         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                  IBUF                         0.000   804.348 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   805.529    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   797.674 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   799.299    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.390 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.044   801.434    u_mem/clk_out1
    SLICE_X53Y91         LUT4 (Prop_lut4_I3_O)        0.122   801.556 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.802   802.358    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254   802.612 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.539   804.151    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   803.488    
                         clock uncertainty           -0.319   803.169    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.790   802.379    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        802.379    
                         arrival time                        -804.079    
  -------------------------------------------------------------------
                         slack                                 -1.700    

Slack (VIOLATED) :        -1.686ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        7.973ns  (logic 0.608ns (7.625%)  route 7.365ns (92.375%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.196ns = ( 804.152 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.907ns = ( 796.093 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                  IBUF                         0.000   800.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   801.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   792.663 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   794.368    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.464 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.629   796.093    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.456   796.549 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.990   799.540    u_rom/upg_done_o
    SLICE_X62Y80         LUT4 (Prop_lut4_I1_O)        0.152   799.692 r  u_rom/u_ram_32x16384_i_12/O
                         net (fo=15, routed)          4.375   804.066    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X1Y40         RAMB18E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                  IBUF                         0.000   804.348 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   805.529    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   797.674 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   799.299    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.390 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.044   801.434    u_mem/clk_out1
    SLICE_X53Y91         LUT4 (Prop_lut4_I3_O)        0.122   801.556 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.802   802.358    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254   802.612 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.540   804.152    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y40         RAMB18E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.663   803.489    
                         clock uncertainty           -0.319   803.170    
    RAMB18_X1Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.790   802.380    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        802.380    
                         arrival time                        -804.066    
  -------------------------------------------------------------------
                         slack                                 -1.686    

Slack (VIOLATED) :        -1.681ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        7.986ns  (logic 0.572ns (7.162%)  route 7.414ns (92.838%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.197ns = ( 804.151 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.907ns = ( 796.093 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                  IBUF                         0.000   800.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   801.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   792.663 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   794.368    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.464 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.629   796.093    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.456   796.549 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.134   799.683    u_rom/upg_done_o
    SLICE_X62Y82         LUT4 (Prop_lut4_I1_O)        0.116   799.799 r  u_rom/u_ram_32x16384_i_8/O
                         net (fo=15, routed)          4.280   804.080    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y15         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                  IBUF                         0.000   804.348 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   805.529    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   797.674 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   799.299    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.390 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.044   801.434    u_mem/clk_out1
    SLICE_X53Y91         LUT4 (Prop_lut4_I3_O)        0.122   801.556 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.802   802.358    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254   802.612 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.539   804.151    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   803.488    
                         clock uncertainty           -0.319   803.169    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.770   802.399    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        802.399    
                         arrival time                        -804.080    
  -------------------------------------------------------------------
                         slack                                 -1.681    

Slack (VIOLATED) :        -1.667ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        7.980ns  (logic 0.606ns (7.594%)  route 7.374ns (92.406%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.192ns = ( 804.156 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.907ns = ( 796.093 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                  IBUF                         0.000   800.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   801.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   792.663 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   794.368    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.464 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.629   796.093    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.456   796.549 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.496   800.045    u_rom/upg_done_o
    SLICE_X63Y82         LUT4 (Prop_lut4_I1_O)        0.150   800.195 r  u_rom/u_ram_32x16384_i_15/O
                         net (fo=15, routed)          3.878   804.073    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y16         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                  IBUF                         0.000   804.348 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   805.529    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   797.674 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   799.299    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.390 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.044   801.434    u_mem/clk_out1
    SLICE_X53Y91         LUT4 (Prop_lut4_I3_O)        0.122   801.556 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.802   802.358    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254   802.612 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.544   804.156    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   803.493    
                         clock uncertainty           -0.319   803.174    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.768   802.406    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        802.406    
                         arrival time                        -804.073    
  -------------------------------------------------------------------
                         slack                                 -1.667    

Slack (VIOLATED) :        -1.576ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        7.978ns  (logic 0.572ns (7.169%)  route 7.406ns (92.831%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.100ns = ( 804.248 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.907ns = ( 796.093 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                  IBUF                         0.000   800.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   801.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   792.663 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   794.368    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.464 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.629   796.093    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.456   796.549 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.134   799.683    u_rom/upg_done_o
    SLICE_X62Y82         LUT4 (Prop_lut4_I1_O)        0.116   799.799 r  u_rom/u_ram_32x16384_i_8/O
                         net (fo=15, routed)          4.272   804.072    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y16         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                  IBUF                         0.000   804.348 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   805.529    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   797.674 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   799.299    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.390 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.044   801.434    u_mem/clk_out1
    SLICE_X53Y91         LUT4 (Prop_lut4_I3_O)        0.122   801.556 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.802   802.358    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254   802.612 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.636   804.248    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   803.585    
                         clock uncertainty           -0.319   803.266    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.770   802.496    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        802.496    
                         arrival time                        -804.072    
  -------------------------------------------------------------------
                         slack                                 -1.576    

Slack (VIOLATED) :        -1.556ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        7.965ns  (logic 0.606ns (7.608%)  route 7.359ns (92.392%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.096ns = ( 804.252 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.907ns = ( 796.093 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                  IBUF                         0.000   800.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   801.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   792.663 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   794.368    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.464 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.629   796.093    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.456   796.549 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.496   800.045    u_rom/upg_done_o
    SLICE_X63Y82         LUT4 (Prop_lut4_I1_O)        0.150   800.195 r  u_rom/u_ram_32x16384_i_15/O
                         net (fo=15, routed)          3.863   804.058    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[1]
    RAMB36_X3Y17         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                  IBUF                         0.000   804.348 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   805.529    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   797.674 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   799.299    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.390 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.044   801.434    u_mem/clk_out1
    SLICE_X53Y91         LUT4 (Prop_lut4_I3_O)        0.122   801.556 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.802   802.358    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254   802.612 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.640   804.252    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   803.589    
                         clock uncertainty           -0.319   803.270    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.768   802.502    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        802.502    
                         arrival time                        -804.058    
  -------------------------------------------------------------------
                         slack                                 -1.556    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        7.863ns  (logic 0.606ns (7.707%)  route 7.257ns (92.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.197ns = ( 804.151 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.907ns = ( 796.093 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                  IBUF                         0.000   800.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   801.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   792.663 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   794.368    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.464 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.629   796.093    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.456   796.549 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.496   800.045    u_rom/upg_done_o
    SLICE_X63Y82         LUT4 (Prop_lut4_I1_O)        0.150   800.195 r  u_rom/u_ram_32x16384_i_15/O
                         net (fo=15, routed)          3.761   803.956    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y21         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                  IBUF                         0.000   804.348 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   805.529    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   797.674 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   799.299    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.390 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.044   801.434    u_mem/clk_out1
    SLICE_X53Y91         LUT4 (Prop_lut4_I3_O)        0.122   801.556 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.802   802.358    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254   802.612 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.539   804.151    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   803.488    
                         clock uncertainty           -0.319   803.169    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.768   802.401    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        802.401    
                         arrival time                        -803.956    
  -------------------------------------------------------------------
                         slack                                 -1.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.600ns  (logic 0.188ns (7.231%)  route 2.412ns (92.769%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns = ( 500.956 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.801ns = ( 499.199 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    Y18                  IBUF                         0.000   500.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440   500.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339   498.102 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510   498.612    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.638 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562   499.199    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.141   499.340 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.535   500.876    u_rom/upg_done_o
    SLICE_X62Y79         LUT4 (Prop_lut4_I1_O)        0.047   500.923 r  u_rom/u_ram_32x16384_i_11/O
                         net (fo=15, routed)          0.876   501.799    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y16         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                  IBUF                         0.000   500.000 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481   500.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657   497.824 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556   498.380    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.409 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        1.118   499.527    u_mem/clk_out1
    SLICE_X53Y91         LUT4 (Prop_lut4_I3_O)        0.055   499.582 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.395   499.976    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107   500.083 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          0.872   500.956    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278   501.233    
                         clock uncertainty            0.319   501.552    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.110   501.662    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -501.662    
                         arrival time                         501.799    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.186ns (6.872%)  route 2.521ns (93.128%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.976ns
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.801    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.660 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.901     0.241    u_ifetch/upg_done_o
    SLICE_X51Y78         LUT4 (Prop_lut4_I1_O)        0.045     0.286 r  u_ifetch/instmem_i_9/O
                         net (fo=15, routed)          1.620     1.906    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y13         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        1.117    -0.474    u_rom/clk_out1
    SLICE_X53Y91         LUT4 (Prop_lut4_I3_O)        0.056    -0.418 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           0.404    -0.014    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     0.099 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          0.877     0.976    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278     1.254    
                         clock uncertainty            0.319     1.573    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.756    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.186ns (6.853%)  route 2.528ns (93.147%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.801    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.660 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.818     0.158    u_ifetch/upg_done_o
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.045     0.203 r  u_ifetch/instmem_i_8/O
                         net (fo=15, routed)          1.710     1.913    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y12         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        1.117    -0.474    u_rom/clk_out1
    SLICE_X53Y91         LUT4 (Prop_lut4_I3_O)        0.056    -0.418 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           0.404    -0.014    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     0.099 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          0.874     0.973    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278     1.251    
                         clock uncertainty            0.319     1.570    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.753    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.825ns  (logic 0.186ns (6.584%)  route 2.639ns (93.416%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.049ns
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.801    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.660 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.818     0.158    u_ifetch/upg_done_o
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.045     0.203 r  u_ifetch/instmem_i_8/O
                         net (fo=15, routed)          1.821     2.024    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y9          RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        1.117    -0.474    u_rom/clk_out1
    SLICE_X53Y91         LUT4 (Prop_lut4_I3_O)        0.056    -0.418 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           0.404    -0.014    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     0.099 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          0.950     1.049    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278     1.327    
                         clock uncertainty            0.319     1.646    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.829    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        5.178ns  (logic 0.467ns (9.018%)  route 4.711ns (90.982%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.127ns = ( 499.873 - 500.000 ) 
    Source Clock Delay      (SCD):    -3.450ns = ( 496.550 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    Y18                  IBUF                         0.000   500.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   501.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   493.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   494.952    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   495.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.507   496.550    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.367   496.917 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.597   499.513    u_decode/upg_done_o
    SLICE_X63Y85         LUT4 (Prop_lut4_I1_O)        0.100   499.613 r  u_decode/u_ram_32x16384_i_33/O
                         net (fo=4, routed)           2.115   501.728    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[1]
    RAMB36_X2Y16         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                  IBUF                         0.000   500.000 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   501.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   492.663 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   494.368    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   494.464 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.297   496.761    u_mem/clk_out1
    SLICE_X53Y91         LUT4 (Prop_lut4_I3_O)        0.152   496.913 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.915   497.827    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298   498.125 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.748   499.873    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.663   500.536    
                         clock uncertainty            0.319   500.855    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.667   501.522    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -501.522    
                         arrival time                         501.728    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        5.092ns  (logic 0.467ns (9.171%)  route 4.625ns (90.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.899ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns = ( 499.786 - 500.000 ) 
    Source Clock Delay      (SCD):    -3.450ns = ( 496.550 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    Y18                  IBUF                         0.000   500.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   501.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   493.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   494.952    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   495.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.507   496.550    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.367   496.917 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.428   499.345    u_decode/upg_done_o
    SLICE_X62Y86         LUT4 (Prop_lut4_I1_O)        0.100   499.445 r  u_decode/u_ram_32x16384_i_48/O
                         net (fo=1, routed)           2.197   501.642    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[0]
    RAMB18_X1Y40         RAMB18E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                  IBUF                         0.000   500.000 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   501.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   492.663 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   494.368    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   494.464 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.297   496.761    u_mem/clk_out1
    SLICE_X53Y91         LUT4 (Prop_lut4_I3_O)        0.152   496.913 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.915   497.827    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298   498.125 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.660   499.786    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y40         RAMB18E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.663   500.449    
                         clock uncertainty            0.319   500.768    
    RAMB18_X1Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.667   501.435    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                       -501.435    
                         arrival time                         501.642    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.843ns  (logic 0.186ns (6.543%)  route 2.657ns (93.457%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.049ns
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.801    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.660 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.901     0.241    u_ifetch/upg_done_o
    SLICE_X51Y78         LUT4 (Prop_lut4_I1_O)        0.045     0.286 r  u_ifetch/instmem_i_9/O
                         net (fo=15, routed)          1.756     2.042    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y9          RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        1.117    -0.474    u_rom/clk_out1
    SLICE_X53Y91         LUT4 (Prop_lut4_I3_O)        0.056    -0.418 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           0.404    -0.014    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     0.099 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          0.950     1.049    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278     1.327    
                         clock uncertainty            0.319     1.646    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.829    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.854ns  (logic 0.186ns (6.518%)  route 2.668ns (93.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.055ns
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.801    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.660 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.749     0.089    u_ifetch/upg_done_o
    SLICE_X51Y80         LUT4 (Prop_lut4_I1_O)        0.045     0.134 r  u_ifetch/instmem_i_5/O
                         net (fo=15, routed)          1.919     2.053    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y8          RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        1.117    -0.474    u_rom/clk_out1
    SLICE_X53Y91         LUT4 (Prop_lut4_I3_O)        0.056    -0.418 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           0.404    -0.014    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     0.099 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          0.956     1.055    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278     1.333    
                         clock uncertainty            0.319     1.652    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.835    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.186ns (6.659%)  route 2.607ns (93.341%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.801    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.660 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.697     0.037    u_ifetch/upg_done_o
    SLICE_X50Y80         LUT4 (Prop_lut4_I1_O)        0.045     0.082 r  u_ifetch/instmem_i_4/O
                         net (fo=8, routed)           1.910     1.993    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB18_X1Y22         RAMB18E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        1.117    -0.474    u_rom/clk_out1
    SLICE_X53Y91         LUT4 (Prop_lut4_I3_O)        0.056    -0.418 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           0.404    -0.014    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     0.099 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          0.878     0.977    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y22         RAMB18E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.278     1.255    
                         clock uncertainty            0.319     1.574    
    RAMB18_X1Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.757    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.186ns (6.651%)  route 2.610ns (93.349%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.801    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.660 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.901     0.241    u_ifetch/upg_done_o
    SLICE_X51Y78         LUT4 (Prop_lut4_I1_O)        0.045     0.286 r  u_ifetch/instmem_i_9/O
                         net (fo=15, routed)          1.709     1.996    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y12         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        1.117    -0.474    u_rom/clk_out1
    SLICE_X53Y91         LUT4 (Prop_lut4_I3_O)        0.056    -0.418 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           0.404    -0.014    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     0.099 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          0.874     0.973    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278     1.251    
                         clock uncertainty            0.319     1.570    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.753    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.243    





