module JK_flip_flop (
    input wire J, K,  clk, rst,  
    output reg Q     // Output
);

always @(posedge clk or posedge rst) begin
    if (rst)
        Q <= 1'b0;  // Reset output to 0
    else begin
        case ({J, K})
            2'b00: Q <= Q;    // No change
            2'b01: Q <= 1'b0; // Reset
            2'b10: Q <= 1'b1; // Set
            2'b11: Q <= ~Q;   // Toggle
        endcase
    end
end

endmodule
