#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Mar 30 21:04:21 2022
# Process ID: 9188
# Current directory: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4108 D:\ComputerScience\cs_COD_Spring_2021\Lab2\lab2\lab2.xpr
# Log file: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/vivado.log
# Journal file: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
set_property top data_sort [current_fileset]
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.coefficient_file {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/ip/sort_DRAM.coe}] [get_ips dist_mem_gen_1]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/ip/sort_DRAM.coe' provided. It will be converted relative to IP Instance files '../sort_DRAM.coe'
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sort' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/block_ip.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/distributed_ip.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/sort_DRAM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sort_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/DEP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/data_sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_sort
INFO: [VRFC 10-2458] undeclared symbol run_p, assumed default net type wire [D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/data_sort.v:97]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/segment_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sim_1/new/testbench_sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sort
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
"xelab -wto ef222bb52e1c4603954a647cd183d32e --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_sort_behav xil_defaultlib.testbench_sort xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ef222bb52e1c4603954a647cd183d32e --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_sort_behav xil_defaultlib.testbench_sort xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.segment_trans
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.DEP
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_1
Compiling module xil_defaultlib.data_sort
Compiling module xil_defaultlib.testbench_sort
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sort_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_sort_behav -key {Behavioral:sim_1:Functional:testbench_sort} -tclbatch {testbench_sort.tcl} -view {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/regfile_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/regfile_sim_behav.wcfg
source testbench_sort.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_sort_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 908.363 ; gain = 37.203
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Mar 30 21:06:51 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/synth_1/runme.log
[Wed Mar 30 21:06:51 2022] Launched impl_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 928.020 ; gain = 4.738
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B604A
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/data_sort.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/data_sort.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/data_sort.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close [ open D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/sort2.v w ]
add_files D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/sort2.v
update_compile_order -fileset sources_1
set_property top sort2 [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Mar 30 21:29:35 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/synth_1/runme.log
[Wed Mar 30 21:29:35 2022] Launched impl_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/sort2.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Wed Mar 30 21:38:13 2022] Launched impl_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/sort2.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property -dict [list CONFIG.coefficient_file {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/ip/sort_DRAM.coe}] [get_ips dist_mem_gen_1]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/ip/sort_DRAM.coe' provided. It will be converted relative to IP Instance files '../sort_DRAM.coe'
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A8B604A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B604A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/sort2.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property top SORT [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Mar 30 21:48:19 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/synth_1/runme.log
[Wed Mar 30 21:48:19 2022] Launched impl_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/SORT.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property top data_sort [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Mar 30 21:53:31 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/synth_1/runme.log
[Wed Mar 30 21:53:31 2022] Launched impl_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/data_sort.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A8B604A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B604A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property top SORT [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Mar 30 22:10:39 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/synth_1/runme.log
[Wed Mar 30 22:10:39 2022] Launched impl_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/SORT.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sort' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/block_ip.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/distributed_ip.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/sort_DRAM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sort_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/DEP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/data_sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_sort
INFO: [VRFC 10-2458] undeclared symbol run_p, assumed default net type wire [D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/data_sort.v:97]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/segment_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sim_1/new/testbench_sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sort
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
"xelab -wto ef222bb52e1c4603954a647cd183d32e --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_sort_behav xil_defaultlib.testbench_sort xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ef222bb52e1c4603954a647cd183d32e --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_sort_behav xil_defaultlib.testbench_sort xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.segment_trans
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.DEP
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_1
Compiling module xil_defaultlib.data_sort
Compiling module xil_defaultlib.testbench_sort
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sort_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_sort_behav -key {Behavioral:sim_1:Functional:testbench_sort} -tclbatch {testbench_sort.tcl} -view {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/regfile_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/regfile_sim_behav.wcfg
source testbench_sort.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_sort_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2410.289 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sort' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/block_ip.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/distributed_ip.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/sort_DRAM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sort_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/DEP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/data_sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_sort
INFO: [VRFC 10-2458] undeclared symbol run_p, assumed default net type wire [D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/data_sort.v:97]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/segment_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sim_1/new/testbench_sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sort
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
"xelab -wto ef222bb52e1c4603954a647cd183d32e --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_sort_behav xil_defaultlib.testbench_sort xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ef222bb52e1c4603954a647cd183d32e --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_sort_behav xil_defaultlib.testbench_sort xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.segment_trans
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.DEP
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_1
Compiling module xil_defaultlib.data_sort
Compiling module xil_defaultlib.testbench_sort
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sort_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2410.289 ; gain = 0.000
current_wave_config {regfile_sim_behav.wcfg}
regfile_sim_behav.wcfg
add_wave {{/testbench_sort/sort/sort_state}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sort' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/block_ip.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/distributed_ip.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/sort_DRAM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sort_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/DEP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/data_sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_sort
INFO: [VRFC 10-2458] undeclared symbol run_p, assumed default net type wire [D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/data_sort.v:96]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/segment_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sim_1/new/testbench_sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sort
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
"xelab -wto ef222bb52e1c4603954a647cd183d32e --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_sort_behav xil_defaultlib.testbench_sort xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ef222bb52e1c4603954a647cd183d32e --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_sort_behav xil_defaultlib.testbench_sort xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.segment_trans
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.DEP
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_1
Compiling module xil_defaultlib.data_sort
Compiling module xil_defaultlib.testbench_sort
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sort_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2443.250 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sort' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/block_ip.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/distributed_ip.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/sort_DRAM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sort_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/DEP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/data_sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_sort
INFO: [VRFC 10-2458] undeclared symbol run_p, assumed default net type wire [D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/data_sort.v:96]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/segment_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sim_1/new/testbench_sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sort
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
"xelab -wto ef222bb52e1c4603954a647cd183d32e --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_sort_behav xil_defaultlib.testbench_sort xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ef222bb52e1c4603954a647cd183d32e --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_sort_behav xil_defaultlib.testbench_sort xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.segment_trans
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.DEP
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_1
Compiling module xil_defaultlib.data_sort
Compiling module xil_defaultlib.testbench_sort
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sort_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2443.250 ; gain = 0.000
save_wave_config {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/regfile_sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sort' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/block_ip.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/distributed_ip.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/sort_DRAM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sort_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/DEP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/data_sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_sort
INFO: [VRFC 10-2458] undeclared symbol run_p, assumed default net type wire [D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/data_sort.v:96]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/segment_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sim_1/new/testbench_sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sort
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
"xelab -wto ef222bb52e1c4603954a647cd183d32e --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_sort_behav xil_defaultlib.testbench_sort xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ef222bb52e1c4603954a647cd183d32e --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_sort_behav xil_defaultlib.testbench_sort xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.segment_trans
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.DEP
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_1
Compiling module xil_defaultlib.data_sort
Compiling module xil_defaultlib.testbench_sort
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sort_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_sort_behav -key {Behavioral:sim_1:Functional:testbench_sort} -tclbatch {testbench_sort.tcl} -view {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/regfile_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/regfile_sim_behav.wcfg
source testbench_sort.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_sort_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2443.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sort' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/block_ip.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/distributed_ip.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/sort_DRAM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sort_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/DEP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/data_sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_sort
INFO: [VRFC 10-2458] undeclared symbol run_p, assumed default net type wire [D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/data_sort.v:96]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/segment_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sim_1/new/testbench_sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sort
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
"xelab -wto ef222bb52e1c4603954a647cd183d32e --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_sort_behav xil_defaultlib.testbench_sort xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ef222bb52e1c4603954a647cd183d32e --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_sort_behav xil_defaultlib.testbench_sort xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.segment_trans
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.DEP
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_1
Compiling module xil_defaultlib.data_sort
Compiling module xil_defaultlib.testbench_sort
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sort_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_sort_behav -key {Behavioral:sim_1:Functional:testbench_sort} -tclbatch {testbench_sort.tcl} -view {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/regfile_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/regfile_sim_behav.wcfg
source testbench_sort.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_sort_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2443.250 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sort' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/block_ip.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/distributed_ip.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/sort_DRAM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sort_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/DEP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/data_sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_sort
INFO: [VRFC 10-2458] undeclared symbol run_p, assumed default net type wire [D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/data_sort.v:96]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/segment_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sim_1/new/testbench_sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sort
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
"xelab -wto ef222bb52e1c4603954a647cd183d32e --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_sort_behav xil_defaultlib.testbench_sort xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ef222bb52e1c4603954a647cd183d32e --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_sort_behav xil_defaultlib.testbench_sort xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.segment_trans
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.DEP
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_1
Compiling module xil_defaultlib.data_sort
Compiling module xil_defaultlib.testbench_sort
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sort_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2443.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sort' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/block_ip.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/distributed_ip.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/sort_DRAM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sort_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
"xelab -wto ef222bb52e1c4603954a647cd183d32e --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_sort_behav xil_defaultlib.testbench_sort xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ef222bb52e1c4603954a647cd183d32e --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_sort_behav xil_defaultlib.testbench_sort xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_sort_behav -key {Behavioral:sim_1:Functional:testbench_sort} -tclbatch {testbench_sort.tcl} -view {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/regfile_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/regfile_sim_behav.wcfg
source testbench_sort.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2443.250 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_sort_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2443.250 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sort' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/block_ip.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/distributed_ip.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/sort_DRAM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sort_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
"xelab -wto ef222bb52e1c4603954a647cd183d32e --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_sort_behav xil_defaultlib.testbench_sort xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ef222bb52e1c4603954a647cd183d32e --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_sort_behav xil_defaultlib.testbench_sort xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2443.250 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/synth_1

launch_runs impl_1 -jobs 8
[Wed Mar 30 22:54:06 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/synth_1/runme.log
[Wed Mar 30 22:54:06 2022] Launched impl_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/synth_1

ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A8B604A
launch_runs impl_1 -jobs 8
[Wed Mar 30 23:02:56 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/synth_1/runme.log
[Wed Mar 30 23:02:56 2022] Launched impl_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Mar 30 23:08:25 2022] Launched impl_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF736A
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292ABF736A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
save_wave_config {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/regfile_sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property top data_sort [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Mar 30 23:11:22 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/synth_1/runme.log
[Wed Mar 30 23:11:22 2022] Launched impl_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/data_sort.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292ABF736A
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B604A
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/data_sort.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/data_sort.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1
launch_runs impl_1 -jobs 8
[Wed Mar 30 23:43:22 2022] Launched impl_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Mar 30 23:45:23 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/synth_1/runme.log
[Wed Mar 30 23:45:23 2022] Launched impl_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/data_sort.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Wed Mar 30 23:59:20 2022] Launched impl_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A8B604A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B604A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/data_sort.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Mar 31 00:29:23 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/synth_1/runme.log
[Thu Mar 31 00:29:23 2022] Launched impl_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Mar 31 00:32:12 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/synth_1/runme.log
[Thu Mar 31 00:32:12 2022] Launched impl_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/data_sort.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Mar 31 00:39:13 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/synth_1/runme.log
[Thu Mar 31 00:39:13 2022] Launched impl_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/data_sort.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Mar 31 00:46:37 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/synth_1/runme.log
[Thu Mar 31 00:46:37 2022] Launched impl_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A8B604A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B604A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2646.871 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 257 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'data_sort' is not ideal for floorplanning, since the cellview 'data_sort' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2650.953 ; gain = 207.703
INFO: [Common 17-344] 'open_run' was cancelled
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/data_sort.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Thu Mar 31 07:17:48 2022] Launched impl_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/data_sort.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Mar 31 07:23:47 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/synth_1/runme.log
[Thu Mar 31 07:23:47 2022] Launched impl_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/data_sort.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Mar 31 07:27:05 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/synth_1/runme.log
[Thu Mar 31 07:27:05 2022] Launched impl_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/data_sort.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Mar 31 07:30:28 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/synth_1/runme.log
[Thu Mar 31 07:30:28 2022] Launched impl_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/data_sort.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/data_sort.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Mar 31 07:39:49 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/synth_1/runme.log
[Thu Mar 31 07:39:49 2022] Launched impl_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/data_sort.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/data_sort.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/data_sort.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A8B604A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B604A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/data_sort.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 31 07:43:41 2022...
