############################################################
## This file is generated automatically by Vitis HLS.
## Please DO NOT edit it.
## Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_top -name decode_rs "decode_rs"
set_directive_interface -mode axis -register -register_mode both "decode_rs" recd_in
set_directive_interface -mode axis -register -register_mode both "decode_rs" recd_out
