Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.26 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Reading design: multi.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "multi.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "multi"
Output Format                      : NGC
Target Device                      : xc3s50-5-pq208

---- Source Options
Top Module Name                    : multi
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : LUT
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "multi.v" in library work
Module <multi> compiled
No errors in compilation
Analysis of file <"multi.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <multi> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <multi>.
Module <multi> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <multi>.
    Related source file is "multi.v".
WARNING:Xst:646 - Signal <z<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <w<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <out>.
    Found 8-bit register for signal <A>.
    Found 8-bit register for signal <B>.
    Found 8-bit register for signal <C>.
    Found 8-bit register for signal <D>.
    Found 32-bit adder for signal <out$add0000> created at line 58.
    Found 17-bit register for signal <sum1>.
    Found 16-bit adder carry out for signal <sum1$addsub0000> created at line 54.
    Found 32-bit register for signal <sum2>.
    Found 16-bit register for signal <u>.
    Found 8x8-bit multiplier for signal <u$mult0000> created at line 43.
    Found 16-bit register for signal <v>.
    Found 8x8-bit multiplier for signal <v$mult0000> created at line 44.
    Found 16-bit register for signal <w>.
    Found 8x8-bit multiplier for signal <w$mult0000> created at line 45.
    Found 16-bit register for signal <x_reg>.
    Found 32-bit register for signal <y1>.
    Found 16-bit register for signal <y2>.
    Found 16-bit register for signal <y3>.
    Found 16-bit register for signal <y_reg>.
    Found 16-bit register for signal <z>.
    Found 8x8-bit multiplier for signal <z$mult0000> created at line 46.
    Summary:
	inferred 273 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 Multiplier(s).
Unit <multi> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 4
 8x8-bit multiplier                                    : 4
# Adders/Subtractors                                   : 2
 16-bit adder carry out                                : 1
 32-bit adder                                          : 1
# Registers                                            : 16
 16-bit register                                       : 8
 17-bit register                                       : 1
 32-bit register                                       : 3
 8-bit register                                        : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <y2_0> (without init value) has a constant value of 0 in block <multi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y2_1> (without init value) has a constant value of 0 in block <multi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y2_2> (without init value) has a constant value of 0 in block <multi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y2_3> (without init value) has a constant value of 0 in block <multi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y2_4> (without init value) has a constant value of 0 in block <multi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y2_5> (without init value) has a constant value of 0 in block <multi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y2_6> (without init value) has a constant value of 0 in block <multi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y2_7> (without init value) has a constant value of 0 in block <multi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y3_0> (without init value) has a constant value of 0 in block <multi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y3_1> (without init value) has a constant value of 0 in block <multi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y3_2> (without init value) has a constant value of 0 in block <multi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y3_3> (without init value) has a constant value of 0 in block <multi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y3_4> (without init value) has a constant value of 0 in block <multi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y3_5> (without init value) has a constant value of 0 in block <multi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y3_6> (without init value) has a constant value of 0 in block <multi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y3_7> (without init value) has a constant value of 0 in block <multi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <w_8> of sequential type is unconnected in block <multi>.
WARNING:Xst:2677 - Node <w_9> of sequential type is unconnected in block <multi>.
WARNING:Xst:2677 - Node <w_10> of sequential type is unconnected in block <multi>.
WARNING:Xst:2677 - Node <w_11> of sequential type is unconnected in block <multi>.
WARNING:Xst:2677 - Node <w_12> of sequential type is unconnected in block <multi>.
WARNING:Xst:2677 - Node <w_13> of sequential type is unconnected in block <multi>.
WARNING:Xst:2677 - Node <w_14> of sequential type is unconnected in block <multi>.
WARNING:Xst:2677 - Node <w_15> of sequential type is unconnected in block <multi>.
WARNING:Xst:2677 - Node <z_8> of sequential type is unconnected in block <multi>.
WARNING:Xst:2677 - Node <z_9> of sequential type is unconnected in block <multi>.
WARNING:Xst:2677 - Node <z_10> of sequential type is unconnected in block <multi>.
WARNING:Xst:2677 - Node <z_11> of sequential type is unconnected in block <multi>.
WARNING:Xst:2677 - Node <z_12> of sequential type is unconnected in block <multi>.
WARNING:Xst:2677 - Node <z_13> of sequential type is unconnected in block <multi>.
WARNING:Xst:2677 - Node <z_14> of sequential type is unconnected in block <multi>.
WARNING:Xst:2677 - Node <z_15> of sequential type is unconnected in block <multi>.

Synthesizing (advanced) Unit <multi>.
	Found pipelined multiplier on signal <u_mult0000>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <w_mult0000>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <v_mult0000>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <z_mult0000>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <multi> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 4
 8x8-bit registered multiplier                         : 4
# Adders/Subtractors                                   : 2
 16-bit adder carry out                                : 1
 32-bit adder                                          : 1
# Registers                                            : 209
 Flip-Flops                                            : 209

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <y2_0> (without init value) has a constant value of 0 in block <multi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y2_1> (without init value) has a constant value of 0 in block <multi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y2_2> (without init value) has a constant value of 0 in block <multi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y2_3> (without init value) has a constant value of 0 in block <multi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y2_4> (without init value) has a constant value of 0 in block <multi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y2_5> (without init value) has a constant value of 0 in block <multi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y2_6> (without init value) has a constant value of 0 in block <multi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y2_7> (without init value) has a constant value of 0 in block <multi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y3_0> (without init value) has a constant value of 0 in block <multi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y3_1> (without init value) has a constant value of 0 in block <multi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y3_2> (without init value) has a constant value of 0 in block <multi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y3_3> (without init value) has a constant value of 0 in block <multi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y3_4> (without init value) has a constant value of 0 in block <multi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y3_5> (without init value) has a constant value of 0 in block <multi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y3_6> (without init value) has a constant value of 0 in block <multi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y3_7> (without init value) has a constant value of 0 in block <multi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sum1_0> (without init value) has a constant value of 0 in block <multi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sum1_1> (without init value) has a constant value of 0 in block <multi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sum1_2> (without init value) has a constant value of 0 in block <multi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sum1_3> (without init value) has a constant value of 0 in block <multi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sum1_4> (without init value) has a constant value of 0 in block <multi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sum1_5> (without init value) has a constant value of 0 in block <multi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sum1_6> (without init value) has a constant value of 0 in block <multi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sum1_7> (without init value) has a constant value of 0 in block <multi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Mmult_z_mult0000_7> of sequential type is unconnected in block <multi>.
WARNING:Xst:2677 - Node <Mmult_z_mult0000_6> of sequential type is unconnected in block <multi>.
WARNING:Xst:2677 - Node <Mmult_z_mult0000_5> of sequential type is unconnected in block <multi>.
WARNING:Xst:2677 - Node <Mmult_z_mult0000_4> of sequential type is unconnected in block <multi>.
WARNING:Xst:2677 - Node <Mmult_z_mult0000_3> of sequential type is unconnected in block <multi>.
WARNING:Xst:2677 - Node <Mmult_z_mult0000_2> of sequential type is unconnected in block <multi>.
WARNING:Xst:2677 - Node <Mmult_z_mult0000_1> of sequential type is unconnected in block <multi>.
WARNING:Xst:2677 - Node <Mmult_z_mult0000_0> of sequential type is unconnected in block <multi>.
WARNING:Xst:2677 - Node <Mmult_w_mult0000_7> of sequential type is unconnected in block <multi>.
WARNING:Xst:2677 - Node <Mmult_w_mult0000_6> of sequential type is unconnected in block <multi>.
WARNING:Xst:2677 - Node <Mmult_w_mult0000_5> of sequential type is unconnected in block <multi>.
WARNING:Xst:2677 - Node <Mmult_w_mult0000_4> of sequential type is unconnected in block <multi>.
WARNING:Xst:2677 - Node <Mmult_w_mult0000_3> of sequential type is unconnected in block <multi>.
WARNING:Xst:2677 - Node <Mmult_w_mult0000_2> of sequential type is unconnected in block <multi>.
WARNING:Xst:2677 - Node <Mmult_w_mult0000_1> of sequential type is unconnected in block <multi>.
WARNING:Xst:2677 - Node <Mmult_w_mult0000_0> of sequential type is unconnected in block <multi>.

Optimizing unit <multi> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block multi, actual ratio is 27.

Final Macro Processing ...

Processing Unit <multi> :
	Found 2-bit shift register for signal <A_0>.
	Found 2-bit shift register for signal <A_1>.
	Found 2-bit shift register for signal <A_2>.
	Found 2-bit shift register for signal <A_3>.
	Found 2-bit shift register for signal <A_4>.
	Found 2-bit shift register for signal <A_5>.
	Found 2-bit shift register for signal <A_6>.
	Found 2-bit shift register for signal <A_7>.
	Found 2-bit shift register for signal <B_0>.
	Found 2-bit shift register for signal <B_1>.
	Found 2-bit shift register for signal <B_2>.
	Found 2-bit shift register for signal <B_3>.
	Found 2-bit shift register for signal <B_4>.
	Found 2-bit shift register for signal <B_5>.
	Found 2-bit shift register for signal <B_6>.
	Found 2-bit shift register for signal <B_7>.
	Found 2-bit shift register for signal <C_0>.
	Found 2-bit shift register for signal <C_1>.
	Found 2-bit shift register for signal <C_2>.
	Found 2-bit shift register for signal <C_3>.
	Found 2-bit shift register for signal <C_4>.
	Found 2-bit shift register for signal <C_5>.
	Found 2-bit shift register for signal <C_6>.
	Found 2-bit shift register for signal <C_7>.
	Found 2-bit shift register for signal <D_0>.
	Found 2-bit shift register for signal <D_1>.
	Found 2-bit shift register for signal <D_2>.
	Found 2-bit shift register for signal <D_3>.
	Found 2-bit shift register for signal <D_4>.
	Found 2-bit shift register for signal <D_5>.
	Found 2-bit shift register for signal <D_6>.
	Found 2-bit shift register for signal <D_7>.
	Found 2-bit shift register for signal <y2_9>.
	Found 2-bit shift register for signal <y2_10>.
	Found 2-bit shift register for signal <y2_11>.
	Found 2-bit shift register for signal <y2_12>.
	Found 2-bit shift register for signal <y3_9>.
	Found 2-bit shift register for signal <y3_10>.
	Found 2-bit shift register for signal <y3_11>.
	Found 2-bit shift register for signal <y3_12>.
	Found 2-bit shift register for signal <sum2_0>.
	Found 3-bit shift register for signal <sum2_1>.
	Found 3-bit shift register for signal <sum2_2>.
	Found 3-bit shift register for signal <sum2_3>.
	Found 3-bit shift register for signal <sum2_4>.
	Found 2-bit shift register for signal <sum2_5>.
	Found 2-bit shift register for signal <sum2_6>.
	Found 2-bit shift register for signal <sum2_7>.
	Found 2-bit shift register for signal <sum2_8>.
	Found 2-bit shift register for signal <sum2_9>.
	Found 2-bit shift register for signal <sum2_10>.
	Found 2-bit shift register for signal <sum2_11>.
	Found 2-bit shift register for signal <sum2_12>.
	Found 2-bit shift register for signal <sum2_13>.
	Found 2-bit shift register for signal <sum2_14>.
	Found 2-bit shift register for signal <sum2_15>.
	Found 2-bit shift register for signal <sum2_16>.
	Found 3-bit shift register for signal <sum2_17>.
	Found 3-bit shift register for signal <sum2_18>.
	Found 3-bit shift register for signal <sum2_19>.
	Found 3-bit shift register for signal <sum2_20>.
	Found 2-bit shift register for signal <sum2_21>.
	Found 2-bit shift register for signal <sum2_22>.
	Found 2-bit shift register for signal <sum2_23>.
	Found 2-bit shift register for signal <sum2_24>.
	Found 2-bit shift register for signal <sum2_25>.
	Found 2-bit shift register for signal <sum2_26>.
	Found 2-bit shift register for signal <sum2_27>.
	Found 2-bit shift register for signal <sum2_28>.
	Found 2-bit shift register for signal <sum2_29>.
	Found 2-bit shift register for signal <sum2_30>.
	Found 2-bit shift register for signal <sum2_31>.
Unit <multi> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 81
 Flip-Flops                                            : 81
# Shift Registers                                      : 72
 2-bit shift register                                  : 64
 3-bit shift register                                  : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : multi.ngr
Top Level Output File Name         : multi
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 65

Cell Usage :
# BELS                             : 750
#      GND                         : 1
#      LUT1                        : 18
#      LUT2                        : 121
#      LUT3                        : 12
#      LUT4                        : 78
#      MULT_AND                    : 70
#      MUXCY                       : 211
#      VCC                         : 1
#      XORCY                       : 238
# FlipFlops/Latches                : 153
#      FD                          : 153
# Shift Registers                  : 72
#      SRL16                       : 72
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 64
#      IBUF                        : 32
#      OBUF                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50pq208-5 

 Number of Slices:                      175  out of    768    22%  
 Number of Slice Flip Flops:            153  out of   1536     9%  
 Number of 4 input LUTs:                301  out of   1536    19%  
    Number used as logic:               229
    Number used as Shift registers:      72
 Number of IOs:                          65
 Number of bonded IOBs:                  65  out of    124    52%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 225   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.532ns (Maximum Frequency: 104.908MHz)
   Minimum input arrival time before clock: 1.778ns
   Maximum output required time after clock: 6.216ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.532ns (frequency: 104.908MHz)
  Total number of paths / destination ports: 70903 / 193
-------------------------------------------------------------------------
Delay:               9.532ns (Levels of Logic = 18)
  Source:            C_2 (FF)
  Destination:       Mmult_u_mult0000_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: C_2 to Mmult_u_mult0000_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              14   0.626   1.304  C_2 (C_2)
     LUT4:I0->O            1   0.479   0.000  Mmult_u_mult0000_Madd3_lut<3> (Mmult_u_mult0000_Madd3_lut<3>)
     MUXCY:S->O            1   0.435   0.000  Mmult_u_mult0000_Madd3_cy<3> (Mmult_u_mult0000_Madd3_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Mmult_u_mult0000_Madd3_cy<4> (Mmult_u_mult0000_Madd3_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Mmult_u_mult0000_Madd3_cy<5> (Mmult_u_mult0000_Madd3_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Mmult_u_mult0000_Madd3_cy<6> (Mmult_u_mult0000_Madd3_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  Mmult_u_mult0000_Madd3_cy<7> (Mmult_u_mult0000_Madd3_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  Mmult_u_mult0000_Madd3_cy<8> (Mmult_u_mult0000_Madd3_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  Mmult_u_mult0000_Madd3_cy<9> (Mmult_u_mult0000_Madd3_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  Mmult_u_mult0000_Madd3_cy<10> (Mmult_u_mult0000_Madd3_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  Mmult_u_mult0000_Madd3_cy<11> (Mmult_u_mult0000_Madd3_cy<11>)
     XORCY:CI->O           1   0.786   0.976  Mmult_u_mult0000_Madd3_xor<12> (Mmult_u_mult0000_Madd_123)
     LUT1:I0->O            1   0.479   0.000  Mmult_u_mult0000_Madd4_cy<12>_rt (Mmult_u_mult0000_Madd4_cy<12>_rt)
     MUXCY:S->O            1   0.435   0.000  Mmult_u_mult0000_Madd4_cy<12> (Mmult_u_mult0000_Madd4_cy<12>)
     XORCY:CI->O           1   0.786   0.851  Mmult_u_mult0000_Madd4_xor<13> (Mmult_u_mult0000_Madd_133)
     LUT2:I1->O            1   0.479   0.000  Mmult_u_mult0000_Madd6_lut<13> (Mmult_u_mult0000_Madd6_lut<13>)
     MUXCY:S->O            1   0.435   0.000  Mmult_u_mult0000_Madd6_cy<13> (Mmult_u_mult0000_Madd6_cy<13>)
     MUXCY:CI->O           0   0.056   0.000  Mmult_u_mult0000_Madd6_cy<14> (Mmult_u_mult0000_Madd6_cy<14>)
     XORCY:CI->O           1   0.786   0.000  Mmult_u_mult0000_Madd6_xor<15> (Mmult_u_mult0000_Madd_154)
     FD:D                      0.176          Mmult_u_mult0000_0
    ----------------------------------------
    Total                      9.532ns (6.402ns logic, 3.131ns route)
                                       (67.2% logic, 32.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.778ns (Levels of Logic = 1)
  Source:            x<10> (PAD)
  Destination:       Mshreg_A_2 (FF)
  Destination Clock: clk rising

  Data Path: x<10> to Mshreg_A_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.715   0.681  x_10_IBUF (x_10_IBUF)
     SRL16:D                   0.382          Mshreg_A_2
    ----------------------------------------
    Total                      1.778ns (1.097ns logic, 0.681ns route)
                                       (61.7% logic, 38.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              6.216ns (Levels of Logic = 1)
  Source:            out_31 (FF)
  Destination:       out<31> (PAD)
  Source Clock:      clk rising

  Data Path: out_31 to out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.626   0.681  out_31 (out_31)
     OBUF:I->O                 4.909          out_31_OBUF (out<31>)
    ----------------------------------------
    Total                      6.216ns (5.535ns logic, 0.681ns route)
                                       (89.0% logic, 11.0% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.42 secs
 
--> 

Total memory usage is 4534852 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   74 (   0 filtered)
Number of infos    :    0 (   0 filtered)

