-- -------------------------------------------------------------
-- 
-- File Name: C:\ultrazohm_sw\ip_cores\Delay_compensation_FCS_MPC_6Phase_PMSM\hdlsrc\Delay_compensation_FCS_MPC_6Phase_PMSM\Delay_compensation_FCS_MPC_6Phase_PMSM_src_Positive_block.vhd
-- Created: 2022-09-01 09:14:13
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: Delay_compensation_FCS_MPC_6Phase_PMSM_src_Positive_block
-- Source Path: Delay_compensation_FCS_MPC_6Phase_PMSM/HDL_DUT/Detect Rise Positive1/Positive
-- Hierarchy Level: 2
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY Delay_compensation_FCS_MPC_6Phase_PMSM_src_Positive_block IS
  PORT( u                                 :   IN    std_logic;
        y                                 :   OUT   std_logic
        );
END Delay_compensation_FCS_MPC_6Phase_PMSM_src_Positive_block;


ARCHITECTURE rtl OF Delay_compensation_FCS_MPC_6Phase_PMSM_src_Positive_block IS

  -- Signals
  SIGNAL Constant_out1                    : std_logic;
  SIGNAL Compare_relop1                   : std_logic;

BEGIN
  Constant_out1 <= '0';

  
  Compare_relop1 <= '1' WHEN u > Constant_out1 ELSE
      '0';

  y <= Compare_relop1;

END rtl;

