
`timescale 1ns / 1ns

module test;


wire  pc_cout, pcp4;

reg  pc, pc_adder_4, pc_cin;



pcadder top(pc_cout, pcp4, pc, pc_adder_4, pc_cin); 
 
