# Generate FPGA Array Data

Double-click **Generate FPGA Array Data** on the<br /> **Design Flow** tab.

When the FPGA array data is generated, a green tick mark appears next to<br /> **Generate FPGA Array Data**.

**Parent topic:**[Running the Libero Design Flow](GUID-89101F57-6885-421D-9881-42CA23E71A1B.md)

