Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Nov  4 21:26:52 2020
| Host         : Nich running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file computer_bus_control_sets_placed.rpt
| Design       : computer_bus
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    31 |
|    Minimum number of control sets                        |    31 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    31 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    20 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              64 |           31 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              86 |           27 |
| Yes          | No                    | No                     |             164 |           35 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+--------------------+-----------------------+------------------+----------------+--------------+
|      Clock Signal     |    Enable Signal   |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+--------------------+-----------------------+------------------+----------------+--------------+
| ~clk_100Hz_BUFG       |                    | RAM_data_toggle_IBUF  |                1 |              1 |         1.00 |
|  OR1/CD1/CLK          |                    |                       |                1 |              2 |         2.00 |
|  clk_100Hz_BUFG       | PC1/cnt[3]_i_1_n_0 |                       |                1 |              4 |         4.00 |
| ~clk_100Hz_BUFG       | IR_in_IBUF         |                       |                1 |              4 |         4.00 |
| ~clk_100Hz_BUFG       | MAR1/L[3]_i_1_n_0  |                       |                1 |              4 |         4.00 |
|  clk_100Hz_BUFG       |                    | ALU1/ALU_op[7]        |                6 |              7 |         1.17 |
|  clk_100MHz_IBUF_BUFG |                    |                       |                3 |              7 |         2.33 |
| ~clk_100Hz_BUFG       |                    |                       |                1 |              8 |         8.00 |
| ~clk_100Hz_BUFG       | A_in_IBUF          |                       |                3 |              8 |         2.67 |
| ~clk_100Hz_BUFG       | B_in_IBUF          |                       |                3 |              8 |         2.67 |
| ~clk_100Hz_BUFG       | out_in_IBUF        |                       |                3 |              8 |         2.67 |
| ~clk_100Hz_BUFG       | MAR1/E[4]          |                       |                2 |              8 |         4.00 |
| ~clk_100Hz_BUFG       | MAR1/E[6]          |                       |                3 |              8 |         2.67 |
| ~clk_100Hz_BUFG       | MAR1/E[14]         |                       |                1 |              8 |         8.00 |
| ~clk_100Hz_BUFG       | MAR1/E[5]          |                       |                1 |              8 |         8.00 |
| ~clk_100Hz_BUFG       | MAR1/E[10]         |                       |                2 |              8 |         4.00 |
| ~clk_100Hz_BUFG       | MAR1/E[2]          |                       |                1 |              8 |         8.00 |
| ~clk_100Hz_BUFG       | MAR1/E[0]          |                       |                1 |              8 |         8.00 |
| ~clk_100Hz_BUFG       | MAR1/E[1]          |                       |                1 |              8 |         8.00 |
| ~clk_100Hz_BUFG       | MAR1/E[7]          |                       |                1 |              8 |         8.00 |
| ~clk_100Hz_BUFG       | MAR1/E[8]          |                       |                1 |              8 |         8.00 |
| ~clk_100Hz_BUFG       | MAR1/E[13]         |                       |                1 |              8 |         8.00 |
| ~clk_100Hz_BUFG       | MAR1/E[12]         |                       |                2 |              8 |         4.00 |
| ~clk_100Hz_BUFG       | MAR1/E[3]          |                       |                1 |              8 |         8.00 |
| ~clk_100Hz_BUFG       | MAR1/E[9]          |                       |                2 |              8 |         4.00 |
| ~clk_100Hz_BUFG       | MAR1/E[11]         |                       |                2 |              8 |         4.00 |
| ~clk_100Hz_BUFG       | MAR1/E[15]         |                       |                1 |              8 |         8.00 |
|  clk_100MHz_IBUF_BUFG |                    | DB1/PB_cnt[0]_i_1_n_0 |                4 |             16 |         4.00 |
|  clk_100MHz_IBUF_BUFG |                    | CLK1/D1/divided_clk   |                8 |             31 |         3.88 |
|  clk_100MHz_IBUF_BUFG |                    | OR1/CD1/divided_clk   |                8 |             31 |         3.88 |
|  clk_100Hz_BUFG       |                    |                       |               26 |             47 |         1.81 |
+-----------------------+--------------------+-----------------------+------------------+----------------+--------------+


