Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov  5 20:06:25 2020
| Host         : DESKTOP-OL0AFT4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (26)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (26)
-------------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.021        0.000                      0                  280        0.245        0.000                      0                  280        4.500        0.000                       0                   120  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.021        0.000                      0                  280        0.245        0.000                      0                  280        4.500        0.000                       0                   120  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 test_case/M_current_test_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_valueOut_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.950ns  (logic 4.370ns (43.921%)  route 5.580ns (56.079%))
  Logic Levels:           15  (CARRY4=6 LUT1=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.620     5.204    test_case/CLK
    SLICE_X58Y63         FDRE                                         r  test_case/M_current_test_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  test_case/M_current_test_q_reg[1]/Q
                         net (fo=24, routed)          0.622     6.282    test_case/M_test_case_current_case[1]
    SLICE_X58Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.406 r  test_case/result0_carry_i_33/O
                         net (fo=1, routed)           0.000     6.406    test_case/result0_carry_i_33_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.956 r  test_case/result0_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.956    test_case/result0_carry_i_20_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.290 r  test_case/result0_carry_i_21/O[1]
                         net (fo=48, routed)          0.911     8.202    test_case/valueA4[9]
    SLICE_X60Y61         LUT6 (Prop_lut6_I3_O)        0.303     8.505 r  test_case/result0_carry_i_23/O
                         net (fo=1, routed)           0.291     8.796    test_case/M_test_case_valueB[2]
    SLICE_X58Y61         LUT4 (Prop_lut4_I0_O)        0.124     8.920 r  test_case/result0_carry_i_13/O
                         net (fo=81, routed)          0.889     9.809    test_case/M_function_alu_b[2]
    SLICE_X60Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.933 r  test_case/result0__26_carry_i_3/O
                         net (fo=2, routed)           0.438    10.370    test_case/M_mode_q_reg[0]_2[1]
    SLICE_X60Y62         LUT6 (Prop_lut6_I0_O)        0.124    10.494 r  test_case/result0__26_carry_i_7/O
                         net (fo=1, routed)           0.000    10.494    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_3_2[1]
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.137 r  function_alu/function_shifter/function_multiply/result0__26_carry/O[3]
                         net (fo=3, routed)           0.615    11.753    test_case/result0__49_carry__0[2]
    SLICE_X62Y62         LUT4 (Prop_lut4_I2_O)        0.307    12.060 r  test_case/result0__49_carry__0_i_11/O
                         net (fo=2, routed)           0.303    12.363    test_case/result0__49_carry__0_i_11_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I2_O)        0.124    12.487 r  test_case/result0__49_carry__0_i_2/O
                         net (fo=2, routed)           0.771    13.258    function_alu/function_shifter/function_multiply/M_store_valueOut_q[7]_i_4[2]
    SLICE_X61Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.656 r  function_alu/function_shifter/function_multiply/result0__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.656    function_alu/function_shifter/function_multiply/result0__49_carry__0_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.770 r  function_alu/function_shifter/function_multiply/result0__49_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.770    function_alu/function_shifter/function_multiply/result0__49_carry__1_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.992 r  function_alu/function_shifter/function_multiply/result0__49_carry__2/O[0]
                         net (fo=1, routed)           0.293    14.285    test_case/M_store_valueOut_q_reg[15]_0[11]
    SLICE_X61Y65         LUT6 (Prop_lut6_I2_O)        0.299    14.584 r  test_case/M_store_valueOut_q[15]_i_5/O
                         net (fo=2, routed)           0.446    15.030    test_case/M_function_shifter_result[15]
    SLICE_X61Y65         LUT5 (Prop_lut5_I2_O)        0.124    15.154 r  test_case/M_store_valueOut_q[15]_i_2/O
                         net (fo=1, routed)           0.000    15.154    M_function_alu_result[15]
    SLICE_X61Y65         FDRE                                         r  M_store_valueOut_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.502    14.906    clk_IBUF_BUFG
    SLICE_X61Y65         FDRE                                         r  M_store_valueOut_q_reg[15]/C
                         clock pessimism              0.272    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X61Y65         FDRE (Setup_fdre_C_D)        0.032    15.175    M_store_valueOut_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                         -15.154    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 test_case/M_current_test_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_valueOut_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.933ns  (logic 4.372ns (44.014%)  route 5.561ns (55.986%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.620     5.204    test_case/CLK
    SLICE_X58Y63         FDRE                                         r  test_case/M_current_test_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  test_case/M_current_test_q_reg[1]/Q
                         net (fo=24, routed)          0.622     6.282    test_case/M_test_case_current_case[1]
    SLICE_X58Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.406 r  test_case/result0_carry_i_33/O
                         net (fo=1, routed)           0.000     6.406    test_case/result0_carry_i_33_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.956 r  test_case/result0_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.956    test_case/result0_carry_i_20_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.290 r  test_case/result0_carry_i_21/O[1]
                         net (fo=48, routed)          0.911     8.202    test_case/valueA4[9]
    SLICE_X60Y61         LUT6 (Prop_lut6_I3_O)        0.303     8.505 r  test_case/result0_carry_i_23/O
                         net (fo=1, routed)           0.291     8.796    test_case/M_test_case_valueB[2]
    SLICE_X58Y61         LUT4 (Prop_lut4_I0_O)        0.124     8.920 r  test_case/result0_carry_i_13/O
                         net (fo=81, routed)          0.889     9.809    test_case/M_function_alu_b[2]
    SLICE_X60Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.933 r  test_case/result0__26_carry_i_3/O
                         net (fo=2, routed)           0.438    10.370    test_case/M_mode_q_reg[0]_2[1]
    SLICE_X60Y62         LUT6 (Prop_lut6_I0_O)        0.124    10.494 r  test_case/result0__26_carry_i_7/O
                         net (fo=1, routed)           0.000    10.494    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_3_2[1]
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.137 r  function_alu/function_shifter/function_multiply/result0__26_carry/O[3]
                         net (fo=3, routed)           0.615    11.753    test_case/result0__49_carry__0[2]
    SLICE_X62Y62         LUT4 (Prop_lut4_I2_O)        0.307    12.060 r  test_case/result0__49_carry__0_i_11/O
                         net (fo=2, routed)           0.303    12.363    test_case/result0__49_carry__0_i_11_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I2_O)        0.124    12.487 r  test_case/result0__49_carry__0_i_2/O
                         net (fo=2, routed)           0.771    13.258    function_alu/function_shifter/function_multiply/M_store_valueOut_q[7]_i_4[2]
    SLICE_X61Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.656 r  function_alu/function_shifter/function_multiply/result0__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.656    function_alu/function_shifter/function_multiply/result0__49_carry__0_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.990 r  function_alu/function_shifter/function_multiply/result0__49_carry__1/O[1]
                         net (fo=1, routed)           0.571    14.561    test_case/M_store_valueOut_q_reg[15]_0[8]
    SLICE_X59Y60         LUT6 (Prop_lut6_I5_O)        0.303    14.864 r  test_case/M_store_valueOut_q[12]_i_4/O
                         net (fo=1, routed)           0.149    15.013    test_case/M_store_valueOut_q[12]_i_4_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I3_O)        0.124    15.137 r  test_case/M_store_valueOut_q[12]_i_1/O
                         net (fo=2, routed)           0.000    15.137    M_function_alu_result[12]
    SLICE_X59Y60         FDRE                                         r  M_store_valueOut_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.506    14.910    clk_IBUF_BUFG
    SLICE_X59Y60         FDRE                                         r  M_store_valueOut_q_reg[12]/C
                         clock pessimism              0.272    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X59Y60         FDRE (Setup_fdre_C_D)        0.031    15.178    M_store_valueOut_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -15.137    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 test_case/M_current_test_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_valueOut_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.910ns  (logic 3.623ns (36.559%)  route 6.287ns (63.441%))
  Logic Levels:           12  (CARRY4=4 LUT1=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.620     5.204    test_case/CLK
    SLICE_X58Y63         FDRE                                         r  test_case/M_current_test_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  test_case/M_current_test_q_reg[1]/Q
                         net (fo=24, routed)          0.622     6.282    test_case/M_test_case_current_case[1]
    SLICE_X58Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.406 r  test_case/result0_carry_i_33/O
                         net (fo=1, routed)           0.000     6.406    test_case/result0_carry_i_33_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.956 r  test_case/result0_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.956    test_case/result0_carry_i_20_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.290 r  test_case/result0_carry_i_21/O[1]
                         net (fo=48, routed)          1.009     8.299    test_case/valueA4[9]
    SLICE_X59Y61         LUT6 (Prop_lut6_I3_O)        0.303     8.602 r  test_case/result0_carry__0_i_23/O
                         net (fo=1, routed)           0.489     9.091    test_case/M_test_case_valueA[5]
    SLICE_X58Y63         LUT4 (Prop_lut4_I0_O)        0.124     9.215 r  test_case/result0_carry__0_i_15/O
                         net (fo=25, routed)          1.550    10.765    test_case/M_function_alu_a[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  test_case/result0__49_carry_i_17/O
                         net (fo=2, routed)           0.439    11.327    test_case/result0__49_carry_i_17_n_0
    SLICE_X60Y60         LUT5 (Prop_lut5_I2_O)        0.124    11.451 r  test_case/result0__49_carry_i_9/O
                         net (fo=2, routed)           0.641    12.093    test_case/result0__49_carry_i_9_n_0
    SLICE_X61Y61         LUT4 (Prop_lut4_I2_O)        0.153    12.246 r  test_case/result0__49_carry_i_1/O
                         net (fo=2, routed)           0.580    12.826    function_alu/function_shifter/function_multiply/M_store_valueOut_q[4]_i_4[3]
    SLICE_X61Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    13.414 r  function_alu/function_shifter/function_multiply/result0__49_carry/CO[3]
                         net (fo=1, routed)           0.000    13.414    function_alu/function_shifter/function_multiply/result0__49_carry_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.727 r  function_alu/function_shifter/function_multiply/result0__49_carry__0/O[3]
                         net (fo=1, routed)           0.513    14.240    test_case/M_store_valueOut_q_reg[15]_0[6]
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.306    14.546 r  test_case/M_store_valueOut_q[10]_i_4/O
                         net (fo=1, routed)           0.444    14.990    test_case/M_store_valueOut_q[10]_i_4_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I3_O)        0.124    15.114 r  test_case/M_store_valueOut_q[10]_i_1/O
                         net (fo=2, routed)           0.000    15.114    M_function_alu_result[10]
    SLICE_X62Y61         FDRE                                         r  M_store_valueOut_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.506    14.910    clk_IBUF_BUFG
    SLICE_X62Y61         FDRE                                         r  M_store_valueOut_q_reg[10]/C
                         clock pessimism              0.258    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X62Y61         FDRE (Setup_fdre_C_D)        0.029    15.162    M_store_valueOut_q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -15.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 test_case/M_current_test_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_valueOut_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.837ns  (logic 4.256ns (43.267%)  route 5.581ns (56.733%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.620     5.204    test_case/CLK
    SLICE_X58Y63         FDRE                                         r  test_case/M_current_test_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  test_case/M_current_test_q_reg[1]/Q
                         net (fo=24, routed)          0.622     6.282    test_case/M_test_case_current_case[1]
    SLICE_X58Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.406 r  test_case/result0_carry_i_33/O
                         net (fo=1, routed)           0.000     6.406    test_case/result0_carry_i_33_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.956 r  test_case/result0_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.956    test_case/result0_carry_i_20_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.290 r  test_case/result0_carry_i_21/O[1]
                         net (fo=48, routed)          0.911     8.202    test_case/valueA4[9]
    SLICE_X60Y61         LUT6 (Prop_lut6_I3_O)        0.303     8.505 r  test_case/result0_carry_i_23/O
                         net (fo=1, routed)           0.291     8.796    test_case/M_test_case_valueB[2]
    SLICE_X58Y61         LUT4 (Prop_lut4_I0_O)        0.124     8.920 r  test_case/result0_carry_i_13/O
                         net (fo=81, routed)          0.889     9.809    test_case/M_function_alu_b[2]
    SLICE_X60Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.933 r  test_case/result0__26_carry_i_3/O
                         net (fo=2, routed)           0.438    10.370    test_case/M_mode_q_reg[0]_2[1]
    SLICE_X60Y62         LUT6 (Prop_lut6_I0_O)        0.124    10.494 r  test_case/result0__26_carry_i_7/O
                         net (fo=1, routed)           0.000    10.494    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_3_2[1]
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.137 r  function_alu/function_shifter/function_multiply/result0__26_carry/O[3]
                         net (fo=3, routed)           0.615    11.753    test_case/result0__49_carry__0[2]
    SLICE_X62Y62         LUT4 (Prop_lut4_I2_O)        0.307    12.060 r  test_case/result0__49_carry__0_i_11/O
                         net (fo=2, routed)           0.303    12.363    test_case/result0__49_carry__0_i_11_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I2_O)        0.124    12.487 r  test_case/result0__49_carry__0_i_2/O
                         net (fo=2, routed)           0.771    13.258    function_alu/function_shifter/function_multiply/M_store_valueOut_q[7]_i_4[2]
    SLICE_X61Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.656 r  function_alu/function_shifter/function_multiply/result0__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.656    function_alu/function_shifter/function_multiply/result0__49_carry__0_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.878 r  function_alu/function_shifter/function_multiply/result0__49_carry__1/O[0]
                         net (fo=1, routed)           0.453    14.331    test_case/M_store_valueOut_q_reg[15]_0[7]
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.299    14.630 r  test_case/M_store_valueOut_q[11]_i_4/O
                         net (fo=1, routed)           0.286    14.917    test_case/M_store_valueOut_q[11]_i_4_n_0
    SLICE_X60Y66         LUT6 (Prop_lut6_I3_O)        0.124    15.041 r  test_case/M_store_valueOut_q[11]_i_1/O
                         net (fo=2, routed)           0.000    15.041    M_function_alu_result[11]
    SLICE_X60Y66         FDRE                                         r  M_store_valueOut_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.501    14.905    clk_IBUF_BUFG
    SLICE_X60Y66         FDRE                                         r  M_store_valueOut_q_reg[11]/C
                         clock pessimism              0.272    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X60Y66         FDRE (Setup_fdre_C_D)        0.081    15.223    M_store_valueOut_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                         -15.041    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 test_case/M_current_test_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_valueOut_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.802ns  (logic 4.354ns (44.421%)  route 5.448ns (55.579%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.620     5.204    test_case/CLK
    SLICE_X58Y63         FDRE                                         r  test_case/M_current_test_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  test_case/M_current_test_q_reg[1]/Q
                         net (fo=24, routed)          0.622     6.282    test_case/M_test_case_current_case[1]
    SLICE_X58Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.406 r  test_case/result0_carry_i_33/O
                         net (fo=1, routed)           0.000     6.406    test_case/result0_carry_i_33_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.956 r  test_case/result0_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.956    test_case/result0_carry_i_20_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.290 r  test_case/result0_carry_i_21/O[1]
                         net (fo=48, routed)          0.911     8.202    test_case/valueA4[9]
    SLICE_X60Y61         LUT6 (Prop_lut6_I3_O)        0.303     8.505 r  test_case/result0_carry_i_23/O
                         net (fo=1, routed)           0.291     8.796    test_case/M_test_case_valueB[2]
    SLICE_X58Y61         LUT4 (Prop_lut4_I0_O)        0.124     8.920 r  test_case/result0_carry_i_13/O
                         net (fo=81, routed)          0.889     9.809    test_case/M_function_alu_b[2]
    SLICE_X60Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.933 r  test_case/result0__26_carry_i_3/O
                         net (fo=2, routed)           0.438    10.370    test_case/M_mode_q_reg[0]_2[1]
    SLICE_X60Y62         LUT6 (Prop_lut6_I0_O)        0.124    10.494 r  test_case/result0__26_carry_i_7/O
                         net (fo=1, routed)           0.000    10.494    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_3_2[1]
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.137 r  function_alu/function_shifter/function_multiply/result0__26_carry/O[3]
                         net (fo=3, routed)           0.615    11.753    test_case/result0__49_carry__0[2]
    SLICE_X62Y62         LUT4 (Prop_lut4_I2_O)        0.307    12.060 r  test_case/result0__49_carry__0_i_11/O
                         net (fo=2, routed)           0.303    12.363    test_case/result0__49_carry__0_i_11_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I2_O)        0.124    12.487 r  test_case/result0__49_carry__0_i_2/O
                         net (fo=2, routed)           0.771    13.258    function_alu/function_shifter/function_multiply/M_store_valueOut_q[7]_i_4[2]
    SLICE_X61Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.656 r  function_alu/function_shifter/function_multiply/result0__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.656    function_alu/function_shifter/function_multiply/result0__49_carry__0_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.969 r  function_alu/function_shifter/function_multiply/result0__49_carry__1/O[3]
                         net (fo=1, routed)           0.445    14.415    test_case/M_store_valueOut_q_reg[15]_0[10]
    SLICE_X64Y63         LUT6 (Prop_lut6_I5_O)        0.306    14.721 r  test_case/M_store_valueOut_q[14]_i_4/O
                         net (fo=1, routed)           0.161    14.882    test_case/M_store_valueOut_q[14]_i_4_n_0
    SLICE_X64Y63         LUT6 (Prop_lut6_I3_O)        0.124    15.006 r  test_case/M_store_valueOut_q[14]_i_1/O
                         net (fo=2, routed)           0.000    15.006    M_function_alu_result[14]
    SLICE_X64Y63         FDRE                                         r  M_store_valueOut_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.504    14.908    clk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  M_store_valueOut_q_reg[14]/C
                         clock pessimism              0.258    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X64Y63         FDRE (Setup_fdre_C_D)        0.079    15.210    M_store_valueOut_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.210    
                         arrival time                         -15.006    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 test_case/M_current_test_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_valueOut_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.743ns  (logic 3.545ns (36.385%)  route 6.198ns (63.615%))
  Logic Levels:           12  (CARRY4=4 LUT1=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.620     5.204    test_case/CLK
    SLICE_X58Y63         FDRE                                         r  test_case/M_current_test_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  test_case/M_current_test_q_reg[1]/Q
                         net (fo=24, routed)          0.622     6.282    test_case/M_test_case_current_case[1]
    SLICE_X58Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.406 r  test_case/result0_carry_i_33/O
                         net (fo=1, routed)           0.000     6.406    test_case/result0_carry_i_33_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.956 r  test_case/result0_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.956    test_case/result0_carry_i_20_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.290 r  test_case/result0_carry_i_21/O[1]
                         net (fo=48, routed)          1.009     8.299    test_case/valueA4[9]
    SLICE_X59Y61         LUT6 (Prop_lut6_I3_O)        0.303     8.602 r  test_case/result0_carry__0_i_23/O
                         net (fo=1, routed)           0.489     9.091    test_case/M_test_case_valueA[5]
    SLICE_X58Y63         LUT4 (Prop_lut4_I0_O)        0.124     9.215 r  test_case/result0_carry__0_i_15/O
                         net (fo=25, routed)          1.550    10.765    test_case/M_function_alu_a[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  test_case/result0__49_carry_i_17/O
                         net (fo=2, routed)           0.439    11.327    test_case/result0__49_carry_i_17_n_0
    SLICE_X60Y60         LUT5 (Prop_lut5_I2_O)        0.124    11.451 r  test_case/result0__49_carry_i_9/O
                         net (fo=2, routed)           0.641    12.093    test_case/result0__49_carry_i_9_n_0
    SLICE_X61Y61         LUT4 (Prop_lut4_I2_O)        0.153    12.246 r  test_case/result0__49_carry_i_1/O
                         net (fo=2, routed)           0.580    12.826    function_alu/function_shifter/function_multiply/M_store_valueOut_q[4]_i_4[3]
    SLICE_X61Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    13.414 r  function_alu/function_shifter/function_multiply/result0__49_carry/CO[3]
                         net (fo=1, routed)           0.000    13.414    function_alu/function_shifter/function_multiply/result0__49_carry_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.653 r  function_alu/function_shifter/function_multiply/result0__49_carry__0/O[2]
                         net (fo=1, routed)           0.461    14.114    test_case/M_store_valueOut_q_reg[15]_0[5]
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.302    14.416 r  test_case/M_store_valueOut_q[9]_i_4/O
                         net (fo=1, routed)           0.407    14.823    test_case/M_store_valueOut_q[9]_i_4_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I3_O)        0.124    14.947 r  test_case/M_store_valueOut_q[9]_i_1/O
                         net (fo=2, routed)           0.000    14.947    M_function_alu_result[9]
    SLICE_X63Y60         FDRE                                         r  M_store_valueOut_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.507    14.911    clk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  M_store_valueOut_q_reg[9]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X63Y60         FDRE (Setup_fdre_C_D)        0.031    15.165    M_store_valueOut_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -14.947    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 test_case/M_current_test_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_valueOut_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.723ns  (logic 3.525ns (36.255%)  route 6.198ns (63.745%))
  Logic Levels:           12  (CARRY4=4 LUT1=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.620     5.204    test_case/CLK
    SLICE_X58Y63         FDRE                                         r  test_case/M_current_test_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  test_case/M_current_test_q_reg[1]/Q
                         net (fo=24, routed)          0.622     6.282    test_case/M_test_case_current_case[1]
    SLICE_X58Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.406 r  test_case/result0_carry_i_33/O
                         net (fo=1, routed)           0.000     6.406    test_case/result0_carry_i_33_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.956 r  test_case/result0_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.956    test_case/result0_carry_i_20_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.290 r  test_case/result0_carry_i_21/O[1]
                         net (fo=48, routed)          1.009     8.299    test_case/valueA4[9]
    SLICE_X59Y61         LUT6 (Prop_lut6_I3_O)        0.303     8.602 r  test_case/result0_carry__0_i_23/O
                         net (fo=1, routed)           0.489     9.091    test_case/M_test_case_valueA[5]
    SLICE_X58Y63         LUT4 (Prop_lut4_I0_O)        0.124     9.215 r  test_case/result0_carry__0_i_15/O
                         net (fo=25, routed)          1.550    10.765    test_case/M_function_alu_a[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  test_case/result0__49_carry_i_17/O
                         net (fo=2, routed)           0.439    11.327    test_case/result0__49_carry_i_17_n_0
    SLICE_X60Y60         LUT5 (Prop_lut5_I2_O)        0.124    11.451 r  test_case/result0__49_carry_i_9/O
                         net (fo=2, routed)           0.641    12.093    test_case/result0__49_carry_i_9_n_0
    SLICE_X61Y61         LUT4 (Prop_lut4_I2_O)        0.153    12.246 r  test_case/result0__49_carry_i_1/O
                         net (fo=2, routed)           0.580    12.826    function_alu/function_shifter/function_multiply/M_store_valueOut_q[4]_i_4[3]
    SLICE_X61Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    13.414 r  function_alu/function_shifter/function_multiply/result0__49_carry/CO[3]
                         net (fo=1, routed)           0.000    13.414    function_alu/function_shifter/function_multiply/result0__49_carry_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.636 r  function_alu/function_shifter/function_multiply/result0__49_carry__0/O[0]
                         net (fo=1, routed)           0.436    14.072    test_case/M_store_valueOut_q_reg[15]_0[3]
    SLICE_X58Y60         LUT6 (Prop_lut6_I5_O)        0.299    14.371 r  test_case/M_store_valueOut_q[7]_i_4/O
                         net (fo=1, routed)           0.432    14.803    test_case/M_store_valueOut_q[7]_i_4_n_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I3_O)        0.124    14.927 r  test_case/M_store_valueOut_q[7]_i_1/O
                         net (fo=2, routed)           0.000    14.927    M_function_alu_result[7]
    SLICE_X59Y61         FDRE                                         r  M_store_valueOut_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.505    14.909    clk_IBUF_BUFG
    SLICE_X59Y61         FDRE                                         r  M_store_valueOut_q_reg[7]/C
                         clock pessimism              0.272    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X59Y61         FDRE (Setup_fdre_C_D)        0.031    15.177    M_store_valueOut_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                         -14.927    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 test_case/M_current_test_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_valueOut_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.695ns  (logic 3.641ns (37.556%)  route 6.054ns (62.444%))
  Logic Levels:           12  (CARRY4=4 LUT1=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.620     5.204    test_case/CLK
    SLICE_X58Y63         FDRE                                         r  test_case/M_current_test_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  test_case/M_current_test_q_reg[1]/Q
                         net (fo=24, routed)          0.622     6.282    test_case/M_test_case_current_case[1]
    SLICE_X58Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.406 r  test_case/result0_carry_i_33/O
                         net (fo=1, routed)           0.000     6.406    test_case/result0_carry_i_33_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.956 r  test_case/result0_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.956    test_case/result0_carry_i_20_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.290 r  test_case/result0_carry_i_21/O[1]
                         net (fo=48, routed)          1.009     8.299    test_case/valueA4[9]
    SLICE_X59Y61         LUT6 (Prop_lut6_I3_O)        0.303     8.602 r  test_case/result0_carry__0_i_23/O
                         net (fo=1, routed)           0.489     9.091    test_case/M_test_case_valueA[5]
    SLICE_X58Y63         LUT4 (Prop_lut4_I0_O)        0.124     9.215 r  test_case/result0_carry__0_i_15/O
                         net (fo=25, routed)          1.550    10.765    test_case/M_function_alu_a[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  test_case/result0__49_carry_i_17/O
                         net (fo=2, routed)           0.439    11.327    test_case/result0__49_carry_i_17_n_0
    SLICE_X60Y60         LUT5 (Prop_lut5_I2_O)        0.124    11.451 r  test_case/result0__49_carry_i_9/O
                         net (fo=2, routed)           0.641    12.093    test_case/result0__49_carry_i_9_n_0
    SLICE_X61Y61         LUT4 (Prop_lut4_I2_O)        0.153    12.246 r  test_case/result0__49_carry_i_1/O
                         net (fo=2, routed)           0.580    12.826    function_alu/function_shifter/function_multiply/M_store_valueOut_q[4]_i_4[3]
    SLICE_X61Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    13.414 r  function_alu/function_shifter/function_multiply/result0__49_carry/CO[3]
                         net (fo=1, routed)           0.000    13.414    function_alu/function_shifter/function_multiply/result0__49_carry_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.748 r  function_alu/function_shifter/function_multiply/result0__49_carry__0/O[1]
                         net (fo=1, routed)           0.570    14.318    test_case/M_store_valueOut_q_reg[15]_0[4]
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.303    14.621 r  test_case/M_store_valueOut_q[8]_i_4/O
                         net (fo=1, routed)           0.154    14.775    test_case/M_store_valueOut_q[8]_i_4_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I3_O)        0.124    14.899 r  test_case/M_store_valueOut_q[8]_i_1/O
                         net (fo=2, routed)           0.000    14.899    M_function_alu_result[8]
    SLICE_X63Y60         FDRE                                         r  M_store_valueOut_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.507    14.911    clk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  M_store_valueOut_q_reg[8]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X63Y60         FDRE (Setup_fdre_C_D)        0.029    15.163    M_store_valueOut_q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                         -14.899    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 test_case/M_current_test_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_valueOut_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.589ns  (logic 4.276ns (44.591%)  route 5.313ns (55.409%))
  Logic Levels:           14  (CARRY4=5 LUT1=1 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.620     5.204    test_case/CLK
    SLICE_X58Y63         FDRE                                         r  test_case/M_current_test_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  test_case/M_current_test_q_reg[1]/Q
                         net (fo=24, routed)          0.622     6.282    test_case/M_test_case_current_case[1]
    SLICE_X58Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.406 r  test_case/result0_carry_i_33/O
                         net (fo=1, routed)           0.000     6.406    test_case/result0_carry_i_33_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.956 r  test_case/result0_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.956    test_case/result0_carry_i_20_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.290 r  test_case/result0_carry_i_21/O[1]
                         net (fo=48, routed)          0.911     8.202    test_case/valueA4[9]
    SLICE_X60Y61         LUT6 (Prop_lut6_I3_O)        0.303     8.505 r  test_case/result0_carry_i_23/O
                         net (fo=1, routed)           0.291     8.796    test_case/M_test_case_valueB[2]
    SLICE_X58Y61         LUT4 (Prop_lut4_I0_O)        0.124     8.920 r  test_case/result0_carry_i_13/O
                         net (fo=81, routed)          0.889     9.809    test_case/M_function_alu_b[2]
    SLICE_X60Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.933 r  test_case/result0__26_carry_i_3/O
                         net (fo=2, routed)           0.438    10.370    test_case/M_mode_q_reg[0]_2[1]
    SLICE_X60Y62         LUT6 (Prop_lut6_I0_O)        0.124    10.494 r  test_case/result0__26_carry_i_7/O
                         net (fo=1, routed)           0.000    10.494    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_3_2[1]
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.137 r  function_alu/function_shifter/function_multiply/result0__26_carry/O[3]
                         net (fo=3, routed)           0.615    11.753    test_case/result0__49_carry__0[2]
    SLICE_X62Y62         LUT4 (Prop_lut4_I2_O)        0.307    12.060 r  test_case/result0__49_carry__0_i_11/O
                         net (fo=2, routed)           0.303    12.363    test_case/result0__49_carry__0_i_11_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I2_O)        0.124    12.487 r  test_case/result0__49_carry__0_i_2/O
                         net (fo=2, routed)           0.771    13.258    function_alu/function_shifter/function_multiply/M_store_valueOut_q[7]_i_4[2]
    SLICE_X61Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.656 r  function_alu/function_shifter/function_multiply/result0__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.656    function_alu/function_shifter/function_multiply/result0__49_carry__0_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.895 r  function_alu/function_shifter/function_multiply/result0__49_carry__1/O[2]
                         net (fo=1, routed)           0.311    14.206    test_case/M_store_valueOut_q_reg[15]_0[9]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.302    14.508 r  test_case/M_store_valueOut_q[13]_i_4/O
                         net (fo=1, routed)           0.162    14.669    test_case/M_store_valueOut_q[13]_i_4_n_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I3_O)        0.124    14.793 r  test_case/M_store_valueOut_q[13]_i_1/O
                         net (fo=2, routed)           0.000    14.793    M_function_alu_result[13]
    SLICE_X62Y63         FDRE                                         r  M_store_valueOut_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.504    14.908    clk_IBUF_BUFG
    SLICE_X62Y63         FDRE                                         r  M_store_valueOut_q_reg[13]/C
                         clock pessimism              0.258    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X62Y63         FDRE (Setup_fdre_C_D)        0.029    15.160    M_store_valueOut_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -14.793    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 test_case/M_current_test_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_valueOut_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.387ns  (logic 2.572ns (27.400%)  route 6.815ns (72.600%))
  Logic Levels:           8  (CARRY4=1 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.620     5.204    test_case/CLK
    SLICE_X58Y63         FDRE                                         r  test_case/M_current_test_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  test_case/M_current_test_q_reg[1]/Q
                         net (fo=24, routed)          0.622     6.282    test_case/M_test_case_current_case[1]
    SLICE_X58Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.406 r  test_case/result0_carry_i_33/O
                         net (fo=1, routed)           0.000     6.406    test_case/result0_carry_i_33_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.046 r  test_case/result0_carry_i_20/O[3]
                         net (fo=48, routed)          1.301     8.348    test_case/valueA4[7]
    SLICE_X63Y69         LUT6 (Prop_lut6_I4_O)        0.306     8.654 r  test_case/result0_carry__2_i_20/O
                         net (fo=1, routed)           0.403     9.057    test_case/M_test_case_valueA[15]
    SLICE_X63Y69         LUT4 (Prop_lut4_I0_O)        0.118     9.175 r  test_case/result0_carry__2_i_12/O
                         net (fo=27, routed)          1.457    10.632    test_case/M_function_alu_a__0[15]
    SLICE_X56Y66         LUT5 (Prop_lut5_I2_O)        0.326    10.958 r  test_case/M_store_valueOut_q[7]_i_10/O
                         net (fo=2, routed)           0.883    11.840    test_case/M_store_valueOut_q[7]_i_10_n_0
    SLICE_X56Y66         LUT3 (Prop_lut3_I0_O)        0.150    11.990 r  test_case/M_store_valueOut_q[5]_i_7/O
                         net (fo=2, routed)           1.026    13.017    test_case/M_store_valueOut_q[5]_i_7_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I2_O)        0.328    13.345 r  test_case/M_store_valueOut_q[5]_i_4/O
                         net (fo=1, routed)           0.304    13.649    test_case/M_store_valueOut_q[5]_i_4_n_0
    SLICE_X59Y58         LUT6 (Prop_lut6_I3_O)        0.124    13.773 r  test_case/M_store_valueOut_q[5]_i_1/O
                         net (fo=2, routed)           0.818    14.591    M_function_alu_result[5]
    SLICE_X59Y62         FDRE                                         r  M_store_valueOut_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.504    14.908    clk_IBUF_BUFG
    SLICE_X59Y62         FDRE                                         r  M_store_valueOut_q_reg[5]/C
                         clock pessimism              0.272    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X59Y62         FDRE (Setup_fdre_C_D)       -0.061    15.084    M_store_valueOut_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -14.591    
  -------------------------------------------------------------------
                         slack                                  0.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.591     1.535    reset_cond/CLK
    SLICE_X59Y58         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDSE (Prop_fdse_C_Q)         0.141     1.676 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.846    reset_cond/M_stage_d[1]
    SLICE_X59Y58         FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.860     2.050    reset_cond/CLK
    SLICE_X59Y58         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X59Y58         FDSE (Hold_fdse_C_D)         0.066     1.601    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 M_test_case_paused_q_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_test_case_paused_q_reg_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.772%)  route 0.170ns (48.228%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.583     1.527    clk_IBUF_BUFG
    SLICE_X59Y70         FDSE                                         r  M_test_case_paused_q_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDSE (Prop_fdse_C_Q)         0.141     1.668 r  M_test_case_paused_q_reg_inv/Q
                         net (fo=31, routed)          0.170     1.838    M_test_case_paused_q
    SLICE_X59Y70         LUT4 (Prop_lut4_I3_O)        0.042     1.880 r  M_test_case_paused_q_inv_i_1/O
                         net (fo=1, routed)           0.000     1.880    M_test_case_paused_q_inv_i_1_n_0
    SLICE_X59Y70         FDSE                                         r  M_test_case_paused_q_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.850     2.040    clk_IBUF_BUFG
    SLICE_X59Y70         FDSE                                         r  M_test_case_paused_q_reg_inv/C
                         clock pessimism             -0.514     1.527    
    SLICE_X59Y70         FDSE (Hold_fdse_C_D)         0.105     1.632    M_test_case_paused_q_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 io_display_counter/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_counter/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.556     1.500    io_display_counter/CLK
    SLICE_X57Y71         FDRE                                         r  io_display_counter/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  io_display_counter/M_ctr_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.749    io_display_counter/M_ctr_q_reg_n_0_[11]
    SLICE_X57Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.857 r  io_display_counter/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.857    io_display_counter/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X57Y71         FDRE                                         r  io_display_counter/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.822     2.012    io_display_counter/CLK
    SLICE_X57Y71         FDRE                                         r  io_display_counter/M_ctr_q_reg[11]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X57Y71         FDRE (Hold_fdre_C_D)         0.105     1.605    io_display_counter/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 io_display_counter/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_counter/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.558     1.502    io_display_counter/CLK
    SLICE_X57Y69         FDRE                                         r  io_display_counter/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  io_display_counter/M_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.751    io_display_counter/M_ctr_q_reg_n_0_[3]
    SLICE_X57Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.859 r  io_display_counter/M_ctr_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.859    io_display_counter/M_ctr_q_reg[0]_i_1_n_4
    SLICE_X57Y69         FDRE                                         r  io_display_counter/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.824     2.014    io_display_counter/CLK
    SLICE_X57Y69         FDRE                                         r  io_display_counter/M_ctr_q_reg[3]/C
                         clock pessimism             -0.513     1.502    
    SLICE_X57Y69         FDRE (Hold_fdre_C_D)         0.105     1.607    io_display_counter/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 io_display_counter/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_counter/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.557     1.501    io_display_counter/CLK
    SLICE_X57Y70         FDRE                                         r  io_display_counter/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  io_display_counter/M_ctr_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.750    io_display_counter/M_ctr_q_reg_n_0_[7]
    SLICE_X57Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.858 r  io_display_counter/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.858    io_display_counter/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X57Y70         FDRE                                         r  io_display_counter/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.823     2.013    io_display_counter/CLK
    SLICE_X57Y70         FDRE                                         r  io_display_counter/M_ctr_q_reg[7]/C
                         clock pessimism             -0.513     1.501    
    SLICE_X57Y70         FDRE (Hold_fdre_C_D)         0.105     1.606    io_display_counter/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 io_display_counter/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_counter/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.556     1.500    io_display_counter/CLK
    SLICE_X57Y72         FDRE                                         r  io_display_counter/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  io_display_counter/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.749    io_display_counter/M_ctr_q_reg_n_0_[15]
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.857 r  io_display_counter/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.857    io_display_counter/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X57Y72         FDRE                                         r  io_display_counter/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.821     2.011    io_display_counter/CLK
    SLICE_X57Y72         FDRE                                         r  io_display_counter/M_ctr_q_reg[15]/C
                         clock pessimism             -0.512     1.500    
    SLICE_X57Y72         FDRE (Hold_fdre_C_D)         0.105     1.605    io_display_counter/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.924%)  route 0.180ns (56.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.589     1.533    reset_cond/CLK
    SLICE_X58Y62         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDSE (Prop_fdse_C_Q)         0.141     1.674 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.180     1.854    reset_cond/M_stage_d[3]
    SLICE_X58Y62         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.858     2.047    reset_cond/CLK
    SLICE_X58Y62         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X58Y62         FDSE (Hold_fdse_C_D)         0.066     1.599    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 M_io_button_pressed_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_mode_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.187ns (49.435%)  route 0.191ns (50.565%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  M_io_button_pressed_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  M_io_button_pressed_q_reg[3]/Q
                         net (fo=3, routed)           0.191     1.867    p_9_in
    SLICE_X63Y61         LUT4 (Prop_lut4_I2_O)        0.046     1.913 r  M_mode_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.913    M_mode_q[1]_i_1_n_0
    SLICE_X63Y61         FDRE                                         r  M_mode_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.861     2.051    clk_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  M_mode_q_reg[1]/C
                         clock pessimism             -0.501     1.551    
    SLICE_X63Y61         FDRE (Hold_fdre_C_D)         0.107     1.658    M_mode_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 io_display_counter/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_counter/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.556     1.500    io_display_counter/CLK
    SLICE_X57Y71         FDRE                                         r  io_display_counter/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  io_display_counter/M_ctr_q_reg[8]/Q
                         net (fo=1, routed)           0.105     1.746    io_display_counter/M_ctr_q_reg_n_0_[8]
    SLICE_X57Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.861 r  io_display_counter/M_ctr_q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.861    io_display_counter/M_ctr_q_reg[8]_i_1_n_7
    SLICE_X57Y71         FDRE                                         r  io_display_counter/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.822     2.012    io_display_counter/CLK
    SLICE_X57Y71         FDRE                                         r  io_display_counter/M_ctr_q_reg[8]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X57Y71         FDRE (Hold_fdre_C_D)         0.105     1.605    io_display_counter/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 io_display_counter/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_counter/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.556     1.500    io_display_counter/CLK
    SLICE_X57Y72         FDRE                                         r  io_display_counter/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  io_display_counter/M_ctr_q_reg[12]/Q
                         net (fo=1, routed)           0.105     1.746    io_display_counter/M_ctr_q_reg_n_0_[12]
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.861 r  io_display_counter/M_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.861    io_display_counter/M_ctr_q_reg[12]_i_1_n_7
    SLICE_X57Y72         FDRE                                         r  io_display_counter/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.821     2.011    io_display_counter/CLK
    SLICE_X57Y72         FDRE                                         r  io_display_counter/M_ctr_q_reg[12]/C
                         clock pessimism             -0.512     1.500    
    SLICE_X57Y72         FDRE (Hold_fdre_C_D)         0.105     1.605    io_display_counter/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y70   M_io_button_pressed_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y61   M_io_button_pressed_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y61   M_io_button_pressed_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y70   M_io_button_ready_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y61   M_io_button_ready_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y61   M_io_button_ready_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y61   M_mode_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y61   M_mode_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y68   M_store_alufn_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y64   M_store_valueOut_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y64   M_store_valueOut_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y63   test_case/M_test_case_delay_q_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y63   test_case/M_test_case_delay_q_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y64   test_case/M_test_case_delay_q_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y64   test_case/M_test_case_delay_q_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y64   test_case/M_test_case_delay_q_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y64   test_case/M_test_case_delay_q_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y65   test_case/M_test_case_delay_q_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y65   test_case/M_test_case_delay_q_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y70   M_io_button_pressed_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y61   M_io_button_pressed_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y70   M_io_button_ready_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y61   M_io_button_ready_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y68   M_store_alufn_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y68   M_store_alufn_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y68   M_store_alufn_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y68   M_store_valueOut_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y64   M_store_valueOut_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y64   M_store_valueOut_q_reg[3]/C



