module ContinuosM(enable,clk, doneTx, rst, dataDHT, out_loop, data_send);
	input clk, rst, enable;
	input [7:0] enable;
	input [7:0] dataDHT;
	output reg [7:0] out_loop;
	output data_send; 
	
	reg data_send = 0;
	reg[13:0] count = 14'b10011100010000;
	
	
	always @(posedge clk, negedge rst) begin
		if(!reset) begin
		
		if((done) & (!enable)) begin
			if(count != 14'b10011100010000) begin
				count = count - 1'b1;
			end
			else begin
				out_loop <= dataDHT;
				count = 14'b10011100010000;
			end
		end
		end
		else begin: 
			count = 14'b10011100010000;
			data_send = 1'b0;
		end
	end
	
endmodule