#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Nov  9 15:41:07 2024
# Process ID: 17684
# Current directory: C:/Users/Krish/Desktop/College/VLSI/CLA-4-Bit/verilog/CLA/CLA.runs/synth_2
# Command line: vivado.exe -log fullcircuitwithdff.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fullcircuitwithdff.tcl
# Log file: C:/Users/Krish/Desktop/College/VLSI/CLA-4-Bit/verilog/CLA/CLA.runs/synth_2/fullcircuitwithdff.vds
# Journal file: C:/Users/Krish/Desktop/College/VLSI/CLA-4-Bit/verilog/CLA/CLA.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source fullcircuitwithdff.tcl -notrace
