Timing Analyzer report for lab_1s
Thu Nov 17 13:52:36 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2024 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk'
 22. Slow 1200mV 0C Model Hold: 'clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk'
 30. Fast 1200mV 0C Model Hold: 'clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2024 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; lab_1s                                              ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.10        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.6%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 216.31 MHz ; 216.31 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -3.623 ; -131.907           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.559 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.000 ; -74.376                          ;
+-------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                       ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; -3.623 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[0]  ; clk          ; clk         ; 1.000        ; -0.574     ; 4.050      ;
; -3.623 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[2]  ; clk          ; clk         ; 1.000        ; -0.574     ; 4.050      ;
; -3.623 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[3]  ; clk          ; clk         ; 1.000        ; -0.574     ; 4.050      ;
; -3.623 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[4]  ; clk          ; clk         ; 1.000        ; -0.574     ; 4.050      ;
; -3.623 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[5]  ; clk          ; clk         ; 1.000        ; -0.574     ; 4.050      ;
; -3.623 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[6]  ; clk          ; clk         ; 1.000        ; -0.574     ; 4.050      ;
; -3.623 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[7]  ; clk          ; clk         ; 1.000        ; -0.574     ; 4.050      ;
; -3.623 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[8]  ; clk          ; clk         ; 1.000        ; -0.574     ; 4.050      ;
; -3.623 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[9]  ; clk          ; clk         ; 1.000        ; -0.574     ; 4.050      ;
; -3.623 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[10] ; clk          ; clk         ; 1.000        ; -0.574     ; 4.050      ;
; -3.623 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[11] ; clk          ; clk         ; 1.000        ; -0.574     ; 4.050      ;
; -3.597 ; cnt_div:counter_div|cnt[0]  ; cnt_div:counter_div|cnt[0]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.517      ;
; -3.597 ; cnt_div:counter_div|cnt[0]  ; cnt_div:counter_div|cnt[2]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.517      ;
; -3.597 ; cnt_div:counter_div|cnt[0]  ; cnt_div:counter_div|cnt[3]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.517      ;
; -3.597 ; cnt_div:counter_div|cnt[0]  ; cnt_div:counter_div|cnt[4]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.517      ;
; -3.597 ; cnt_div:counter_div|cnt[0]  ; cnt_div:counter_div|cnt[5]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.517      ;
; -3.597 ; cnt_div:counter_div|cnt[0]  ; cnt_div:counter_div|cnt[6]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.517      ;
; -3.597 ; cnt_div:counter_div|cnt[0]  ; cnt_div:counter_div|cnt[7]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.517      ;
; -3.597 ; cnt_div:counter_div|cnt[0]  ; cnt_div:counter_div|cnt[8]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.517      ;
; -3.597 ; cnt_div:counter_div|cnt[0]  ; cnt_div:counter_div|cnt[9]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.517      ;
; -3.597 ; cnt_div:counter_div|cnt[0]  ; cnt_div:counter_div|cnt[10] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.517      ;
; -3.597 ; cnt_div:counter_div|cnt[0]  ; cnt_div:counter_div|cnt[11] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.517      ;
; -3.581 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[30] ; clk          ; clk         ; 1.000        ; -0.573     ; 4.009      ;
; -3.564 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[0]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.484      ;
; -3.564 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[2]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.484      ;
; -3.564 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[3]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.484      ;
; -3.564 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[4]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.484      ;
; -3.564 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[5]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.484      ;
; -3.564 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[6]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.484      ;
; -3.564 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[7]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.484      ;
; -3.564 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[8]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.484      ;
; -3.564 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[9]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.484      ;
; -3.564 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[10] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.484      ;
; -3.564 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[11] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.484      ;
; -3.551 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[31] ; clk          ; clk         ; 1.000        ; -0.573     ; 3.979      ;
; -3.511 ; cnt_div:counter_div|cnt[13] ; cnt_div:counter_div|cnt[0]  ; clk          ; clk         ; 1.000        ; -0.574     ; 3.938      ;
; -3.511 ; cnt_div:counter_div|cnt[13] ; cnt_div:counter_div|cnt[2]  ; clk          ; clk         ; 1.000        ; -0.574     ; 3.938      ;
; -3.511 ; cnt_div:counter_div|cnt[13] ; cnt_div:counter_div|cnt[3]  ; clk          ; clk         ; 1.000        ; -0.574     ; 3.938      ;
; -3.511 ; cnt_div:counter_div|cnt[13] ; cnt_div:counter_div|cnt[4]  ; clk          ; clk         ; 1.000        ; -0.574     ; 3.938      ;
; -3.511 ; cnt_div:counter_div|cnt[13] ; cnt_div:counter_div|cnt[5]  ; clk          ; clk         ; 1.000        ; -0.574     ; 3.938      ;
; -3.511 ; cnt_div:counter_div|cnt[13] ; cnt_div:counter_div|cnt[6]  ; clk          ; clk         ; 1.000        ; -0.574     ; 3.938      ;
; -3.511 ; cnt_div:counter_div|cnt[13] ; cnt_div:counter_div|cnt[7]  ; clk          ; clk         ; 1.000        ; -0.574     ; 3.938      ;
; -3.511 ; cnt_div:counter_div|cnt[13] ; cnt_div:counter_div|cnt[8]  ; clk          ; clk         ; 1.000        ; -0.574     ; 3.938      ;
; -3.511 ; cnt_div:counter_div|cnt[13] ; cnt_div:counter_div|cnt[9]  ; clk          ; clk         ; 1.000        ; -0.574     ; 3.938      ;
; -3.511 ; cnt_div:counter_div|cnt[13] ; cnt_div:counter_div|cnt[10] ; clk          ; clk         ; 1.000        ; -0.574     ; 3.938      ;
; -3.511 ; cnt_div:counter_div|cnt[13] ; cnt_div:counter_div|cnt[11] ; clk          ; clk         ; 1.000        ; -0.574     ; 3.938      ;
; -3.474 ; cnt_div:counter_div|cnt[12] ; cnt_div:counter_div|cnt[0]  ; clk          ; clk         ; 1.000        ; -0.574     ; 3.901      ;
; -3.474 ; cnt_div:counter_div|cnt[12] ; cnt_div:counter_div|cnt[2]  ; clk          ; clk         ; 1.000        ; -0.574     ; 3.901      ;
; -3.474 ; cnt_div:counter_div|cnt[12] ; cnt_div:counter_div|cnt[3]  ; clk          ; clk         ; 1.000        ; -0.574     ; 3.901      ;
; -3.474 ; cnt_div:counter_div|cnt[12] ; cnt_div:counter_div|cnt[4]  ; clk          ; clk         ; 1.000        ; -0.574     ; 3.901      ;
; -3.474 ; cnt_div:counter_div|cnt[12] ; cnt_div:counter_div|cnt[5]  ; clk          ; clk         ; 1.000        ; -0.574     ; 3.901      ;
; -3.474 ; cnt_div:counter_div|cnt[12] ; cnt_div:counter_div|cnt[6]  ; clk          ; clk         ; 1.000        ; -0.574     ; 3.901      ;
; -3.474 ; cnt_div:counter_div|cnt[12] ; cnt_div:counter_div|cnt[7]  ; clk          ; clk         ; 1.000        ; -0.574     ; 3.901      ;
; -3.474 ; cnt_div:counter_div|cnt[12] ; cnt_div:counter_div|cnt[8]  ; clk          ; clk         ; 1.000        ; -0.574     ; 3.901      ;
; -3.474 ; cnt_div:counter_div|cnt[12] ; cnt_div:counter_div|cnt[9]  ; clk          ; clk         ; 1.000        ; -0.574     ; 3.901      ;
; -3.474 ; cnt_div:counter_div|cnt[12] ; cnt_div:counter_div|cnt[10] ; clk          ; clk         ; 1.000        ; -0.574     ; 3.901      ;
; -3.474 ; cnt_div:counter_div|cnt[12] ; cnt_div:counter_div|cnt[11] ; clk          ; clk         ; 1.000        ; -0.574     ; 3.901      ;
; -3.464 ; cnt_div:counter_div|cnt[15] ; cnt_div:counter_div|cnt[0]  ; clk          ; clk         ; 1.000        ; -0.574     ; 3.891      ;
; -3.464 ; cnt_div:counter_div|cnt[15] ; cnt_div:counter_div|cnt[2]  ; clk          ; clk         ; 1.000        ; -0.574     ; 3.891      ;
; -3.464 ; cnt_div:counter_div|cnt[15] ; cnt_div:counter_div|cnt[3]  ; clk          ; clk         ; 1.000        ; -0.574     ; 3.891      ;
; -3.464 ; cnt_div:counter_div|cnt[15] ; cnt_div:counter_div|cnt[4]  ; clk          ; clk         ; 1.000        ; -0.574     ; 3.891      ;
; -3.464 ; cnt_div:counter_div|cnt[15] ; cnt_div:counter_div|cnt[5]  ; clk          ; clk         ; 1.000        ; -0.574     ; 3.891      ;
; -3.464 ; cnt_div:counter_div|cnt[15] ; cnt_div:counter_div|cnt[6]  ; clk          ; clk         ; 1.000        ; -0.574     ; 3.891      ;
; -3.464 ; cnt_div:counter_div|cnt[15] ; cnt_div:counter_div|cnt[7]  ; clk          ; clk         ; 1.000        ; -0.574     ; 3.891      ;
; -3.464 ; cnt_div:counter_div|cnt[15] ; cnt_div:counter_div|cnt[8]  ; clk          ; clk         ; 1.000        ; -0.574     ; 3.891      ;
; -3.464 ; cnt_div:counter_div|cnt[15] ; cnt_div:counter_div|cnt[9]  ; clk          ; clk         ; 1.000        ; -0.574     ; 3.891      ;
; -3.464 ; cnt_div:counter_div|cnt[15] ; cnt_div:counter_div|cnt[10] ; clk          ; clk         ; 1.000        ; -0.574     ; 3.891      ;
; -3.464 ; cnt_div:counter_div|cnt[15] ; cnt_div:counter_div|cnt[11] ; clk          ; clk         ; 1.000        ; -0.574     ; 3.891      ;
; -3.455 ; cnt_div:counter_div|cnt[23] ; cnt_div:counter_div|cnt[0]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.375      ;
; -3.455 ; cnt_div:counter_div|cnt[23] ; cnt_div:counter_div|cnt[2]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.375      ;
; -3.455 ; cnt_div:counter_div|cnt[23] ; cnt_div:counter_div|cnt[3]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.375      ;
; -3.455 ; cnt_div:counter_div|cnt[23] ; cnt_div:counter_div|cnt[4]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.375      ;
; -3.455 ; cnt_div:counter_div|cnt[23] ; cnt_div:counter_div|cnt[5]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.375      ;
; -3.455 ; cnt_div:counter_div|cnt[23] ; cnt_div:counter_div|cnt[6]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.375      ;
; -3.455 ; cnt_div:counter_div|cnt[23] ; cnt_div:counter_div|cnt[7]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.375      ;
; -3.455 ; cnt_div:counter_div|cnt[23] ; cnt_div:counter_div|cnt[8]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.375      ;
; -3.455 ; cnt_div:counter_div|cnt[23] ; cnt_div:counter_div|cnt[9]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.375      ;
; -3.455 ; cnt_div:counter_div|cnt[23] ; cnt_div:counter_div|cnt[10] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.375      ;
; -3.455 ; cnt_div:counter_div|cnt[23] ; cnt_div:counter_div|cnt[11] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.375      ;
; -3.435 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[28] ; clk          ; clk         ; 1.000        ; -0.573     ; 3.863      ;
; -3.427 ; cnt_div:counter_div|cnt[16] ; cnt_div:counter_div|cnt[0]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.347      ;
; -3.427 ; cnt_div:counter_div|cnt[16] ; cnt_div:counter_div|cnt[2]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.347      ;
; -3.427 ; cnt_div:counter_div|cnt[16] ; cnt_div:counter_div|cnt[3]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.347      ;
; -3.427 ; cnt_div:counter_div|cnt[16] ; cnt_div:counter_div|cnt[4]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.347      ;
; -3.427 ; cnt_div:counter_div|cnt[16] ; cnt_div:counter_div|cnt[5]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.347      ;
; -3.427 ; cnt_div:counter_div|cnt[16] ; cnt_div:counter_div|cnt[6]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.347      ;
; -3.427 ; cnt_div:counter_div|cnt[16] ; cnt_div:counter_div|cnt[7]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.347      ;
; -3.427 ; cnt_div:counter_div|cnt[16] ; cnt_div:counter_div|cnt[8]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.347      ;
; -3.427 ; cnt_div:counter_div|cnt[16] ; cnt_div:counter_div|cnt[9]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.347      ;
; -3.427 ; cnt_div:counter_div|cnt[16] ; cnt_div:counter_div|cnt[10] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.347      ;
; -3.427 ; cnt_div:counter_div|cnt[16] ; cnt_div:counter_div|cnt[11] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.347      ;
; -3.405 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[29] ; clk          ; clk         ; 1.000        ; -0.573     ; 3.833      ;
; -3.352 ; cnt_div:counter_div|cnt[6]  ; cnt_div:counter_div|cnt[0]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.272      ;
; -3.352 ; cnt_div:counter_div|cnt[6]  ; cnt_div:counter_div|cnt[2]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.272      ;
; -3.352 ; cnt_div:counter_div|cnt[6]  ; cnt_div:counter_div|cnt[3]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.272      ;
; -3.352 ; cnt_div:counter_div|cnt[6]  ; cnt_div:counter_div|cnt[4]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.272      ;
; -3.352 ; cnt_div:counter_div|cnt[6]  ; cnt_div:counter_div|cnt[5]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.272      ;
; -3.352 ; cnt_div:counter_div|cnt[6]  ; cnt_div:counter_div|cnt[6]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.272      ;
; -3.352 ; cnt_div:counter_div|cnt[6]  ; cnt_div:counter_div|cnt[7]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.272      ;
; -3.352 ; cnt_div:counter_div|cnt[6]  ; cnt_div:counter_div|cnt[8]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.272      ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                       ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 0.559 ; led_drv:led_driver|i[1]     ; led_rg:out_reg|dout[4]      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.852      ;
; 0.623 ; cnt_div:counter_div|cnt[11] ; cnt_div:counter_div|cnt[12] ; clk          ; clk         ; 0.000        ; 0.574      ; 1.409      ;
; 0.631 ; cnt_div:counter_div|cnt[0]  ; cnt_div:counter_div|cnt[1]  ; clk          ; clk         ; 0.000        ; 0.574      ; 1.417      ;
; 0.642 ; cnt_div:counter_div|cnt[10] ; cnt_div:counter_div|cnt[12] ; clk          ; clk         ; 0.000        ; 0.574      ; 1.428      ;
; 0.741 ; cnt_div:counter_div|cnt[15] ; cnt_div:counter_div|cnt[15] ; clk          ; clk         ; 0.000        ; 0.100      ; 1.053      ;
; 0.742 ; cnt_div:counter_div|cnt[13] ; cnt_div:counter_div|cnt[13] ; clk          ; clk         ; 0.000        ; 0.100      ; 1.054      ;
; 0.742 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[1]  ; clk          ; clk         ; 0.000        ; 0.100      ; 1.054      ;
; 0.745 ; cnt_div:counter_div|cnt[14] ; cnt_div:counter_div|cnt[14] ; clk          ; clk         ; 0.000        ; 0.100      ; 1.057      ;
; 0.745 ; cnt_div:counter_div|cnt[12] ; cnt_div:counter_div|cnt[12] ; clk          ; clk         ; 0.000        ; 0.100      ; 1.057      ;
; 0.754 ; cnt_div:counter_div|cnt[11] ; cnt_div:counter_div|cnt[13] ; clk          ; clk         ; 0.000        ; 0.574      ; 1.540      ;
; 0.760 ; cnt_div:counter_div|cnt[3]  ; cnt_div:counter_div|cnt[3]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; cnt_div:counter_div|cnt[5]  ; cnt_div:counter_div|cnt[5]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; cnt_div:counter_div|cnt[11] ; cnt_div:counter_div|cnt[11] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; cnt_div:counter_div|cnt[19] ; cnt_div:counter_div|cnt[19] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; cnt_div:counter_div|cnt[2]  ; cnt_div:counter_div|cnt[2]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; cnt_div:counter_div|cnt[6]  ; cnt_div:counter_div|cnt[6]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[7]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; cnt_div:counter_div|cnt[9]  ; cnt_div:counter_div|cnt[9]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; cnt_div:counter_div|cnt[27] ; cnt_div:counter_div|cnt[27] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; cnt_div:counter_div|cnt[17] ; cnt_div:counter_div|cnt[17] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; cnt_div:counter_div|cnt[21] ; cnt_div:counter_div|cnt[21] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; cnt_div:counter_div|cnt[29] ; cnt_div:counter_div|cnt[29] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; cnt_div:counter_div|cnt[11] ; cnt_div:counter_div|cnt[14] ; clk          ; clk         ; 0.000        ; 0.574      ; 1.549      ;
; 0.764 ; cnt_div:counter_div|cnt[4]  ; cnt_div:counter_div|cnt[4]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; cnt_div:counter_div|cnt[16] ; cnt_div:counter_div|cnt[16] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; cnt_div:counter_div|cnt[31] ; cnt_div:counter_div|cnt[31] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; cnt_div:counter_div|cnt[9]  ; cnt_div:counter_div|cnt[12] ; clk          ; clk         ; 0.000        ; 0.574      ; 1.550      ;
; 0.765 ; cnt_div:counter_div|cnt[8]  ; cnt_div:counter_div|cnt[8]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; cnt_div:counter_div|cnt[10] ; cnt_div:counter_div|cnt[10] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; cnt_div:counter_div|cnt[18] ; cnt_div:counter_div|cnt[18] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; cnt_div:counter_div|cnt[22] ; cnt_div:counter_div|cnt[22] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; cnt_div:counter_div|cnt[23] ; cnt_div:counter_div|cnt[23] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; cnt_div:counter_div|cnt[25] ; cnt_div:counter_div|cnt[25] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; cnt_div:counter_div|cnt[20] ; cnt_div:counter_div|cnt[20] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; cnt_div:counter_div|cnt[30] ; cnt_div:counter_div|cnt[30] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; cnt_div:counter_div|cnt[24] ; cnt_div:counter_div|cnt[24] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; cnt_div:counter_div|cnt[26] ; cnt_div:counter_div|cnt[26] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; cnt_div:counter_div|cnt[28] ; cnt_div:counter_div|cnt[28] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.059      ;
; 0.773 ; cnt_div:counter_div|cnt[10] ; cnt_div:counter_div|cnt[13] ; clk          ; clk         ; 0.000        ; 0.574      ; 1.559      ;
; 0.782 ; cnt_div:counter_div|cnt[10] ; cnt_div:counter_div|cnt[14] ; clk          ; clk         ; 0.000        ; 0.574      ; 1.568      ;
; 0.782 ; cnt_div:counter_div|cnt[8]  ; cnt_div:counter_div|cnt[12] ; clk          ; clk         ; 0.000        ; 0.574      ; 1.568      ;
; 0.786 ; cnt_div:counter_div|cnt[0]  ; cnt_div:counter_div|cnt[0]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.079      ;
; 0.787 ; led_drv:led_driver|i[3]     ; led_drv:led_driver|i[3]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.080      ;
; 0.806 ; led_drv:led_driver|i[4]     ; led_drv:led_driver|i[4]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.099      ;
; 0.806 ; led_drv:led_driver|i[2]     ; led_drv:led_driver|i[2]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.099      ;
; 0.815 ; led_drv:led_driver|i[1]     ; led_drv:led_driver|i[1]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.108      ;
; 0.832 ; led_drv:led_driver|i[4]     ; led_rg:out_reg|dout[0]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.125      ;
; 0.835 ; led_drv:led_driver|i[2]     ; led_rg:out_reg|dout[6]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.128      ;
; 0.839 ; led_drv:led_driver|i[0]     ; led_drv:led_driver|i[0]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.132      ;
; 0.842 ; led_drv:led_driver|i[4]     ; led_rg:out_reg|dout[7]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.135      ;
; 0.894 ; cnt_div:counter_div|cnt[11] ; cnt_div:counter_div|cnt[15] ; clk          ; clk         ; 0.000        ; 0.574      ; 1.680      ;
; 0.895 ; cnt_div:counter_div|cnt[9]  ; cnt_div:counter_div|cnt[13] ; clk          ; clk         ; 0.000        ; 0.574      ; 1.681      ;
; 0.904 ; cnt_div:counter_div|cnt[9]  ; cnt_div:counter_div|cnt[14] ; clk          ; clk         ; 0.000        ; 0.574      ; 1.690      ;
; 0.904 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[12] ; clk          ; clk         ; 0.000        ; 0.574      ; 1.690      ;
; 0.913 ; cnt_div:counter_div|cnt[10] ; cnt_div:counter_div|cnt[15] ; clk          ; clk         ; 0.000        ; 0.574      ; 1.699      ;
; 0.913 ; cnt_div:counter_div|cnt[8]  ; cnt_div:counter_div|cnt[13] ; clk          ; clk         ; 0.000        ; 0.574      ; 1.699      ;
; 0.920 ; cnt_div:counter_div|cnt[6]  ; cnt_div:counter_div|cnt[12] ; clk          ; clk         ; 0.000        ; 0.574      ; 1.706      ;
; 0.922 ; cnt_div:counter_div|cnt[8]  ; cnt_div:counter_div|cnt[14] ; clk          ; clk         ; 0.000        ; 0.574      ; 1.708      ;
; 0.937 ; led_drv:led_driver|i[1]     ; led_rg:out_reg|dout[6]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.230      ;
; 0.958 ; led_drv:led_driver|i[1]     ; led_rg:out_reg|dout[0]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.251      ;
; 0.976 ; rst_reg:reset_rg|rst        ; rst_reg:reset_rg|rst_n_i    ; clk          ; clk         ; 0.000        ; -0.393     ; 0.795      ;
; 0.981 ; led_drv:led_driver|i[1]     ; led_rg:out_reg|dout[7]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.274      ;
; 1.035 ; cnt_div:counter_div|cnt[9]  ; cnt_div:counter_div|cnt[15] ; clk          ; clk         ; 0.000        ; 0.574      ; 1.821      ;
; 1.035 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[13] ; clk          ; clk         ; 0.000        ; 0.574      ; 1.821      ;
; 1.043 ; cnt_div:counter_div|cnt[5]  ; cnt_div:counter_div|cnt[12] ; clk          ; clk         ; 0.000        ; 0.574      ; 1.829      ;
; 1.044 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[14] ; clk          ; clk         ; 0.000        ; 0.574      ; 1.830      ;
; 1.051 ; cnt_div:counter_div|cnt[6]  ; cnt_div:counter_div|cnt[13] ; clk          ; clk         ; 0.000        ; 0.574      ; 1.837      ;
; 1.053 ; cnt_div:counter_div|cnt[8]  ; cnt_div:counter_div|cnt[15] ; clk          ; clk         ; 0.000        ; 0.574      ; 1.839      ;
; 1.060 ; cnt_div:counter_div|cnt[6]  ; cnt_div:counter_div|cnt[14] ; clk          ; clk         ; 0.000        ; 0.574      ; 1.846      ;
; 1.061 ; cnt_div:counter_div|cnt[4]  ; cnt_div:counter_div|cnt[12] ; clk          ; clk         ; 0.000        ; 0.574      ; 1.847      ;
; 1.077 ; led_drv:led_driver|i[0]     ; led_rg:out_reg|dout[6]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.370      ;
; 1.097 ; cnt_div:counter_div|cnt[13] ; cnt_div:counter_div|cnt[14] ; clk          ; clk         ; 0.000        ; 0.100      ; 1.409      ;
; 1.098 ; led_drv:led_driver|i[0]     ; led_rg:out_reg|dout[0]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.391      ;
; 1.106 ; cnt_div:counter_div|cnt[12] ; cnt_div:counter_div|cnt[13] ; clk          ; clk         ; 0.000        ; 0.100      ; 1.418      ;
; 1.106 ; cnt_div:counter_div|cnt[14] ; cnt_div:counter_div|cnt[15] ; clk          ; clk         ; 0.000        ; 0.100      ; 1.418      ;
; 1.115 ; cnt_div:counter_div|cnt[12] ; cnt_div:counter_div|cnt[14] ; clk          ; clk         ; 0.000        ; 0.100      ; 1.427      ;
; 1.115 ; cnt_div:counter_div|cnt[3]  ; cnt_div:counter_div|cnt[4]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.408      ;
; 1.116 ; cnt_div:counter_div|cnt[5]  ; cnt_div:counter_div|cnt[6]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[8]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; cnt_div:counter_div|cnt[9]  ; cnt_div:counter_div|cnt[10] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; cnt_div:counter_div|cnt[17] ; cnt_div:counter_div|cnt[18] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; cnt_div:counter_div|cnt[19] ; cnt_div:counter_div|cnt[20] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; led_drv:led_driver|i[0]     ; led_rg:out_reg|dout[7]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; cnt_div:counter_div|cnt[21] ; cnt_div:counter_div|cnt[22] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; cnt_div:counter_div|cnt[29] ; cnt_div:counter_div|cnt[30] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; cnt_div:counter_div|cnt[27] ; cnt_div:counter_div|cnt[28] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; cnt_div:counter_div|cnt[23] ; cnt_div:counter_div|cnt[24] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; cnt_div:counter_div|cnt[25] ; cnt_div:counter_div|cnt[26] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.411      ;
; 1.124 ; cnt_div:counter_div|cnt[2]  ; cnt_div:counter_div|cnt[3]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.417      ;
; 1.124 ; cnt_div:counter_div|cnt[6]  ; cnt_div:counter_div|cnt[7]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; cnt_div:counter_div|cnt[4]  ; cnt_div:counter_div|cnt[5]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; cnt_div:counter_div|cnt[16] ; cnt_div:counter_div|cnt[17] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.417      ;
; 1.126 ; cnt_div:counter_div|cnt[10] ; cnt_div:counter_div|cnt[11] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; cnt_div:counter_div|cnt[18] ; cnt_div:counter_div|cnt[19] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; cnt_div:counter_div|cnt[8]  ; cnt_div:counter_div|cnt[9]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; cnt_div:counter_div|cnt[22] ; cnt_div:counter_div|cnt[23] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.418      ;
; 1.127 ; cnt_div:counter_div|cnt[20] ; cnt_div:counter_div|cnt[21] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.419      ;
; 1.127 ; cnt_div:counter_div|cnt[30] ; cnt_div:counter_div|cnt[31] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.419      ;
; 1.128 ; cnt_div:counter_div|cnt[26] ; cnt_div:counter_div|cnt[27] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.420      ;
; 1.128 ; cnt_div:counter_div|cnt[28] ; cnt_div:counter_div|cnt[29] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.420      ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 228.05 MHz ; 228.05 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -3.385 ; -121.166          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.515 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -74.376                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                        ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; -3.385 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[0]  ; clk          ; clk         ; 1.000        ; -0.537     ; 3.850      ;
; -3.385 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[2]  ; clk          ; clk         ; 1.000        ; -0.537     ; 3.850      ;
; -3.385 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[3]  ; clk          ; clk         ; 1.000        ; -0.537     ; 3.850      ;
; -3.385 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[4]  ; clk          ; clk         ; 1.000        ; -0.537     ; 3.850      ;
; -3.385 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[5]  ; clk          ; clk         ; 1.000        ; -0.537     ; 3.850      ;
; -3.385 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[6]  ; clk          ; clk         ; 1.000        ; -0.537     ; 3.850      ;
; -3.385 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[7]  ; clk          ; clk         ; 1.000        ; -0.537     ; 3.850      ;
; -3.385 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[8]  ; clk          ; clk         ; 1.000        ; -0.537     ; 3.850      ;
; -3.385 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[9]  ; clk          ; clk         ; 1.000        ; -0.537     ; 3.850      ;
; -3.385 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[10] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.850      ;
; -3.385 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[11] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.850      ;
; -3.368 ; cnt_div:counter_div|cnt[0]  ; cnt_div:counter_div|cnt[0]  ; clk          ; clk         ; 1.000        ; -0.072     ; 4.298      ;
; -3.368 ; cnt_div:counter_div|cnt[0]  ; cnt_div:counter_div|cnt[2]  ; clk          ; clk         ; 1.000        ; -0.072     ; 4.298      ;
; -3.368 ; cnt_div:counter_div|cnt[0]  ; cnt_div:counter_div|cnt[3]  ; clk          ; clk         ; 1.000        ; -0.072     ; 4.298      ;
; -3.368 ; cnt_div:counter_div|cnt[0]  ; cnt_div:counter_div|cnt[4]  ; clk          ; clk         ; 1.000        ; -0.072     ; 4.298      ;
; -3.368 ; cnt_div:counter_div|cnt[0]  ; cnt_div:counter_div|cnt[5]  ; clk          ; clk         ; 1.000        ; -0.072     ; 4.298      ;
; -3.368 ; cnt_div:counter_div|cnt[0]  ; cnt_div:counter_div|cnt[6]  ; clk          ; clk         ; 1.000        ; -0.072     ; 4.298      ;
; -3.368 ; cnt_div:counter_div|cnt[0]  ; cnt_div:counter_div|cnt[7]  ; clk          ; clk         ; 1.000        ; -0.072     ; 4.298      ;
; -3.368 ; cnt_div:counter_div|cnt[0]  ; cnt_div:counter_div|cnt[8]  ; clk          ; clk         ; 1.000        ; -0.072     ; 4.298      ;
; -3.368 ; cnt_div:counter_div|cnt[0]  ; cnt_div:counter_div|cnt[9]  ; clk          ; clk         ; 1.000        ; -0.072     ; 4.298      ;
; -3.368 ; cnt_div:counter_div|cnt[0]  ; cnt_div:counter_div|cnt[10] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.298      ;
; -3.368 ; cnt_div:counter_div|cnt[0]  ; cnt_div:counter_div|cnt[11] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.298      ;
; -3.299 ; cnt_div:counter_div|cnt[13] ; cnt_div:counter_div|cnt[0]  ; clk          ; clk         ; 1.000        ; -0.537     ; 3.764      ;
; -3.299 ; cnt_div:counter_div|cnt[13] ; cnt_div:counter_div|cnt[2]  ; clk          ; clk         ; 1.000        ; -0.537     ; 3.764      ;
; -3.299 ; cnt_div:counter_div|cnt[13] ; cnt_div:counter_div|cnt[3]  ; clk          ; clk         ; 1.000        ; -0.537     ; 3.764      ;
; -3.299 ; cnt_div:counter_div|cnt[13] ; cnt_div:counter_div|cnt[4]  ; clk          ; clk         ; 1.000        ; -0.537     ; 3.764      ;
; -3.299 ; cnt_div:counter_div|cnt[13] ; cnt_div:counter_div|cnt[5]  ; clk          ; clk         ; 1.000        ; -0.537     ; 3.764      ;
; -3.299 ; cnt_div:counter_div|cnt[13] ; cnt_div:counter_div|cnt[6]  ; clk          ; clk         ; 1.000        ; -0.537     ; 3.764      ;
; -3.299 ; cnt_div:counter_div|cnt[13] ; cnt_div:counter_div|cnt[7]  ; clk          ; clk         ; 1.000        ; -0.537     ; 3.764      ;
; -3.299 ; cnt_div:counter_div|cnt[13] ; cnt_div:counter_div|cnt[8]  ; clk          ; clk         ; 1.000        ; -0.537     ; 3.764      ;
; -3.299 ; cnt_div:counter_div|cnt[13] ; cnt_div:counter_div|cnt[9]  ; clk          ; clk         ; 1.000        ; -0.537     ; 3.764      ;
; -3.299 ; cnt_div:counter_div|cnt[13] ; cnt_div:counter_div|cnt[10] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.764      ;
; -3.299 ; cnt_div:counter_div|cnt[13] ; cnt_div:counter_div|cnt[11] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.764      ;
; -3.251 ; cnt_div:counter_div|cnt[12] ; cnt_div:counter_div|cnt[0]  ; clk          ; clk         ; 1.000        ; -0.537     ; 3.716      ;
; -3.251 ; cnt_div:counter_div|cnt[12] ; cnt_div:counter_div|cnt[2]  ; clk          ; clk         ; 1.000        ; -0.537     ; 3.716      ;
; -3.251 ; cnt_div:counter_div|cnt[12] ; cnt_div:counter_div|cnt[3]  ; clk          ; clk         ; 1.000        ; -0.537     ; 3.716      ;
; -3.251 ; cnt_div:counter_div|cnt[12] ; cnt_div:counter_div|cnt[4]  ; clk          ; clk         ; 1.000        ; -0.537     ; 3.716      ;
; -3.251 ; cnt_div:counter_div|cnt[12] ; cnt_div:counter_div|cnt[5]  ; clk          ; clk         ; 1.000        ; -0.537     ; 3.716      ;
; -3.251 ; cnt_div:counter_div|cnt[12] ; cnt_div:counter_div|cnt[6]  ; clk          ; clk         ; 1.000        ; -0.537     ; 3.716      ;
; -3.251 ; cnt_div:counter_div|cnt[12] ; cnt_div:counter_div|cnt[7]  ; clk          ; clk         ; 1.000        ; -0.537     ; 3.716      ;
; -3.251 ; cnt_div:counter_div|cnt[12] ; cnt_div:counter_div|cnt[8]  ; clk          ; clk         ; 1.000        ; -0.537     ; 3.716      ;
; -3.251 ; cnt_div:counter_div|cnt[12] ; cnt_div:counter_div|cnt[9]  ; clk          ; clk         ; 1.000        ; -0.537     ; 3.716      ;
; -3.251 ; cnt_div:counter_div|cnt[12] ; cnt_div:counter_div|cnt[10] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.716      ;
; -3.251 ; cnt_div:counter_div|cnt[12] ; cnt_div:counter_div|cnt[11] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.716      ;
; -3.243 ; cnt_div:counter_div|cnt[15] ; cnt_div:counter_div|cnt[0]  ; clk          ; clk         ; 1.000        ; -0.537     ; 3.708      ;
; -3.243 ; cnt_div:counter_div|cnt[15] ; cnt_div:counter_div|cnt[2]  ; clk          ; clk         ; 1.000        ; -0.537     ; 3.708      ;
; -3.243 ; cnt_div:counter_div|cnt[15] ; cnt_div:counter_div|cnt[3]  ; clk          ; clk         ; 1.000        ; -0.537     ; 3.708      ;
; -3.243 ; cnt_div:counter_div|cnt[15] ; cnt_div:counter_div|cnt[4]  ; clk          ; clk         ; 1.000        ; -0.537     ; 3.708      ;
; -3.243 ; cnt_div:counter_div|cnt[15] ; cnt_div:counter_div|cnt[5]  ; clk          ; clk         ; 1.000        ; -0.537     ; 3.708      ;
; -3.243 ; cnt_div:counter_div|cnt[15] ; cnt_div:counter_div|cnt[6]  ; clk          ; clk         ; 1.000        ; -0.537     ; 3.708      ;
; -3.243 ; cnt_div:counter_div|cnt[15] ; cnt_div:counter_div|cnt[7]  ; clk          ; clk         ; 1.000        ; -0.537     ; 3.708      ;
; -3.243 ; cnt_div:counter_div|cnt[15] ; cnt_div:counter_div|cnt[8]  ; clk          ; clk         ; 1.000        ; -0.537     ; 3.708      ;
; -3.243 ; cnt_div:counter_div|cnt[15] ; cnt_div:counter_div|cnt[9]  ; clk          ; clk         ; 1.000        ; -0.537     ; 3.708      ;
; -3.243 ; cnt_div:counter_div|cnt[15] ; cnt_div:counter_div|cnt[10] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.708      ;
; -3.243 ; cnt_div:counter_div|cnt[15] ; cnt_div:counter_div|cnt[11] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.708      ;
; -3.221 ; cnt_div:counter_div|cnt[23] ; cnt_div:counter_div|cnt[0]  ; clk          ; clk         ; 1.000        ; -0.073     ; 4.150      ;
; -3.221 ; cnt_div:counter_div|cnt[23] ; cnt_div:counter_div|cnt[2]  ; clk          ; clk         ; 1.000        ; -0.073     ; 4.150      ;
; -3.221 ; cnt_div:counter_div|cnt[23] ; cnt_div:counter_div|cnt[3]  ; clk          ; clk         ; 1.000        ; -0.073     ; 4.150      ;
; -3.221 ; cnt_div:counter_div|cnt[23] ; cnt_div:counter_div|cnt[4]  ; clk          ; clk         ; 1.000        ; -0.073     ; 4.150      ;
; -3.221 ; cnt_div:counter_div|cnt[23] ; cnt_div:counter_div|cnt[5]  ; clk          ; clk         ; 1.000        ; -0.073     ; 4.150      ;
; -3.221 ; cnt_div:counter_div|cnt[23] ; cnt_div:counter_div|cnt[6]  ; clk          ; clk         ; 1.000        ; -0.073     ; 4.150      ;
; -3.221 ; cnt_div:counter_div|cnt[23] ; cnt_div:counter_div|cnt[7]  ; clk          ; clk         ; 1.000        ; -0.073     ; 4.150      ;
; -3.221 ; cnt_div:counter_div|cnt[23] ; cnt_div:counter_div|cnt[8]  ; clk          ; clk         ; 1.000        ; -0.073     ; 4.150      ;
; -3.221 ; cnt_div:counter_div|cnt[23] ; cnt_div:counter_div|cnt[9]  ; clk          ; clk         ; 1.000        ; -0.073     ; 4.150      ;
; -3.221 ; cnt_div:counter_div|cnt[23] ; cnt_div:counter_div|cnt[10] ; clk          ; clk         ; 1.000        ; -0.073     ; 4.150      ;
; -3.221 ; cnt_div:counter_div|cnt[23] ; cnt_div:counter_div|cnt[11] ; clk          ; clk         ; 1.000        ; -0.073     ; 4.150      ;
; -3.219 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[0]  ; clk          ; clk         ; 1.000        ; -0.072     ; 4.149      ;
; -3.219 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[2]  ; clk          ; clk         ; 1.000        ; -0.072     ; 4.149      ;
; -3.219 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[3]  ; clk          ; clk         ; 1.000        ; -0.072     ; 4.149      ;
; -3.219 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[4]  ; clk          ; clk         ; 1.000        ; -0.072     ; 4.149      ;
; -3.219 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[5]  ; clk          ; clk         ; 1.000        ; -0.072     ; 4.149      ;
; -3.219 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[6]  ; clk          ; clk         ; 1.000        ; -0.072     ; 4.149      ;
; -3.219 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[7]  ; clk          ; clk         ; 1.000        ; -0.072     ; 4.149      ;
; -3.219 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[8]  ; clk          ; clk         ; 1.000        ; -0.072     ; 4.149      ;
; -3.219 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[9]  ; clk          ; clk         ; 1.000        ; -0.072     ; 4.149      ;
; -3.219 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[10] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.149      ;
; -3.219 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[11] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.149      ;
; -3.104 ; cnt_div:counter_div|cnt[2]  ; cnt_div:counter_div|cnt[0]  ; clk          ; clk         ; 1.000        ; -0.072     ; 4.034      ;
; -3.104 ; cnt_div:counter_div|cnt[2]  ; cnt_div:counter_div|cnt[2]  ; clk          ; clk         ; 1.000        ; -0.072     ; 4.034      ;
; -3.104 ; cnt_div:counter_div|cnt[2]  ; cnt_div:counter_div|cnt[3]  ; clk          ; clk         ; 1.000        ; -0.072     ; 4.034      ;
; -3.104 ; cnt_div:counter_div|cnt[2]  ; cnt_div:counter_div|cnt[4]  ; clk          ; clk         ; 1.000        ; -0.072     ; 4.034      ;
; -3.104 ; cnt_div:counter_div|cnt[2]  ; cnt_div:counter_div|cnt[5]  ; clk          ; clk         ; 1.000        ; -0.072     ; 4.034      ;
; -3.104 ; cnt_div:counter_div|cnt[2]  ; cnt_div:counter_div|cnt[6]  ; clk          ; clk         ; 1.000        ; -0.072     ; 4.034      ;
; -3.104 ; cnt_div:counter_div|cnt[2]  ; cnt_div:counter_div|cnt[7]  ; clk          ; clk         ; 1.000        ; -0.072     ; 4.034      ;
; -3.104 ; cnt_div:counter_div|cnt[2]  ; cnt_div:counter_div|cnt[8]  ; clk          ; clk         ; 1.000        ; -0.072     ; 4.034      ;
; -3.104 ; cnt_div:counter_div|cnt[2]  ; cnt_div:counter_div|cnt[9]  ; clk          ; clk         ; 1.000        ; -0.072     ; 4.034      ;
; -3.104 ; cnt_div:counter_div|cnt[2]  ; cnt_div:counter_div|cnt[10] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.034      ;
; -3.104 ; cnt_div:counter_div|cnt[2]  ; cnt_div:counter_div|cnt[11] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.034      ;
; -3.101 ; cnt_div:counter_div|cnt[16] ; cnt_div:counter_div|cnt[0]  ; clk          ; clk         ; 1.000        ; -0.073     ; 4.030      ;
; -3.101 ; cnt_div:counter_div|cnt[16] ; cnt_div:counter_div|cnt[2]  ; clk          ; clk         ; 1.000        ; -0.073     ; 4.030      ;
; -3.101 ; cnt_div:counter_div|cnt[16] ; cnt_div:counter_div|cnt[3]  ; clk          ; clk         ; 1.000        ; -0.073     ; 4.030      ;
; -3.101 ; cnt_div:counter_div|cnt[16] ; cnt_div:counter_div|cnt[4]  ; clk          ; clk         ; 1.000        ; -0.073     ; 4.030      ;
; -3.101 ; cnt_div:counter_div|cnt[16] ; cnt_div:counter_div|cnt[5]  ; clk          ; clk         ; 1.000        ; -0.073     ; 4.030      ;
; -3.101 ; cnt_div:counter_div|cnt[16] ; cnt_div:counter_div|cnt[6]  ; clk          ; clk         ; 1.000        ; -0.073     ; 4.030      ;
; -3.101 ; cnt_div:counter_div|cnt[16] ; cnt_div:counter_div|cnt[7]  ; clk          ; clk         ; 1.000        ; -0.073     ; 4.030      ;
; -3.101 ; cnt_div:counter_div|cnt[16] ; cnt_div:counter_div|cnt[8]  ; clk          ; clk         ; 1.000        ; -0.073     ; 4.030      ;
; -3.101 ; cnt_div:counter_div|cnt[16] ; cnt_div:counter_div|cnt[9]  ; clk          ; clk         ; 1.000        ; -0.073     ; 4.030      ;
; -3.101 ; cnt_div:counter_div|cnt[16] ; cnt_div:counter_div|cnt[10] ; clk          ; clk         ; 1.000        ; -0.073     ; 4.030      ;
; -3.101 ; cnt_div:counter_div|cnt[16] ; cnt_div:counter_div|cnt[11] ; clk          ; clk         ; 1.000        ; -0.073     ; 4.030      ;
; -3.100 ; cnt_div:counter_div|cnt[4]  ; cnt_div:counter_div|cnt[0]  ; clk          ; clk         ; 1.000        ; -0.072     ; 4.030      ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                        ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 0.515 ; led_drv:led_driver|i[1]     ; led_rg:out_reg|dout[4]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.782      ;
; 0.562 ; cnt_div:counter_div|cnt[0]  ; cnt_div:counter_div|cnt[1]  ; clk          ; clk         ; 0.000        ; 0.537      ; 1.294      ;
; 0.563 ; cnt_div:counter_div|cnt[11] ; cnt_div:counter_div|cnt[12] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.295      ;
; 0.580 ; cnt_div:counter_div|cnt[10] ; cnt_div:counter_div|cnt[12] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.312      ;
; 0.656 ; cnt_div:counter_div|cnt[11] ; cnt_div:counter_div|cnt[13] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.388      ;
; 0.685 ; cnt_div:counter_div|cnt[11] ; cnt_div:counter_div|cnt[14] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.417      ;
; 0.686 ; cnt_div:counter_div|cnt[15] ; cnt_div:counter_div|cnt[15] ; clk          ; clk         ; 0.000        ; 0.091      ; 0.972      ;
; 0.686 ; cnt_div:counter_div|cnt[13] ; cnt_div:counter_div|cnt[13] ; clk          ; clk         ; 0.000        ; 0.091      ; 0.972      ;
; 0.686 ; cnt_div:counter_div|cnt[10] ; cnt_div:counter_div|cnt[13] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.418      ;
; 0.688 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[1]  ; clk          ; clk         ; 0.000        ; 0.091      ; 0.974      ;
; 0.689 ; cnt_div:counter_div|cnt[9]  ; cnt_div:counter_div|cnt[12] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.421      ;
; 0.691 ; cnt_div:counter_div|cnt[14] ; cnt_div:counter_div|cnt[14] ; clk          ; clk         ; 0.000        ; 0.091      ; 0.977      ;
; 0.692 ; cnt_div:counter_div|cnt[12] ; cnt_div:counter_div|cnt[12] ; clk          ; clk         ; 0.000        ; 0.091      ; 0.978      ;
; 0.702 ; cnt_div:counter_div|cnt[10] ; cnt_div:counter_div|cnt[14] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.434      ;
; 0.703 ; cnt_div:counter_div|cnt[8]  ; cnt_div:counter_div|cnt[12] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.435      ;
; 0.705 ; cnt_div:counter_div|cnt[3]  ; cnt_div:counter_div|cnt[3]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; cnt_div:counter_div|cnt[5]  ; cnt_div:counter_div|cnt[5]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; cnt_div:counter_div|cnt[11] ; cnt_div:counter_div|cnt[11] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; cnt_div:counter_div|cnt[19] ; cnt_div:counter_div|cnt[19] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; cnt_div:counter_div|cnt[21] ; cnt_div:counter_div|cnt[21] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; cnt_div:counter_div|cnt[29] ; cnt_div:counter_div|cnt[29] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; cnt_div:counter_div|cnt[27] ; cnt_div:counter_div|cnt[27] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; cnt_div:counter_div|cnt[17] ; cnt_div:counter_div|cnt[17] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; cnt_div:counter_div|cnt[6]  ; cnt_div:counter_div|cnt[6]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; cnt_div:counter_div|cnt[9]  ; cnt_div:counter_div|cnt[9]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; cnt_div:counter_div|cnt[22] ; cnt_div:counter_div|cnt[22] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; cnt_div:counter_div|cnt[31] ; cnt_div:counter_div|cnt[31] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[7]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; cnt_div:counter_div|cnt[23] ; cnt_div:counter_div|cnt[23] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; cnt_div:counter_div|cnt[25] ; cnt_div:counter_div|cnt[25] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; cnt_div:counter_div|cnt[2]  ; cnt_div:counter_div|cnt[2]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; cnt_div:counter_div|cnt[16] ; cnt_div:counter_div|cnt[16] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; cnt_div:counter_div|cnt[4]  ; cnt_div:counter_div|cnt[4]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; cnt_div:counter_div|cnt[10] ; cnt_div:counter_div|cnt[10] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; cnt_div:counter_div|cnt[18] ; cnt_div:counter_div|cnt[18] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; cnt_div:counter_div|cnt[8]  ; cnt_div:counter_div|cnt[8]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; cnt_div:counter_div|cnt[20] ; cnt_div:counter_div|cnt[20] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; cnt_div:counter_div|cnt[26] ; cnt_div:counter_div|cnt[26] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; cnt_div:counter_div|cnt[30] ; cnt_div:counter_div|cnt[30] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; cnt_div:counter_div|cnt[28] ; cnt_div:counter_div|cnt[28] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; cnt_div:counter_div|cnt[24] ; cnt_div:counter_div|cnt[24] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.980      ;
; 0.733 ; cnt_div:counter_div|cnt[0]  ; cnt_div:counter_div|cnt[0]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.000      ;
; 0.734 ; led_drv:led_driver|i[3]     ; led_drv:led_driver|i[3]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.001      ;
; 0.753 ; led_drv:led_driver|i[2]     ; led_drv:led_driver|i[2]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.020      ;
; 0.753 ; led_drv:led_driver|i[1]     ; led_drv:led_driver|i[1]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.020      ;
; 0.755 ; led_drv:led_driver|i[4]     ; led_drv:led_driver|i[4]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.022      ;
; 0.778 ; cnt_div:counter_div|cnt[11] ; cnt_div:counter_div|cnt[15] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.510      ;
; 0.781 ; led_drv:led_driver|i[2]     ; led_rg:out_reg|dout[6]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.048      ;
; 0.782 ; led_drv:led_driver|i[4]     ; led_rg:out_reg|dout[0]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.049      ;
; 0.784 ; led_drv:led_driver|i[4]     ; led_rg:out_reg|dout[7]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.051      ;
; 0.784 ; cnt_div:counter_div|cnt[9]  ; cnt_div:counter_div|cnt[13] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.516      ;
; 0.786 ; led_drv:led_driver|i[0]     ; led_drv:led_driver|i[0]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.053      ;
; 0.808 ; cnt_div:counter_div|cnt[10] ; cnt_div:counter_div|cnt[15] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.540      ;
; 0.809 ; cnt_div:counter_div|cnt[8]  ; cnt_div:counter_div|cnt[13] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.541      ;
; 0.811 ; cnt_div:counter_div|cnt[9]  ; cnt_div:counter_div|cnt[14] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.543      ;
; 0.812 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[12] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.544      ;
; 0.821 ; cnt_div:counter_div|cnt[6]  ; cnt_div:counter_div|cnt[12] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.553      ;
; 0.825 ; cnt_div:counter_div|cnt[8]  ; cnt_div:counter_div|cnt[14] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.557      ;
; 0.856 ; led_drv:led_driver|i[1]     ; led_rg:out_reg|dout[6]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.123      ;
; 0.895 ; led_drv:led_driver|i[1]     ; led_rg:out_reg|dout[0]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.162      ;
; 0.899 ; led_drv:led_driver|i[1]     ; led_rg:out_reg|dout[7]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.166      ;
; 0.906 ; cnt_div:counter_div|cnt[9]  ; cnt_div:counter_div|cnt[15] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.638      ;
; 0.906 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[13] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.638      ;
; 0.915 ; rst_reg:reset_rg|rst        ; rst_reg:reset_rg|rst_n_i    ; clk          ; clk         ; 0.000        ; -0.371     ; 0.739      ;
; 0.928 ; cnt_div:counter_div|cnt[5]  ; cnt_div:counter_div|cnt[12] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.660      ;
; 0.928 ; cnt_div:counter_div|cnt[6]  ; cnt_div:counter_div|cnt[13] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.660      ;
; 0.931 ; cnt_div:counter_div|cnt[8]  ; cnt_div:counter_div|cnt[15] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.663      ;
; 0.934 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[14] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.666      ;
; 0.943 ; cnt_div:counter_div|cnt[6]  ; cnt_div:counter_div|cnt[14] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.675      ;
; 0.946 ; cnt_div:counter_div|cnt[4]  ; cnt_div:counter_div|cnt[12] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.678      ;
; 0.991 ; led_drv:led_driver|i[0]     ; led_rg:out_reg|dout[6]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.258      ;
; 1.008 ; cnt_div:counter_div|cnt[13] ; cnt_div:counter_div|cnt[14] ; clk          ; clk         ; 0.000        ; 0.091      ; 1.294      ;
; 1.009 ; cnt_div:counter_div|cnt[14] ; cnt_div:counter_div|cnt[15] ; clk          ; clk         ; 0.000        ; 0.091      ; 1.295      ;
; 1.010 ; cnt_div:counter_div|cnt[12] ; cnt_div:counter_div|cnt[13] ; clk          ; clk         ; 0.000        ; 0.091      ; 1.296      ;
; 1.022 ; cnt_div:counter_div|cnt[5]  ; cnt_div:counter_div|cnt[13] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.754      ;
; 1.026 ; cnt_div:counter_div|cnt[12] ; cnt_div:counter_div|cnt[14] ; clk          ; clk         ; 0.000        ; 0.091      ; 1.312      ;
; 1.027 ; cnt_div:counter_div|cnt[5]  ; cnt_div:counter_div|cnt[6]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; cnt_div:counter_div|cnt[3]  ; cnt_div:counter_div|cnt[4]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; cnt_div:counter_div|cnt[6]  ; cnt_div:counter_div|cnt[7]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; cnt_div:counter_div|cnt[22] ; cnt_div:counter_div|cnt[23] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.294      ;
; 1.028 ; cnt_div:counter_div|cnt[2]  ; cnt_div:counter_div|cnt[3]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; cnt_div:counter_div|cnt[16] ; cnt_div:counter_div|cnt[17] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; cnt_div:counter_div|cnt[21] ; cnt_div:counter_div|cnt[22] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; cnt_div:counter_div|cnt[19] ; cnt_div:counter_div|cnt[20] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; cnt_div:counter_div|cnt[29] ; cnt_div:counter_div|cnt[30] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; led_drv:led_driver|i[0]     ; led_rg:out_reg|dout[0]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[15] ; clk          ; clk         ; 0.000        ; 0.537      ; 1.760      ;
; 1.029 ; cnt_div:counter_div|cnt[4]  ; cnt_div:counter_div|cnt[5]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; cnt_div:counter_div|cnt[10] ; cnt_div:counter_div|cnt[11] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; cnt_div:counter_div|cnt[18] ; cnt_div:counter_div|cnt[19] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; cnt_div:counter_div|cnt[20] ; cnt_div:counter_div|cnt[21] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; cnt_div:counter_div|cnt[27] ; cnt_div:counter_div|cnt[28] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; cnt_div:counter_div|cnt[28] ; cnt_div:counter_div|cnt[29] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; cnt_div:counter_div|cnt[26] ; cnt_div:counter_div|cnt[27] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; cnt_div:counter_div|cnt[8]  ; cnt_div:counter_div|cnt[9]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; cnt_div:counter_div|cnt[30] ; cnt_div:counter_div|cnt[31] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.297      ;
; 1.031 ; cnt_div:counter_div|cnt[24] ; cnt_div:counter_div|cnt[25] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; cnt_div:counter_div|cnt[17] ; cnt_div:counter_div|cnt[18] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; led_drv:led_driver|i[0]     ; led_rg:out_reg|dout[7]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.298      ;
; 1.032 ; cnt_div:counter_div|cnt[9]  ; cnt_div:counter_div|cnt[10] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.299      ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -1.038 ; -31.010           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.234 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -65.436                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                        ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; -1.038 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[31] ; clk          ; clk         ; 1.000        ; -0.235     ; 1.790      ;
; -1.034 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[30] ; clk          ; clk         ; 1.000        ; -0.235     ; 1.786      ;
; -0.980 ; cnt_div:counter_div|cnt[0]  ; cnt_div:counter_div|cnt[0]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.930      ;
; -0.980 ; cnt_div:counter_div|cnt[0]  ; cnt_div:counter_div|cnt[2]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.930      ;
; -0.980 ; cnt_div:counter_div|cnt[0]  ; cnt_div:counter_div|cnt[3]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.930      ;
; -0.980 ; cnt_div:counter_div|cnt[0]  ; cnt_div:counter_div|cnt[4]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.930      ;
; -0.980 ; cnt_div:counter_div|cnt[0]  ; cnt_div:counter_div|cnt[5]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.930      ;
; -0.980 ; cnt_div:counter_div|cnt[0]  ; cnt_div:counter_div|cnt[6]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.930      ;
; -0.980 ; cnt_div:counter_div|cnt[0]  ; cnt_div:counter_div|cnt[7]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.930      ;
; -0.980 ; cnt_div:counter_div|cnt[0]  ; cnt_div:counter_div|cnt[8]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.930      ;
; -0.980 ; cnt_div:counter_div|cnt[0]  ; cnt_div:counter_div|cnt[9]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.930      ;
; -0.980 ; cnt_div:counter_div|cnt[0]  ; cnt_div:counter_div|cnt[10] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.930      ;
; -0.980 ; cnt_div:counter_div|cnt[0]  ; cnt_div:counter_div|cnt[11] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.930      ;
; -0.976 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[0]  ; clk          ; clk         ; 1.000        ; -0.236     ; 1.727      ;
; -0.976 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[2]  ; clk          ; clk         ; 1.000        ; -0.236     ; 1.727      ;
; -0.976 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[3]  ; clk          ; clk         ; 1.000        ; -0.236     ; 1.727      ;
; -0.976 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[4]  ; clk          ; clk         ; 1.000        ; -0.236     ; 1.727      ;
; -0.976 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[5]  ; clk          ; clk         ; 1.000        ; -0.236     ; 1.727      ;
; -0.976 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[6]  ; clk          ; clk         ; 1.000        ; -0.236     ; 1.727      ;
; -0.976 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[7]  ; clk          ; clk         ; 1.000        ; -0.236     ; 1.727      ;
; -0.976 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[8]  ; clk          ; clk         ; 1.000        ; -0.236     ; 1.727      ;
; -0.976 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[9]  ; clk          ; clk         ; 1.000        ; -0.236     ; 1.727      ;
; -0.976 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[10] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.727      ;
; -0.976 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[11] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.727      ;
; -0.970 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[29] ; clk          ; clk         ; 1.000        ; -0.235     ; 1.722      ;
; -0.966 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[28] ; clk          ; clk         ; 1.000        ; -0.235     ; 1.718      ;
; -0.930 ; cnt_div:counter_div|cnt[23] ; cnt_div:counter_div|cnt[0]  ; clk          ; clk         ; 1.000        ; -0.038     ; 1.879      ;
; -0.930 ; cnt_div:counter_div|cnt[23] ; cnt_div:counter_div|cnt[2]  ; clk          ; clk         ; 1.000        ; -0.038     ; 1.879      ;
; -0.930 ; cnt_div:counter_div|cnt[23] ; cnt_div:counter_div|cnt[3]  ; clk          ; clk         ; 1.000        ; -0.038     ; 1.879      ;
; -0.930 ; cnt_div:counter_div|cnt[23] ; cnt_div:counter_div|cnt[4]  ; clk          ; clk         ; 1.000        ; -0.038     ; 1.879      ;
; -0.930 ; cnt_div:counter_div|cnt[23] ; cnt_div:counter_div|cnt[5]  ; clk          ; clk         ; 1.000        ; -0.038     ; 1.879      ;
; -0.930 ; cnt_div:counter_div|cnt[23] ; cnt_div:counter_div|cnt[6]  ; clk          ; clk         ; 1.000        ; -0.038     ; 1.879      ;
; -0.930 ; cnt_div:counter_div|cnt[23] ; cnt_div:counter_div|cnt[7]  ; clk          ; clk         ; 1.000        ; -0.038     ; 1.879      ;
; -0.930 ; cnt_div:counter_div|cnt[23] ; cnt_div:counter_div|cnt[8]  ; clk          ; clk         ; 1.000        ; -0.038     ; 1.879      ;
; -0.930 ; cnt_div:counter_div|cnt[23] ; cnt_div:counter_div|cnt[9]  ; clk          ; clk         ; 1.000        ; -0.038     ; 1.879      ;
; -0.930 ; cnt_div:counter_div|cnt[23] ; cnt_div:counter_div|cnt[10] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.879      ;
; -0.930 ; cnt_div:counter_div|cnt[23] ; cnt_div:counter_div|cnt[11] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.879      ;
; -0.914 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[0]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.864      ;
; -0.914 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[2]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.864      ;
; -0.914 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[3]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.864      ;
; -0.914 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[4]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.864      ;
; -0.914 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[5]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.864      ;
; -0.914 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[6]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.864      ;
; -0.914 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[7]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.864      ;
; -0.914 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[8]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.864      ;
; -0.914 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[9]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.864      ;
; -0.914 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[10] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.864      ;
; -0.914 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[11] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.864      ;
; -0.902 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[27] ; clk          ; clk         ; 1.000        ; -0.235     ; 1.654      ;
; -0.898 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[26] ; clk          ; clk         ; 1.000        ; -0.235     ; 1.650      ;
; -0.895 ; cnt_div:counter_div|cnt[12] ; cnt_div:counter_div|cnt[0]  ; clk          ; clk         ; 1.000        ; -0.236     ; 1.646      ;
; -0.895 ; cnt_div:counter_div|cnt[12] ; cnt_div:counter_div|cnt[2]  ; clk          ; clk         ; 1.000        ; -0.236     ; 1.646      ;
; -0.895 ; cnt_div:counter_div|cnt[12] ; cnt_div:counter_div|cnt[3]  ; clk          ; clk         ; 1.000        ; -0.236     ; 1.646      ;
; -0.895 ; cnt_div:counter_div|cnt[12] ; cnt_div:counter_div|cnt[4]  ; clk          ; clk         ; 1.000        ; -0.236     ; 1.646      ;
; -0.895 ; cnt_div:counter_div|cnt[12] ; cnt_div:counter_div|cnt[5]  ; clk          ; clk         ; 1.000        ; -0.236     ; 1.646      ;
; -0.895 ; cnt_div:counter_div|cnt[12] ; cnt_div:counter_div|cnt[6]  ; clk          ; clk         ; 1.000        ; -0.236     ; 1.646      ;
; -0.895 ; cnt_div:counter_div|cnt[12] ; cnt_div:counter_div|cnt[7]  ; clk          ; clk         ; 1.000        ; -0.236     ; 1.646      ;
; -0.895 ; cnt_div:counter_div|cnt[12] ; cnt_div:counter_div|cnt[8]  ; clk          ; clk         ; 1.000        ; -0.236     ; 1.646      ;
; -0.895 ; cnt_div:counter_div|cnt[12] ; cnt_div:counter_div|cnt[9]  ; clk          ; clk         ; 1.000        ; -0.236     ; 1.646      ;
; -0.895 ; cnt_div:counter_div|cnt[12] ; cnt_div:counter_div|cnt[10] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.646      ;
; -0.895 ; cnt_div:counter_div|cnt[12] ; cnt_div:counter_div|cnt[11] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.646      ;
; -0.894 ; cnt_div:counter_div|cnt[15] ; cnt_div:counter_div|cnt[0]  ; clk          ; clk         ; 1.000        ; -0.236     ; 1.645      ;
; -0.894 ; cnt_div:counter_div|cnt[15] ; cnt_div:counter_div|cnt[2]  ; clk          ; clk         ; 1.000        ; -0.236     ; 1.645      ;
; -0.894 ; cnt_div:counter_div|cnt[15] ; cnt_div:counter_div|cnt[3]  ; clk          ; clk         ; 1.000        ; -0.236     ; 1.645      ;
; -0.894 ; cnt_div:counter_div|cnt[15] ; cnt_div:counter_div|cnt[4]  ; clk          ; clk         ; 1.000        ; -0.236     ; 1.645      ;
; -0.894 ; cnt_div:counter_div|cnt[15] ; cnt_div:counter_div|cnt[5]  ; clk          ; clk         ; 1.000        ; -0.236     ; 1.645      ;
; -0.894 ; cnt_div:counter_div|cnt[15] ; cnt_div:counter_div|cnt[6]  ; clk          ; clk         ; 1.000        ; -0.236     ; 1.645      ;
; -0.894 ; cnt_div:counter_div|cnt[15] ; cnt_div:counter_div|cnt[7]  ; clk          ; clk         ; 1.000        ; -0.236     ; 1.645      ;
; -0.894 ; cnt_div:counter_div|cnt[15] ; cnt_div:counter_div|cnt[8]  ; clk          ; clk         ; 1.000        ; -0.236     ; 1.645      ;
; -0.894 ; cnt_div:counter_div|cnt[15] ; cnt_div:counter_div|cnt[9]  ; clk          ; clk         ; 1.000        ; -0.236     ; 1.645      ;
; -0.894 ; cnt_div:counter_div|cnt[15] ; cnt_div:counter_div|cnt[10] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.645      ;
; -0.894 ; cnt_div:counter_div|cnt[15] ; cnt_div:counter_div|cnt[11] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.645      ;
; -0.888 ; cnt_div:counter_div|cnt[13] ; cnt_div:counter_div|cnt[0]  ; clk          ; clk         ; 1.000        ; -0.236     ; 1.639      ;
; -0.888 ; cnt_div:counter_div|cnt[13] ; cnt_div:counter_div|cnt[2]  ; clk          ; clk         ; 1.000        ; -0.236     ; 1.639      ;
; -0.888 ; cnt_div:counter_div|cnt[13] ; cnt_div:counter_div|cnt[3]  ; clk          ; clk         ; 1.000        ; -0.236     ; 1.639      ;
; -0.888 ; cnt_div:counter_div|cnt[13] ; cnt_div:counter_div|cnt[4]  ; clk          ; clk         ; 1.000        ; -0.236     ; 1.639      ;
; -0.888 ; cnt_div:counter_div|cnt[13] ; cnt_div:counter_div|cnt[5]  ; clk          ; clk         ; 1.000        ; -0.236     ; 1.639      ;
; -0.888 ; cnt_div:counter_div|cnt[13] ; cnt_div:counter_div|cnt[6]  ; clk          ; clk         ; 1.000        ; -0.236     ; 1.639      ;
; -0.888 ; cnt_div:counter_div|cnt[13] ; cnt_div:counter_div|cnt[7]  ; clk          ; clk         ; 1.000        ; -0.236     ; 1.639      ;
; -0.888 ; cnt_div:counter_div|cnt[13] ; cnt_div:counter_div|cnt[8]  ; clk          ; clk         ; 1.000        ; -0.236     ; 1.639      ;
; -0.888 ; cnt_div:counter_div|cnt[13] ; cnt_div:counter_div|cnt[9]  ; clk          ; clk         ; 1.000        ; -0.236     ; 1.639      ;
; -0.888 ; cnt_div:counter_div|cnt[13] ; cnt_div:counter_div|cnt[10] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.639      ;
; -0.888 ; cnt_div:counter_div|cnt[13] ; cnt_div:counter_div|cnt[11] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.639      ;
; -0.857 ; cnt_div:counter_div|cnt[16] ; cnt_div:counter_div|cnt[0]  ; clk          ; clk         ; 1.000        ; -0.038     ; 1.806      ;
; -0.857 ; cnt_div:counter_div|cnt[16] ; cnt_div:counter_div|cnt[2]  ; clk          ; clk         ; 1.000        ; -0.038     ; 1.806      ;
; -0.857 ; cnt_div:counter_div|cnt[16] ; cnt_div:counter_div|cnt[3]  ; clk          ; clk         ; 1.000        ; -0.038     ; 1.806      ;
; -0.857 ; cnt_div:counter_div|cnt[16] ; cnt_div:counter_div|cnt[4]  ; clk          ; clk         ; 1.000        ; -0.038     ; 1.806      ;
; -0.857 ; cnt_div:counter_div|cnt[16] ; cnt_div:counter_div|cnt[5]  ; clk          ; clk         ; 1.000        ; -0.038     ; 1.806      ;
; -0.857 ; cnt_div:counter_div|cnt[16] ; cnt_div:counter_div|cnt[6]  ; clk          ; clk         ; 1.000        ; -0.038     ; 1.806      ;
; -0.857 ; cnt_div:counter_div|cnt[16] ; cnt_div:counter_div|cnt[7]  ; clk          ; clk         ; 1.000        ; -0.038     ; 1.806      ;
; -0.857 ; cnt_div:counter_div|cnt[16] ; cnt_div:counter_div|cnt[8]  ; clk          ; clk         ; 1.000        ; -0.038     ; 1.806      ;
; -0.857 ; cnt_div:counter_div|cnt[16] ; cnt_div:counter_div|cnt[9]  ; clk          ; clk         ; 1.000        ; -0.038     ; 1.806      ;
; -0.857 ; cnt_div:counter_div|cnt[16] ; cnt_div:counter_div|cnt[10] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.806      ;
; -0.857 ; cnt_div:counter_div|cnt[16] ; cnt_div:counter_div|cnt[11] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.806      ;
; -0.857 ; cnt_div:counter_div|cnt[17] ; cnt_div:counter_div|cnt[0]  ; clk          ; clk         ; 1.000        ; -0.038     ; 1.806      ;
; -0.857 ; cnt_div:counter_div|cnt[17] ; cnt_div:counter_div|cnt[2]  ; clk          ; clk         ; 1.000        ; -0.038     ; 1.806      ;
; -0.857 ; cnt_div:counter_div|cnt[17] ; cnt_div:counter_div|cnt[3]  ; clk          ; clk         ; 1.000        ; -0.038     ; 1.806      ;
; -0.857 ; cnt_div:counter_div|cnt[17] ; cnt_div:counter_div|cnt[4]  ; clk          ; clk         ; 1.000        ; -0.038     ; 1.806      ;
; -0.857 ; cnt_div:counter_div|cnt[17] ; cnt_div:counter_div|cnt[5]  ; clk          ; clk         ; 1.000        ; -0.038     ; 1.806      ;
; -0.857 ; cnt_div:counter_div|cnt[17] ; cnt_div:counter_div|cnt[6]  ; clk          ; clk         ; 1.000        ; -0.038     ; 1.806      ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                        ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 0.234 ; led_drv:led_driver|i[1]     ; led_rg:out_reg|dout[4]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.354      ;
; 0.254 ; cnt_div:counter_div|cnt[11] ; cnt_div:counter_div|cnt[12] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.574      ;
; 0.263 ; cnt_div:counter_div|cnt[0]  ; cnt_div:counter_div|cnt[1]  ; clk          ; clk         ; 0.000        ; 0.236      ; 0.583      ;
; 0.268 ; cnt_div:counter_div|cnt[10] ; cnt_div:counter_div|cnt[12] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.588      ;
; 0.295 ; cnt_div:counter_div|cnt[15] ; cnt_div:counter_div|cnt[15] ; clk          ; clk         ; 0.000        ; 0.044      ; 0.423      ;
; 0.296 ; cnt_div:counter_div|cnt[13] ; cnt_div:counter_div|cnt[13] ; clk          ; clk         ; 0.000        ; 0.044      ; 0.424      ;
; 0.297 ; cnt_div:counter_div|cnt[1]  ; cnt_div:counter_div|cnt[1]  ; clk          ; clk         ; 0.000        ; 0.044      ; 0.425      ;
; 0.298 ; cnt_div:counter_div|cnt[14] ; cnt_div:counter_div|cnt[14] ; clk          ; clk         ; 0.000        ; 0.044      ; 0.426      ;
; 0.299 ; cnt_div:counter_div|cnt[12] ; cnt_div:counter_div|cnt[12] ; clk          ; clk         ; 0.000        ; 0.044      ; 0.427      ;
; 0.303 ; cnt_div:counter_div|cnt[3]  ; cnt_div:counter_div|cnt[3]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; cnt_div:counter_div|cnt[5]  ; cnt_div:counter_div|cnt[5]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; cnt_div:counter_div|cnt[31] ; cnt_div:counter_div|cnt[31] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; cnt_div:counter_div|cnt[6]  ; cnt_div:counter_div|cnt[6]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[7]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; cnt_div:counter_div|cnt[11] ; cnt_div:counter_div|cnt[11] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; cnt_div:counter_div|cnt[27] ; cnt_div:counter_div|cnt[27] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; cnt_div:counter_div|cnt[17] ; cnt_div:counter_div|cnt[17] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; cnt_div:counter_div|cnt[19] ; cnt_div:counter_div|cnt[19] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; cnt_div:counter_div|cnt[21] ; cnt_div:counter_div|cnt[21] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; cnt_div:counter_div|cnt[29] ; cnt_div:counter_div|cnt[29] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; cnt_div:counter_div|cnt[2]  ; cnt_div:counter_div|cnt[2]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; cnt_div:counter_div|cnt[8]  ; cnt_div:counter_div|cnt[8]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; cnt_div:counter_div|cnt[9]  ; cnt_div:counter_div|cnt[9]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; cnt_div:counter_div|cnt[16] ; cnt_div:counter_div|cnt[16] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; cnt_div:counter_div|cnt[22] ; cnt_div:counter_div|cnt[22] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; cnt_div:counter_div|cnt[23] ; cnt_div:counter_div|cnt[23] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; cnt_div:counter_div|cnt[25] ; cnt_div:counter_div|cnt[25] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; cnt_div:counter_div|cnt[4]  ; cnt_div:counter_div|cnt[4]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; cnt_div:counter_div|cnt[10] ; cnt_div:counter_div|cnt[10] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; cnt_div:counter_div|cnt[18] ; cnt_div:counter_div|cnt[18] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; cnt_div:counter_div|cnt[20] ; cnt_div:counter_div|cnt[20] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; cnt_div:counter_div|cnt[24] ; cnt_div:counter_div|cnt[24] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; cnt_div:counter_div|cnt[30] ; cnt_div:counter_div|cnt[30] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; cnt_div:counter_div|cnt[26] ; cnt_div:counter_div|cnt[26] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; cnt_div:counter_div|cnt[28] ; cnt_div:counter_div|cnt[28] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.428      ;
; 0.315 ; cnt_div:counter_div|cnt[0]  ; cnt_div:counter_div|cnt[0]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.436      ;
; 0.317 ; cnt_div:counter_div|cnt[11] ; cnt_div:counter_div|cnt[13] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.637      ;
; 0.320 ; led_drv:led_driver|i[3]     ; led_drv:led_driver|i[3]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.440      ;
; 0.320 ; cnt_div:counter_div|cnt[11] ; cnt_div:counter_div|cnt[14] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.640      ;
; 0.321 ; cnt_div:counter_div|cnt[9]  ; cnt_div:counter_div|cnt[12] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.641      ;
; 0.330 ; led_drv:led_driver|i[2]     ; led_drv:led_driver|i[2]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.450      ;
; 0.330 ; led_drv:led_driver|i[1]     ; led_drv:led_driver|i[1]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.450      ;
; 0.331 ; cnt_div:counter_div|cnt[10] ; cnt_div:counter_div|cnt[13] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.651      ;
; 0.332 ; led_drv:led_driver|i[4]     ; led_drv:led_driver|i[4]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.452      ;
; 0.333 ; cnt_div:counter_div|cnt[8]  ; cnt_div:counter_div|cnt[12] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.653      ;
; 0.334 ; cnt_div:counter_div|cnt[10] ; cnt_div:counter_div|cnt[14] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.654      ;
; 0.343 ; led_drv:led_driver|i[2]     ; led_rg:out_reg|dout[6]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.463      ;
; 0.343 ; led_drv:led_driver|i[4]     ; led_rg:out_reg|dout[0]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.463      ;
; 0.347 ; led_drv:led_driver|i[0]     ; led_drv:led_driver|i[0]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.467      ;
; 0.352 ; led_drv:led_driver|i[4]     ; led_rg:out_reg|dout[7]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.472      ;
; 0.383 ; cnt_div:counter_div|cnt[11] ; cnt_div:counter_div|cnt[15] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.703      ;
; 0.383 ; led_drv:led_driver|i[1]     ; led_rg:out_reg|dout[6]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.503      ;
; 0.384 ; cnt_div:counter_div|cnt[9]  ; cnt_div:counter_div|cnt[13] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.704      ;
; 0.386 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[12] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.706      ;
; 0.386 ; led_drv:led_driver|i[1]     ; led_rg:out_reg|dout[0]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.506      ;
; 0.387 ; rst_reg:reset_rg|rst        ; rst_reg:reset_rg|rst_n_i    ; clk          ; clk         ; 0.000        ; -0.156     ; 0.315      ;
; 0.387 ; cnt_div:counter_div|cnt[9]  ; cnt_div:counter_div|cnt[14] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.707      ;
; 0.396 ; cnt_div:counter_div|cnt[8]  ; cnt_div:counter_div|cnt[13] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.716      ;
; 0.397 ; cnt_div:counter_div|cnt[10] ; cnt_div:counter_div|cnt[15] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.717      ;
; 0.398 ; cnt_div:counter_div|cnt[6]  ; cnt_div:counter_div|cnt[12] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.718      ;
; 0.399 ; cnt_div:counter_div|cnt[8]  ; cnt_div:counter_div|cnt[14] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.719      ;
; 0.415 ; led_drv:led_driver|i[1]     ; led_rg:out_reg|dout[7]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.535      ;
; 0.444 ; led_drv:led_driver|i[0]     ; led_rg:out_reg|dout[6]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.564      ;
; 0.445 ; cnt_div:counter_div|cnt[13] ; cnt_div:counter_div|cnt[14] ; clk          ; clk         ; 0.000        ; 0.044      ; 0.573      ;
; 0.447 ; led_drv:led_driver|i[0]     ; led_rg:out_reg|dout[0]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.567      ;
; 0.449 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[13] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.769      ;
; 0.450 ; cnt_div:counter_div|cnt[9]  ; cnt_div:counter_div|cnt[15] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.770      ;
; 0.451 ; cnt_div:counter_div|cnt[5]  ; cnt_div:counter_div|cnt[12] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.771      ;
; 0.452 ; cnt_div:counter_div|cnt[5]  ; cnt_div:counter_div|cnt[6]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; cnt_div:counter_div|cnt[3]  ; cnt_div:counter_div|cnt[4]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[14] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.772      ;
; 0.453 ; cnt_div:counter_div|cnt[7]  ; cnt_div:counter_div|cnt[8]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; cnt_div:counter_div|cnt[21] ; cnt_div:counter_div|cnt[22] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; cnt_div:counter_div|cnt[17] ; cnt_div:counter_div|cnt[18] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; cnt_div:counter_div|cnt[19] ; cnt_div:counter_div|cnt[20] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; cnt_div:counter_div|cnt[29] ; cnt_div:counter_div|cnt[30] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; cnt_div:counter_div|cnt[27] ; cnt_div:counter_div|cnt[28] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; cnt_div:counter_div|cnt[9]  ; cnt_div:counter_div|cnt[10] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; cnt_div:counter_div|cnt[23] ; cnt_div:counter_div|cnt[24] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; cnt_div:counter_div|cnt[25] ; cnt_div:counter_div|cnt[26] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.575      ;
; 0.456 ; cnt_div:counter_div|cnt[14] ; cnt_div:counter_div|cnt[15] ; clk          ; clk         ; 0.000        ; 0.044      ; 0.584      ;
; 0.457 ; cnt_div:counter_div|cnt[12] ; cnt_div:counter_div|cnt[13] ; clk          ; clk         ; 0.000        ; 0.044      ; 0.585      ;
; 0.460 ; cnt_div:counter_div|cnt[12] ; cnt_div:counter_div|cnt[14] ; clk          ; clk         ; 0.000        ; 0.044      ; 0.588      ;
; 0.461 ; cnt_div:counter_div|cnt[6]  ; cnt_div:counter_div|cnt[13] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.781      ;
; 0.462 ; cnt_div:counter_div|cnt[6]  ; cnt_div:counter_div|cnt[7]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.583      ;
; 0.462 ; cnt_div:counter_div|cnt[8]  ; cnt_div:counter_div|cnt[15] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.782      ;
; 0.463 ; cnt_div:counter_div|cnt[2]  ; cnt_div:counter_div|cnt[3]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; cnt_div:counter_div|cnt[16] ; cnt_div:counter_div|cnt[17] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; cnt_div:counter_div|cnt[8]  ; cnt_div:counter_div|cnt[9]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; cnt_div:counter_div|cnt[22] ; cnt_div:counter_div|cnt[23] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; cnt_div:counter_div|cnt[4]  ; cnt_div:counter_div|cnt[5]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; cnt_div:counter_div|cnt[30] ; cnt_div:counter_div|cnt[31] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; cnt_div:counter_div|cnt[10] ; cnt_div:counter_div|cnt[11] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; cnt_div:counter_div|cnt[18] ; cnt_div:counter_div|cnt[19] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; cnt_div:counter_div|cnt[20] ; cnt_div:counter_div|cnt[21] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; cnt_div:counter_div|cnt[24] ; cnt_div:counter_div|cnt[25] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; cnt_div:counter_div|cnt[6]  ; cnt_div:counter_div|cnt[14] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.784      ;
; 0.465 ; cnt_div:counter_div|cnt[26] ; cnt_div:counter_div|cnt[27] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; cnt_div:counter_div|cnt[28] ; cnt_div:counter_div|cnt[29] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; cnt_div:counter_div|cnt[0]  ; cnt_div:counter_div|cnt[2]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.586      ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.623   ; 0.234 ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -3.623   ; 0.234 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -131.907 ; 0.0   ; 0.0      ; 0.0     ; -74.376             ;
;  clk             ; -131.907 ; 0.000 ; N/A      ; N/A     ; -74.376             ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; dout[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dout[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dout[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dout[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dout[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dout[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dout[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dout[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dout[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dout[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dout[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dout[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dout[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dout[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dout[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dout[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dout[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dout[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 1721     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 1721     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; dout[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; dout[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2024 SJ Lite Edition
    Info: Processing started: Thu Nov 17 13:52:34 2024
Info: Command: quartus_sta lab_1s -c lab_1s
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab_1s.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.623
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.623            -131.907 clk 
Info (332146): Worst-case hold slack is 0.559
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.559               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -74.376 clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.385
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.385            -121.166 clk 
Info (332146): Worst-case hold slack is 0.515
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.515               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -74.376 clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.038
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.038             -31.010 clk 
Info (332146): Worst-case hold slack is 0.234
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.234               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -65.436 clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4888 megabytes
    Info: Processing ended: Thu Nov 17 13:52:36 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


