let nodes={paths:["fundamentos-en-redes/pre-semana-8/calculos-para-rtt-de-tcp.html","fundamentos-en-redes/pre-semana-8/estadisticas-retrasos-y-tiempos-de-espera.html","fundamentos-en-redes/pre-semana-8/metodos-rtt-y-throughput.html","fundamentos-en-redes/pre-semana-8/osi-model.html","fundamentos-en-redes/pre-semana-8/retrasos.html","fundamentos-en-redes/pre-semana-8/udp-y-tcp.html","fundamentos-en-redes/fundamentos-en-redes.html","sistemas-electronicos-y-digitales/lab-instrucci贸n-quartus.html","sistemas-electronicos-y-digitales/sistemas-e.digit.html","sistemas-electronicos-y-digitales/verilog-descripci贸n-de-un-full-adder.html","index.html","todo.html"],nodeCount:12,linkSources:[0,1,2,3,4,5,7,9,10,10,10,11,11],linkTargets:[6,6,6,6,6,6,8,8,6,8,11,10,8],labels:["Calculos para RTT de TCP","Estadisticas Retrasos Y Tiempos de espera","Metodos RTT y Throughput","OSI-Model","Retrasos","UDP y TCP","Fundamentos en Redes","Lab - Instrucci贸n Quartus","Sistemas E.Digit","Verilog - Descripci贸n de un full-adder","index","ToDo"],radii:[4.301020408163265,4.301020408163265,4.301020408163265,4.301020408163265,4.301020408163265,4.301020408163265,7,4.301020408163265,6.673469387755102,4.301020408163265,6.673469387755102,6.137755102040817],linkCount:13},attractionForce=1,linkLength=10,repulsionForce=150,centralForce=3,edgePruning=100