<html><head></head><body>
<div id="book-content">
<div id="sbo-rt-content"><section epub:type="chapter" role="doc-chapter" aria-labelledby="appB">&#13;
<span role="doc-pagebreak" epub:type="pagebreak" id="pg_939" aria-label="939"/>&#13;
<hgroup>&#13;
<h2 class="CHAPTER" id="appB">&#13;
<span class="APN"><span class="SANS_Futura_Std_Bold_Condensed_B_11">B</span></span>&#13;
<span class="APT"><span class="SANS_Dogma_OT_Bold_B_11">GLOSSARY</span></span>&#13;
</h2>&#13;
</hgroup>&#13;
<section epub:type="division" aria-labelledby="sec1">&#13;
&#13;
<h3 class="H3A" id="sec1"><span class="SANS_Futura_Std_Bold_Condensed_B_11">A</span></h3>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">AARCH64</span></p>&#13;
<p class="GlossaryDefinition">The 64-bit variant of the ARM architecture. Also known as ARM64.</p>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">address</span></p>&#13;
<p class="GlossaryDefinition">The numeric index associated with a memory location.</p>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">address bus</span></p>&#13;
<p class="GlossaryDefinition">A set of electronic signals that hold a binary address of a memory element.</p>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">address space layout randomization (ASLR)</span></p>&#13;
<p class="GlossaryDefinition">The use of random load addresses for program modules (to reduce the possibility of hacks and exploits in the code).</p>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">alternate half-precision control bit (AHP)</span></p>&#13;
<p class="GlossaryDefinition">A bit in the floating-point control register that selects an alternative half-precision format (different from the IEEE half-precision format).</p>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">application binary interface (ABI)</span></p>&#13;
<p class="GlossaryDefinition">A set of rules that allows interaction between programming languages and systems. Includes rules for passing parameters, data types, and other features.</p>&#13;
<p class="GlossaryTerm"><span role="doc-pagebreak" epub:type="pagebreak" id="pg_940" aria-label="940"/><span class="SANS_Futura_Std_Bold_Condensed_B_11">ARM</span></p>&#13;
<p class="GlossaryDefinition">Advanced RISC machines (originally an acronym for Acorn RISC machine).</p>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">ASCII</span></p>&#13;
<p class="GlossaryDefinition">American Standard Code for Information Interchange (a standardized character set).</p>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">assembler</span></p>&#13;
<p class="GlossaryDefinition">A compiler for an assembly language.</p>&#13;
</section>&#13;
<section epub:type="division" aria-labelledby="sec2">&#13;
&#13;
<h3 class="H3A" id="sec2"><span class="SANS_Futura_Std_Bold_Condensed_B_11">B</span></h3>&#13;
<p class="GlossaryTerm"><span class="SANS_TheSansMonoCd_W7Bold_11">.bss</span></p>&#13;
<p class="GlossaryDefinition">A block started by a symbol; a data area in the program containing uninitialized data (that usually doesn’t consume space in the executable file).</p>&#13;
</section>&#13;
<section epub:type="division" aria-labelledby="sec3">&#13;
&#13;
<h3 class="H3A" id="sec3"><span class="SANS_Futura_Std_Bold_Condensed_B_11">C</span></h3>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">cache</span></p>&#13;
<p class="GlossaryDefinition">The high-speed memory sitting between the CPU and main memory to improve system performance.</p>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">control bus</span></p>&#13;
<p class="GlossaryDefinition">A set of electronic signals from the CPU that control activities such as reading, writing, and generating wait states.</p>&#13;
</section>&#13;
<section epub:type="division" aria-labelledby="sec4">&#13;
&#13;
<h3 class="H3A" id="sec4"><span class="SANS_Futura_Std_Bold_Condensed_B_11">D</span></h3>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">data bus</span></p>&#13;
<p class="GlossaryDefinition">A set of electronic signals from the CPU that transfer data between CPU and external devices (such as memory or I/O).</p>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">default NaN enable (DN)</span></p>&#13;
<p class="GlossaryDefinition">When default NaN is enabled (<span class="SANS_TheSansMonoCd_W5Regular_11">FPSCR[25]</span>), any operation that generates a NaN result returns the default NaN value.</p>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">denormalized numbers</span></p>&#13;
<p class="GlossaryDefinition">Floating-point numbers with an exponent of 0 and no implied HO mantissa bit. Denormalized numbers offer less precision than normalized numbers, but the alternative is setting the value to 0 upon underflow.</p>&#13;
</section>&#13;
<section epub:type="division" aria-labelledby="sec5">&#13;
&#13;
<h3 class="H3A" id="sec5"><span class="SANS_Futura_Std_Bold_Condensed_B_11">E</span></h3>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">effective address (EA)</span></p>&#13;
<p class="GlossaryDefinition">The final memory address computed for an addressing mode (generally involving addition, subtraction, and shifting).</p>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">equate</span></p>&#13;
<p class="GlossaryDefinition">An assembler directive that associates a value with a symbolic name.</p>&#13;
</section>&#13;
<section epub:type="division" aria-labelledby="sec6">&#13;
<span role="doc-pagebreak" epub:type="pagebreak" id="pg_941" aria-label="941"/>&#13;
<h3 class="H3A" id="sec6"><span class="SANS_Futura_Std_Bold_Condensed_B_11">F</span></h3>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">facade code</span></p>&#13;
<p class="GlossaryDefinition">The code around a call to a function to modify the behavior of that function (such as adjusting input and output values, checking for range limits, and other such operations).</p>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">flags</span></p>&#13;
<p class="GlossaryDefinition">Boolean variables that indicate the state of a system. Generally, this term is associated with the condition code flags in the PSTATE register.</p>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">floating-point status and control register</span></p>&#13;
<p class="GlossaryDefinition">The FPSCR contains the status flags that are set by floating-point operations, and it contains the status flags that control the operation of various floating-point instructions.</p>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">floating-point unit (FPU)</span></p>&#13;
<p class="GlossaryDefinition">The (optional on some CPUs) hardware that is responsible for computing floating-point arithmetic operations.</p>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">frame pointer</span></p>&#13;
<p class="GlossaryDefinition">A special register used to access parameters, local variables, and other items in an activation record.</p>&#13;
</section>&#13;
<section epub:type="division" aria-labelledby="sec7">&#13;
&#13;
<h3 class="H3A" id="sec7"><span class="SANS_Futura_Std_Bold_Condensed_B_11">G</span></h3>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">Gas</span></p>&#13;
<p class="GlossaryDefinition">GNU assembler.</p>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">general-purpose registers</span></p>&#13;
<p class="GlossaryDefinition">Special memory cells accessible to user applications, used for most integer and address calculations on ARM CPUs.</p>&#13;
</section>&#13;
<section epub:type="division" aria-labelledby="sec8">&#13;
&#13;
<h3 class="H3A" id="sec8"><span class="SANS_Futura_Std_Bold_Condensed_B_11">H</span></h3>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">high-level language (HLL)</span></p>&#13;
<p class="GlossaryDefinition">Programming language that allows developers to create software that is independent of the underlying machine architecture.</p>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">high-order (HO)</span></p>&#13;
<p class="GlossaryDefinition">Most significant.</p>&#13;
</section>&#13;
<section epub:type="division" aria-labelledby="sec9">&#13;
&#13;
<h3 class="H3A" id="sec9"><span class="SANS_Futura_Std_Bold_Condensed_B_11">I</span></h3>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">idiom</span></p>&#13;
<p class="GlossaryDefinition">A peculiarity of an instruction or operation. For example, shifting a binary number one bit position to the left is the same as multiplying by 2.</p>&#13;
<p class="GlossaryTerm"><span role="doc-pagebreak" epub:type="pagebreak" id="pg_942" aria-label="942"/><span class="SANS_Futura_Std_Bold_Condensed_B_11">input/output (I/O)</span></p>&#13;
<p class="GlossaryDefinition">Data provided to a CPU from outside sources (inputs) or presented to the outside world by the CPU (outputs).</p>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">integrated development environment (IDE)</span></p>&#13;
<p class="GlossaryDefinition">Generally consists of two or more programs combined into a single tool. At the very least, an IDE will include a text editor and a compiler. Most IDEs also include a debugger, build (make) system, and other file management tools.</p>&#13;
</section>&#13;
<section epub:type="division" aria-labelledby="sec10">&#13;
&#13;
<h3 class="H3A" id="sec10"><span class="SANS_Futura_Std_Bold_Condensed_B_11">L</span></h3>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">last in, first out (LIFO)</span></p>&#13;
<p class="GlossaryDefinition">An access mechanism whereby the last object inserted into a list will be the first object removed from the list. CPU stacks use this mechanism to preserve and restore data and return addresses.</p>&#13;
<p class="GlossaryTerm"><span class="SANS_TheSansMonoCd_W7Bold_11">ld</span></p>&#13;
<p class="GlossaryDefinition">A linker program (loader).</p>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">lexically scoped symbols</span></p>&#13;
<p class="GlossaryDefinition">Symbols that are visible only within a particular block where they are defined. For example, in an HLL, symbols defined within a function or procedure are local to that function/procedure and are not visible outside it.</p>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">link register (LR)</span></p>&#13;
<p class="GlossaryDefinition">Holds the return address after a <span class="SANS_TheSansMonoCd_W5Regular_11">bl</span> instruction so the target (of <span class="SANS_TheSansMonoCd_W5Regular_11">bl</span>) function or procedure can return to the caller.</p>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">low-order (LO)</span></p>&#13;
<p class="GlossaryDefinition">Least significant.</p>&#13;
</section>&#13;
<section epub:type="division" aria-labelledby="sec11">&#13;
&#13;
<h3 class="H3A" id="sec11"><span class="SANS_Futura_Std_Bold_Condensed_B_11">M</span></h3>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">machine code</span></p>&#13;
<p class="GlossaryDefinition">The binary instruction encoding for each assembly language instruction.</p>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">manifest constant</span></p>&#13;
<p class="GlossaryDefinition">A symbolic name in a program that is textually replaced by its associated value.</p>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">memory management unit (MMU)</span></p>&#13;
<p class="GlossaryDefinition">The hardware in the CPU that controls access to memory (protection) and remaps memory addresses (typically to allow safe multitasking).</p>&#13;
</section>&#13;
<section epub:type="division" aria-labelledby="sec12">&#13;
&#13;
<h3 class="H3A" id="sec12"><span class="SANS_Futura_Std_Bold_Condensed_B_11">N</span></h3>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">natural boundary</span></p>&#13;
<p class="GlossaryDefinition">An object’s address that is a multiple of that object’s size.</p>&#13;
<p class="GlossaryTerm"><span role="doc-pagebreak" epub:type="pagebreak" id="pg_943" aria-label="943"/><span class="SANS_Futura_Std_Bold_Condensed_B_11">nonvolatile registers</span></p>&#13;
<p class="GlossaryDefinition">Registers that must be preserved across a function call.</p>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">not a number (NaN)</span></p>&#13;
<p class="GlossaryDefinition">A special floating-point value that represents an illegal result (other than infinity) from a floating-point operation.</p>&#13;
</section>&#13;
<section epub:type="division" aria-labelledby="sec13">&#13;
&#13;
<h3 class="H3A" id="sec13"><span class="SANS_Futura_Std_Bold_Condensed_B_11">O</span></h3>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">operating system (OS)</span></p>&#13;
<p class="GlossaryDefinition">The software that controls computer operations, such as scheduling tasks, executing applications, and providing access to I/O devices.</p>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">operation code (opcode)</span></p>&#13;
<p class="GlossaryDefinition">A numeric value that encodes a machine instruction.</p>&#13;
</section>&#13;
<section epub:type="division" aria-labelledby="sec14">&#13;
&#13;
<h3 class="H3A" id="sec14"><span class="SANS_Futura_Std_Bold_Condensed_B_11">P</span></h3>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">position-independent executables (PIE)</span></p>&#13;
<p class="GlossaryDefinition">Code that can execute at any address in memory without modification (relocation).</p>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">processor state register (PSTATE)</span></p>&#13;
<p class="GlossaryDefinition">A special register that holds the condition code flags, interrupt masks, and other miscellaneous processor control bits.</p>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">program counter</span></p>&#13;
<p class="GlossaryDefinition">A special register that holds the memory address of the currently executing instruction.</p>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">program-counter relative (PC-relative) addressing</span></p>&#13;
<p class="GlossaryDefinition">Memory addresses based on an offset from the current instruction.</p>&#13;
</section>&#13;
<section epub:type="division" aria-labelledby="sec15">&#13;
&#13;
<h3 class="H3A" id="sec15"><span class="SANS_Futura_Std_Bold_Condensed_B_11">R</span></h3>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">reduced instruction set computer (RISC)</span></p>&#13;
<p class="GlossaryDefinition">Read as “reduced-instruction set computer” (not “reduced instruction-set computer”). In a RISC machine, the CPU designer creates instructions that do as little as possible in order to simplify the hardware needed to implement those instructions. In theory, this allows the designer to create faster CPUs at a lower cost (though the Intel x86 series demonstrates that non-RISC CPUs can have these attributes).</p>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">registers</span></p>&#13;
<p class="GlossaryDefinition">Specialized memory components built directly into the CPU and accessible by most machine instructions.</p>&#13;
</section>&#13;
<section epub:type="division" aria-labelledby="sec16">&#13;
<span role="doc-pagebreak" epub:type="pagebreak" id="pg_944" aria-label="944"/>&#13;
<h3 class="H3A" id="sec16"><span class="SANS_Futura_Std_Bold_Condensed_B_11">S</span></h3>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">single instruction, multiple data (SIMD)</span></p>&#13;
<p class="GlossaryDefinition">A SIMD instruction operates on multiple pieces of data concurrently. For example, a SIMD add instruction may perform as many as 16 different addition operations in parallel. Though SIMD instructions are more difficult to use than single-instruction, single-data instructions (for example, typical ARM assembly instructions), they have the potential for executing application much faster.</p>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">stack pointer register (SP)</span></p>&#13;
<p class="GlossaryDefinition">A special register that references a hardware stack in memory.</p>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">subnormal</span></p>&#13;
<p class="GlossaryDefinition"><i>See</i> denormalized numbers.</p>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">system bus</span></p>&#13;
<p class="GlossaryDefinition">A collection of electronic signals comprising the address, data, and control buses.</p>&#13;
</section>&#13;
<section epub:type="division" aria-labelledby="sec17">&#13;
&#13;
<h3 class="H3A" id="sec17"><span class="SANS_Futura_Std_Bold_Condensed_B_11">T</span></h3>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">token</span></p>&#13;
<p class="GlossaryDefinition">A string of characters that has special meaning to a compiler. Examples include operators, reserved words, identifiers, literal constants, and other punctuation.</p>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">trampoline</span></p>&#13;
<p class="GlossaryDefinition"><i>See</i> veneer.</p>&#13;
</section>&#13;
<section epub:type="division" aria-labelledby="sec18">&#13;
&#13;
<h3 class="H3A" id="sec18"><span class="SANS_Futura_Std_Bold_Condensed_B_11">V</span></h3>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">veneer</span></p>&#13;
<p class="GlossaryDefinition">A special code sequence to extend the range of a control-transfer instruction beyond the normal displacement allowed by an instruction; also known as a <i>trampoline</i>.</p>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">volatile registers</span></p>&#13;
<p class="GlossaryDefinition">Registers that don’t have to be preserved across a function call.</p>&#13;
</section>&#13;
<section epub:type="division" aria-labelledby="sec19">&#13;
&#13;
<h3 class="H3A" id="sec19"><span class="SANS_Futura_Std_Bold_Condensed_B_11">W</span></h3>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">WZR</span></p>&#13;
<p class="GlossaryDefinition">32-bit zero register.</p>&#13;
</section>&#13;
<section epub:type="division" aria-labelledby="sec20">&#13;
&#13;
<h3 class="H3A" id="sec20"><span class="SANS_Futura_Std_Bold_Condensed_B_11">X</span></h3>&#13;
<p class="GlossaryTerm"><span class="SANS_Futura_Std_Bold_Condensed_B_11">XZR</span></p>&#13;
<p class="GlossaryDefinition">64-bit zero register.</p>&#13;
</section>&#13;
</section>&#13;
</div>
</div>
</body></html>