[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  17077       tick       2173291        960509        897333       2173291 
      2  17077       tick       4497030       2146532       2114033       4497030 
      3  17077       tick       4505746       2149800       2133452       4505746 
      4  17077       tick       4497691       2144926       2129841       4497691 
      5  17077       tick       4491363       2143892       2128582       4491363 
      6  17077       tick       4494888       2144940       2127456       4494888 
      7  17077       tick       4495040       2144620       2126693       4495040 
      8  17077       tick       4493076       2145073       2128584       4493076 
      9  17077       tick       4484259       2139668       2119409       4484259 
     10  17077       tick       4490771       2142544       2122833       4490771 
     11  17077       tick       4488865       2141705       2123018       4488865 
     12  17077       tick       4494657       2143916       2123301       4494657 
     13  17077       tick       4495786       2145049       2125138       4495786 
     14  17077       tick       4497700       2147130       2131325       4497700 
     15  17077       tick       4495280       2145936       2127997       4495280 
     16  17077       tick       4495048       2144554       2125664       4495048 
     17  17077       tick       4496660       2144419       2126174       4496660 
     18  17077       tick       4488731       2141975       2124503       4488731 
     19  17077       tick       4497069       2145516       2127295       4497069 
     20  17077       tick       4494649       2144379       2127384       4494649 
     21  17077       exit           203            63            56           203 
