Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Sep 28 19:03:41 2017
| Host         : DESKTOP-88BGMGN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file toplevel_timing_summary_routed.rpt -rpx toplevel_timing_summary_routed.rpx
| Design       : toplevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: SevenSegmentDriver/clk_1khz_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.727        0.000                      0                   32        0.320        0.000                      0                   32        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.727        0.000                      0                   32        0.320        0.000                      0                   32        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.727ns  (required time - arrival time)
  Source:                 SevenSegmentDriver/big_clock_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDriver/big_clock_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 0.890ns (18.996%)  route 3.795ns (81.004%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.623     5.144    SevenSegmentDriver/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  SevenSegmentDriver/big_clock_counter_reg[3]/Q
                         net (fo=2, routed)           1.533     7.195    SevenSegmentDriver/big_clock_counter[3]
    SLICE_X61Y21         LUT4 (Prop_lut4_I0_O)        0.124     7.319 f  SevenSegmentDriver/big_clock_counter[0]_i_4/O
                         net (fo=1, routed)           0.798     8.117    SevenSegmentDriver/big_clock_counter[0]_i_4_n_0
    SLICE_X61Y22         LUT6 (Prop_lut6_I1_O)        0.124     8.241 f  SevenSegmentDriver/big_clock_counter[0]_i_2/O
                         net (fo=3, routed)           0.815     9.057    SevenSegmentDriver/big_clock_counter[0]_i_2_n_0
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.124     9.181 r  SevenSegmentDriver/big_clock_counter[15]_i_1/O
                         net (fo=15, routed)          0.649     9.830    SevenSegmentDriver/clk_1khz_0
    SLICE_X60Y24         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.501    14.842    SevenSegmentDriver/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[13]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y24         FDRE (Setup_fdre_C_R)       -0.524    14.557    SevenSegmentDriver/big_clock_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                          -9.830    
  -------------------------------------------------------------------
                         slack                                  4.727    

Slack (MET) :             4.727ns  (required time - arrival time)
  Source:                 SevenSegmentDriver/big_clock_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDriver/big_clock_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 0.890ns (18.996%)  route 3.795ns (81.004%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.623     5.144    SevenSegmentDriver/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  SevenSegmentDriver/big_clock_counter_reg[3]/Q
                         net (fo=2, routed)           1.533     7.195    SevenSegmentDriver/big_clock_counter[3]
    SLICE_X61Y21         LUT4 (Prop_lut4_I0_O)        0.124     7.319 f  SevenSegmentDriver/big_clock_counter[0]_i_4/O
                         net (fo=1, routed)           0.798     8.117    SevenSegmentDriver/big_clock_counter[0]_i_4_n_0
    SLICE_X61Y22         LUT6 (Prop_lut6_I1_O)        0.124     8.241 f  SevenSegmentDriver/big_clock_counter[0]_i_2/O
                         net (fo=3, routed)           0.815     9.057    SevenSegmentDriver/big_clock_counter[0]_i_2_n_0
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.124     9.181 r  SevenSegmentDriver/big_clock_counter[15]_i_1/O
                         net (fo=15, routed)          0.649     9.830    SevenSegmentDriver/clk_1khz_0
    SLICE_X60Y24         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.501    14.842    SevenSegmentDriver/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[14]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y24         FDRE (Setup_fdre_C_R)       -0.524    14.557    SevenSegmentDriver/big_clock_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                          -9.830    
  -------------------------------------------------------------------
                         slack                                  4.727    

Slack (MET) :             4.727ns  (required time - arrival time)
  Source:                 SevenSegmentDriver/big_clock_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDriver/big_clock_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 0.890ns (18.996%)  route 3.795ns (81.004%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.623     5.144    SevenSegmentDriver/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  SevenSegmentDriver/big_clock_counter_reg[3]/Q
                         net (fo=2, routed)           1.533     7.195    SevenSegmentDriver/big_clock_counter[3]
    SLICE_X61Y21         LUT4 (Prop_lut4_I0_O)        0.124     7.319 f  SevenSegmentDriver/big_clock_counter[0]_i_4/O
                         net (fo=1, routed)           0.798     8.117    SevenSegmentDriver/big_clock_counter[0]_i_4_n_0
    SLICE_X61Y22         LUT6 (Prop_lut6_I1_O)        0.124     8.241 f  SevenSegmentDriver/big_clock_counter[0]_i_2/O
                         net (fo=3, routed)           0.815     9.057    SevenSegmentDriver/big_clock_counter[0]_i_2_n_0
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.124     9.181 r  SevenSegmentDriver/big_clock_counter[15]_i_1/O
                         net (fo=15, routed)          0.649     9.830    SevenSegmentDriver/clk_1khz_0
    SLICE_X60Y24         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.501    14.842    SevenSegmentDriver/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[15]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y24         FDRE (Setup_fdre_C_R)       -0.524    14.557    SevenSegmentDriver/big_clock_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                          -9.830    
  -------------------------------------------------------------------
                         slack                                  4.727    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 SevenSegmentDriver/big_clock_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDriver/big_clock_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 0.890ns (19.055%)  route 3.781ns (80.945%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.623     5.144    SevenSegmentDriver/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  SevenSegmentDriver/big_clock_counter_reg[3]/Q
                         net (fo=2, routed)           1.533     7.195    SevenSegmentDriver/big_clock_counter[3]
    SLICE_X61Y21         LUT4 (Prop_lut4_I0_O)        0.124     7.319 f  SevenSegmentDriver/big_clock_counter[0]_i_4/O
                         net (fo=1, routed)           0.798     8.117    SevenSegmentDriver/big_clock_counter[0]_i_4_n_0
    SLICE_X61Y22         LUT6 (Prop_lut6_I1_O)        0.124     8.241 f  SevenSegmentDriver/big_clock_counter[0]_i_2/O
                         net (fo=3, routed)           0.815     9.057    SevenSegmentDriver/big_clock_counter[0]_i_2_n_0
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.124     9.181 r  SevenSegmentDriver/big_clock_counter[15]_i_1/O
                         net (fo=15, routed)          0.634     9.815    SevenSegmentDriver/clk_1khz_0
    SLICE_X60Y21         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.506    14.847    SevenSegmentDriver/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[1]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X60Y21         FDRE (Setup_fdre_C_R)       -0.524    14.585    SevenSegmentDriver/big_clock_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -9.815    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 SevenSegmentDriver/big_clock_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDriver/big_clock_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 0.890ns (19.055%)  route 3.781ns (80.945%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.623     5.144    SevenSegmentDriver/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  SevenSegmentDriver/big_clock_counter_reg[3]/Q
                         net (fo=2, routed)           1.533     7.195    SevenSegmentDriver/big_clock_counter[3]
    SLICE_X61Y21         LUT4 (Prop_lut4_I0_O)        0.124     7.319 f  SevenSegmentDriver/big_clock_counter[0]_i_4/O
                         net (fo=1, routed)           0.798     8.117    SevenSegmentDriver/big_clock_counter[0]_i_4_n_0
    SLICE_X61Y22         LUT6 (Prop_lut6_I1_O)        0.124     8.241 f  SevenSegmentDriver/big_clock_counter[0]_i_2/O
                         net (fo=3, routed)           0.815     9.057    SevenSegmentDriver/big_clock_counter[0]_i_2_n_0
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.124     9.181 r  SevenSegmentDriver/big_clock_counter[15]_i_1/O
                         net (fo=15, routed)          0.634     9.815    SevenSegmentDriver/clk_1khz_0
    SLICE_X60Y21         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.506    14.847    SevenSegmentDriver/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[2]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X60Y21         FDRE (Setup_fdre_C_R)       -0.524    14.585    SevenSegmentDriver/big_clock_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -9.815    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 SevenSegmentDriver/big_clock_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDriver/big_clock_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 0.890ns (19.055%)  route 3.781ns (80.945%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.623     5.144    SevenSegmentDriver/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  SevenSegmentDriver/big_clock_counter_reg[3]/Q
                         net (fo=2, routed)           1.533     7.195    SevenSegmentDriver/big_clock_counter[3]
    SLICE_X61Y21         LUT4 (Prop_lut4_I0_O)        0.124     7.319 f  SevenSegmentDriver/big_clock_counter[0]_i_4/O
                         net (fo=1, routed)           0.798     8.117    SevenSegmentDriver/big_clock_counter[0]_i_4_n_0
    SLICE_X61Y22         LUT6 (Prop_lut6_I1_O)        0.124     8.241 f  SevenSegmentDriver/big_clock_counter[0]_i_2/O
                         net (fo=3, routed)           0.815     9.057    SevenSegmentDriver/big_clock_counter[0]_i_2_n_0
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.124     9.181 r  SevenSegmentDriver/big_clock_counter[15]_i_1/O
                         net (fo=15, routed)          0.634     9.815    SevenSegmentDriver/clk_1khz_0
    SLICE_X60Y21         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.506    14.847    SevenSegmentDriver/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[3]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X60Y21         FDRE (Setup_fdre_C_R)       -0.524    14.585    SevenSegmentDriver/big_clock_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -9.815    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 SevenSegmentDriver/big_clock_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDriver/big_clock_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 0.890ns (19.055%)  route 3.781ns (80.945%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.623     5.144    SevenSegmentDriver/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  SevenSegmentDriver/big_clock_counter_reg[3]/Q
                         net (fo=2, routed)           1.533     7.195    SevenSegmentDriver/big_clock_counter[3]
    SLICE_X61Y21         LUT4 (Prop_lut4_I0_O)        0.124     7.319 f  SevenSegmentDriver/big_clock_counter[0]_i_4/O
                         net (fo=1, routed)           0.798     8.117    SevenSegmentDriver/big_clock_counter[0]_i_4_n_0
    SLICE_X61Y22         LUT6 (Prop_lut6_I1_O)        0.124     8.241 f  SevenSegmentDriver/big_clock_counter[0]_i_2/O
                         net (fo=3, routed)           0.815     9.057    SevenSegmentDriver/big_clock_counter[0]_i_2_n_0
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.124     9.181 r  SevenSegmentDriver/big_clock_counter[15]_i_1/O
                         net (fo=15, routed)          0.634     9.815    SevenSegmentDriver/clk_1khz_0
    SLICE_X60Y21         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.506    14.847    SevenSegmentDriver/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[4]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X60Y21         FDRE (Setup_fdre_C_R)       -0.524    14.585    SevenSegmentDriver/big_clock_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -9.815    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 SevenSegmentDriver/big_clock_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDriver/big_clock_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 0.890ns (19.574%)  route 3.657ns (80.426%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.623     5.144    SevenSegmentDriver/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  SevenSegmentDriver/big_clock_counter_reg[3]/Q
                         net (fo=2, routed)           1.533     7.195    SevenSegmentDriver/big_clock_counter[3]
    SLICE_X61Y21         LUT4 (Prop_lut4_I0_O)        0.124     7.319 f  SevenSegmentDriver/big_clock_counter[0]_i_4/O
                         net (fo=1, routed)           0.798     8.117    SevenSegmentDriver/big_clock_counter[0]_i_4_n_0
    SLICE_X61Y22         LUT6 (Prop_lut6_I1_O)        0.124     8.241 f  SevenSegmentDriver/big_clock_counter[0]_i_2/O
                         net (fo=3, routed)           0.815     9.057    SevenSegmentDriver/big_clock_counter[0]_i_2_n_0
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.124     9.181 r  SevenSegmentDriver/big_clock_counter[15]_i_1/O
                         net (fo=15, routed)          0.510     9.691    SevenSegmentDriver/clk_1khz_0
    SLICE_X60Y23         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.503    14.844    SevenSegmentDriver/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[10]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y23         FDRE (Setup_fdre_C_R)       -0.524    14.559    SevenSegmentDriver/big_clock_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                  4.868    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 SevenSegmentDriver/big_clock_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDriver/big_clock_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 0.890ns (19.574%)  route 3.657ns (80.426%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.623     5.144    SevenSegmentDriver/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  SevenSegmentDriver/big_clock_counter_reg[3]/Q
                         net (fo=2, routed)           1.533     7.195    SevenSegmentDriver/big_clock_counter[3]
    SLICE_X61Y21         LUT4 (Prop_lut4_I0_O)        0.124     7.319 f  SevenSegmentDriver/big_clock_counter[0]_i_4/O
                         net (fo=1, routed)           0.798     8.117    SevenSegmentDriver/big_clock_counter[0]_i_4_n_0
    SLICE_X61Y22         LUT6 (Prop_lut6_I1_O)        0.124     8.241 f  SevenSegmentDriver/big_clock_counter[0]_i_2/O
                         net (fo=3, routed)           0.815     9.057    SevenSegmentDriver/big_clock_counter[0]_i_2_n_0
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.124     9.181 r  SevenSegmentDriver/big_clock_counter[15]_i_1/O
                         net (fo=15, routed)          0.510     9.691    SevenSegmentDriver/clk_1khz_0
    SLICE_X60Y23         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.503    14.844    SevenSegmentDriver/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[11]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y23         FDRE (Setup_fdre_C_R)       -0.524    14.559    SevenSegmentDriver/big_clock_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                  4.868    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 SevenSegmentDriver/big_clock_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDriver/big_clock_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 0.890ns (19.574%)  route 3.657ns (80.426%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.623     5.144    SevenSegmentDriver/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  SevenSegmentDriver/big_clock_counter_reg[3]/Q
                         net (fo=2, routed)           1.533     7.195    SevenSegmentDriver/big_clock_counter[3]
    SLICE_X61Y21         LUT4 (Prop_lut4_I0_O)        0.124     7.319 f  SevenSegmentDriver/big_clock_counter[0]_i_4/O
                         net (fo=1, routed)           0.798     8.117    SevenSegmentDriver/big_clock_counter[0]_i_4_n_0
    SLICE_X61Y22         LUT6 (Prop_lut6_I1_O)        0.124     8.241 f  SevenSegmentDriver/big_clock_counter[0]_i_2/O
                         net (fo=3, routed)           0.815     9.057    SevenSegmentDriver/big_clock_counter[0]_i_2_n_0
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.124     9.181 r  SevenSegmentDriver/big_clock_counter[15]_i_1/O
                         net (fo=15, routed)          0.510     9.691    SevenSegmentDriver/clk_1khz_0
    SLICE_X60Y23         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.503    14.844    SevenSegmentDriver/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[12]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y23         FDRE (Setup_fdre_C_R)       -0.524    14.559    SevenSegmentDriver/big_clock_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                  4.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 SevenSegmentDriver/big_clock_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDriver/big_clock_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.584     1.467    SevenSegmentDriver/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  SevenSegmentDriver/big_clock_counter_reg[1]/Q
                         net (fo=2, routed)           0.175     1.806    SevenSegmentDriver/big_clock_counter[1]
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.921 r  SevenSegmentDriver/big_clock_counter0_carry/O[0]
                         net (fo=1, routed)           0.000     1.921    SevenSegmentDriver/big_clock_counter0_carry_n_7
    SLICE_X60Y21         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.852     1.979    SevenSegmentDriver/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[1]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X60Y21         FDRE (Hold_fdre_C_D)         0.134     1.601    SevenSegmentDriver/big_clock_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 SevenSegmentDriver/big_clock_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDriver/big_clock_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.273ns (59.770%)  route 0.184ns (40.230%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.584     1.467    SevenSegmentDriver/clk_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  SevenSegmentDriver/big_clock_counter_reg[8]/Q
                         net (fo=2, routed)           0.184     1.815    SevenSegmentDriver/big_clock_counter[8]
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.924 r  SevenSegmentDriver/big_clock_counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.924    SevenSegmentDriver/big_clock_counter0_carry__0_n_4
    SLICE_X60Y22         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.851     1.978    SevenSegmentDriver/clk_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[8]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X60Y22         FDRE (Hold_fdre_C_D)         0.134     1.601    SevenSegmentDriver/big_clock_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 SevenSegmentDriver/big_clock_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDriver/big_clock_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.273ns (59.770%)  route 0.184ns (40.230%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.582     1.465    SevenSegmentDriver/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  SevenSegmentDriver/big_clock_counter_reg[12]/Q
                         net (fo=2, routed)           0.184     1.813    SevenSegmentDriver/big_clock_counter[12]
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.922 r  SevenSegmentDriver/big_clock_counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.922    SevenSegmentDriver/big_clock_counter0_carry__1_n_4
    SLICE_X60Y23         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.849     1.976    SevenSegmentDriver/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[12]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X60Y23         FDRE (Hold_fdre_C_D)         0.134     1.599    SevenSegmentDriver/big_clock_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 SevenSegmentDriver/big_clock_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDriver/big_clock_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.279ns (60.439%)  route 0.183ns (39.561%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.581     1.464    SevenSegmentDriver/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  SevenSegmentDriver/big_clock_counter_reg[13]/Q
                         net (fo=2, routed)           0.183     1.811    SevenSegmentDriver/big_clock_counter[13]
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.926 r  SevenSegmentDriver/big_clock_counter0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.926    SevenSegmentDriver/big_clock_counter0_carry__2_n_7
    SLICE_X60Y24         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.848     1.975    SevenSegmentDriver/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[13]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.134     1.598    SevenSegmentDriver/big_clock_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 SevenSegmentDriver/big_clock_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDriver/big_clock_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.273ns (56.518%)  route 0.210ns (43.482%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.584     1.467    SevenSegmentDriver/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  SevenSegmentDriver/big_clock_counter_reg[4]/Q
                         net (fo=2, routed)           0.210     1.841    SevenSegmentDriver/big_clock_counter[4]
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.950 r  SevenSegmentDriver/big_clock_counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.950    SevenSegmentDriver/big_clock_counter0_carry_n_4
    SLICE_X60Y21         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.852     1.979    SevenSegmentDriver/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[4]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X60Y21         FDRE (Hold_fdre_C_D)         0.134     1.601    SevenSegmentDriver/big_clock_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 SevenSegmentDriver/big_clock_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDriver/big_clock_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.314ns (64.181%)  route 0.175ns (35.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.584     1.467    SevenSegmentDriver/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  SevenSegmentDriver/big_clock_counter_reg[1]/Q
                         net (fo=2, routed)           0.175     1.806    SevenSegmentDriver/big_clock_counter[1]
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.956 r  SevenSegmentDriver/big_clock_counter0_carry/O[1]
                         net (fo=1, routed)           0.000     1.956    SevenSegmentDriver/big_clock_counter0_carry_n_6
    SLICE_X60Y21         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.852     1.979    SevenSegmentDriver/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[2]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X60Y21         FDRE (Hold_fdre_C_D)         0.134     1.601    SevenSegmentDriver/big_clock_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 SevenSegmentDriver/big_clock_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDriver/big_clock_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.314ns (63.227%)  route 0.183ns (36.773%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.581     1.464    SevenSegmentDriver/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  SevenSegmentDriver/big_clock_counter_reg[13]/Q
                         net (fo=2, routed)           0.183     1.811    SevenSegmentDriver/big_clock_counter[13]
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.961 r  SevenSegmentDriver/big_clock_counter0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.961    SevenSegmentDriver/big_clock_counter0_carry__2_n_6
    SLICE_X60Y24         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.848     1.975    SevenSegmentDriver/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[14]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.134     1.598    SevenSegmentDriver/big_clock_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 SevenSegmentDriver/big_clock_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDriver/big_clock_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.279ns (52.901%)  route 0.248ns (47.099%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.584     1.467    SevenSegmentDriver/clk_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  SevenSegmentDriver/big_clock_counter_reg[5]/Q
                         net (fo=2, routed)           0.248     1.880    SevenSegmentDriver/big_clock_counter[5]
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.995 r  SevenSegmentDriver/big_clock_counter0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.995    SevenSegmentDriver/big_clock_counter0_carry__0_n_7
    SLICE_X60Y22         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.851     1.978    SevenSegmentDriver/clk_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[5]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X60Y22         FDRE (Hold_fdre_C_D)         0.134     1.601    SevenSegmentDriver/big_clock_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 SevenSegmentDriver/big_clock_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDriver/big_clock_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.279ns (52.901%)  route 0.248ns (47.099%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.582     1.465    SevenSegmentDriver/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  SevenSegmentDriver/big_clock_counter_reg[9]/Q
                         net (fo=2, routed)           0.248     1.878    SevenSegmentDriver/big_clock_counter[9]
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.993 r  SevenSegmentDriver/big_clock_counter0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.993    SevenSegmentDriver/big_clock_counter0_carry__1_n_7
    SLICE_X60Y23         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.849     1.976    SevenSegmentDriver/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[9]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X60Y23         FDRE (Hold_fdre_C_D)         0.134     1.599    SevenSegmentDriver/big_clock_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 SevenSegmentDriver/big_clock_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDriver/big_clock_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.354ns (66.889%)  route 0.175ns (33.111%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.584     1.467    SevenSegmentDriver/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  SevenSegmentDriver/big_clock_counter_reg[1]/Q
                         net (fo=2, routed)           0.175     1.806    SevenSegmentDriver/big_clock_counter[1]
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.190     1.996 r  SevenSegmentDriver/big_clock_counter0_carry/O[2]
                         net (fo=1, routed)           0.000     1.996    SevenSegmentDriver/big_clock_counter0_carry_n_5
    SLICE_X60Y21         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.852     1.979    SevenSegmentDriver/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  SevenSegmentDriver/big_clock_counter_reg[3]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X60Y21         FDRE (Hold_fdre_C_D)         0.134     1.601    SevenSegmentDriver/big_clock_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.395    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y21   SevenSegmentDriver/big_clock_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y23   SevenSegmentDriver/big_clock_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y23   SevenSegmentDriver/big_clock_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y23   SevenSegmentDriver/big_clock_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y24   SevenSegmentDriver/big_clock_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y24   SevenSegmentDriver/big_clock_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y24   SevenSegmentDriver/big_clock_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y21   SevenSegmentDriver/big_clock_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y21   SevenSegmentDriver/big_clock_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y21   SevenSegmentDriver/big_clock_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   SevenSegmentDriver/big_clock_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   SevenSegmentDriver/big_clock_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   SevenSegmentDriver/big_clock_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   SevenSegmentDriver/big_clock_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   SevenSegmentDriver/big_clock_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   SevenSegmentDriver/big_clock_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   SevenSegmentDriver/big_clock_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   SevenSegmentDriver/big_clock_counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y21   SevenSegmentDriver/clk_1khz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   SevenSegmentDriver/big_clock_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   SevenSegmentDriver/big_clock_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   SevenSegmentDriver/big_clock_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   SevenSegmentDriver/big_clock_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   SevenSegmentDriver/big_clock_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   SevenSegmentDriver/big_clock_counter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   SevenSegmentDriver/big_clock_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   SevenSegmentDriver/big_clock_counter_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   SevenSegmentDriver/big_clock_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   SevenSegmentDriver/big_clock_counter_reg[5]/C



