GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\PSRAM_HS_V2\data\PSRAM_TOP.v'
Analyzing included file 'psram_define.v'("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\PSRAM_HS_V2\data\PSRAM_TOP.v":3)
Back to file 'C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\PSRAM_HS_V2\data\PSRAM_TOP.v'("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\PSRAM_HS_V2\data\PSRAM_TOP.v":3)
Analyzing included file 'C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\PSRAM_HS_V2\data\psram_local_define.v'("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\PSRAM_HS_V2\data\PSRAM_TOP.v":4)
Back to file 'C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\PSRAM_HS_V2\data\PSRAM_TOP.v'("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\PSRAM_HS_V2\data\PSRAM_TOP.v":4)
Analyzing included file 'psram_param.v'("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\PSRAM_HS_V2\data\PSRAM_TOP.v":31)
Back to file 'C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\PSRAM_HS_V2\data\PSRAM_TOP.v'("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\PSRAM_HS_V2\data\PSRAM_TOP.v":31)
Analyzing included file 'C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\PSRAM_HS_V2\data\psram_local_param.v'("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\PSRAM_HS_V2\data\PSRAM_TOP.v":32)
Back to file 'C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\PSRAM_HS_V2\data\PSRAM_TOP.v'("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\PSRAM_HS_V2\data\PSRAM_TOP.v":32)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\PSRAM_HS_V2\data\psram_code.v'
Analyzing included file '**'("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\PSRAM_HS_V2\data\psram_code.v":1323)
Back to file '**'("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\PSRAM_HS_V2\data\psram_code.v":1323)
Undeclared symbol '**', assumed default net type '**'("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\PSRAM_HS_V2\data\psram_code.v":1323)
WARN  (EX3788) : Block identifier is required on this block("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\PSRAM_HS_V2\data\psram_code.v":1323)
Compiling module 'PSRAM_Memory_Interface_HS_V2_Top'("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\PSRAM_HS_V2\data\PSRAM_TOP.v":6)
WARN  (EX3073) : Port '**' remains unconnected for this instance("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\PSRAM_HS_V2\data\psram_code.v":1323)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\PSRAM_HS_V2\data\psram_code.v":1323)
Extracting RAM for identifier '**'("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\PSRAM_HS_V2\data\psram_code.v":1323)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\PSRAM_HS_V2\data\psram_code.v":1323)
WARN  (EX2420) : Latch inferred for net '**'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\PSRAM_HS_V2\data\psram_code.v":1323)
NOTE  (EX0101) : Current top module is "PSRAM_Memory_Interface_HS_V2_Top"
WARN  (EX0211) : The output port "recalib" of module "~psram_lane.PSRAM_Memory_Interface_HS_V2_Top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\PSRAM_HS_V2\data\psram_code.v":1323)
WARN  (EX0211) : The output port "recalib" of module "~psram_lane.PSRAM_Memory_Interface_HS_V2_Top(Reverse_Clk="true")" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\PSRAM_HS_V2\data\psram_code.v":1323)
WARN  (EX0211) : The output port "Cs_n" of module "~psram_init.PSRAM_Memory_Interface_HS_V2_Top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\PSRAM_HS_V2\data\psram_code.v":1323)
WARN  (EX0211) : The output port "STEN[1]" of module "~psram_init.PSRAM_Memory_Interface_HS_V2_Top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\PSRAM_HS_V2\data\psram_code.v":1323)
WARN  (EX0211) : The output port "STEN[0]" of module "~psram_init.PSRAM_Memory_Interface_HS_V2_Top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\PSRAM_HS_V2\data\psram_code.v":1323)
WARN  (NL0001) : Sweep user defined dangling instance "u_psram_top/clk_pdiv"("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\PSRAM_HS_V2\data\psram_code.v":1323)
WARN  (NL0001) : Sweep user defined dangling instance "u_psram_top/u_psram_wd/rwds_iodelay_gen[0].iodelay_rwds"("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\PSRAM_HS_V2\data\psram_code.v":1323)
WARN  (NL0001) : Sweep user defined dangling instance "u_psram_top/u_psram_wd/rwds_iodelay_gen[1].iodelay_rwds"("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\PSRAM_HS_V2\data\psram_code.v":1323)
WARN  (NL0001) : Sweep user defined dangling instance "u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ckn_gen"("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\PSRAM_HS_V2\data\psram_code.v":1323)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
WARN  (DI0003) : Latch inferred for net 'ns_memsync[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\PSRAM_HS_V2\data\psram_code.v":1323)
WARN  (DI0003) : Latch inferred for net 'ns_memsync[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\PSRAM_HS_V2\data\psram_code.v":1323)
WARN  (DI0003) : Latch inferred for net 'ns_memsync[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\PSRAM_HS_V2\data\psram_code.v":1323)
WARN  (DI0003) : Latch inferred for net 'ns_memsync[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\PSRAM_HS_V2\data\psram_code.v":1323)
WARN  (DI0003) : Latch inferred for net 'ns_memsync[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\PSRAM_HS_V2\data\psram_code.v":1323)
WARN  (DI0003) : Latch inferred for net 'ns_memsync[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\PSRAM_HS_V2\data\psram_code.v":1323)
WARN  (DI0003) : Latch inferred for net 'flag_d[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\PSRAM_HS_V2\data\psram_code.v":1323)
WARN  (DI0003) : Latch inferred for net 'flag_d[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\PSRAM_HS_V2\data\psram_code.v":1323)
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "Z:\home\c\w\tang-nano-9k--step-11\src\psram_memory_interface_hs_v2\temp\PSRAM_HS\psram_memory_interface_hs_v2.vg" completed
Generate template file "Z:\home\c\w\tang-nano-9k--step-11\src\psram_memory_interface_hs_v2\temp\PSRAM_HS\psram_memory_interface_hs_v2_tmp.v" completed
[100%] Generate report file "Z:\home\c\w\tang-nano-9k--step-11\src\psram_memory_interface_hs_v2\temp\PSRAM_HS\psram_memory_interface_hs_v2_syn.rpt.html" completed
GowinSynthesis finish
