C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/tool/ReLU/relu.sv {2 {vlog -work work -sv -stats=none C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/tool/ReLU/relu.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module relu
** Warning: C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/tool/ReLU/relu.sv(10): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Users/Xaio/Documents/GitHub/ecg-classification-asic/tool/ReLU/relu.sv(11): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
	relu

} {} {}}
