Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date             : Tue Oct 25 15:47:53 2016
| Host             : jorge-pc running 64-bit Ubuntu 16.04.1 LTS
| Command          : report_power -file /home/jorge/Documents/1Proyectos_TesisdeGraduacion_ASIC/my_sourcefiles/Source_Files/Multipliers/Karatsubas/power_power_1.pwr -name power_1
| Design           : Recursive_KOA
| Device           : xc7a100tcsg324-1
| Design State     : synthesized
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 61.430 (Junction temp exceeded!) |
| Dynamic (W)              | 60.639                           |
| Device Static (W)        | 0.791                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |    11.117 |     1191 |       --- |             --- |
|   LUT as Logic |     9.726 |      850 |     63400 |            1.34 |
|   CARRY4       |     1.391 |      152 |     15850 |            0.96 |
|   Others       |     0.000 |       51 |       --- |             --- |
| Signals        |     7.448 |     1070 |       --- |             --- |
| I/O            |    42.075 |       92 |       210 |           43.81 |
| Static Power   |     0.791 |          |           |                 |
| Total          |    61.430 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    19.313 |      18.750 |      0.563 |
| Vccaux    |       1.800 |     3.511 |       3.418 |      0.093 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |    19.858 |      19.854 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.018 |       0.000 |      0.018 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | Low        | Design is synthesized                                  | Accuracy of the tool is not optimal until design is fully placed and routed                                |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| Recursive_KOA           |    60.639 |
|   ODD1.left_high        |     4.500 |
|     ODD1.left_high      |     1.140 |
|       ODD1.middle       |     0.438 |
|     ODD1.middle         |     2.280 |
|       ODD1.middle       |     0.331 |
|         ODD1.middle     |     0.247 |
|       ODD1.right_lower  |     0.411 |
|     ODD1.right_lower    |     0.624 |
|       EVEN1.middle      |     0.192 |
|   ODD1.middle           |     8.594 |
|     ODD1.left_high      |     1.459 |
|       EVEN1.middle      |     0.251 |
|     ODD1.middle         |     2.876 |
|       EVEN1.left_high   |     0.362 |
|       EVEN1.middle      |     1.785 |
|         ODD1.middle     |     1.710 |
|       EVEN1.right_lower |     0.118 |
|     ODD1.right_lower    |     3.561 |
|       ODD1.middle       |     1.157 |
|         ODD1.middle     |     0.937 |
|       ODD1.right_lower  |     1.117 |
|   ODD1.right_lower      |     4.692 |
|     EVEN1.left_high     |     0.624 |
|       EVEN1.middle      |     0.192 |
|     EVEN1.middle        |     1.945 |
|       ODD1.middle       |     1.033 |
|         ODD1.middle     |     0.908 |
|       ODD1.right_lower  |     0.597 |
|     EVEN1.right_lower   |     0.624 |
|       EVEN1.middle      |     0.192 |
+-------------------------+-----------+


