/*
 * gpi-irqs.h- Sigmastar
 *
 * Copyright (c) [2019~2020] SigmaStar Technology.
 *
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License version 2 for more details.
 *
 */
/*------------------------------------------------------------------------------

------------------------------------------------------------------------------*/

#define GPI_FIQ_START 0

#define INT_GPI_FIQ_PAD_IRIN         (GPI_FIQ_START + 0)
#define INT_GPI_FIQ_PAD_UART_RX      (GPI_FIQ_START + 1)
#define INT_GPI_FIQ_PAD_UART_TX      (GPI_FIQ_START + 2)
#define INT_GPI_FIQ_PAD_UART_RX1     (GPI_FIQ_START + 3)
#define INT_GPI_FIQ_PAD_UART_TX1     (GPI_FIQ_START + 4)
#define INT_GPI_FIQ_PAD_UART_RX2     (GPI_FIQ_START + 5)
#define INT_GPI_FIQ_PAD_UART_TX2     (GPI_FIQ_START + 6)
#define INT_GPI_FIQ_PAD_UART_RX3     (GPI_FIQ_START + 7)
#define INT_GPI_FIQ_PAD_UART_TX3     (GPI_FIQ_START + 8)
#define INT_GPI_FIQ_PAD_SPI_CZ       (GPI_FIQ_START + 9)
#define INT_GPI_FIQ_PAD_SPI_DI       (GPI_FIQ_START + 10)
#define INT_GPI_FIQ_PAD_SPI_WPZ      (GPI_FIQ_START + 11)
#define INT_GPI_FIQ_PAD_SPI_DO       (GPI_FIQ_START + 12)
#define INT_GPI_FIQ_PAD_SPI_CK       (GPI_FIQ_START + 13)
#define INT_GPI_FIQ_PAD_SPI_HLD      (GPI_FIQ_START + 14)
#define INT_GPI_FIQ_PAD_SD0_GPIO1    (GPI_FIQ_START + 15)
#define INT_GPI_FIQ_PAD_SD0_GPIO0    (GPI_FIQ_START + 16)
#define INT_GPI_FIQ_PAD_SD0_CDZ      (GPI_FIQ_START + 17)
#define INT_GPI_FIQ_PAD_SD0_D1       (GPI_FIQ_START + 18)
#define INT_GPI_FIQ_PAD_SD0_D0       (GPI_FIQ_START + 19)
#define INT_GPI_FIQ_PAD_SD0_CLK      (GPI_FIQ_START + 20)
#define INT_GPI_FIQ_PAD_SD0_CMD      (GPI_FIQ_START + 21)
#define INT_GPI_FIQ_PAD_SD0_D3       (GPI_FIQ_START + 22)
#define INT_GPI_FIQ_PAD_SD0_D2       (GPI_FIQ_START + 23)
#define INT_GPI_FIQ_PAD_FUART_RX     (GPI_FIQ_START + 24)
#define INT_GPI_FIQ_PAD_FUART_TX     (GPI_FIQ_START + 25)
#define INT_GPI_FIQ_PAD_FUART_CTS    (GPI_FIQ_START + 26)
#define INT_GPI_FIQ_PAD_FUART_RTS    (GPI_FIQ_START + 27)
#define INT_GPI_FIQ_PAD_I2C1_SCL     (GPI_FIQ_START + 28)
#define INT_GPI_FIQ_PAD_I2C1_SDA     (GPI_FIQ_START + 29)
#define INT_GPI_FIQ_PAD_I2C2_SCL     (GPI_FIQ_START + 30)
#define INT_GPI_FIQ_PAD_I2C2_SDA     (GPI_FIQ_START + 31)
#define INT_GPI_FIQ_PAD_I2C3_SCL     (GPI_FIQ_START + 32)
#define INT_GPI_FIQ_PAD_I2C3_SDA     (GPI_FIQ_START + 33)
#define INT_GPI_FIQ_PAD_SPI0_DO      (GPI_FIQ_START + 34)
#define INT_GPI_FIQ_PAD_SPI0_DI      (GPI_FIQ_START + 35)
#define INT_GPI_FIQ_PAD_SPI0_CK      (GPI_FIQ_START + 36)
#define INT_GPI_FIQ_PAD_SPI0_CZ      (GPI_FIQ_START + 37)
#define INT_GPI_FIQ_PAD_SPI0_CZ1     (GPI_FIQ_START + 38)
#define INT_GPI_FIQ_PAD_SPI1_DO      (GPI_FIQ_START + 39)
#define INT_GPI_FIQ_PAD_SPI1_DI      (GPI_FIQ_START + 40)
#define INT_GPI_FIQ_PAD_SPI1_CK      (GPI_FIQ_START + 41)
#define INT_GPI_FIQ_PAD_SPI1_CZ      (GPI_FIQ_START + 42)
#define INT_GPI_FIQ_PAD_PWM0         (GPI_FIQ_START + 43)
#define INT_GPI_FIQ_PAD_PWM1         (GPI_FIQ_START + 44)
#define INT_GPI_FIQ_PAD_PWM2         (GPI_FIQ_START + 45)
#define INT_GPI_FIQ_PAD_PWM3         (GPI_FIQ_START + 46)
#define INT_GPI_FIQ_PAD_GPIO0        (GPI_FIQ_START + 47)
#define INT_GPI_FIQ_PAD_GPIO1        (GPI_FIQ_START + 48)
#define INT_GPI_FIQ_PAD_GPIO2        (GPI_FIQ_START + 49)
#define INT_GPI_FIQ_PAD_GPIO3        (GPI_FIQ_START + 50)
#define INT_GPI_FIQ_PAD_GPIO4        (GPI_FIQ_START + 51)
#define INT_GPI_FIQ_PAD_GPIO5        (GPI_FIQ_START + 52)
#define INT_GPI_FIQ_PAD_GPIO6        (GPI_FIQ_START + 53)
#define INT_GPI_FIQ_PAD_GPIO7        (GPI_FIQ_START + 54)
#define INT_GPI_FIQ_PAD_BT1120_D0    (GPI_FIQ_START + 55)
#define INT_GPI_FIQ_PAD_BT1120_D1    (GPI_FIQ_START + 56)
#define INT_GPI_FIQ_PAD_BT1120_D2    (GPI_FIQ_START + 57)
#define INT_GPI_FIQ_PAD_BT1120_D3    (GPI_FIQ_START + 58)
#define INT_GPI_FIQ_PAD_BT1120_D4    (GPI_FIQ_START + 59)
#define INT_GPI_FIQ_PAD_BT1120_D5    (GPI_FIQ_START + 60)
#define INT_GPI_FIQ_PAD_BT1120_D6    (GPI_FIQ_START + 61)
#define INT_GPI_FIQ_PAD_BT1120_D7    (GPI_FIQ_START + 62)
#define INT_GPI_FIQ_PAD_BT1120_CLK   (GPI_FIQ_START + 63)
#define INT_GPI_FIQ_PAD_BT1120_D8    (GPI_FIQ_START + 64)
#define INT_GPI_FIQ_PAD_BT1120_D9    (GPI_FIQ_START + 65)
#define INT_GPI_FIQ_PAD_BT1120_D10   (GPI_FIQ_START + 66)
#define INT_GPI_FIQ_PAD_BT1120_D11   (GPI_FIQ_START + 67)
#define INT_GPI_FIQ_PAD_BT1120_D12   (GPI_FIQ_START + 68)
#define INT_GPI_FIQ_PAD_BT1120_D13   (GPI_FIQ_START + 69)
#define INT_GPI_FIQ_PAD_BT1120_D14   (GPI_FIQ_START + 70)
#define INT_GPI_FIQ_PAD_BT1120_D15   (GPI_FIQ_START + 71)
#define INT_GPI_FIQ_PAD_BT1120_GPIO0 (GPI_FIQ_START + 72)
#define INT_GPI_FIQ_PAD_BT1120_GPIO1 (GPI_FIQ_START + 73)
#define INT_GPI_FIQ_PAD_BT1120_GPIO2 (GPI_FIQ_START + 74)
#define INT_GPI_FIQ_PAD_SR_GPIO0     (GPI_FIQ_START + 75)
#define INT_GPI_FIQ_PAD_SR_GPIO1     (GPI_FIQ_START + 76)
#define INT_GPI_FIQ_PAD_SR_GPIO2     (GPI_FIQ_START + 77)
#define INT_GPI_FIQ_PAD_SR_GPIO3     (GPI_FIQ_START + 78)
#define INT_GPI_FIQ_PAD_SR_GPIO4     (GPI_FIQ_START + 79)
#define INT_GPI_FIQ_PAD_SR_GPIO5     (GPI_FIQ_START + 80)
#define INT_GPI_FIQ_PAD_SR_GPIO6     (GPI_FIQ_START + 81)
#define INT_GPI_FIQ_PAD_SR_GPIO7     (GPI_FIQ_START + 82)
#define INT_GPI_FIQ_PAD_SR_GPIO8     (GPI_FIQ_START + 83)
#define INT_GPI_FIQ_PAD_SR_GPIO9     (GPI_FIQ_START + 84)
#define INT_GPI_FIQ_PAD_SR_I2CM_SCL  (GPI_FIQ_START + 85)
#define INT_GPI_FIQ_PAD_SR_I2CM_SDA  (GPI_FIQ_START + 86)
// the irq num is not continuous completely ,87-144 are not used temporary
#define INT_GPI_FIQ_PAD_SR_RST0      (GPI_FIQ_START + 145)
#define INT_GPI_FIQ_PAD_SR_MCLK0     (GPI_FIQ_START + 146)
#define INT_GPI_FIQ_PAD_SR_RST1      (GPI_FIQ_START + 147)
#define INT_GPI_FIQ_PAD_SR_MCLK1     (GPI_FIQ_START + 148)
#define INT_GPI_FIQ_PAD_SR_RST2      (GPI_FIQ_START + 149)
#define INT_GPI_FIQ_PAD_SR_MCLK2     (GPI_FIQ_START + 150)
#define INT_GPI_FIQ_PAD_SR_RST3      (GPI_FIQ_START + 151)
#define INT_GPI_FIQ_PAD_SR_MCLK3     (GPI_FIQ_START + 152)
#define INT_GPI_FIQ_PAD_SR_RST4      (GPI_FIQ_START + 153)
#define INT_GPI_FIQ_PAD_SR_MCLK4     (GPI_FIQ_START + 154)
#define INT_GPI_FIQ_PAD_SR_RST5      (GPI_FIQ_START + 155)
#define INT_GPI_FIQ_PAD_SR_MCLK5     (GPI_FIQ_START + 156)
#define INT_GPI_FIQ_PAD_SR_RST6      (GPI_FIQ_START + 157)
#define INT_GPI_FIQ_PAD_SR_MCLK6     (GPI_FIQ_START + 158)
#define INT_GPI_FIQ_PAD_SR_RST7      (GPI_FIQ_START + 159)
#define INT_GPI_FIQ_PAD_SR_MCLK7     (GPI_FIQ_START + 160)
#define INT_GPI_FIQ_PAD_SR_GPIO10    (GPI_FIQ_START + 161)
#define INT_GPI_FIQ_PAD_SR_GPIO11    (GPI_FIQ_START + 162)
#define INT_GPI_FIQ_PAD_I2S0_RX_BCK  (GPI_FIQ_START + 163)
#define INT_GPI_FIQ_PAD_I2S0_RX_WCK  (GPI_FIQ_START + 164)
#define INT_GPI_FIQ_PAD_I2S0_RX_DI   (GPI_FIQ_START + 165)
#define INT_GPI_FIQ_PAD_I2S1_RX_BCK  (GPI_FIQ_START + 166)
#define INT_GPI_FIQ_PAD_I2S1_RX_WCK  (GPI_FIQ_START + 167)
#define INT_GPI_FIQ_PAD_I2S1_RX_DI   (GPI_FIQ_START + 168)
#define INT_GPI_FIQ_PAD_I2S2_RX_BCK  (GPI_FIQ_START + 169)
#define INT_GPI_FIQ_PAD_I2S2_RX_WCK  (GPI_FIQ_START + 170)
#define INT_GPI_FIQ_PAD_I2S2_RX_DI   (GPI_FIQ_START + 171)
#define INT_GPI_FIQ_PAD_I2S3_RX_BCK  (GPI_FIQ_START + 172)
#define INT_GPI_FIQ_PAD_I2S3_RX_WCK  (GPI_FIQ_START + 173)
#define INT_GPI_FIQ_PAD_I2S3_RX_DI   (GPI_FIQ_START + 174)
#define INT_GPI_FIQ_PAD_I2S0_TX_BCK  (GPI_FIQ_START + 175)
#define INT_GPI_FIQ_PAD_I2S0_TX_WCK  (GPI_FIQ_START + 176)
#define INT_GPI_FIQ_PAD_I2S0_TX_DO   (GPI_FIQ_START + 177)
#define INT_GPI_FIQ_PAD_I2S1_TX_BCK  (GPI_FIQ_START + 178)
#define INT_GPI_FIQ_PAD_I2S1_TX_WCK  (GPI_FIQ_START + 179)
#define INT_GPI_FIQ_PAD_I2S1_TX_DO   (GPI_FIQ_START + 180)
#define INT_GPI_FIQ_PAD_I2S_MCLK0    (GPI_FIQ_START + 181)
#define INT_GPI_FIQ_PAD_I2S_MCLK1    (GPI_FIQ_START + 182)
#define INT_GPI_FIQ_PAD_HDMITX_HPD   (GPI_FIQ_START + 183)
#define INT_GPI_FIQ_PAD_HDMITX_SDA   (GPI_FIQ_START + 184)
#define INT_GPI_FIQ_PAD_HDMITX_SCL   (GPI_FIQ_START + 185)
#define INT_GPI_FIQ_PAD_VSYNC_OUT    (GPI_FIQ_START + 186)
#define INT_GPI_FIQ_PAD_HSYNC_OUT    (GPI_FIQ_START + 187)
#define INT_GPI_FIQ_PAD_GPIO8        (GPI_FIQ_START + 188)
#define INT_GPI_FIQ_PAD_GPIO9        (GPI_FIQ_START + 189)
#define INT_GPI_FIQ_PAD_GPIO10       (GPI_FIQ_START + 190)
#define INT_GPI_FIQ_PAD_GPIO11       (GPI_FIQ_START + 191)
#define INT_GPI_FIQ_PAD_GPIO12       (GPI_FIQ_START + 192)
#define INT_GPI_FIQ_PAD_GPIO13       (GPI_FIQ_START + 193)
#define INT_GPI_FIQ_PAD_GPIO14       (GPI_FIQ_START + 194)
#define INT_GPI_FIQ_PAD_GPIO15       (GPI_FIQ_START + 195)
#define INT_GPI_FIQ_PAD_GPIO16       (GPI_FIQ_START + 196)
#define INT_GPI_FIQ_PAD_GPIO17       (GPI_FIQ_START + 197)
#define INT_GPI_FIQ_PAD_SD1_GPIO0    (GPI_FIQ_START + 198)
#define INT_GPI_FIQ_PAD_SD1_GPIO1    (GPI_FIQ_START + 199)
#define INT_GPI_FIQ_PAD_SD1_CDZ      (GPI_FIQ_START + 200)
#define INT_GPI_FIQ_PAD_SD1_D1       (GPI_FIQ_START + 201)
#define INT_GPI_FIQ_PAD_SD1_D0       (GPI_FIQ_START + 202)
#define INT_GPI_FIQ_PAD_SD1_CLK      (GPI_FIQ_START + 203)
#define INT_GPI_FIQ_PAD_SD1_CMD      (GPI_FIQ_START + 204)
#define INT_GPI_FIQ_PAD_SD1_D3       (GPI_FIQ_START + 205)
#define INT_GPI_FIQ_PAD_SD1_D2       (GPI_FIQ_START + 206)
#define INT_GPI_FIQ_PAD_EMMC_D0      (GPI_FIQ_START + 207)
#define INT_GPI_FIQ_PAD_EMMC_D1      (GPI_FIQ_START + 208)
#define INT_GPI_FIQ_PAD_EMMC_D2      (GPI_FIQ_START + 209)
#define INT_GPI_FIQ_PAD_EMMC_D3      (GPI_FIQ_START + 210)
#define INT_GPI_FIQ_PAD_EMMC_D4      (GPI_FIQ_START + 211)
#define INT_GPI_FIQ_PAD_EMMC_D5      (GPI_FIQ_START + 212)
#define INT_GPI_FIQ_PAD_EMMC_D6      (GPI_FIQ_START + 213)
#define INT_GPI_FIQ_PAD_EMMC_D7      (GPI_FIQ_START + 214)
#define INT_GPI_FIQ_PAD_EMMC_CLK     (GPI_FIQ_START + 215)
#define INT_GPI_FIQ_PAD_EMMC_CMD     (GPI_FIQ_START + 216)
#define INT_GPI_FIQ_PAD_EMMC_RST     (GPI_FIQ_START + 217)
#define INT_GPI_FIQ_PAD_RGMII0_TXCLK (GPI_FIQ_START + 218)
#define INT_GPI_FIQ_PAD_RGMII0_TXD0  (GPI_FIQ_START + 219)
#define INT_GPI_FIQ_PAD_RGMII0_TXD1  (GPI_FIQ_START + 220)
#define INT_GPI_FIQ_PAD_RGMII0_TXD2  (GPI_FIQ_START + 221)
#define INT_GPI_FIQ_PAD_RGMII0_TXD3  (GPI_FIQ_START + 222)
#define INT_GPI_FIQ_PAD_RGMII0_TXCTL (GPI_FIQ_START + 223)
#define INT_GPI_FIQ_PAD_RGMII0_RXCLK (GPI_FIQ_START + 224)
#define INT_GPI_FIQ_PAD_RGMII0_RXD0  (GPI_FIQ_START + 225)
#define INT_GPI_FIQ_PAD_RGMII0_RXD1  (GPI_FIQ_START + 226)
#define INT_GPI_FIQ_PAD_RGMII0_RXD2  (GPI_FIQ_START + 227)
#define INT_GPI_FIQ_PAD_RGMII0_RXD3  (GPI_FIQ_START + 228)
#define INT_GPI_FIQ_PAD_RGMII0_RXCTL (GPI_FIQ_START + 229)
#define INT_GPI_FIQ_PAD_RGMII0_IO0   (GPI_FIQ_START + 230)
#define INT_GPI_FIQ_PAD_RGMII0_IO1   (GPI_FIQ_START + 231)
#define INT_GPI_FIQ_PAD_RGMII0_MDC   (GPI_FIQ_START + 232)
#define INT_GPI_FIQ_PAD_RGMII0_MDIO  (GPI_FIQ_START + 233)
#define INT_GPI_FIQ_PAD_RGMII1_TXCLK (GPI_FIQ_START + 234)
#define INT_GPI_FIQ_PAD_RGMII1_TXD0  (GPI_FIQ_START + 235)
#define INT_GPI_FIQ_PAD_RGMII1_TXD1  (GPI_FIQ_START + 236)
#define INT_GPI_FIQ_PAD_RGMII1_TXD2  (GPI_FIQ_START + 237)
#define INT_GPI_FIQ_PAD_RGMII1_TXD3  (GPI_FIQ_START + 238)
#define INT_GPI_FIQ_PAD_RGMII1_TXCTL (GPI_FIQ_START + 239)
#define INT_GPI_FIQ_PAD_RGMII1_RXCLK (GPI_FIQ_START + 240)
#define INT_GPI_FIQ_PAD_RGMII1_RXD0  (GPI_FIQ_START + 241)
#define INT_GPI_FIQ_PAD_RGMII1_RXD1  (GPI_FIQ_START + 242)
#define INT_GPI_FIQ_PAD_RGMII1_RXD2  (GPI_FIQ_START + 243)
#define INT_GPI_FIQ_PAD_RGMII1_RXD3  (GPI_FIQ_START + 244)
#define INT_GPI_FIQ_PAD_RGMII1_RXCTL (GPI_FIQ_START + 245)
#define INT_GPI_FIQ_PAD_RGMII1_IO0   (GPI_FIQ_START + 246)
#define INT_GPI_FIQ_PAD_RGMII1_IO1   (GPI_FIQ_START + 247)
#define INT_GPI_FIQ_PAD_RGMII1_MDC   (GPI_FIQ_START + 248)
#define INT_GPI_FIQ_PAD_RGMII1_MDIO  (GPI_FIQ_START + 249)
#define GPI_FIQ_END                  (GPI_FIQ_START + 250)

#define GPI_GPIC_START    (GPI_FIQ_START + 250)
#define INT_GPI_FIQ_GPIC0 (GPI_FIQ_START + 251)
#define INT_GPI_FIQ_GPIC1 (GPI_FIQ_START + 252)
#define GPI_GPIC_END      (GPI_FIQ_START + 253)

#define GPI_FIQ_NUM  (GPI_FIQ_END - GPI_FIQ_START)
#define GPI_GPIC_NUM (GPI_GPIC_END - GPI_GPIC_START)

#define GPI_IRQ_START       0
#define INT_GPI_IRQ_DUMMY00 (GPI_IRQ_START + 0)
#define INT_GPI_IRQ_DUMMY01 (GPI_IRQ_START + 1)
#define INT_GPI_IRQ_DUMMY02 (GPI_IRQ_START + 2)
#define INT_GPI_IRQ_DUMMY03 (GPI_IRQ_START + 3)
#define INT_GPI_IRQ_DUMMY04 (GPI_IRQ_START + 4)
#define INT_GPI_IRQ_DUMMY05 (GPI_IRQ_START + 5)
#define INT_GPI_IRQ_DUMMY06 (GPI_IRQ_START + 6)
#define INT_GPI_IRQ_DUMMY07 (GPI_IRQ_START + 7)
#define GPI_IRQ_END         (GPI_IRQ_START + 8)
#define GPI_IRQ_NUM         (GPI_IRQ_END - GPI_IRQ_START)
