// Seed: 3871366135
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_6;
  ;
  parameter id_7 = 1 == -1;
  logic id_8;
endmodule
module module_1 #(
    parameter id_3 = 32'd2
) (
    id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  inout wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2
  );
  logic [-1 : id_3] id_4;
endmodule
module module_2 #(
    parameter id_7 = 32'd72
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7
);
  input wire _id_7;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  output wire id_6;
  inout logic [7:0] id_5;
  inout wire id_4;
  inout logic [7:0] id_3;
  inout logic [7:0] id_2;
  output uwire id_1;
  wire id_8;
  assign id_2[id_7] = (id_3[1] >>> id_2) * id_8;
  assign id_1 = 1 ? -1'b0 | id_5[1] : 1;
  wire  id_9;
  logic id_10;
  ;
endmodule
