Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Sep 20 13:19:43 2019
| Host         : turing running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.003        0.000                      0                   19        0.252        0.000                      0                   19        4.500        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.003        0.000                      0                   19        0.252        0.000                      0                   19        4.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.003ns  (required time - arrival time)
  Source:                 xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_r/pwm_q_reg_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 1.870ns (45.949%)  route 2.200ns (54.051%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.534     5.118    xadc_wiz_0/clk
    XADC_X0Y0            XADC                                         r  xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      1.214     6.332 r  xadc_wiz_0/inst/DO[8]
                         net (fo=4, routed)           1.170     7.502    xadc_wiz_0/DO[0]
    SLICE_X28Y74         LUT4 (Prop_lut4_I0_O)        0.124     7.626 r  xadc_wiz_0/pwm_q0_carry_i_8__0/O
                         net (fo=1, routed)           0.000     7.626    pwm_r/S[0]
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.158 r  pwm_r/pwm_q0_carry/CO[3]
                         net (fo=9, routed)           1.030     9.188    pwm_r/pwm_d
    SLICE_X28Y70         FDRE                                         r  pwm_r/pwm_q_reg_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.426    14.830    pwm_r/clk
    SLICE_X28Y70         FDRE                                         r  pwm_r/pwm_q_reg_lopt_replica_8/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X28Y70         FDRE (Setup_fdre_C_D)        0.138    15.191    pwm_r/pwm_q_reg_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                  6.003    

Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_r/pwm_q_reg_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 1.870ns (45.983%)  route 2.197ns (54.017%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.534     5.118    xadc_wiz_0/clk
    XADC_X0Y0            XADC                                         r  xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      1.214     6.332 r  xadc_wiz_0/inst/DO[8]
                         net (fo=4, routed)           1.170     7.502    xadc_wiz_0/DO[0]
    SLICE_X28Y74         LUT4 (Prop_lut4_I0_O)        0.124     7.626 r  xadc_wiz_0/pwm_q0_carry_i_8__0/O
                         net (fo=1, routed)           0.000     7.626    pwm_r/S[0]
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.158 r  pwm_r/pwm_q0_carry/CO[3]
                         net (fo=9, routed)           1.027     9.185    pwm_r/pwm_d
    SLICE_X29Y70         FDRE                                         r  pwm_r/pwm_q_reg_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.426    14.830    pwm_r/clk
    SLICE_X29Y70         FDRE                                         r  pwm_r/pwm_q_reg_lopt_replica_3/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X29Y70         FDRE (Setup_fdre_C_D)        0.138    15.191    pwm_r/pwm_q_reg_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                  6.006    

Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_r/pwm_q_reg_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 1.870ns (46.044%)  route 2.191ns (53.956%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.534     5.118    xadc_wiz_0/clk
    XADC_X0Y0            XADC                                         r  xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      1.214     6.332 r  xadc_wiz_0/inst/DO[8]
                         net (fo=4, routed)           1.170     7.502    xadc_wiz_0/DO[0]
    SLICE_X28Y74         LUT4 (Prop_lut4_I0_O)        0.124     7.626 r  xadc_wiz_0/pwm_q0_carry_i_8__0/O
                         net (fo=1, routed)           0.000     7.626    pwm_r/S[0]
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.158 r  pwm_r/pwm_q0_carry/CO[3]
                         net (fo=9, routed)           1.022     9.179    pwm_r/pwm_d
    SLICE_X28Y70         FDRE                                         r  pwm_r/pwm_q_reg_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.426    14.830    pwm_r/clk
    SLICE_X28Y70         FDRE                                         r  pwm_r/pwm_q_reg_lopt_replica_5/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X28Y70         FDRE (Setup_fdre_C_D)        0.138    15.191    pwm_r/pwm_q_reg_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  6.011    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_r/pwm_q_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 1.870ns (46.110%)  route 2.185ns (53.890%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.534     5.118    xadc_wiz_0/clk
    XADC_X0Y0            XADC                                         r  xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      1.214     6.332 r  xadc_wiz_0/inst/DO[8]
                         net (fo=4, routed)           1.170     7.502    xadc_wiz_0/DO[0]
    SLICE_X28Y74         LUT4 (Prop_lut4_I0_O)        0.124     7.626 r  xadc_wiz_0/pwm_q0_carry_i_8__0/O
                         net (fo=1, routed)           0.000     7.626    pwm_r/S[0]
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.158 r  pwm_r/pwm_q0_carry/CO[3]
                         net (fo=9, routed)           1.016     9.173    pwm_r/pwm_d
    SLICE_X29Y70         FDRE                                         r  pwm_r/pwm_q_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.426    14.830    pwm_r/clk
    SLICE_X29Y70         FDRE                                         r  pwm_r/pwm_q_reg_lopt_replica/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X29Y70         FDRE (Setup_fdre_C_D)        0.138    15.191    pwm_r/pwm_q_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_r/pwm_q_reg_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 1.870ns (46.110%)  route 2.185ns (53.890%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.534     5.118    xadc_wiz_0/clk
    XADC_X0Y0            XADC                                         r  xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      1.214     6.332 r  xadc_wiz_0/inst/DO[8]
                         net (fo=4, routed)           1.170     7.502    xadc_wiz_0/DO[0]
    SLICE_X28Y74         LUT4 (Prop_lut4_I0_O)        0.124     7.626 r  xadc_wiz_0/pwm_q0_carry_i_8__0/O
                         net (fo=1, routed)           0.000     7.626    pwm_r/S[0]
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.158 r  pwm_r/pwm_q0_carry/CO[3]
                         net (fo=9, routed)           1.016     9.173    pwm_r/pwm_d
    SLICE_X28Y70         FDRE                                         r  pwm_r/pwm_q_reg_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.426    14.830    pwm_r/clk
    SLICE_X28Y70         FDRE                                         r  pwm_r/pwm_q_reg_lopt_replica_7/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X28Y70         FDRE (Setup_fdre_C_D)        0.138    15.191    pwm_r/pwm_q_reg_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_r/pwm_q_reg_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 1.870ns (46.811%)  route 2.125ns (53.189%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.534     5.118    xadc_wiz_0/clk
    XADC_X0Y0            XADC                                         r  xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      1.214     6.332 r  xadc_wiz_0/inst/DO[8]
                         net (fo=4, routed)           1.170     7.502    xadc_wiz_0/DO[0]
    SLICE_X28Y74         LUT4 (Prop_lut4_I0_O)        0.124     7.626 r  xadc_wiz_0/pwm_q0_carry_i_8__0/O
                         net (fo=1, routed)           0.000     7.626    pwm_r/S[0]
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.158 r  pwm_r/pwm_q0_carry/CO[3]
                         net (fo=9, routed)           0.955     9.113    pwm_r/pwm_d
    SLICE_X29Y70         FDRE                                         r  pwm_r/pwm_q_reg_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.426    14.830    pwm_r/clk
    SLICE_X29Y70         FDRE                                         r  pwm_r/pwm_q_reg_lopt_replica_4/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X29Y70         FDRE (Setup_fdre_C_D)        0.138    15.191    pwm_r/pwm_q_reg_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  6.078    

Slack (MET) :             6.206ns  (required time - arrival time)
  Source:                 xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_r/pwm_q_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 1.870ns (48.368%)  route 1.996ns (51.632%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.534     5.118    xadc_wiz_0/clk
    XADC_X0Y0            XADC                                         r  xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      1.214     6.332 r  xadc_wiz_0/inst/DO[8]
                         net (fo=4, routed)           1.170     7.502    xadc_wiz_0/DO[0]
    SLICE_X28Y74         LUT4 (Prop_lut4_I0_O)        0.124     7.626 r  xadc_wiz_0/pwm_q0_carry_i_8__0/O
                         net (fo=1, routed)           0.000     7.626    pwm_r/S[0]
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.158 r  pwm_r/pwm_q0_carry/CO[3]
                         net (fo=9, routed)           0.827     8.984    pwm_r/pwm_d
    SLICE_X29Y70         FDRE                                         r  pwm_r/pwm_q_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.426    14.830    pwm_r/clk
    SLICE_X29Y70         FDRE                                         r  pwm_r/pwm_q_reg_lopt_replica_2/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X29Y70         FDRE (Setup_fdre_C_D)        0.138    15.191    pwm_r/pwm_q_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  6.206    

Slack (MET) :             6.206ns  (required time - arrival time)
  Source:                 xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_r/pwm_q_reg_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 1.870ns (48.368%)  route 1.996ns (51.632%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.534     5.118    xadc_wiz_0/clk
    XADC_X0Y0            XADC                                         r  xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      1.214     6.332 r  xadc_wiz_0/inst/DO[8]
                         net (fo=4, routed)           1.170     7.502    xadc_wiz_0/DO[0]
    SLICE_X28Y74         LUT4 (Prop_lut4_I0_O)        0.124     7.626 r  xadc_wiz_0/pwm_q0_carry_i_8__0/O
                         net (fo=1, routed)           0.000     7.626    pwm_r/S[0]
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.158 r  pwm_r/pwm_q0_carry/CO[3]
                         net (fo=9, routed)           0.827     8.984    pwm_r/pwm_d
    SLICE_X28Y70         FDRE                                         r  pwm_r/pwm_q_reg_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.426    14.830    pwm_r/clk
    SLICE_X28Y70         FDRE                                         r  pwm_r/pwm_q_reg_lopt_replica_6/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X28Y70         FDRE (Setup_fdre_C_D)        0.138    15.191    pwm_r/pwm_q_reg_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  6.206    

Slack (MET) :             6.700ns  (required time - arrival time)
  Source:                 xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_g/pwm_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 1.870ns (61.707%)  route 1.160ns (38.293%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.534     5.118    xadc_wiz_0/clk
    XADC_X0Y0            XADC                                         r  xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      1.214     6.332 r  xadc_wiz_0/inst/DO[8]
                         net (fo=4, routed)           1.160     7.492    pwm_r/DO[0]
    SLICE_X29Y74         LUT4 (Prop_lut4_I1_O)        0.124     7.616 r  pwm_r/pwm_q0_carry_i_8/O
                         net (fo=1, routed)           0.000     7.616    pwm_g/S[0]
    SLICE_X29Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.148 r  pwm_g/pwm_q0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.148    pwm_g/pwm_q0_carry_n_0
    SLICE_X29Y74         FDRE                                         r  pwm_g/pwm_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.420    14.824    pwm_g/clk
    SLICE_X29Y74         FDRE                                         r  pwm_g/pwm_q_reg/C
                         clock pessimism              0.258    15.082    
                         clock uncertainty           -0.035    15.047    
    SLICE_X29Y74         FDRE (Setup_fdre_C_D)       -0.198    14.849    pwm_g/pwm_q_reg
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                          -8.148    
  -------------------------------------------------------------------
                         slack                                  6.700    

Slack (MET) :             6.770ns  (required time - arrival time)
  Source:                 xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_wiz_0/inst/DEN
                            (rising edge-triggered cell XADC clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 1.527ns (65.073%)  route 0.820ns (34.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.534     5.118    xadc_wiz_0/clk
    XADC_X0Y0            XADC                                         r  xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_EOC)    1.527     6.645 r  xadc_wiz_0/inst/EOC
                         net (fo=1, routed)           0.820     7.465    xadc_wiz_0/enable
    XADC_X0Y0            XADC                                         r  xadc_wiz_0/inst/DEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.420    14.824    xadc_wiz_0/clk
    XADC_X0Y0            XADC                                         r  xadc_wiz_0/inst/DCLK
                         clock pessimism              0.294    15.118    
                         clock uncertainty           -0.035    15.083    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DEN)
                                                     -0.848    14.235    xadc_wiz_0/inst
  -------------------------------------------------------------------
                         required time                         14.235    
                         arrival time                          -7.465    
  -------------------------------------------------------------------
                         slack                                  6.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 pwm_r/ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_r/ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.087%)  route 0.158ns (45.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.549     1.493    pwm_r/clk
    SLICE_X29Y73         FDRE                                         r  pwm_r/ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  pwm_r/ctr_q_reg[1]/Q
                         net (fo=10, routed)          0.158     1.792    pwm_r/Q[1]
    SLICE_X29Y73         LUT6 (Prop_lut6_I1_O)        0.045     1.837 r  pwm_r/ctr_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.837    pwm_r/ctr_d[5]
    SLICE_X29Y73         FDRE                                         r  pwm_r/ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.816     2.005    pwm_r/clk
    SLICE_X29Y73         FDRE                                         r  pwm_r/ctr_q_reg[5]/C
                         clock pessimism             -0.513     1.493    
    SLICE_X29Y73         FDRE (Hold_fdre_C_D)         0.092     1.585    pwm_r/ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 pwm_r/ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_r/ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.190ns (51.564%)  route 0.178ns (48.436%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.549     1.493    pwm_r/clk
    SLICE_X29Y73         FDRE                                         r  pwm_r/ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  pwm_r/ctr_q_reg[3]/Q
                         net (fo=8, routed)           0.178     1.812    pwm_r/Q[3]
    SLICE_X29Y73         LUT5 (Prop_lut5_I3_O)        0.049     1.861 r  pwm_r/ctr_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.861    pwm_r/ctr_d[4]
    SLICE_X29Y73         FDRE                                         r  pwm_r/ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.816     2.005    pwm_r/clk
    SLICE_X29Y73         FDRE                                         r  pwm_r/ctr_q_reg[4]/C
                         clock pessimism             -0.513     1.493    
    SLICE_X29Y73         FDRE (Hold_fdre_C_D)         0.107     1.600    pwm_r/ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 pwm_r/ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_r/ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.032%)  route 0.178ns (48.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.549     1.493    pwm_r/clk
    SLICE_X29Y73         FDRE                                         r  pwm_r/ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  pwm_r/ctr_q_reg[3]/Q
                         net (fo=8, routed)           0.178     1.812    pwm_r/Q[3]
    SLICE_X29Y73         LUT4 (Prop_lut4_I3_O)        0.045     1.857 r  pwm_r/ctr_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.857    pwm_r/ctr_d[3]
    SLICE_X29Y73         FDRE                                         r  pwm_r/ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.816     2.005    pwm_r/clk
    SLICE_X29Y73         FDRE                                         r  pwm_r/ctr_q_reg[3]/C
                         clock pessimism             -0.513     1.493    
    SLICE_X29Y73         FDRE (Hold_fdre_C_D)         0.092     1.585    pwm_r/ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 pwm_r/ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_r/ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.183ns (47.606%)  route 0.201ns (52.394%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.549     1.493    pwm_r/clk
    SLICE_X29Y73         FDRE                                         r  pwm_r/ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  pwm_r/ctr_q_reg[1]/Q
                         net (fo=10, routed)          0.201     1.835    pwm_r/Q[1]
    SLICE_X29Y73         LUT3 (Prop_lut3_I1_O)        0.042     1.877 r  pwm_r/ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.877    pwm_r/ctr_d[2]
    SLICE_X29Y73         FDRE                                         r  pwm_r/ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.816     2.005    pwm_r/clk
    SLICE_X29Y73         FDRE                                         r  pwm_r/ctr_q_reg[2]/C
                         clock pessimism             -0.513     1.493    
    SLICE_X29Y73         FDRE (Hold_fdre_C_D)         0.107     1.600    pwm_r/ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 pwm_r/ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_r/ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.230ns (57.030%)  route 0.173ns (42.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.549     1.493    pwm_r/clk
    SLICE_X28Y73         FDRE                                         r  pwm_r/ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y73         FDRE (Prop_fdre_C_Q)         0.128     1.621 r  pwm_r/ctr_q_reg[7]/Q
                         net (fo=5, routed)           0.173     1.794    pwm_r/Q[7]
    SLICE_X28Y73         LUT3 (Prop_lut3_I2_O)        0.102     1.896 r  pwm_r/ctr_q[7]_i_2/O
                         net (fo=1, routed)           0.000     1.896    pwm_r/ctr_d[7]
    SLICE_X28Y73         FDRE                                         r  pwm_r/ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.816     2.005    pwm_r/clk
    SLICE_X28Y73         FDRE                                         r  pwm_r/ctr_q_reg[7]/C
                         clock pessimism             -0.513     1.493    
    SLICE_X28Y73         FDRE (Hold_fdre_C_D)         0.107     1.600    pwm_r/ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 pwm_r/ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_r/ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.011%)  route 0.201ns (51.989%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.549     1.493    pwm_r/clk
    SLICE_X29Y73         FDRE                                         r  pwm_r/ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  pwm_r/ctr_q_reg[1]/Q
                         net (fo=10, routed)          0.201     1.835    pwm_r/Q[1]
    SLICE_X29Y73         LUT2 (Prop_lut2_I1_O)        0.045     1.880 r  pwm_r/ctr_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.880    pwm_r/ctr_d[1]
    SLICE_X29Y73         FDRE                                         r  pwm_r/ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.816     2.005    pwm_r/clk
    SLICE_X29Y73         FDRE                                         r  pwm_r/ctr_q_reg[1]/C
                         clock pessimism             -0.513     1.493    
    SLICE_X29Y73         FDRE (Hold_fdre_C_D)         0.091     1.584    pwm_r/ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 pwm_r/ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_r/pwm_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.286ns (60.590%)  route 0.186ns (39.410%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.549     1.493    pwm_r/clk
    SLICE_X29Y73         FDRE                                         r  pwm_r/ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141     1.634 f  pwm_r/ctr_q_reg[5]/Q
                         net (fo=6, routed)           0.186     1.820    xadc_wiz_0/Q[5]
    SLICE_X28Y74         LUT4 (Prop_lut4_I2_O)        0.051     1.871 r  xadc_wiz_0/pwm_q0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.871    pwm_r/DI[2]
    SLICE_X28Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.965 r  pwm_r/pwm_q0_carry/CO[3]
                         net (fo=9, routed)           0.000     1.965    pwm_r/pwm_d
    SLICE_X28Y74         FDRE                                         r  pwm_r/pwm_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.815     2.004    pwm_r/clk
    SLICE_X28Y74         FDRE                                         r  pwm_r/pwm_q_reg/C
                         clock pessimism             -0.500     1.505    
    SLICE_X28Y74         FDRE (Hold_fdre_C_D)         0.130     1.635    pwm_r/pwm_q_reg
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 pwm_r/ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_r/ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.210%)  route 0.265ns (58.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.549     1.493    pwm_r/clk
    SLICE_X29Y73         FDRE                                         r  pwm_r/ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141     1.634 f  pwm_r/ctr_q_reg[0]/Q
                         net (fo=11, routed)          0.265     1.899    pwm_r/Q[0]
    SLICE_X29Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.944 r  pwm_r/ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.944    pwm_r/ctr_q[0]_i_1_n_0
    SLICE_X29Y73         FDRE                                         r  pwm_r/ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.816     2.005    pwm_r/clk
    SLICE_X29Y73         FDRE                                         r  pwm_r/ctr_q_reg[0]/C
                         clock pessimism             -0.513     1.493    
    SLICE_X29Y73         FDRE (Hold_fdre_C_D)         0.092     1.585    pwm_r/ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 pwm_r/ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_r/ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.231ns (48.153%)  route 0.249ns (51.847%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.549     1.493    pwm_r/clk
    SLICE_X29Y73         FDRE                                         r  pwm_r/ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  pwm_r/ctr_q_reg[0]/Q
                         net (fo=11, routed)          0.103     1.737    pwm_r/Q[0]
    SLICE_X28Y73         LUT6 (Prop_lut6_I3_O)        0.045     1.782 r  pwm_r/ctr_q[7]_i_3/O
                         net (fo=2, routed)           0.146     1.928    pwm_r/ctr_q[7]_i_3_n_0
    SLICE_X28Y73         LUT2 (Prop_lut2_I0_O)        0.045     1.973 r  pwm_r/ctr_q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.973    pwm_r/ctr_d[6]
    SLICE_X28Y73         FDRE                                         r  pwm_r/ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.816     2.005    pwm_r/clk
    SLICE_X28Y73         FDRE                                         r  pwm_r/ctr_q_reg[6]/C
                         clock pessimism             -0.500     1.506    
    SLICE_X28Y73         FDRE (Hold_fdre_C_D)         0.091     1.597    pwm_r/ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 pwm_r/ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_g/pwm_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.321ns (62.889%)  route 0.189ns (37.111%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.549     1.493    pwm_r/clk
    SLICE_X29Y73         FDRE                                         r  pwm_r/ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141     1.634 f  pwm_r/ctr_q_reg[0]/Q
                         net (fo=11, routed)          0.189     1.823    pwm_r/Q[0]
    SLICE_X29Y74         LUT4 (Prop_lut4_I0_O)        0.048     1.871 r  pwm_r/pwm_q0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     1.871    pwm_g/DI[0]
    SLICE_X29Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.003 r  pwm_g/pwm_q0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.003    pwm_g/pwm_q0_carry_n_0
    SLICE_X29Y74         FDRE                                         r  pwm_g/pwm_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.815     2.004    pwm_g/clk
    SLICE_X29Y74         FDRE                                         r  pwm_g/pwm_q_reg/C
                         clock pessimism             -0.500     1.505    
    SLICE_X29Y74         FDRE (Hold_fdre_C_D)         0.026     1.531    pwm_g/pwm_q_reg
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.472    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      xadc_wiz_0/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X29Y74   pwm_g/pwm_q_reg/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X29Y73   pwm_r/ctr_q_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X29Y73   pwm_r/ctr_q_reg[1]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X29Y73   pwm_r/ctr_q_reg[2]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X29Y73   pwm_r/ctr_q_reg[3]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X29Y73   pwm_r/ctr_q_reg[4]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X29Y73   pwm_r/ctr_q_reg[5]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y73   pwm_r/ctr_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y70   pwm_r/pwm_q_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y70   pwm_r/pwm_q_reg_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y70   pwm_r/pwm_q_reg_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y70   pwm_r/pwm_q_reg_lopt_replica_4/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y70   pwm_r/pwm_q_reg_lopt_replica_5/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y70   pwm_r/pwm_q_reg_lopt_replica_6/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y70   pwm_r/pwm_q_reg_lopt_replica_7/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y70   pwm_r/pwm_q_reg_lopt_replica_8/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y74   pwm_g/pwm_q_reg/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y74   pwm_r/pwm_q_reg/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y74   pwm_g/pwm_q_reg/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y73   pwm_r/ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y73   pwm_r/ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y73   pwm_r/ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y73   pwm_r/ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y73   pwm_r/ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y73   pwm_r/ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y73   pwm_r/ctr_q_reg[6]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y73   pwm_r/ctr_q_reg[7]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y74   pwm_r/pwm_q_reg/C



