// Seed: 2091611563
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output logic [7:0] id_1;
  assign id_1 = id_2;
  parameter id_4 = 1, id_5 = 1, id_6 = -1;
  logic id_7, id_8;
  assign id_1[1] = id_5;
  parameter id_9 = 1;
  assign id_1 = id_5;
  logic id_10;
  module_0 modCall_1 (id_7);
  wire id_11;
  wire id_12;
  assign id_8 = 1;
endmodule
