<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2024.1.0.34.2" title="xo5t_leddriver" device="LFMXO5-100T-9BBG400C" performance_grade="9_High-Performance_1.0V" family_int="jd5f00" device_int="jd5g80" package_int="BBG400" operation_int="COM" speed_int="12" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="synplify" default_strategy="Strategy1">
        <Options HDL_PARAM="BOARD=&quot;XO5T_EVAL&quot;" def_top="led_driver_top">
            <Option name="include path" value="../../utils/hdr"/>
            <Option name="top" value="led_driver_top"/>
        </Options>
        <Source name="../../rtl/led_driver_top.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog" top_module="led_driver_top"/>
        </Source>
        <Source name="../../rtl/led_kitt.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../../rtl/svn_seg_cntr.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../../utils/rtl/sync_rstn.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../../utils/hdr/lscc_defines.svh" type="Verilog" type_short="Verilog" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="../../ldc/cst_physical_XO5T_eval.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
        <Source name="../../ldc/cst_timing_XO5T_eval.sdc" type="Pre-Synthesis Constraints File" type_short="SDC">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="xo5t_leddriver1.sty"/>
</RadiantProject>
