$date
	Fri Aug 27 17:18:33 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module vsdserializer_v1_tb $end
$var wire 1 ! OUTPUT $end
$var reg 10 " INPUT [9:0] $end
$var reg 1 # clk $end
$var reg 1 $ load $end
$scope module dut $end
$var wire 10 % INPUT [9:0] $end
$var wire 1 # clk $end
$var wire 1 $ load $end
$var reg 1 ! OUTPUT $end
$var reg 10 & tmp [9:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100100100 &
b100100100 %
1$
1#
b100100100 "
x!
$end
#30000
0$
#50000
0#
#100000
b1001001000 &
0!
1#
#150000
0#
1$
b1010000001 "
b1010000001 %
#180000
0$
#200000
b10010000 &
1!
1#
#250000
0#
#300000
b1000001001 &
1#
1$
b1000001001 "
b1000001001 %
#330000
0$
#350000
0#
#400000
b10010 &
1#
#450000
0#
#500000
b100100 &
0!
1#
#550000
0#
#600000
b1001000 &
1#
#650000
0#
#700000
b10010000 &
1#
#750000
0#
#800000
b100100000 &
1#
#850000
0#
#900000
b1001000000 &
1#
