Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Jul 11 15:28:34 2022
| Host         : wufisher-TK running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.025        0.000                      0                83149        0.029        0.000                      0                83149        3.000        0.000                       0                  8766  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
clk_i              {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {0.000 10.000}     20.000          50.000          
  clkfbout_cpuclk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_cpuclk        5.025        0.000                      0                83149        0.029        0.000                      0                83149        8.750        0.000                       0                  8762  
  clkfbout_cpuclk                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        5.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.025ns  (required time - arrival time)
  Source:                 u_rv_u/u_pp3/reg_alu_result_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rv_u/u_pp4/reg_dmem_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        14.895ns  (logic 2.862ns (19.215%)  route 12.033ns (80.785%))
  Logic Levels:           13  (LUT2=3 LUT4=1 LUT5=2 LUT6=2 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.863ns = ( 20.863 - 20.000 ) 
    Source Clock Delay      (SCD):    0.843ns
    Clock Pessimism Removal (CPR):    -0.068ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.292    -1.699    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.575 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    -0.878    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.782 r  clk_BUFG_inst/O
                         net (fo=8759, routed)        1.625     0.843    u_rv_u/u_pp3/clk_BUFG
    SLICE_X39Y104        FDRE                                         r  u_rv_u/u_pp3/reg_alu_result_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y104        FDRE (Prop_fdre_C_Q)         0.456     1.299 f  u_rv_u/u_pp3/reg_alu_result_reg[14]/Q
                         net (fo=4, routed)           0.988     2.287    u_rv_u/u_pp3/Q[14]
    SLICE_X48Y108        LUT4 (Prop_lut4_I2_O)        0.124     2.411 r  u_rv_u/u_pp3/data_reg[23]_i_7/O
                         net (fo=1, routed)           0.440     2.851    u_rv_u/u_pp3/data_reg[23]_i_7_n_0
    SLICE_X48Y106        LUT5 (Prop_lut5_I4_O)        0.124     2.975 r  u_rv_u/u_pp3/data_reg[23]_i_4/O
                         net (fo=2, routed)           0.718     3.693    u_rv_u/u_pp3/data_reg[23]_i_4_n_0
    SLICE_X48Y103        LUT2 (Prop_lut2_I0_O)        0.124     3.817 r  u_rv_u/u_pp3/reg_dmem_data[31]_i_3/O
                         net (fo=3, routed)           0.655     4.473    u_rv_u/u_pp3/reg_dmem_data[31]_i_3_n_0
    SLICE_X43Y110        LUT5 (Prop_lut5_I4_O)        0.124     4.597 f  u_rv_u/u_pp3/reg_dmem_data[31]_i_2/O
                         net (fo=80, routed)          1.229     5.826    u_rv_u/u_pp3/reg_dmem_data[31]_i_2_n_0
    SLICE_X47Y96         LUT2 (Prop_lut2_I1_O)        0.118     5.944 r  u_rv_u/u_pp3/u_dram_i_12/O
                         net (fo=8192, routed)        4.257    10.201    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_29_29/A0
    SLICE_X58Y156        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.326    10.527 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_29_29/RAMS64E_D/O
                         net (fo=1, routed)           0.000    10.527    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_29_29/OD
    SLICE_X58Y156        MUXF7 (Prop_muxf7_I0_O)      0.241    10.768 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_29_29/F7.B/O
                         net (fo=1, routed)           0.000    10.768    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_29_29/O0
    SLICE_X58Y156        MUXF8 (Prop_muxf8_I0_O)      0.098    10.866 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_29_29/F8/O
                         net (fo=1, routed)           0.884    11.750    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_29_29_n_0
    SLICE_X57Y153        LUT6 (Prop_lut6_I1_O)        0.319    12.069 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    12.069    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_17_n_0
    SLICE_X57Y153        MUXF7 (Prop_muxf7_I0_O)      0.238    12.307 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    12.307    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_7_n_0
    SLICE_X57Y153        MUXF8 (Prop_muxf8_I0_O)      0.104    12.411 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_2/O
                         net (fo=1, routed)           1.134    13.545    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_2_n_0
    SLICE_X47Y152        LUT6 (Prop_lut6_I1_O)        0.316    13.861 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0/O
                         net (fo=1, routed)           1.726    15.588    u_rv_u/u_pp3/spo[29]
    SLICE_X45Y111        LUT2 (Prop_lut2_I0_O)        0.150    15.738 r  u_rv_u/u_pp3/reg_dmem_data[29]_i_1/O
                         net (fo=1, routed)           0.000    15.738    u_rv_u/u_pp4/reg_dmem_data_reg[31]_1[29]
    SLICE_X45Y111        FDRE                                         r  u_rv_u/u_pp4/reg_dmem_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.039    18.555    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    18.655 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.618    19.273    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.364 r  clk_BUFG_inst/O
                         net (fo=8759, routed)        1.499    20.863    u_rv_u/u_pp4/clk_BUFG
    SLICE_X45Y111        FDRE                                         r  u_rv_u/u_pp4/reg_dmem_data_reg[29]/C
                         clock pessimism             -0.068    20.795    
                         clock uncertainty           -0.108    20.687    
    SLICE_X45Y111        FDRE (Setup_fdre_C_D)        0.075    20.762    u_rv_u/u_pp4/reg_dmem_data_reg[29]
  -------------------------------------------------------------------
                         required time                         20.762    
                         arrival time                         -15.738    
  -------------------------------------------------------------------
                         slack                                  5.025    

Slack (MET) :             5.026ns  (required time - arrival time)
  Source:                 u_rv_u/u_pp3/reg_alu_result_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rv_u/u_pp4/reg_dmem_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        14.767ns  (logic 2.800ns (18.961%)  route 11.967ns (81.039%))
  Logic Levels:           13  (LUT2=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.854ns = ( 20.854 - 20.000 ) 
    Source Clock Delay      (SCD):    0.843ns
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.292    -1.699    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.575 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    -0.878    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.782 r  clk_BUFG_inst/O
                         net (fo=8759, routed)        1.625     0.843    u_rv_u/u_pp3/clk_BUFG
    SLICE_X39Y104        FDRE                                         r  u_rv_u/u_pp3/reg_alu_result_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y104        FDRE (Prop_fdre_C_Q)         0.456     1.299 f  u_rv_u/u_pp3/reg_alu_result_reg[14]/Q
                         net (fo=4, routed)           0.988     2.287    u_rv_u/u_pp3/Q[14]
    SLICE_X48Y108        LUT4 (Prop_lut4_I2_O)        0.124     2.411 r  u_rv_u/u_pp3/data_reg[23]_i_7/O
                         net (fo=1, routed)           0.440     2.851    u_rv_u/u_pp3/data_reg[23]_i_7_n_0
    SLICE_X48Y106        LUT5 (Prop_lut5_I4_O)        0.124     2.975 r  u_rv_u/u_pp3/data_reg[23]_i_4/O
                         net (fo=2, routed)           0.718     3.693    u_rv_u/u_pp3/data_reg[23]_i_4_n_0
    SLICE_X48Y103        LUT2 (Prop_lut2_I0_O)        0.124     3.817 r  u_rv_u/u_pp3/reg_dmem_data[31]_i_3/O
                         net (fo=3, routed)           0.655     4.473    u_rv_u/u_pp3/reg_dmem_data[31]_i_3_n_0
    SLICE_X43Y110        LUT5 (Prop_lut5_I4_O)        0.124     4.597 f  u_rv_u/u_pp3/reg_dmem_data[31]_i_2/O
                         net (fo=80, routed)          1.299     5.895    u_rv_u/u_pp3/reg_dmem_data[31]_i_2_n_0
    SLICE_X43Y94         LUT2 (Prop_lut2_I1_O)        0.118     6.013 r  u_rv_u/u_pp3/u_dram_i_9/O
                         net (fo=8192, routed)        3.882     9.895    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_22_22/A3
    SLICE_X54Y170        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.326    10.221 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_22_22/RAMS64E_D/O
                         net (fo=1, routed)           0.000    10.221    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_22_22/OD
    SLICE_X54Y170        MUXF7 (Prop_muxf7_I0_O)      0.241    10.462 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_22_22/F7.B/O
                         net (fo=1, routed)           0.000    10.462    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_22_22/O0
    SLICE_X54Y170        MUXF8 (Prop_muxf8_I0_O)      0.098    10.560 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_22_22/F8/O
                         net (fo=1, routed)           0.940    11.501    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_22_22_n_0
    SLICE_X51Y169        LUT6 (Prop_lut6_I0_O)        0.319    11.820 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    11.820    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_23_n_0
    SLICE_X51Y169        MUXF7 (Prop_muxf7_I0_O)      0.212    12.032 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    12.032    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_10_n_0
    SLICE_X51Y169        MUXF8 (Prop_muxf8_I1_O)      0.094    12.126 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_3/O
                         net (fo=1, routed)           1.309    13.435    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_3_n_0
    SLICE_X55Y150        LUT6 (Prop_lut6_I3_O)        0.316    13.751 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0/O
                         net (fo=1, routed)           1.735    15.486    u_rv_u/u_pp3/spo[22]
    SLICE_X55Y108        LUT6 (Prop_lut6_I1_O)        0.124    15.610 r  u_rv_u/u_pp3/reg_dmem_data[22]_i_1/O
                         net (fo=1, routed)           0.000    15.610    u_rv_u/u_pp4/reg_dmem_data_reg[31]_1[22]
    SLICE_X55Y108        FDRE                                         r  u_rv_u/u_pp4/reg_dmem_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.039    18.555    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    18.655 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.618    19.273    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.364 r  clk_BUFG_inst/O
                         net (fo=8759, routed)        1.490    20.854    u_rv_u/u_pp4/clk_BUFG
    SLICE_X55Y108        FDRE                                         r  u_rv_u/u_pp4/reg_dmem_data_reg[22]/C
                         clock pessimism             -0.140    20.715    
                         clock uncertainty           -0.108    20.607    
    SLICE_X55Y108        FDRE (Setup_fdre_C_D)        0.029    20.636    u_rv_u/u_pp4/reg_dmem_data_reg[22]
  -------------------------------------------------------------------
                         required time                         20.636    
                         arrival time                         -15.610    
  -------------------------------------------------------------------
                         slack                                  5.026    

Slack (MET) :             5.162ns  (required time - arrival time)
  Source:                 u_rv_u/u_pp3/reg_alu_result_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rv_u/u_pp4/reg_dmem_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        14.636ns  (logic 2.647ns (18.086%)  route 11.989ns (81.914%))
  Logic Levels:           13  (LUT2=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 20.859 - 20.000 ) 
    Source Clock Delay      (SCD):    0.843ns
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.292    -1.699    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.575 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    -0.878    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.782 r  clk_BUFG_inst/O
                         net (fo=8759, routed)        1.625     0.843    u_rv_u/u_pp3/clk_BUFG
    SLICE_X39Y104        FDRE                                         r  u_rv_u/u_pp3/reg_alu_result_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y104        FDRE (Prop_fdre_C_Q)         0.456     1.299 f  u_rv_u/u_pp3/reg_alu_result_reg[14]/Q
                         net (fo=4, routed)           0.988     2.287    u_rv_u/u_pp3/Q[14]
    SLICE_X48Y108        LUT4 (Prop_lut4_I2_O)        0.124     2.411 r  u_rv_u/u_pp3/data_reg[23]_i_7/O
                         net (fo=1, routed)           0.440     2.851    u_rv_u/u_pp3/data_reg[23]_i_7_n_0
    SLICE_X48Y106        LUT5 (Prop_lut5_I4_O)        0.124     2.975 r  u_rv_u/u_pp3/data_reg[23]_i_4/O
                         net (fo=2, routed)           0.718     3.693    u_rv_u/u_pp3/data_reg[23]_i_4_n_0
    SLICE_X48Y103        LUT2 (Prop_lut2_I0_O)        0.124     3.817 r  u_rv_u/u_pp3/reg_dmem_data[31]_i_3/O
                         net (fo=3, routed)           0.655     4.473    u_rv_u/u_pp3/reg_dmem_data[31]_i_3_n_0
    SLICE_X43Y110        LUT5 (Prop_lut5_I4_O)        0.124     4.597 f  u_rv_u/u_pp3/reg_dmem_data[31]_i_2/O
                         net (fo=80, routed)          1.299     5.895    u_rv_u/u_pp3/reg_dmem_data[31]_i_2_n_0
    SLICE_X43Y94         LUT2 (Prop_lut2_I1_O)        0.124     6.019 r  u_rv_u/u_pp3/u_dram_i_10/O
                         net (fo=8192, routed)        4.151    10.170    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_18_18/A2
    SLICE_X62Y161        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    10.294 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_18_18/RAMS64E_D/O
                         net (fo=1, routed)           0.000    10.294    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_18_18/OD
    SLICE_X62Y161        MUXF7 (Prop_muxf7_I0_O)      0.241    10.535 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_18_18/F7.B/O
                         net (fo=1, routed)           0.000    10.535    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_18_18/O0
    SLICE_X62Y161        MUXF8 (Prop_muxf8_I0_O)      0.098    10.633 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_18_18/F8/O
                         net (fo=1, routed)           0.951    11.584    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_18_18_n_0
    SLICE_X61Y164        LUT6 (Prop_lut6_I3_O)        0.319    11.903 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    11.903    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_22_n_0
    SLICE_X61Y164        MUXF7 (Prop_muxf7_I1_O)      0.245    12.148 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    12.148    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_9_n_0
    SLICE_X61Y164        MUXF8 (Prop_muxf8_I0_O)      0.104    12.252 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_3/O
                         net (fo=1, routed)           1.460    13.712    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_3_n_0
    SLICE_X61Y139        LUT6 (Prop_lut6_I3_O)        0.316    14.028 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=1, routed)           1.327    15.355    u_rv_u/u_pp3/spo[18]
    SLICE_X61Y108        LUT6 (Prop_lut6_I1_O)        0.124    15.479 r  u_rv_u/u_pp3/reg_dmem_data[18]_i_1/O
                         net (fo=1, routed)           0.000    15.479    u_rv_u/u_pp4/reg_dmem_data_reg[31]_1[18]
    SLICE_X61Y108        FDRE                                         r  u_rv_u/u_pp4/reg_dmem_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.039    18.555    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    18.655 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.618    19.273    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.364 r  clk_BUFG_inst/O
                         net (fo=8759, routed)        1.495    20.859    u_rv_u/u_pp4/clk_BUFG
    SLICE_X61Y108        FDRE                                         r  u_rv_u/u_pp4/reg_dmem_data_reg[18]/C
                         clock pessimism             -0.140    20.720    
                         clock uncertainty           -0.108    20.612    
    SLICE_X61Y108        FDRE (Setup_fdre_C_D)        0.029    20.641    u_rv_u/u_pp4/reg_dmem_data_reg[18]
  -------------------------------------------------------------------
                         required time                         20.641    
                         arrival time                         -15.479    
  -------------------------------------------------------------------
                         slack                                  5.162    

Slack (MET) :             5.320ns  (required time - arrival time)
  Source:                 u_rv_u/u_pp3/reg_alu_result_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rv_u/u_pp4/reg_dmem_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        14.480ns  (logic 2.800ns (19.337%)  route 11.680ns (80.663%))
  Logic Levels:           13  (LUT2=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.861ns = ( 20.861 - 20.000 ) 
    Source Clock Delay      (SCD):    0.843ns
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.292    -1.699    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.575 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    -0.878    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.782 r  clk_BUFG_inst/O
                         net (fo=8759, routed)        1.625     0.843    u_rv_u/u_pp3/clk_BUFG
    SLICE_X39Y104        FDRE                                         r  u_rv_u/u_pp3/reg_alu_result_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y104        FDRE (Prop_fdre_C_Q)         0.456     1.299 f  u_rv_u/u_pp3/reg_alu_result_reg[14]/Q
                         net (fo=4, routed)           0.988     2.287    u_rv_u/u_pp3/Q[14]
    SLICE_X48Y108        LUT4 (Prop_lut4_I2_O)        0.124     2.411 r  u_rv_u/u_pp3/data_reg[23]_i_7/O
                         net (fo=1, routed)           0.440     2.851    u_rv_u/u_pp3/data_reg[23]_i_7_n_0
    SLICE_X48Y106        LUT5 (Prop_lut5_I4_O)        0.124     2.975 r  u_rv_u/u_pp3/data_reg[23]_i_4/O
                         net (fo=2, routed)           0.718     3.693    u_rv_u/u_pp3/data_reg[23]_i_4_n_0
    SLICE_X48Y103        LUT2 (Prop_lut2_I0_O)        0.124     3.817 r  u_rv_u/u_pp3/reg_dmem_data[31]_i_3/O
                         net (fo=3, routed)           0.655     4.473    u_rv_u/u_pp3/reg_dmem_data[31]_i_3_n_0
    SLICE_X43Y110        LUT5 (Prop_lut5_I4_O)        0.124     4.597 f  u_rv_u/u_pp3/reg_dmem_data[31]_i_2/O
                         net (fo=80, routed)          1.229     5.826    u_rv_u/u_pp3/reg_dmem_data[31]_i_2_n_0
    SLICE_X47Y96         LUT2 (Prop_lut2_I1_O)        0.118     5.944 r  u_rv_u/u_pp3/u_dram_i_12/O
                         net (fo=8192, routed)        4.385    10.329    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_23_23/A0
    SLICE_X62Y153        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.326    10.655 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000    10.655    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_23_23/OD
    SLICE_X62Y153        MUXF7 (Prop_muxf7_I0_O)      0.241    10.896 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_23_23/F7.B/O
                         net (fo=1, routed)           0.000    10.896    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_23_23/O0
    SLICE_X62Y153        MUXF8 (Prop_muxf8_I0_O)      0.098    10.994 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_23_23/F8/O
                         net (fo=1, routed)           0.823    11.817    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_23_23_n_0
    SLICE_X69Y144        LUT6 (Prop_lut6_I5_O)        0.319    12.136 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    12.136    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_15_n_0
    SLICE_X69Y144        MUXF7 (Prop_muxf7_I0_O)      0.212    12.348 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    12.348    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_6_n_0
    SLICE_X69Y144        MUXF8 (Prop_muxf8_I1_O)      0.094    12.442 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.976    13.417    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_1_n_0
    SLICE_X65Y137        LUT6 (Prop_lut6_I0_O)        0.316    13.733 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=1, routed)           1.465    15.198    u_rv_u/u_pp3/spo[23]
    SLICE_X63Y107        LUT6 (Prop_lut6_I1_O)        0.124    15.322 r  u_rv_u/u_pp3/reg_dmem_data[23]_i_1/O
                         net (fo=1, routed)           0.000    15.322    u_rv_u/u_pp4/reg_dmem_data_reg[31]_1[23]
    SLICE_X63Y107        FDRE                                         r  u_rv_u/u_pp4/reg_dmem_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.039    18.555    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    18.655 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.618    19.273    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.364 r  clk_BUFG_inst/O
                         net (fo=8759, routed)        1.497    20.861    u_rv_u/u_pp4/clk_BUFG
    SLICE_X63Y107        FDRE                                         r  u_rv_u/u_pp4/reg_dmem_data_reg[23]/C
                         clock pessimism             -0.140    20.722    
                         clock uncertainty           -0.108    20.614    
    SLICE_X63Y107        FDRE (Setup_fdre_C_D)        0.029    20.643    u_rv_u/u_pp4/reg_dmem_data_reg[23]
  -------------------------------------------------------------------
                         required time                         20.643    
                         arrival time                         -15.322    
  -------------------------------------------------------------------
                         slack                                  5.320    

Slack (MET) :             5.424ns  (required time - arrival time)
  Source:                 u_rv_u/u_pp3/reg_alu_result_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rv_u/u_pp4/reg_dmem_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        14.363ns  (logic 2.843ns (19.794%)  route 11.520ns (80.206%))
  Logic Levels:           13  (LUT2=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.855ns = ( 20.855 - 20.000 ) 
    Source Clock Delay      (SCD):    0.843ns
    Clock Pessimism Removal (CPR):    -0.147ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.292    -1.699    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.575 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    -0.878    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.782 r  clk_BUFG_inst/O
                         net (fo=8759, routed)        1.625     0.843    u_rv_u/u_pp3/clk_BUFG
    SLICE_X39Y104        FDRE                                         r  u_rv_u/u_pp3/reg_alu_result_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y104        FDRE (Prop_fdre_C_Q)         0.456     1.299 f  u_rv_u/u_pp3/reg_alu_result_reg[14]/Q
                         net (fo=4, routed)           0.988     2.287    u_rv_u/u_pp3/Q[14]
    SLICE_X48Y108        LUT4 (Prop_lut4_I2_O)        0.124     2.411 r  u_rv_u/u_pp3/data_reg[23]_i_7/O
                         net (fo=1, routed)           0.440     2.851    u_rv_u/u_pp3/data_reg[23]_i_7_n_0
    SLICE_X48Y106        LUT5 (Prop_lut5_I4_O)        0.124     2.975 r  u_rv_u/u_pp3/data_reg[23]_i_4/O
                         net (fo=2, routed)           0.718     3.693    u_rv_u/u_pp3/data_reg[23]_i_4_n_0
    SLICE_X48Y103        LUT2 (Prop_lut2_I0_O)        0.124     3.817 r  u_rv_u/u_pp3/reg_dmem_data[31]_i_3/O
                         net (fo=3, routed)           0.655     4.473    u_rv_u/u_pp3/reg_dmem_data[31]_i_3_n_0
    SLICE_X43Y110        LUT5 (Prop_lut5_I4_O)        0.124     4.597 f  u_rv_u/u_pp3/reg_dmem_data[31]_i_2/O
                         net (fo=80, routed)          1.229     5.826    u_rv_u/u_pp3/reg_dmem_data[31]_i_2_n_0
    SLICE_X47Y96         LUT2 (Prop_lut2_I1_O)        0.118     5.944 r  u_rv_u/u_pp3/u_dram_i_12/O
                         net (fo=8192, routed)        4.590    10.534    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_13_13/A0
    SLICE_X46Y30         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.326    10.860 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    10.860    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_13_13/OD
    SLICE_X46Y30         MUXF7 (Prop_muxf7_I0_O)      0.241    11.101 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_13_13/F7.B/O
                         net (fo=1, routed)           0.000    11.101    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_13_13/O0
    SLICE_X46Y30         MUXF8 (Prop_muxf8_I0_O)      0.098    11.199 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_13_13/F8/O
                         net (fo=1, routed)           0.629    11.828    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_13_13_n_0
    SLICE_X47Y35         LUT6 (Prop_lut6_I0_O)        0.319    12.147 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    12.147    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_14_n_0
    SLICE_X47Y35         MUXF7 (Prop_muxf7_I1_O)      0.245    12.392 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    12.392    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_5_n_0
    SLICE_X47Y35         MUXF8 (Prop_muxf8_I0_O)      0.104    12.496 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_1/O
                         net (fo=1, routed)           1.280    13.776    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_1_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.316    14.092 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0/O
                         net (fo=1, routed)           0.990    15.082    u_rv_u/u_pp3/spo[13]
    SLICE_X55Y70         LUT6 (Prop_lut6_I1_O)        0.124    15.206 r  u_rv_u/u_pp3/reg_dmem_data[13]_i_1/O
                         net (fo=1, routed)           0.000    15.206    u_rv_u/u_pp4/reg_dmem_data_reg[31]_1[13]
    SLICE_X55Y70         FDRE                                         r  u_rv_u/u_pp4/reg_dmem_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.039    18.555    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    18.655 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.618    19.273    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.364 r  clk_BUFG_inst/O
                         net (fo=8759, routed)        1.490    20.855    u_rv_u/u_pp4/clk_BUFG
    SLICE_X55Y70         FDRE                                         r  u_rv_u/u_pp4/reg_dmem_data_reg[13]/C
                         clock pessimism             -0.147    20.708    
                         clock uncertainty           -0.108    20.601    
    SLICE_X55Y70         FDRE (Setup_fdre_C_D)        0.029    20.630    u_rv_u/u_pp4/reg_dmem_data_reg[13]
  -------------------------------------------------------------------
                         required time                         20.630    
                         arrival time                         -15.206    
  -------------------------------------------------------------------
                         slack                                  5.424    

Slack (MET) :             5.488ns  (required time - arrival time)
  Source:                 u_rv_u/u_pp3/reg_alu_result_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rv_u/u_pp4/reg_dmem_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        14.386ns  (logic 2.843ns (19.762%)  route 11.543ns (80.238%))
  Logic Levels:           13  (LUT2=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.864ns = ( 20.864 - 20.000 ) 
    Source Clock Delay      (SCD):    0.843ns
    Clock Pessimism Removal (CPR):    -0.068ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.292    -1.699    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.575 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    -0.878    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.782 r  clk_BUFG_inst/O
                         net (fo=8759, routed)        1.625     0.843    u_rv_u/u_pp3/clk_BUFG
    SLICE_X39Y104        FDRE                                         r  u_rv_u/u_pp3/reg_alu_result_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y104        FDRE (Prop_fdre_C_Q)         0.456     1.299 f  u_rv_u/u_pp3/reg_alu_result_reg[14]/Q
                         net (fo=4, routed)           0.988     2.287    u_rv_u/u_pp3/Q[14]
    SLICE_X48Y108        LUT4 (Prop_lut4_I2_O)        0.124     2.411 r  u_rv_u/u_pp3/data_reg[23]_i_7/O
                         net (fo=1, routed)           0.440     2.851    u_rv_u/u_pp3/data_reg[23]_i_7_n_0
    SLICE_X48Y106        LUT5 (Prop_lut5_I4_O)        0.124     2.975 r  u_rv_u/u_pp3/data_reg[23]_i_4/O
                         net (fo=2, routed)           0.718     3.693    u_rv_u/u_pp3/data_reg[23]_i_4_n_0
    SLICE_X48Y103        LUT2 (Prop_lut2_I0_O)        0.124     3.817 r  u_rv_u/u_pp3/reg_dmem_data[31]_i_3/O
                         net (fo=3, routed)           0.655     4.473    u_rv_u/u_pp3/reg_dmem_data[31]_i_3_n_0
    SLICE_X43Y110        LUT5 (Prop_lut5_I4_O)        0.124     4.597 f  u_rv_u/u_pp3/reg_dmem_data[31]_i_2/O
                         net (fo=80, routed)          1.229     5.826    u_rv_u/u_pp3/reg_dmem_data[31]_i_2_n_0
    SLICE_X47Y96         LUT2 (Prop_lut2_I1_O)        0.118     5.944 r  u_rv_u/u_pp3/u_dram_i_12/O
                         net (fo=8192, routed)        3.648     9.592    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_21_21/A0
    SLICE_X30Y153        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.326     9.918 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_21_21/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.918    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_21_21/OD
    SLICE_X30Y153        MUXF7 (Prop_muxf7_I0_O)      0.241    10.159 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_21_21/F7.B/O
                         net (fo=1, routed)           0.000    10.159    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_21_21/O0
    SLICE_X30Y153        MUXF8 (Prop_muxf8_I0_O)      0.098    10.257 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_21_21/F8/O
                         net (fo=1, routed)           0.968    11.225    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_21_21_n_0
    SLICE_X31Y146        LUT6 (Prop_lut6_I1_O)        0.319    11.544 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    11.544    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_18_n_0
    SLICE_X31Y146        MUXF7 (Prop_muxf7_I1_O)      0.245    11.789 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    11.789    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_7_n_0
    SLICE_X31Y146        MUXF8 (Prop_muxf8_I0_O)      0.104    11.893 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           1.066    12.959    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_2_n_0
    SLICE_X43Y143        LUT6 (Prop_lut6_I1_O)        0.316    13.275 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0/O
                         net (fo=1, routed)           1.830    15.105    u_rv_u/u_pp3/spo[21]
    SLICE_X48Y106        LUT6 (Prop_lut6_I1_O)        0.124    15.229 r  u_rv_u/u_pp3/reg_dmem_data[21]_i_1/O
                         net (fo=1, routed)           0.000    15.229    u_rv_u/u_pp4/reg_dmem_data_reg[31]_1[21]
    SLICE_X48Y106        FDRE                                         r  u_rv_u/u_pp4/reg_dmem_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.039    18.555    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    18.655 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.618    19.273    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.364 r  clk_BUFG_inst/O
                         net (fo=8759, routed)        1.500    20.864    u_rv_u/u_pp4/clk_BUFG
    SLICE_X48Y106        FDRE                                         r  u_rv_u/u_pp4/reg_dmem_data_reg[21]/C
                         clock pessimism             -0.068    20.796    
                         clock uncertainty           -0.108    20.688    
    SLICE_X48Y106        FDRE (Setup_fdre_C_D)        0.029    20.717    u_rv_u/u_pp4/reg_dmem_data_reg[21]
  -------------------------------------------------------------------
                         required time                         20.717    
                         arrival time                         -15.229    
  -------------------------------------------------------------------
                         slack                                  5.488    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 u_rv_u/u_pp3/reg_alu_result_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_5_5/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        13.846ns  (logic 1.200ns (8.667%)  route 12.646ns (91.333%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=3)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.045ns = ( 21.045 - 20.000 ) 
    Source Clock Delay      (SCD):    0.843ns
    Clock Pessimism Removal (CPR):    -0.147ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.292    -1.699    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.575 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    -0.878    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.782 r  clk_BUFG_inst/O
                         net (fo=8759, routed)        1.625     0.843    u_rv_u/u_pp3/clk_BUFG
    SLICE_X39Y104        FDRE                                         r  u_rv_u/u_pp3/reg_alu_result_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y104        FDRE (Prop_fdre_C_Q)         0.456     1.299 r  u_rv_u/u_pp3/reg_alu_result_reg[14]/Q
                         net (fo=4, routed)           0.988     2.287    u_rv_u/u_pp3/Q[14]
    SLICE_X48Y108        LUT4 (Prop_lut4_I2_O)        0.124     2.411 f  u_rv_u/u_pp3/data_reg[23]_i_7/O
                         net (fo=1, routed)           0.440     2.851    u_rv_u/u_pp3/data_reg[23]_i_7_n_0
    SLICE_X48Y106        LUT5 (Prop_lut5_I4_O)        0.124     2.975 f  u_rv_u/u_pp3/data_reg[23]_i_4/O
                         net (fo=2, routed)           0.718     3.693    u_rv_u/u_pp3/data_reg[23]_i_4_n_0
    SLICE_X48Y103        LUT2 (Prop_lut2_I0_O)        0.124     3.817 f  u_rv_u/u_pp3/reg_dmem_data[31]_i_3/O
                         net (fo=3, routed)           0.655     4.473    u_rv_u/u_pp3/reg_dmem_data[31]_i_3_n_0
    SLICE_X43Y110        LUT5 (Prop_lut5_I4_O)        0.124     4.597 r  u_rv_u/u_pp3/reg_dmem_data[31]_i_2/O
                         net (fo=80, routed)          1.235     5.831    u_rv_u/u_pp3/reg_dmem_data[31]_i_2_n_0
    SLICE_X44Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.955 f  u_rv_u/u_pp3/u_dram_i_3/O
                         net (fo=576, routed)         3.456     9.411    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[9]
    SLICE_X72Y117        LUT5 (Prop_lut5_I1_O)        0.124     9.535 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_0_0_i_1/O
                         net (fo=128, routed)         5.153    14.689    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_5_5/WE
    SLICE_X38Y48         RAMS64E                                      r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_5_5/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.039    18.555    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    18.655 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.618    19.273    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.364 r  clk_BUFG_inst/O
                         net (fo=8759, routed)        1.681    21.045    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_5_5/WCLK
    SLICE_X38Y48         RAMS64E                                      r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_5_5/RAMS64E_A/CLK
                         clock pessimism             -0.147    20.899    
                         clock uncertainty           -0.108    20.791    
    SLICE_X38Y48         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    20.258    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_5_5/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         20.258    
                         arrival time                         -14.689    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 u_rv_u/u_pp3/reg_alu_result_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_5_5/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        13.846ns  (logic 1.200ns (8.667%)  route 12.646ns (91.333%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=3)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.045ns = ( 21.045 - 20.000 ) 
    Source Clock Delay      (SCD):    0.843ns
    Clock Pessimism Removal (CPR):    -0.147ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.292    -1.699    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.575 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    -0.878    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.782 r  clk_BUFG_inst/O
                         net (fo=8759, routed)        1.625     0.843    u_rv_u/u_pp3/clk_BUFG
    SLICE_X39Y104        FDRE                                         r  u_rv_u/u_pp3/reg_alu_result_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y104        FDRE (Prop_fdre_C_Q)         0.456     1.299 r  u_rv_u/u_pp3/reg_alu_result_reg[14]/Q
                         net (fo=4, routed)           0.988     2.287    u_rv_u/u_pp3/Q[14]
    SLICE_X48Y108        LUT4 (Prop_lut4_I2_O)        0.124     2.411 f  u_rv_u/u_pp3/data_reg[23]_i_7/O
                         net (fo=1, routed)           0.440     2.851    u_rv_u/u_pp3/data_reg[23]_i_7_n_0
    SLICE_X48Y106        LUT5 (Prop_lut5_I4_O)        0.124     2.975 f  u_rv_u/u_pp3/data_reg[23]_i_4/O
                         net (fo=2, routed)           0.718     3.693    u_rv_u/u_pp3/data_reg[23]_i_4_n_0
    SLICE_X48Y103        LUT2 (Prop_lut2_I0_O)        0.124     3.817 f  u_rv_u/u_pp3/reg_dmem_data[31]_i_3/O
                         net (fo=3, routed)           0.655     4.473    u_rv_u/u_pp3/reg_dmem_data[31]_i_3_n_0
    SLICE_X43Y110        LUT5 (Prop_lut5_I4_O)        0.124     4.597 r  u_rv_u/u_pp3/reg_dmem_data[31]_i_2/O
                         net (fo=80, routed)          1.235     5.831    u_rv_u/u_pp3/reg_dmem_data[31]_i_2_n_0
    SLICE_X44Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.955 f  u_rv_u/u_pp3/u_dram_i_3/O
                         net (fo=576, routed)         3.456     9.411    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[9]
    SLICE_X72Y117        LUT5 (Prop_lut5_I1_O)        0.124     9.535 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_0_0_i_1/O
                         net (fo=128, routed)         5.153    14.689    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_5_5/WE
    SLICE_X38Y48         RAMS64E                                      r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_5_5/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.039    18.555    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    18.655 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.618    19.273    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.364 r  clk_BUFG_inst/O
                         net (fo=8759, routed)        1.681    21.045    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_5_5/WCLK
    SLICE_X38Y48         RAMS64E                                      r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_5_5/RAMS64E_B/CLK
                         clock pessimism             -0.147    20.899    
                         clock uncertainty           -0.108    20.791    
    SLICE_X38Y48         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    20.258    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_5_5/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         20.258    
                         arrival time                         -14.689    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 u_rv_u/u_pp3/reg_alu_result_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_5_5/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        13.846ns  (logic 1.200ns (8.667%)  route 12.646ns (91.333%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=3)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.045ns = ( 21.045 - 20.000 ) 
    Source Clock Delay      (SCD):    0.843ns
    Clock Pessimism Removal (CPR):    -0.147ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.292    -1.699    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.575 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    -0.878    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.782 r  clk_BUFG_inst/O
                         net (fo=8759, routed)        1.625     0.843    u_rv_u/u_pp3/clk_BUFG
    SLICE_X39Y104        FDRE                                         r  u_rv_u/u_pp3/reg_alu_result_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y104        FDRE (Prop_fdre_C_Q)         0.456     1.299 r  u_rv_u/u_pp3/reg_alu_result_reg[14]/Q
                         net (fo=4, routed)           0.988     2.287    u_rv_u/u_pp3/Q[14]
    SLICE_X48Y108        LUT4 (Prop_lut4_I2_O)        0.124     2.411 f  u_rv_u/u_pp3/data_reg[23]_i_7/O
                         net (fo=1, routed)           0.440     2.851    u_rv_u/u_pp3/data_reg[23]_i_7_n_0
    SLICE_X48Y106        LUT5 (Prop_lut5_I4_O)        0.124     2.975 f  u_rv_u/u_pp3/data_reg[23]_i_4/O
                         net (fo=2, routed)           0.718     3.693    u_rv_u/u_pp3/data_reg[23]_i_4_n_0
    SLICE_X48Y103        LUT2 (Prop_lut2_I0_O)        0.124     3.817 f  u_rv_u/u_pp3/reg_dmem_data[31]_i_3/O
                         net (fo=3, routed)           0.655     4.473    u_rv_u/u_pp3/reg_dmem_data[31]_i_3_n_0
    SLICE_X43Y110        LUT5 (Prop_lut5_I4_O)        0.124     4.597 r  u_rv_u/u_pp3/reg_dmem_data[31]_i_2/O
                         net (fo=80, routed)          1.235     5.831    u_rv_u/u_pp3/reg_dmem_data[31]_i_2_n_0
    SLICE_X44Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.955 f  u_rv_u/u_pp3/u_dram_i_3/O
                         net (fo=576, routed)         3.456     9.411    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[9]
    SLICE_X72Y117        LUT5 (Prop_lut5_I1_O)        0.124     9.535 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_0_0_i_1/O
                         net (fo=128, routed)         5.153    14.689    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_5_5/WE
    SLICE_X38Y48         RAMS64E                                      r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_5_5/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.039    18.555    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    18.655 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.618    19.273    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.364 r  clk_BUFG_inst/O
                         net (fo=8759, routed)        1.681    21.045    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_5_5/WCLK
    SLICE_X38Y48         RAMS64E                                      r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_5_5/RAMS64E_C/CLK
                         clock pessimism             -0.147    20.899    
                         clock uncertainty           -0.108    20.791    
    SLICE_X38Y48         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    20.258    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_5_5/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         20.258    
                         arrival time                         -14.689    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 u_rv_u/u_pp3/reg_alu_result_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_5_5/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        13.846ns  (logic 1.200ns (8.667%)  route 12.646ns (91.333%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=3)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.045ns = ( 21.045 - 20.000 ) 
    Source Clock Delay      (SCD):    0.843ns
    Clock Pessimism Removal (CPR):    -0.147ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.292    -1.699    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.575 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    -0.878    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.782 r  clk_BUFG_inst/O
                         net (fo=8759, routed)        1.625     0.843    u_rv_u/u_pp3/clk_BUFG
    SLICE_X39Y104        FDRE                                         r  u_rv_u/u_pp3/reg_alu_result_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y104        FDRE (Prop_fdre_C_Q)         0.456     1.299 r  u_rv_u/u_pp3/reg_alu_result_reg[14]/Q
                         net (fo=4, routed)           0.988     2.287    u_rv_u/u_pp3/Q[14]
    SLICE_X48Y108        LUT4 (Prop_lut4_I2_O)        0.124     2.411 f  u_rv_u/u_pp3/data_reg[23]_i_7/O
                         net (fo=1, routed)           0.440     2.851    u_rv_u/u_pp3/data_reg[23]_i_7_n_0
    SLICE_X48Y106        LUT5 (Prop_lut5_I4_O)        0.124     2.975 f  u_rv_u/u_pp3/data_reg[23]_i_4/O
                         net (fo=2, routed)           0.718     3.693    u_rv_u/u_pp3/data_reg[23]_i_4_n_0
    SLICE_X48Y103        LUT2 (Prop_lut2_I0_O)        0.124     3.817 f  u_rv_u/u_pp3/reg_dmem_data[31]_i_3/O
                         net (fo=3, routed)           0.655     4.473    u_rv_u/u_pp3/reg_dmem_data[31]_i_3_n_0
    SLICE_X43Y110        LUT5 (Prop_lut5_I4_O)        0.124     4.597 r  u_rv_u/u_pp3/reg_dmem_data[31]_i_2/O
                         net (fo=80, routed)          1.235     5.831    u_rv_u/u_pp3/reg_dmem_data[31]_i_2_n_0
    SLICE_X44Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.955 f  u_rv_u/u_pp3/u_dram_i_3/O
                         net (fo=576, routed)         3.456     9.411    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[9]
    SLICE_X72Y117        LUT5 (Prop_lut5_I1_O)        0.124     9.535 r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_0_0_i_1/O
                         net (fo=128, routed)         5.153    14.689    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_5_5/WE
    SLICE_X38Y48         RAMS64E                                      r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_5_5/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           2.039    18.555    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    18.655 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.618    19.273    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.364 r  clk_BUFG_inst/O
                         net (fo=8759, routed)        1.681    21.045    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_5_5/WCLK
    SLICE_X38Y48         RAMS64E                                      r  u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_5_5/RAMS64E_D/CLK
                         clock pessimism             -0.147    20.899    
                         clock uncertainty           -0.108    20.791    
    SLICE_X38Y48         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    20.258    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_5_5/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         20.258    
                         arrival time                         -14.689    
  -------------------------------------------------------------------
                         slack                                  5.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 u_rv_u/u_pp3/reg_dmem_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_led_display/reg_led_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.168%)  route 0.228ns (61.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.786    -0.264    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.219 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     0.039    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.065 r  clk_BUFG_inst/O
                         net (fo=8759, routed)        0.560     0.625    u_rv_u/u_pp3/clk_BUFG
    SLICE_X49Y110        FDRE                                         r  u_rv_u/u_pp3/reg_dmem_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y110        FDRE (Prop_fdre_C_Q)         0.141     0.766 r  u_rv_u/u_pp3/reg_dmem_data_reg[26]/Q
                         net (fo=2, routed)           0.228     0.994    u_led_display/memdata_o[26]
    SLICE_X52Y110        FDRE                                         r  u_led_display/reg_led_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107     0.017    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.073 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292     0.365    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.394 r  clk_BUFG_inst/O
                         net (fo=8759, routed)        0.827     1.221    u_led_display/clk_BUFG
    SLICE_X52Y110        FDRE                                         r  u_led_display/reg_led_data_reg[26]/C
                         clock pessimism             -0.333     0.888    
    SLICE_X52Y110        FDRE (Hold_fdre_C_D)         0.078     0.966    u_led_display/reg_led_data_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_rv_u/u_pc/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rv_u/u_pp1/reg_pip_pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.997%)  route 0.251ns (64.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.786    -0.264    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.219 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     0.039    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.065 r  clk_BUFG_inst/O
                         net (fo=8759, routed)        0.567     0.632    u_rv_u/u_pc/clk_BUFG
    SLICE_X36Y101        FDRE                                         r  u_rv_u/u_pc/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.141     0.773 r  u_rv_u/u_pc/pc_reg[3]/Q
                         net (fo=1, routed)           0.251     1.024    u_rv_u/u_pp1/pc[3]
    SLICE_X36Y97         FDRE                                         r  u_rv_u/u_pp1/reg_pip_pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107     0.017    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.073 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292     0.365    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.394 r  clk_BUFG_inst/O
                         net (fo=8759, routed)        0.840     1.233    u_rv_u/u_pp1/clk_BUFG
    SLICE_X36Y97         FDRE                                         r  u_rv_u/u_pp1/reg_pip_pc_reg[3]/C
                         clock pessimism             -0.328     0.905    
    SLICE_X36Y97         FDRE (Hold_fdre_C_D)         0.070     0.975    u_rv_u/u_pp1/reg_pip_pc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_rv_u/u_pp4/reg_alu_result_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rv_u/u_regfile/reg_array_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (39.992%)  route 0.279ns (60.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.786    -0.264    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.219 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     0.039    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.065 r  clk_BUFG_inst/O
                         net (fo=8759, routed)        0.563     0.628    u_rv_u/u_pp4/clk_BUFG
    SLICE_X52Y98         FDRE                                         r  u_rv_u/u_pp4/reg_alu_result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     0.769 r  u_rv_u/u_pp4/reg_alu_result_reg[6]/Q
                         net (fo=1, routed)           0.114     0.883    u_rv_u/u_wb_mux/Q[6]
    SLICE_X52Y97         LUT3 (Prop_lut3_I0_O)        0.045     0.928 r  u_rv_u/u_wb_mux/reg_array_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.165     1.093    u_rv_u/u_regfile/reg_array_reg_r2_0_31_6_11/DIA0
    SLICE_X50Y98         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107     0.017    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.073 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292     0.365    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.394 r  clk_BUFG_inst/O
                         net (fo=8759, routed)        0.834     1.227    u_rv_u/u_regfile/reg_array_reg_r2_0_31_6_11/WCLK
    SLICE_X50Y98         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.333     0.894    
    SLICE_X50Y98         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.041    u_rv_u/u_regfile/reg_array_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_rv_u/u_pp4/reg_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.124%)  route 0.157ns (48.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.786    -0.264    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.219 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     0.039    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.065 r  clk_BUFG_inst/O
                         net (fo=8759, routed)        0.565     0.630    u_rv_u/u_pp4/clk_BUFG
    SLICE_X46Y99         FDRE                                         r  u_rv_u/u_pp4/reg_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     0.794 r  u_rv_u/u_pp4/reg_addr_reg[4]/Q
                         net (fo=96, routed)          0.157     0.951    u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/ADDRD4
    SLICE_X50Y99         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107     0.017    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.073 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292     0.365    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.394 r  clk_BUFG_inst/O
                         net (fo=8759, routed)        0.834     1.227    u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/WCLK
    SLICE_X50Y99         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.562     0.665    
    SLICE_X50Y99         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.865    u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_rv_u/u_pp4/reg_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.124%)  route 0.157ns (48.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.786    -0.264    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.219 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     0.039    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.065 r  clk_BUFG_inst/O
                         net (fo=8759, routed)        0.565     0.630    u_rv_u/u_pp4/clk_BUFG
    SLICE_X46Y99         FDRE                                         r  u_rv_u/u_pp4/reg_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     0.794 r  u_rv_u/u_pp4/reg_addr_reg[4]/Q
                         net (fo=96, routed)          0.157     0.951    u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/ADDRD4
    SLICE_X50Y99         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107     0.017    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.073 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292     0.365    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.394 r  clk_BUFG_inst/O
                         net (fo=8759, routed)        0.834     1.227    u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/WCLK
    SLICE_X50Y99         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.562     0.665    
    SLICE_X50Y99         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.865    u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_rv_u/u_pp4/reg_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.124%)  route 0.157ns (48.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.786    -0.264    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.219 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     0.039    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.065 r  clk_BUFG_inst/O
                         net (fo=8759, routed)        0.565     0.630    u_rv_u/u_pp4/clk_BUFG
    SLICE_X46Y99         FDRE                                         r  u_rv_u/u_pp4/reg_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     0.794 r  u_rv_u/u_pp4/reg_addr_reg[4]/Q
                         net (fo=96, routed)          0.157     0.951    u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/ADDRD4
    SLICE_X50Y99         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107     0.017    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.073 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292     0.365    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.394 r  clk_BUFG_inst/O
                         net (fo=8759, routed)        0.834     1.227    u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/WCLK
    SLICE_X50Y99         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.562     0.665    
    SLICE_X50Y99         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.865    u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_rv_u/u_pp4/reg_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.124%)  route 0.157ns (48.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.786    -0.264    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.219 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     0.039    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.065 r  clk_BUFG_inst/O
                         net (fo=8759, routed)        0.565     0.630    u_rv_u/u_pp4/clk_BUFG
    SLICE_X46Y99         FDRE                                         r  u_rv_u/u_pp4/reg_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     0.794 r  u_rv_u/u_pp4/reg_addr_reg[4]/Q
                         net (fo=96, routed)          0.157     0.951    u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/ADDRD4
    SLICE_X50Y99         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107     0.017    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.073 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292     0.365    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.394 r  clk_BUFG_inst/O
                         net (fo=8759, routed)        0.834     1.227    u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/WCLK
    SLICE_X50Y99         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism             -0.562     0.665    
    SLICE_X50Y99         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.865    u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_rv_u/u_pp4/reg_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.124%)  route 0.157ns (48.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.786    -0.264    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.219 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     0.039    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.065 r  clk_BUFG_inst/O
                         net (fo=8759, routed)        0.565     0.630    u_rv_u/u_pp4/clk_BUFG
    SLICE_X46Y99         FDRE                                         r  u_rv_u/u_pp4/reg_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     0.794 r  u_rv_u/u_pp4/reg_addr_reg[4]/Q
                         net (fo=96, routed)          0.157     0.951    u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/ADDRD4
    SLICE_X50Y99         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107     0.017    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.073 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292     0.365    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.394 r  clk_BUFG_inst/O
                         net (fo=8759, routed)        0.834     1.227    u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/WCLK
    SLICE_X50Y99         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMC/CLK
                         clock pessimism             -0.562     0.665    
    SLICE_X50Y99         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.865    u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_rv_u/u_pp4/reg_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.124%)  route 0.157ns (48.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.786    -0.264    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.219 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     0.039    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.065 r  clk_BUFG_inst/O
                         net (fo=8759, routed)        0.565     0.630    u_rv_u/u_pp4/clk_BUFG
    SLICE_X46Y99         FDRE                                         r  u_rv_u/u_pp4/reg_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     0.794 r  u_rv_u/u_pp4/reg_addr_reg[4]/Q
                         net (fo=96, routed)          0.157     0.951    u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/ADDRD4
    SLICE_X50Y99         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107     0.017    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.073 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292     0.365    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.394 r  clk_BUFG_inst/O
                         net (fo=8759, routed)        0.834     1.227    u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/WCLK
    SLICE_X50Y99         RAMD32                                       r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMC_D1/CLK
                         clock pessimism             -0.562     0.665    
    SLICE_X50Y99         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.865    u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_rv_u/u_pp4/reg_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.124%)  route 0.157ns (48.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           0.786    -0.264    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.219 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     0.039    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.065 r  clk_BUFG_inst/O
                         net (fo=8759, routed)        0.565     0.630    u_rv_u/u_pp4/clk_BUFG
    SLICE_X46Y99         FDRE                                         r  u_rv_u/u_pp4/reg_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     0.794 r  u_rv_u/u_pp4/reg_addr_reg[4]/Q
                         net (fo=96, routed)          0.157     0.951    u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/ADDRD4
    SLICE_X50Y99         RAMS32                                       r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=1, routed)           1.107     0.017    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.073 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292     0.365    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.394 r  clk_BUFG_inst/O
                         net (fo=8759, routed)        0.834     1.227    u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/WCLK
    SLICE_X50Y99         RAMS32                                       r  u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMD/CLK
                         clock pessimism             -0.562     0.665    
    SLICE_X50Y99         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     0.865    u_rv_u/u_regfile/reg_array_reg_r1_0_31_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { UCLK/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2   UCLK/inst/clkout1_buf/I
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   clk_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X35Y115   u_led_display/bias_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X35Y115   u_led_display/bias_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X35Y115   u_led_display/bias_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X36Y113   u_led_display/cnts_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X37Y114   u_led_display/cnts_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X37Y116   u_led_display/cnts_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X35Y115   u_led_display/cnts_reg[12]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X54Y36    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_13_13/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X54Y36    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_13_13/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X54Y36    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_13_13/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X54Y36    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_13_13/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X38Y149   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4096_4351_21_21/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X38Y149   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4096_4351_21_21/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X38Y149   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4096_4351_21_21/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X38Y149   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4096_4351_21_21/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X54Y172   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4096_4351_22_22/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X54Y172   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4096_4351_22_22/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X58Y97    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_16_16/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X58Y97    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_16_16/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X58Y97    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_16_16/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X58Y97    u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_16_16/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X74Y118   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_17_17/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X74Y118   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_17_17/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X12Y114   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_24_24/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X12Y114   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_24_24/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X12Y114   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_24_24/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X12Y114   u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_24_24/RAMS64E_D/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { UCLK/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1   UCLK/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKFBOUT



