# METHOD OF CONSTRUCTING A DELAY CIRCUIT IN A MASTER SLICE IC