INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab1/Lab1.srcs/sources_1/new/Sig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sig
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab1/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab1/Lab1.srcs/sources_1/new/fls.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fls
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab1/alu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab1/Lab1.srcs/sources_1/new/fls_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fls_new
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab1/Lab1.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab1/Lab1.srcs/sim_1/new/sim_fls.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_fls
