
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035375                       # Number of seconds simulated
sim_ticks                                 35374703391                       # Number of ticks simulated
final_tick                               564939083328                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 148546                       # Simulator instruction rate (inst/s)
host_op_rate                                   187623                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2385041                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902080                       # Number of bytes of host memory used
host_seconds                                 14831.91                       # Real time elapsed on the host
sim_insts                                  2203217659                       # Number of instructions simulated
sim_ops                                    2782813568                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       771072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1530240                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2304256                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1053568                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1053568                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6024                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        11955                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 18002                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8231                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8231                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36184                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     21797271                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        47039                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     43258031                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                65138525                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36184                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        47039                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              83223                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          29783091                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               29783091                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          29783091                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36184                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     21797271                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        47039                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     43258031                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               94921616                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84831424                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30985728                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25414089                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2015441                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13222950                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12096981                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3164465                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87441                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32029747                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170134170                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30985728                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15261446                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36579094                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10805158                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6326074                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15673005                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       808601                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83692019                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.498570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.336272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47112925     56.29%     56.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3648737      4.36%     60.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3198189      3.82%     64.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3439297      4.11%     68.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3023595      3.61%     72.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1580551      1.89%     74.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1028840      1.23%     75.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2701932      3.23%     78.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17957953     21.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83692019                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.365262                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.005556                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33694225                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5907797                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34796820                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       542515                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8750653                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5077670                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6575                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201816964                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51014                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8750653                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35355110                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2435692                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       785036                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33643839                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2721681                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194994765                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        12262                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1697210                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       749091                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          174                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270774891                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909292425                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909292425                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102515632                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34021                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17996                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7236381                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19251604                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10026728                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240510                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3342636                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183892464                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34007                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147772090                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       282008                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60979760                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186387230                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1963                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83692019                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.765665                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.908722                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29480109     35.22%     35.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17793635     21.26%     56.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12045224     14.39%     70.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7639785      9.13%     80.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7518167      8.98%     88.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4441843      5.31%     94.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3377901      4.04%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       743477      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       651878      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83692019                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1082684     70.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            43      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203907     13.18%     83.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       260152     16.82%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121578314     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2014130      1.36%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15742205     10.65%     94.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8421419      5.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147772090                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.741950                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1546786                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010467                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381064989                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244907277                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143624651                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149318876                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       265946                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7039475                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          485                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1057                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2285055                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          578                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8750653                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1697676                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       156497                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183926471                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       313334                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19251604                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10026728                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17985                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        112590                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6676                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1057                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1232397                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1128274                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2360671                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145192763                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14799154                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2579323                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22983701                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20585573                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8184547                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.711545                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143771401                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143624651                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93703473                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261671474                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.693060                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358096                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61507619                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2040857                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74941366                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.633569                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.173440                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29629648     39.54%     39.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20449881     27.29%     66.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8374402     11.17%     78.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4291309      5.73%     83.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3688453      4.92%     88.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1817687      2.43%     91.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2001211      2.67%     93.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1010405      1.35%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3678370      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74941366                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3678370                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255192535                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376618086                       # The number of ROB writes
system.switch_cpus0.timesIdled                  38263                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1139405                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.848314                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.848314                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.178808                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.178808                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655553531                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197013584                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189249427                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84831424                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30502287                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24787397                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2080497                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12903076                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11917253                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3219693                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        88270                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30617744                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             169150766                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30502287                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15136946                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37208961                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11173717                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6374924                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14994062                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       892891                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83248560                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.510323                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.304402                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46039599     55.30%     55.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3263836      3.92%     59.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2645453      3.18%     62.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6424663      7.72%     70.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1750832      2.10%     72.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2237594      2.69%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1611708      1.94%     76.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          908534      1.09%     77.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18366341     22.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83248560                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.359564                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.993964                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32027581                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6188813                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35786362                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       240610                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9005185                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5213459                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42069                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     202256692                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        84720                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9005185                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34370478                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1332579                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1397886                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33628620                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3513804                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     195140979                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        28452                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1458235                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1091794                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          804                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    273147406                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    911070146                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    911070146                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    167528946                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       105618417                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40035                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22582                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9632560                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18190833                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9275787                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       145629                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2827642                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         184533770                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38568                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146608217                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       286060                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63714152                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    194669591                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6112                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83248560                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.761090                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.887892                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28943428     34.77%     34.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17955748     21.57%     56.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11635351     13.98%     70.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8685239     10.43%     80.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7505518      9.02%     89.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3877079      4.66%     94.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3314084      3.98%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       622825      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       709288      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83248560                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         858000     71.06%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             9      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        174616     14.46%     85.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       174780     14.48%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    122142291     83.31%     83.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2086341      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16227      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14554759      9.93%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7808599      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146608217                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.728230                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1207405                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008236                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    377958457                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    248287115                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    142870974                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147815622                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       549876                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7165280                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2967                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          628                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2380407                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9005185                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         555327                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        79820                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    184572340                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       405594                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18190833                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9275787                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22340                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71689                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          628                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1243796                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1168705                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2412501                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    144274969                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13658344                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2333246                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21257127                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20355936                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7598783                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.700726                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             142966441                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            142870974                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93095275                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        262848001                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.684175                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354179                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98144519                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120530870                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64042269                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32456                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2084685                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74243375                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.623456                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.139594                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28860555     38.87%     38.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20579587     27.72%     66.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8379866     11.29%     77.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4709524      6.34%     84.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3839415      5.17%     89.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1555442      2.10%     91.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1846321      2.49%     93.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       931137      1.25%     95.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3541528      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74243375                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98144519                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120530870                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17920930                       # Number of memory references committed
system.switch_cpus1.commit.loads             11025550                       # Number of loads committed
system.switch_cpus1.commit.membars              16228                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17318011                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108602625                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2453803                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3541528                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           255274986                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          378157216                       # The number of ROB writes
system.switch_cpus1.timesIdled                  40392                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1582864                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98144519                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120530870                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98144519                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.864352                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.864352                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.156936                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.156936                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       649054712                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      197434668                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      186621180                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32456                       # number of misc regfile writes
system.l20.replacements                          6034                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                         1072837                       # Total number of references to valid blocks.
system.l20.sampled_refs                         38802                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.649013                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        11950.703230                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.997532                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3078.694278                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             4.088209                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         17724.516750                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.364707                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000305                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.093954                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000125                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.540909                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        89255                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  89255                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           36793                       # number of Writeback hits
system.l20.Writeback_hits::total                36793                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        89255                       # number of demand (read+write) hits
system.l20.demand_hits::total                   89255                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        89255                       # number of overall hits
system.l20.overall_hits::total                  89255                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         6024                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 6034                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         6024                       # number of demand (read+write) misses
system.l20.demand_misses::total                  6034                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         6024                       # number of overall misses
system.l20.overall_misses::total                 6034                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst       765965                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    589270900                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      590036865                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst       765965                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    589270900                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       590036865                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst       765965                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    589270900                       # number of overall miss cycles
system.l20.overall_miss_latency::total      590036865                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95279                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95289                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        36793                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            36793                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95279                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95289                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95279                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95289                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.063225                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.063323                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.063225                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.063323                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.063225                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.063323                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 76596.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 97820.534529                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 97785.360457                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 76596.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 97820.534529                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 97785.360457                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 76596.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 97820.534529                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 97785.360457                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4344                       # number of writebacks
system.l20.writebacks::total                     4344                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         6024                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            6034                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         6024                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             6034                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         6024                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            6034                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       691758                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    544245489                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    544937247                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       691758                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    544245489                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    544937247                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       691758                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    544245489                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    544937247                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.063225                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.063323                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.063225                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.063323                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.063225                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.063323                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 69175.800000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 90346.196713                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 90311.111535                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 69175.800000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 90346.196713                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 90311.111535                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 69175.800000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 90346.196713                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 90311.111535                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         11968                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          913208                       # Total number of references to valid blocks.
system.l21.sampled_refs                         44736                       # Sample count of references to valid blocks.
system.l21.avg_refs                         20.413269                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         6787.668437                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.030595                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5008.311939                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst            73.363741                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         20886.625288                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.207143                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000367                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.152842                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002239                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.637409                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        59464                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  59464                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           23577                       # number of Writeback hits
system.l21.Writeback_hits::total                23577                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        59464                       # number of demand (read+write) hits
system.l21.demand_hits::total                   59464                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        59464                       # number of overall hits
system.l21.overall_hits::total                  59464                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        11955                       # number of ReadReq misses
system.l21.ReadReq_misses::total                11968                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        11955                       # number of demand (read+write) misses
system.l21.demand_misses::total                 11968                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        11955                       # number of overall misses
system.l21.overall_misses::total                11968                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst       973438                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1145354781                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1146328219                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst       973438                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1145354781                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1146328219                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst       973438                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1145354781                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1146328219                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        71419                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              71432                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        23577                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            23577                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        71419                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               71432                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        71419                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              71432                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.167392                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.167544                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.167392                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.167544                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.167392                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.167544                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 74879.846154                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 95805.502384                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 95782.772309                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 74879.846154                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 95805.502384                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 95782.772309                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 74879.846154                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 95805.502384                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 95782.772309                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3887                       # number of writebacks
system.l21.writebacks::total                     3887                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        11955                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           11968                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        11955                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            11968                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        11955                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           11968                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst       874152                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1052775965                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1053650117                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst       874152                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1052775965                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1053650117                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst       874152                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1052775965                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1053650117                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.167392                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.167544                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.167392                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.167544                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.167392                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.167544                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 67242.461538                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 88061.561271                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 88038.946942                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 67242.461538                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 88061.561271                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 88038.946942                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 67242.461538                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 88061.561271                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 88038.946942                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997530                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015680655                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846692.100000                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997530                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15672994                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15672994                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15672994                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15672994                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15672994                       # number of overall hits
system.cpu0.icache.overall_hits::total       15672994                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       927286                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       927286                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       927286                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       927286                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       927286                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       927286                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15673005                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15673005                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15673005                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15673005                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15673005                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15673005                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 84298.727273                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84298.727273                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 84298.727273                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84298.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 84298.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84298.727273                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       775965                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       775965                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       775965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       775965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       775965                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       775965                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 77596.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 77596.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95279                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191902845                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95535                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2008.717695                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.487121                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.512879                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915965                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084035                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11638433                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11638433                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709427                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709427                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17141                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17141                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19347860                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19347860                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19347860                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19347860                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       350382                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       350382                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           98                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           98                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       350480                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        350480                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       350480                       # number of overall misses
system.cpu0.dcache.overall_misses::total       350480                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   9488092456                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9488092456                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7333458                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7333458                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   9495425914                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9495425914                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   9495425914                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9495425914                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11988815                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11988815                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17141                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17141                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19698340                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19698340                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19698340                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19698340                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029226                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029226                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017792                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017792                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017792                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017792                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 27079.280488                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27079.280488                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 74831.204082                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 74831.204082                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 27092.632715                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27092.632715                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 27092.632715                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27092.632715                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        36793                       # number of writebacks
system.cpu0.dcache.writebacks::total            36793                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       255103                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       255103                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           98                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           98                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       255201                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       255201                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       255201                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       255201                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95279                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95279                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95279                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95279                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95279                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95279                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1424816140                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1424816140                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1424816140                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1424816140                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1424816140                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1424816140                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007947                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007947                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004837                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004837                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004837                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004837                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 14954.146664                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14954.146664                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 14954.146664                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14954.146664                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 14954.146664                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14954.146664                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996727                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020074800                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056602.419355                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996727                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14994045                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14994045                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14994045                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14994045                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14994045                       # number of overall hits
system.cpu1.icache.overall_hits::total       14994045                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1268040                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1268040                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1268040                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1268040                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1268040                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1268040                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14994062                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14994062                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14994062                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14994062                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14994062                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14994062                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 74590.588235                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74590.588235                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 74590.588235                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74590.588235                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 74590.588235                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74590.588235                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       986438                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       986438                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       986438                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       986438                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       986438                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       986438                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 75879.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 75879.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 75879.846154                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 75879.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 75879.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 75879.846154                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71419                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181009155                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 71675                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2525.415487                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.697944                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.302056                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901164                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098836                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10374477                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10374477                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6862925                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6862925                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21965                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21965                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16228                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16228                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17237402                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17237402                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17237402                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17237402                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       153199                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       153199                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       153199                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        153199                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       153199                       # number of overall misses
system.cpu1.dcache.overall_misses::total       153199                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   5723968512                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5723968512                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   5723968512                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5723968512                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   5723968512                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5723968512                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10527676                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10527676                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6862925                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6862925                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21965                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21965                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16228                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16228                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17390601                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17390601                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17390601                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17390601                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014552                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014552                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008809                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008809                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008809                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008809                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 37362.962630                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 37362.962630                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 37362.962630                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 37362.962630                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 37362.962630                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 37362.962630                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23577                       # number of writebacks
system.cpu1.dcache.writebacks::total            23577                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81780                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81780                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        81780                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        81780                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        81780                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        81780                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71419                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71419                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71419                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71419                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71419                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71419                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1617984234                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1617984234                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1617984234                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1617984234                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1617984234                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1617984234                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006784                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006784                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004107                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004107                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004107                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004107                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 22654.815021                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22654.815021                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 22654.815021                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22654.815021                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 22654.815021                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22654.815021                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
