{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551875909726 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551875909730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 06:38:29 2019 " "Processing started: Wed Mar 06 06:38:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551875909730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551875909730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adv_game -c adv_game " "Command: quartus_map --read_settings_files=on --write_settings_files=off adv_game -c adv_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551875909730 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1551875910106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adv_game.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adv_game.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adv_game-rtl " "Found design unit 1: adv_game-rtl" {  } { { "adv_game.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 4/ex 1 - adv game/adv_game.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551875917777 ""} { "Info" "ISGN_ENTITY_NAME" "1 adv_game " "Found entity 1: adv_game" {  } { { "adv_game.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 4/ex 1 - adv game/adv_game.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551875917777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551875917777 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adv_game " "Elaborating entity \"adv_game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1551875917814 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sw adv_game.vhd(97) " "VHDL Process Statement warning at adv_game.vhd(97): inferring latch(es) for signal or variable \"sw\", which holds its previous value in one or more paths through the process" {  } { { "adv_game.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 4/ex 1 - adv game/adv_game.vhd" 97 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1551875917815 "|adv_game"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "v adv_game.vhd(97) " "VHDL Process Statement warning at adv_game.vhd(97): inferring latch(es) for signal or variable \"v\", which holds its previous value in one or more paths through the process" {  } { { "adv_game.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 4/ex 1 - adv game/adv_game.vhd" 97 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1551875917815 "|adv_game"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "win adv_game.vhd(97) " "VHDL Process Statement warning at adv_game.vhd(97): inferring latch(es) for signal or variable \"win\", which holds its previous value in one or more paths through the process" {  } { { "adv_game.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 4/ex 1 - adv game/adv_game.vhd" 97 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1551875917815 "|adv_game"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d adv_game.vhd(97) " "VHDL Process Statement warning at adv_game.vhd(97): inferring latch(es) for signal or variable \"d\", which holds its previous value in one or more paths through the process" {  } { { "adv_game.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 4/ex 1 - adv game/adv_game.vhd" 97 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1551875917815 "|adv_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d adv_game.vhd(97) " "Inferred latch for \"d\" at adv_game.vhd(97)" {  } { { "adv_game.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 4/ex 1 - adv game/adv_game.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551875917815 "|adv_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "win adv_game.vhd(97) " "Inferred latch for \"win\" at adv_game.vhd(97)" {  } { { "adv_game.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 4/ex 1 - adv game/adv_game.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551875917816 "|adv_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v adv_game.vhd(97) " "Inferred latch for \"v\" at adv_game.vhd(97)" {  } { { "adv_game.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 4/ex 1 - adv game/adv_game.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551875917816 "|adv_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sw adv_game.vhd(97) " "Inferred latch for \"sw\" at adv_game.vhd(97)" {  } { { "adv_game.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 4/ex 1 - adv game/adv_game.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551875917816 "|adv_game"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "d VCC " "Pin \"d\" is stuck at VCC" {  } { { "adv_game.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 4/ex 1 - adv game/adv_game.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551875918391 "|adv_game|d"} { "Warning" "WMLS_MLS_STUCK_PIN" "win VCC " "Pin \"win\" is stuck at VCC" {  } { { "adv_game.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 4/ex 1 - adv game/adv_game.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551875918391 "|adv_game|win"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1551875918391 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1551875918470 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1551875919064 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551875919064 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1551875919194 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1551875919194 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1551875919194 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1551875919194 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551875919223 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 06:38:39 2019 " "Processing ended: Wed Mar 06 06:38:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551875919223 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551875919223 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551875919223 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1551875919223 ""}
