#dut
module not_gate(
    input a,
    output y
);

assign y = ~a;

endmodule
#uut
module not_gate_tb;

reg a;
wire y;

not_gate uut(
    .a(a),
    .y(y)
);

initial begin

    $dumpfile("not_gate.vcd");
    $dumpvars(0, not_gate_tb);

    a = 0;
    #10;

    a = 1;
    #10;

    $finish;

end

endmodule
