entity FullAdder is
port(X, Y, Cin: in bit; --se침ales de entrada
    Cout, Suma: out bit); --se침ales de salida
end FullAdder;

architecture Logic of FullAdder is --comportamiento del FullAdder
begin
  Suma <= X xor Y xor Cin after 10 ns; --ecuaci칩n de la suma
  Cout <= (X and Y) or (X and Cin) or (Y and Cin) after 10 ns; --ecuaci칩n del carry out
end Logic;
