
<html><head><title>Introducing SystemVerilog Integration Environment</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="rgirdhar" />
<meta name="CreateDate" content="2020-08-20" />
<meta name="CreateTime" content="1597946151" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes how to use SystemVerilog Integration Environment to generate netlist views." />
<meta name="DocTitle" content="Virtuoso Verilog Environment for SystemVerilog Integration User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Introducing SystemVerilog Integration Environment" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2.1" />
<meta name="Keyword" content="sysverilog" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-08-20" />
<meta name="ModifiedTime" content="1597946151" />
<meta name="NextFile" content="netlistSimulate.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="preface.html" />
<meta name="c_product" content="Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="ICADVM20.1" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso Verilog Environment for SystemVerilog Integration User Guide -- Introducing SystemVerilog Integration Environment" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="ICADVM20.1" />
<meta name="SpaceKey" content="sysverilogICADVM201" />
<meta name="webflare-version" content="2.0" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="sysverilogTOC.html">Contents</a></li><li><a class="prev" href="preface.html" title="Preface">Preface</a></li><li style="float: right;"><a class="viewPrint" href="sysverilog.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="netlistSimulate.html" title="Generating Netlist and Simulating Designs">Generating Netlist and Simulat ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso Verilog Environment for SystemVerilog Integration User Guide<br />Product Version ICADVM20.1, October 2020</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<h1>1
<a id="pgfId-1064395"></a></h1>
<h1>
<a id="pgfId-1051076"></a><hr />
<a id="98672"></a>Introducing SystemVerilog Integration Environment<hr />
</h1>

<p>
<a id="pgfId-1067323"></a>Virtuoso<sup>&#174;</sup> Verilog Environment for SystemVerilog Integration (SystemVerilog Integration Environment) is an environment for generating netlists of SystemVerilog-based digital designs. This environment also integrates with other Cadence tools to simulate and debug designs.</p>
<p>
<a id="pgfId-1056047"></a>This chapter includes the following topics.</p>
<ul><li>
<a id="pgfId-1055757"></a><a href="overview.html#77289">Key Features</a></li><li>
<a id="pgfId-1055784"></a><a href="overview.html#50841">Netlist Generation and Design Simulation Flow</a></li><li>
<a id="pgfId-1055807"></a><a href="overview.html#89250">Tool Requirements</a></li><li>
<a id="pgfId-1055830"></a><a href="overview.html#76579">Graphical User Interface</a></li><li>
<a id="pgfId-1064707"></a><a href="overview.html#63862">About Creating SystemVerilog-Based Designs</a></li></ul>





<h2>
<a id="pgfId-1058042"></a><a id="77289"></a>Key Features</h2>

<p>
<a id="pgfId-1058508"></a>SystemVerilog Integration Environment provides a methodology to netlist and simulate SystemVerilog-based designs. This methodology includes the following stages:</p>
<ol><li>
<a id="pgfId-1066762"></a>Initialize the run directory for storing the netlist and simulation data. </li><li>
<a id="pgfId-1066763"></a>Generate the netlist of the design that describes the connectivity of the design.</li><li>
<a id="pgfId-1066764"></a>Simulate the design using the generated netlist as an input.</li></ol>


<p>
<a id="pgfId-1071341"></a>SystemVerilog Integration Environment provides the following key features and capabilities:</p>
<ul><li>
<a id="pgfId-1071342"></a>A graphical user interface and a command line interface</li><li>
<a id="pgfId-1067361"></a>Various options for configuring netlist generation and design simulation</li><li>
<a id="pgfId-1067362"></a>Support for various SystemVerilog data types, such as release interface, custom, wire, reg, logic, string, and event</li><li>
<a id="pgfId-1071657"></a>Data type progression from leaf-level SystemVerilog cellviews to top-level schematic design hierarchy, and an option to override the progression</li><li>
<a id="pgfId-1071658"></a>Netlist generation for configuration and non-configuration based designs</li><li>
<a id="pgfId-1071659"></a>Netlist generation and simulation of mixed-language design where Verilog and SystemVerilog views coexist at the leaf level</li><li>
<a id="pgfId-1072283"></a>Support for handling packed and unpacked arrays in the design during netlist generation</li><li>
<a id="pgfId-1058334"></a>Awareness of the following file extensions:<ul><li>
<a id="pgfId-1057780"></a>SystemVerilog file extensions <code>.sv,.SV,.svp,.SVP,.svi,.svh,.vlib,.VLIB</code></li><li>
<a id="pgfId-1057823"></a>Verilog file extensions <code>.v</code>, <code>.V</code>, <code>.vp</code>, <code>.VP</code>, <code>.vs</code>, and <code>.VS</code></li><li>
<a id="pgfId-1057824"></a>Other user-specified Verilog and SystemVerilog file extensions</li></ul></li><li>
<a id="pgfId-1057825"></a>Design simulation in the following modes:<ul><li>
<a id="pgfId-1062355"></a>Interactive mode that lets you choose the compilation, elaboration, and simulation steps to perform</li><li>
<a id="pgfId-1059189"></a>Batch mode that performs all steps</li></ul></li><li>
<a id="pgfId-1059591"></a>Integration with Cadence<sup>&#174;</sup> SimVision to let you simulate and debug designs in  interactive mode</li></ul>














<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1060621"></a>The Cadence<sup>&#174;</sup> SimVision is a simulation analysis environment for debugging digital, analog, or mixed-signal designs written in Verilog, SystemVerilog, VHDL, SystemC, or a combination of those languages. For more information, see the <em>SimVision User Guide</em>. </div>

<h2>
<a id="pgfId-1058187"></a><a id="50841"></a>Netlist Generation and Design Simulation Flow</h2>

<p>
<a id="pgfId-1058188"></a>The following figure illustrates the flow through which SystemVerilog Integration Environment generates a netlist of a design and simulates that design.</p>

<p>
<a id="pgfId-1058246"></a></p>
<div class="webflare-div-image">
<img width="668" height="595" src="images/overview-2.gif" /></div>

<p>
<a id="pgfId-1063592"></a>The generic steps for using SystemVerilog Integration Environment are as follows:</p>
<ol><li>
<a id="pgfId-1063593"></a>Create your design. The design can have Verilog and SystemVerilog cellviews coexisting at the leaf level. <br /><div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1059249"></a>Virtuoso lets you create a SystemVerilog text-only cellview and a symbol for it, which you can integrate in your design. For details, see <a href="overview.html#63862">&#8220;About Creating SystemVerilog-Based Designs&#8221;</a>.</div></li><li>
<a id="pgfId-1058977"></a>Open the top cellview of the design in Virtuoso Schematic Editor L or XL and launch SystemVerilog Integration Environment. You can open the schematic view or the configuration view of the design.<br />
<a id="pgfId-1059016"></a>For details, see <a href="overview.html#36996">&#8220;Launching the Graphical User Interface&#8221;</a>.</li><li>
<a id="pgfId-1059008"></a>Initialize the run directory for netlist generation and design simulation. <br />
<a id="pgfId-1059527"></a>For details, see <a href="netlistSimulate.html#53736">&#8220;Initializing the Run Directory&#8221;</a>.</li><li>
<a id="pgfId-1070420"></a>Set options for netlist generation and generate the netlist of the design.<br />
<a id="pgfId-1070421"></a>SystemVerilog Integration Environment also creates a map file containing:<ul><li>
<a id="pgfId-1070422"></a>The netlist configuration options.</li><li>
<a id="pgfId-1064232"></a>Map of the names used in the netlist and their corresponding name in the design.</li></ul><br />
<a id="pgfId-1064106"></a>You can view contents of the netlist and the map file.<br />
<a id="pgfId-1071394"></a>For details, see <a href="netlistSimulate.html#86449">&#8220;Netlisting a Design&#8221;</a>.</li><li>
<a id="pgfId-1071395"></a>Set options for simulating the design. You can also set the testbench and stimulus. Then choose the batch or interactive mode and start the simulation. <br />
<a id="pgfId-1064141"></a>If you choose the interactive mode, SystemVerilog Integration Environment launches SimVision to simulate the design after the design compilation and elaboration is complete. <br />
<a id="pgfId-1063485"></a>If you choose the batch mode, the environment simulates the design in the background. The environment provides a window to monitor the status of design simulation in the batch mode. <br />
<a id="pgfId-1069005"></a>For details, see <a href="netlistSimulate.html#80483">&#8220;Simulating a Design&#8221;</a>. </li><li>
<a id="pgfId-1069006"></a>Analyze simulation results as required. </li></ol>
















<p>
<a id="pgfId-1069007"></a>If you encounter issues using SystemVerilog Integration Environment, refer to the log that the environment displays in the Virtuoso CIW. It also displays the status of the last operation on the main form. </p>

<h2>
<a id="pgfId-1059420"></a><a id="89250"></a>Tool Requirements</h2>

<p>
<a id="pgfId-1059421"></a>You launch SystemVerilog Integration Environment from the Virtuoso Schematic Editor L or XL. </p>
<p>
<a id="pgfId-1060871"></a>To perform its operations, SystemVerilog Integration Environment requires the following tools:</p>
<ul><li>
<a id="pgfId-1060901"></a>Cadence <code>xrun</code> utility <br />
<a id="pgfId-1060902"></a>The <code>xrun</code> utility is used to simulate a design. It specifies all the input files and options in a single command line. <br />
<a id="pgfId-1063921"></a>The <code>xrun</code> utility can take SystemVerilog and Verilog files as inputs. The utility uses the Native Code tools to compile, elaborate, and simulate the design. <br /><div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1073535"></a>The executable and log file names will depend on the simulator being used. For the changes in the executable and log file names when using the Xcelium simulator, see <a href="app_Xcelium.html#80897">Running Simulations with Xcelium</a></div></li><li>
<a id="pgfId-1060200"></a>Cadence Native Code (NC) tools<br />
<a id="pgfId-1060201"></a>The xrun utility uses the following NC tools to simulate designs:<ul><li>
<a id="pgfId-1060195"></a>Native Code Compiler (xmvlog) compiles SystemVerilog and Verilog-based designs.</li><li>
<a id="pgfId-1063771"></a>Native Code Elaborator (xmelab) gathers various portions of a design and creates a snapshot for simulation.</li><li>
<a id="pgfId-1063812"></a>Native Code Simulator (xmsim) simulates the design in the batch mode.<br /><div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1063848"></a>The <code>xrun</code> utility uses the input filename extension to determine the compiler it should use to compile the input files. To compile SystemVerilog files, the utility runs xmvlog with the <code>-sv</code> option.</div></li></ul></li><li>
<a id="pgfId-1070870"></a>Cadence SimVision <br />
<a id="pgfId-1073203"></a>SimVision provides an environment for simulating and debugging digital designs written in SystemVerilog or a mix of Verilog and SystemVerilog languages. SystemVerilog Integration Environment launches this tool after design compilation and elaboration is completed in the interactive mode.</li></ul>












<h2>
<a id="pgfId-1073205"></a><a id="76579"></a>Graphical User Interface</h2>

<p>
<a id="pgfId-1073206"></a>You can use SystemVerilog Integration Environment from its graphical user interface and command line interface. </p>
<p>
<a id="pgfId-1061077"></a>This section provides information on the following topics:</p>
<ul><li>
<a id="pgfId-1061083"></a><a href="overview.html#36996">Launching the Graphical User Interface</a></li><li>
<a id="pgfId-1061109"></a><a href="overview.html#18950">Understanding the Graphical User Interface</a></li></ul>

<p>
<a id="pgfId-1061110"></a>For information on the command line interface, see <a href="netlistSimulate.html#49860">&#8220;Using Standalone Mode&#8221;</a>.</p>
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1061111"></a>SystemVerilog Integration Environment and the Virtuoso<sup>&#174;</sup> Verilog Environment for NC-Verilog Integration have a similar user interface.</div>

<h3>
<a id="pgfId-1060423"></a><a id="36996"></a>Launching the Graphical User Interface</h3>

<p>
<a id="pgfId-1060415"></a>To launch the graphical user interface of SystemVerilog Integration Environment:</p>
<ol><li>
<a id="pgfId-1060535"></a>Open the top cell of your SystemVerilog-based design in Virtuoso Schematic Editor L or XL. You can open the top cell using the schematic view or the configuration view. </li><li>
<a id="pgfId-1060581"></a>Choose <em>Launch &#8212; Plugins &#8212; Simulation &#8212; SystemVerilog</em>. The main form of SystemVerilog Integration Environment appears.<br />
<a id="pgfId-1067873"></a><div class="webflare-div-image">
<img width="668" height="460" src="images/overview-3.gif" /></div></li></ol>




<h3>
<a id="pgfId-1058478"></a><a id="18950"></a>Understanding the Graphical User Interface<a id="sysVlogUserInterface"></a></h3>

<p>
<a id="pgfId-1057920"></a>The following figure illustrates the main form of SystemVerilog Integration Environment.</p>

<p>
<a id="pgfId-1056192"></a></p>
<div class="webflare-div-image">
<img width="668" height="434" src="images/overview-4.gif" /></div>

<p>
<a id="pgfId-1061176"></a>The following table describes the main form components.</p>

<p>
<a id="pgfId-1061238"></a></p>
<table class="webflareTable" id="#id1061260">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<p>
<a id="pgfId-1061262"></a><strong>Component</strong></p>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<p>
<a id="pgfId-1061264"></a><strong>Description</strong></p>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1061266"></a>Menu bar</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1061268"></a>Access the following menus to perform various operations.</p>

<ul><li>
<a id="pgfId-1061499"></a><em>Commands</em>: Access options to initialize the run directory, generate the netlist, specify the testbench and stimulus, and simulate the design.</li><li>
<a id="pgfId-1061500"></a><em>Setup</em>: Access the forms for setting netlist generation options and simulation options.</li><li>
<a id="pgfId-1061520"></a><em>Results</em>: Access options to view the netlist and map. Also access the job monitoring window to view the batch simulation status.</li><li>
<a id="pgfId-1061346"></a><em>Help</em>: Access help on using SystemVerilog Integration Environment.</li></ul>




</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1061270"></a>Toolbar</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1061272"></a>Click the following shortcut toolbar option to perform tasks.</p>

<ul><li>
<a id="pgfId-1061750"></a><em>Initialize Design</em>: Initialize the run directory for netlist generation and design simulation. </li><li>
<a id="pgfId-1061751"></a><em>Generate Netlist</em>: Generate a hierarchical netlist of the design in the run directory using the netlist generation settings. <br />
<a id="pgfId-1062587"></a>This option becomes available after you initialize the run directory.</li><li>
<a id="pgfId-1062588"></a><em>Simulate</em>: Simulates the design in interactive or batch mode using the simulation settings.<br />
<a id="pgfId-1061955"></a>This option becomes available after you generate a netlist of the design.</li></ul>





</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1061274"></a>Status message</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1062059"></a>Shows the status of the last operation. The status can be:</p>

<ul><li>
<a id="pgfId-1066209"></a><code>Uninitialized</code>: The run directory must be initialized before you can netlist and simulate the design.</li><li>
<a id="pgfId-1066239"></a><code>Ready</code>: The run directory has been initialized and you can start generating the netlist. </li><li>
<a id="pgfId-1066375"></a><code>Netlisting Succeeded</code>: The netlist has been generated and you can start simulating the design.</li><li>
<a id="pgfId-1066376"></a><code>Compiling Design</code>: Design compilation is in progress.</li><li>
<a id="pgfId-1066407"></a><code>Compilation Successful</code>: The design files have been compiled.</li><li>
<a id="pgfId-1066402"></a><code>Elaborating Design</code>: Design elaboration is in progress.</li><li>
<a id="pgfId-1066456"></a><code>Elaboration Successful</code>: The design has been elaborated and you can start the simulation.</li><li>
<a id="pgfId-1066416"></a><code>SimVision Launched</code>: SystemVerilog Integration Environment has launched SimVision for interactive design simulation.</li><li>
<a id="pgfId-1066471"></a><code>Batch Simulation</code>: SystemVerilog Integration Environment is simulating or has simulated the design in the batch mode using the xmsim tool.</li></ul>









</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1061278"></a>Run directory</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1062167"></a>Specify the run directory for storing the netlist, simulation, and waveform data.</p>
<p>
<a id="pgfId-1063182"></a>For details, see <a href="netlistSimulate.html#53736">&#8220;Initializing the Run Directory&#8221;</a>.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1061282"></a>Design details</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1061284"></a>Specify the library, cell, and view of the top-level design. By default, the environment displays the library, cell, and view of the design opened in Virtuoso Schematic Editor, from where you launched the environment. You can change this design reference.</p>
<p>
<a id="pgfId-1065552"></a>For details, see <a href="netlistSimulate.html#53736">&#8220;Initializing the Run Directory&#8221;</a>.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1063323"></a>Simulation mode options</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">

<p>
<a id="pgfId-1063336"></a>Specify the simulation mode. You can select <em>Interactive</em> or <em>Batch</em> mode of simulation. </p>
<p>
<a id="pgfId-1068385"></a>For details, see <a href="netlistSimulate.html#80483">&#8220;Simulating a Design&#8221;</a>.</p>

</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1063319"></a>Help text</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1063321"></a>Displays help tips on the selected user-interface component.</p>
</td>
</tr>
</tbody></table>
<h2>
<a id="pgfId-1064628"></a><a id="63862"></a>About Creating SystemVerilog-Based Designs</h2>

<p>
<a id="pgfId-1064629"></a>Virtuoso lets you create a SystemVerilog text-only cellview and a symbol for this cellview, which you can use in your SystemVerilog-based design. You can create and manage your design using the Virtuoso Schematic Editor, and netlist and simulate this design using SystemVerilog Integration Environment.</p>
<p>
<a id="pgfId-1064655"></a>For information on working with designs, see the <em><a actuate="user" class="URL" href="../comphelp/comphelpTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso Schematic Editor L User Guide</a></em>.</p>
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1072645"></a>Virtuoso provides support for handling packed and unpacked arrays during SystemVerilog symbol generation.</div>
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1073583"></a>You can create a SystemVerilog cellview and its symbol using the procedure described below. You can import text cellviews from Verilog, SystemVerilog, Verilog-AMS, VHDL, and VHDL-AMS text files into the DFII environment using the <code>cdsTextTo5x</code> command. This command also lets you generate the symbol views of the imported cellviews. For details, see <em><a actuate="user" class="URL" href="../virtuosoImportTools/cdsTextTo5x.html#firstpage" show="replace" xml:link="simple">Importing Design Data by Using cdsTextTo5x</a></em>. You can also use this command to create text cellviews (5x structure), symbol views, and shadow database for SPICE, Spectre, DSPF, and PSpice.</div>
<p>
<a id="pgfId-1073748"></a>You can also generate the text database for a given cellview without opening the Text Editor, using the <a href="../text_editor/app_te_api.html#hdlGenerateTextDatabase">hdlGenerateTextDatabase</a> SKILL function:</p>
<p>
<a id="pgfId-1064630"></a><a id="hdlGenerateTextDatabase"></a>To create a SystemVerilog cellview and symbol:</p>
<ol><li>
<a id="pgfId-1064794"></a>Choose <em>File &#8212; New &#8212; Cellview</em> from the Virtuoso menu. The New File form appears.<br />
<a id="pgfId-1064795"></a><div class="webflare-div-image">
<img width="668" height="369" src="images/overview-5.gif" /></div></li><li>
<a id="pgfId-1065015"></a>Specify the cellview details.<br /><table class="webflareTable" id="#id1064990">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1064992">
<a id="pgfId-1064992"></a>Field</span>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1064994">
<a id="pgfId-1064994"></a>Details</span>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1064996"></a><em>Library</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1064998"></a>Select the library to which you want to add the new cell.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1065000"></a><em>Cell</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1065002"></a>Enter the name of the new cell.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1065004"></a><em>View</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1065006"></a>Specify the default view as required.</p>
<p>
<a id="pgfId-1069367"></a>If you leave this field blank and select a view type from the <em>Type</em> list, the field automatically displays the default view of the selected type,</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1065008"></a><em>Type</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1065010"></a>Select <code>systemVerilogText</code> from the list of view types. </p>
<p>
<a id="pgfId-1069384"></a>If the <em>View</em> field is blank, it updates to display <code>systemVerilog</code>.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1065012"></a>Open with</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1065014"></a>Select the default Text Editor.</p>
</td>
</tr>
</tbody></table></li><li>
<a id="pgfId-1065067"></a>Click <em>OK</em>. <br />
<a id="pgfId-1069738"></a>Virtuoso creates a blank SystemVerilog cellview and stores it as <span class="webflare-courier-new" style="white-space:pre"><em>LibraryName</em></span><code>/</code><span class="webflare-courier-new" style="white-space:pre"><em>cellName</em></span><code>/</code><span class="webflare-courier-new" style="white-space:pre"><em>viewName</em></span><code>/verilog.sv</code>. It also displays this file in Virtuoso Text Editor.</li><li>
<a id="pgfId-1069739"></a>Add your SystemVerilog cellview code and save the file. <br />
<a id="pgfId-1069740"></a>Virtuoso parses the file. It prompts you to correct any syntax errors in the file. <br />
<a id="pgfId-1069703"></a>The following figure illustrates an example of a SystemVerilog cell. <br />
<a id="pgfId-1069707"></a><div class="webflare-div-image">
<img width="668" height="498" src="images/overview-6.gif" /></div>
<a id="pgfId-1065616"></a>After parsing the file that does not have any syntax errors, Virtuoso prompts you to save its symbol.</li><li>
<a id="pgfId-1065205"></a>Click <em>Yes</em> on the prompt to save the symbol of the new cell.</li></ol>

















<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1065706"></a>Virtuoso CIW displays logs to indicate the status of the SystemVerilog cellview and symbol creation. Following are example logs:</div>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1065718"></a>Cellview can_counter symbol does not exist.</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1065719"></a>Symbol (can_counter symbol) generated and saved in library:demo_lib.</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1065720"></a>Processing Completed</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1065707"></a>  errors:0, warnings:0</pre>

<p>
<a id="pgfId-1065655"></a>To open the new cellview or symbol for verification:</p>
<ol><li>
<a id="pgfId-1065253"></a>Choose <em>File &#8212; Open </em>from the Virtuoso menu. The Open File form appears.</li><li>
<a id="pgfId-1065213"></a>Select the library, cell, and view of the new cellview file. You can choose to view the symbol or the SystemVerilog text-only view.</li><li>
<a id="pgfId-1065286"></a>Click <em>OK</em>. You can verify the text-only SystemVerilog view or symbol. See the following figure.</li></ol>


<p>
<a id="pgfId-1075512"></a>To create a SystemVerilog package view:</p>
<ol><li>
<a id="pgfId-1075513"></a>Choose <em>File &#8212; New &#8212; Cellview</em> from the Virtuoso menu. The New File form appears.<br />
<a id="pgfId-1075517"></a><div class="webflare-div-image">
<img width="668" height="343" src="images/overview-7.gif" /></div></li><li>
<a id="pgfId-1075546"></a>Specify the package view details.<br /><table class="webflareTable" id="#id1075518">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1075520">
<a id="pgfId-1075520"></a>Field</span>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1075522">
<a id="pgfId-1075522"></a>Details</span>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1075524"></a><em>Library</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1075526"></a>Select the library to which you want to add the new package.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1075528"></a><em>Cell</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1075530"></a>Enter the name of the new package.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1075532"></a><em>View</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1075534"></a>Specify the default view as required.</p>
<p>
<a id="pgfId-1075535"></a>If you leave this field blank and select a view type from the <em>Type</em> list, the field automatically displays the default view of the selected type,</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1075537"></a><em>Type</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1075539"></a>Select <code>systemVerilogPackageText</code> from the list of view types. </p>
<p>
<a id="pgfId-1075540"></a>If the <em>View</em> field is blank, it updates to display <code>systemVerilogPackage</code>.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1075543"></a>Open with</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1075545"></a>Select the default Text Editor.</p>
</td>
</tr>
</tbody></table></li><li>
<a id="pgfId-1075547"></a>Click <em>OK</em>. <br />
<a id="pgfId-1075548"></a>Virtuoso creates a blank SystemVerilog cellview and stores it as <span class="webflare-courier-new" style="white-space:pre"><em>LibraryName</em></span><code>/</code><span class="webflare-courier-new" style="white-space:pre"><em>cellName</em></span><code>/</code><span class="webflare-courier-new" style="white-space:pre"><em>viewName</em></span><code>/package.sv</code>. It also displays this file in Virtuoso Text Editor.</li><li>
<a id="pgfId-1075549"></a>Add your SystemVerilog package view code and close the file. <br />
<a id="pgfId-1075714"></a>Virtuoso parses the file. It prompts you to correct any syntax errors in the file. <br />
<a id="pgfId-1065998"></a><div class="webflare-div-image">
<img width="668" height="642" src="images/overview-8.gif" /></div></li></ol>













<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="preface.html" id="prev" title="Preface">Preface</a></em></b><b><em><a href="netlistSimulate.html" id="nex" title="Generating Netlist and Simulating Designs">Generating Netlist and Simulat ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>