-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                kjr115@EEWS104A-009                                 
-- Generated date:              Tue May 03 14:41:16 +0100 2016                      

Solution Settings: Render.v16
  Current state: extract
  Project: RenderBlock
  
  Design Input Files Specified
    $PROJECT_HOME/src/Render.cpp
      $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /Render/core                        5 2621441    2621441            0  0          
    Design Total:                       5 2621441    2621441            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                          Area Score Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------------- ---------- ---------- ----- ---------- -----------
    [Lib: mgc_Altera-Cyclone-III-6_beh_psr]                                                    
    mgc_add(21,0,2,1,21)                        22.000     22.000 2.033          1           1 
    mgc_add(4,0,4,0,4)                           5.293      5.293 0.854          2           2 
    mgc_and(21,2)                               15.326     15.326 0.263          0           1 
    mgc_mux(12,1,2)                             11.033     11.033 0.369          0           1 
    mgc_not(1)                                   0.000      0.000 0.000          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                   0.000      0.000 0.000          0           1 
    mgc_reg_pos(12,0,0,1,1,0,0)                  0.000      0.000 0.000          0           1 
    mgc_reg_pos(21,0,0,1,1,0,0)                  0.000      0.000 0.000          0           2 
    [Lib: mgc_ioport]                                                                          
    mgc_out_stdreg(1,12)                         0.000      0.000 0.000          1           1 
                                                                                               
    TOTAL AREA (After Assignment):              58.946     59.000                              
    
  Area Scores
                      Post-Scheduling Post-DP & FSM Post-Assignment 
    ----------------- --------------- ------------- ---------------
    Total Area Score:     32.6          97.2            58.9        
    Total Reg:             0.0           0.0             0.0        
                                                                    
    DataPath:             32.6 (100%)   97.2 (100%)     58.9 (100%) 
      MUX:                 0.0          49.3  (51%)     11.0  (19%) 
      FUNC:               32.6 (100%)   32.6  (34%)     32.6  (55%) 
      LOGIC:               0.0          15.3  (16%)     15.3  (26%) 
      BUFFER:              0.0           0.0             0.0        
      MEM:                 0.0           0.0             0.0        
      ROM:                 0.0           0.0             0.0        
      REG:                 0.0           0.0             0.0        
                                                                    
    
    FSM:                   0.0           0.0             0.0        
      FSM-REG:             0.0           0.0             0.0        
      FSM-COMB:            0.0           0.0             0.0        
                                                                    
    
  Register-to-Variable Mappings
    Register                   Size(bits) Gated Register CG Opt Done Variables                                             
    -------------------------- ---------- -------------- ----------- -----------------------------------------------------
    for:i#1.sva                        21                            for:i#1.sva                                           
    for:i#1.sva#1                      21                            for:i#1.sva#1                                         
    v_out:rsc:mgc_out_stdreg.d         12                            v_out:rsc:mgc_out_stdreg.d                            
    for:slc.itm                         1                            for:slc.itm                                           
                                                                                                                           
    Total:                             55              0           0 (Total Gating Ratio: 0.00, CG Opt Gating Ratio: 0.00) 
    
  Timing Report
    Critical Path
      Max Delay:  2.886477
      Slack:      17.113523
      
      Path                                          Startpoint                                  Endpoint                                    Delay  Slack   
      --------------------------------------------- ------------------------------------------- ------------------------------------------- ------ -------
      1                                             Render:core/reg(for:i#1.sva)                Render:core/reg(for:slc.itm)                2.8865 17.1135 
                                                                                                                                                           
        Instance                                    Component                                                                               Delta  Delay   
        --------                                    ---------                                                                               -----  -----   
        Render:core/reg(for:i#1.sva)                mgc_reg_pos_21_0_0_1_1_0_0                                                              0.0000 0.0000  
        Render:core/for:i#1.sva                                                                                                             0.0000 0.0000  
        Render:core/for:acc#2                       mgc_add_21_0_2_1_21                                                                     2.0329 2.0329  
        Render:core/for:i#1.sva#2                                                                                                           0.0000 2.0329  
        Render:core/slc(for:i#1.sva#2)                                                                                                      0.0000 2.0329  
        Render:core/slc(for:i#1.sva#2).itm                                                                                                  0.0000 2.0329  
        Render:core/for:acc                         mgc_add_4_0_4_0_4                                                                       0.8536 2.8865  
        Render:core/for:acc.itm                                                                                                             0.0000 2.8865  
        Render:core/for:slc                                                                                                                 0.0000 2.8865  
        Render:core/for:slc.itm#1                                                                                                           0.0000 2.8865  
        Render:core/reg(for:slc.itm)                mgc_reg_pos_1_0_0_1_1_0_0                                                               0.0000 2.8865  
                                                                                                                                                           
      2                                             Render:core/reg(for:i#1.sva)                Render:core/reg(for:slc.itm)                2.0329 17.9671 
                                                                                                                                                           
        Instance                                    Component                                                                               Delta  Delay   
        --------                                    ---------                                                                               -----  -----   
        Render:core/reg(for:i#1.sva)                mgc_reg_pos_21_0_0_1_1_0_0                                                              0.0000 0.0000  
        Render:core/for:i#1.sva                                                                                                             0.0000 0.0000  
        Render:core/for:acc#2                       mgc_add_21_0_2_1_21                                                                     2.0329 2.0329  
        Render:core/for:i#1.sva#2                                                                                                           0.0000 2.0329  
        Render:core/slc(for:i#1.sva#2)                                                                                                      0.0000 2.0329  
        Render:core/slc(for:i#1.sva#2).itm                                                                                                  0.0000 2.0329  
        Render:core/for:acc                         mgc_add_4_0_4_0_4                                                                       0.8536 2.8865  
        Render:core/for:acc.itm                                                                                                             0.0000 2.8865  
        Render:core/for:slc                                                                                                                 0.0000 2.8865  
        Render:core/for:slc.itm#1                                                                                                           0.0000 2.8865  
        Render:core/reg(for:slc.itm)                mgc_reg_pos_1_0_0_1_1_0_0                                                               0.0000 2.8865  
                                                                                                                                                           
      3                                             Render:core/reg(for:i#1.sva)                Render:core/reg(v_out:rsc:mgc_out_stdreg.d) 1.2225 18.7775 
                                                                                                                                                           
        Instance                                    Component                                                                               Delta  Delay   
        --------                                    ---------                                                                               -----  -----   
        Render:core/reg(for:i#1.sva)                mgc_reg_pos_21_0_0_1_1_0_0                                                              0.0000 0.0000  
        Render:core/for:i#1.sva                                                                                                             0.0000 0.0000  
        Render:core/slc(for:i#1.sva)                                                                                                        0.0000 0.0000  
        Render:core/slc(for:i#1.sva).itm                                                                                                    0.0000 0.0000  
        Render:core/for:if:acc                      mgc_add_4_0_4_0_4                                                                       0.8536 0.8536  
        Render:core/for:if:acc.itm                                                                                                          0.0000 0.8536  
        Render:core/for:slc#1                                                                                                               0.0000 0.8536  
        Render:core/for:slc#1.itm                                                                                                           0.0000 0.8536  
        Render:core/for:if:exs                                                                                                              0.0000 0.8536  
        Render:core/for:if:exs.itm                                                                                                          0.0000 0.8536  
        Render:core/mux#1                           mgc_mux_12_1_2                                                                          0.3690 1.2225  
        Render:core/mux#1.itm                                                                                                               0.0000 1.2225  
        Render:core/reg(v_out:rsc:mgc_out_stdreg.d) mgc_reg_pos_12_0_0_1_1_0_0                                                              0.0000 1.2225  
                                                                                                                                                           
      4                                             Render:core/reg(v_out:rsc:mgc_out_stdreg.d) Render:core/reg(v_out:rsc:mgc_out_stdreg.d) 0.3690 19.6310 
                                                                                                                                                           
        Instance                                    Component                                                                               Delta  Delay   
        --------                                    ---------                                                                               -----  -----   
        Render:core/reg(v_out:rsc:mgc_out_stdreg.d) mgc_reg_pos_12_0_0_1_1_0_0                                                              0.0000 0.0000  
        Render:core/v_out:rsc:mgc_out_stdreg.d                                                                                              0.0000 0.0000  
        Render:core/mux#1                           mgc_mux_12_1_2                                                                          0.3690 0.3690  
        Render:core/mux#1.itm                                                                                                               0.0000 0.3690  
        Render:core/reg(v_out:rsc:mgc_out_stdreg.d) mgc_reg_pos_12_0_0_1_1_0_0                                                              0.0000 0.3690  
                                                                                                                                                           
      5                                             Render:core/Render:core:fsm:inst            Render:core/reg(v_out:rsc:mgc_out_stdreg.d) 0.3690 19.6310 
                                                                                                                                                           
        Instance                                    Component                                                                               Delta  Delay   
        --------                                    ---------                                                                               -----  -----   
        Render:core/Render:core:fsm:inst            Render:core:fsm                                                                         0.0000 0.0000  
        Render:core/fsm_output                                                                                                              0.0000 0.0000  
        Render:core/slc(fsm_output)#1                                                                                                       0.0000 0.0000  
        Render:core/slc(fsm_output)#1.itm                                                                                                   0.0000 0.0000  
        Render:core/mux#1                           mgc_mux_12_1_2                                                                          0.3690 0.3690  
        Render:core/mux#1.itm                                                                                                               0.0000 0.3690  
        Render:core/reg(v_out:rsc:mgc_out_stdreg.d) mgc_reg_pos_12_0_0_1_1_0_0                                                              0.0000 0.3690  
                                                                                                                                                           
      6                                             Render:core/reg(for:i#1.sva#1)              Render:core/reg(for:i#1.sva)                0.2625 19.7375 
                                                                                                                                                           
        Instance                                    Component                                                                               Delta  Delay   
        --------                                    ---------                                                                               -----  -----   
        Render:core/reg(for:i#1.sva#1)              mgc_reg_pos_21_0_0_1_1_0_0                                                              0.0000 0.0000  
        Render:core/for:i#1.sva#1                                                                                                           0.0000 0.0000  
        Render:core/and                             mgc_and_21_2                                                                            0.2625 0.2625  
        Render:core/and.itm                                                                                                                 0.0000 0.2625  
        Render:core/reg(for:i#1.sva)                mgc_reg_pos_21_0_0_1_1_0_0                                                              0.0000 0.2625  
                                                                                                                                                           
      7                                             Render:core/Render:core:fsm:inst            Render:core/reg(for:i#1.sva)                0.2625 19.7375 
                                                                                                                                                           
        Instance                                    Component                                                                               Delta  Delay   
        --------                                    ---------                                                                               -----  -----   
        Render:core/Render:core:fsm:inst            Render:core:fsm                                                                         0.0000 0.0000  
        Render:core/fsm_output                                                                                                              0.0000 0.0000  
        Render:core/slc(fsm_output)#2                                                                                                       0.0000 0.0000  
        Render:core/slc(fsm_output)#2.itm                                                                                                   0.0000 0.0000  
        Render:core/exs                                                                                                                     0.0000 0.0000  
        Render:core/exs.itm                                                                                                                 0.0000 0.0000  
        Render:core/and                             mgc_and_21_2                                                                            0.2625 0.2625  
        Render:core/and.itm                                                                                                                 0.0000 0.2625  
        Render:core/reg(for:i#1.sva)                mgc_reg_pos_21_0_0_1_1_0_0                                                              0.0000 0.2625  
                                                                                                                                                           
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                    Port            Slack (Delay) Messages 
      ------------------------------------------- ------------- ------- ------- --------
      Render:core/reg(for:i#1.sva)                and.itm       19.7375  0.2625          
      Render:core/reg(v_out:rsc:mgc_out_stdreg.d) mux#1.itm     18.7775  1.2225          
      Render:core/reg(for:slc.itm)                for:slc.itm#1 17.1135  2.8865          
      Render:core/reg(for:i#1.sva#1)              for:i#1.sva#2 17.1135  2.8865          
      Render                                      v_out:rsc.z   20.0000  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   21     1 
    -                    4     2 
    and                          
    -                    2     1 
    mux                          
    -                    1     1 
    not                          
    -                    1     1 
    reg                          
    -                   21     2 
    -                   12     1 
    -                    1     1 
    write_port                   
    -                   12     1 
    
  End of Report
