verilator -cc --exe -x-assign fast -Wall --assert --coverage-line -Wno-WIDTHEXPAND -Wno-BLKSEQ -Wno-VARHIDDEN -Wno-WIDTHTRUNC -Wno-UNUSEDSIGNAL -f input.vc top_module.v sim-main.cpp rfuzz-harness.cpp
%Error-BLKANDNBLK: top_module.v:7:25: Unsupported: Blocked and non-blocking assignments to same variable: 'predict_history'
    7 |     output logic [31:0] predict_history,
      |                         ^~~~~~~~~~~~~~~
                   top_module.v:15:20: ... Location of blocking assignment
   15 |    predict_history = 0;
      |                    ^
                   top_module.v:18:21: ... Location of nonblocking assignment
   18 |     predict_history <= {train_history, train_taken};
      |                     ^~
                   ... For error description see https://verilator.org/warn/BLKANDNBLK?v=5.032
%Error-BLKANDNBLK: top_module.v:7:25: Unsupported: Blocked and non-blocking assignments to same variable: 'predict_history'
    7 |     output logic [31:0] predict_history,
      |                         ^~~~~~~~~~~~~~~
                   top_module.v:15:20: ... Location of blocking assignment
   15 |    predict_history = 0;
      |                    ^
                   top_module.v:20:21: ... Location of nonblocking assignment
   20 |     predict_history <= {predict_history, predict_taken};
      |                     ^~
%Error: Exiting due to 2 error(s)
        ... See the manual at https://verilator.org/verilator_doc.html for more assistance.
make: *** [run] Error 1
