#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Jul 22 11:20:43 2019
# Process ID: 3764
# Current directory: C:/Users/lsneler/Desktop/Repository/DCT/DCT
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6872 C:\Users\lsneler\Desktop\Repository\DCT\DCT\DCT.xpr
# Log file: C:/Users/lsneler/Desktop/Repository/DCT/DCT/vivado.log
# Journal file: C:/Users/lsneler/Desktop/Repository/DCT/DCT\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/ViINFO: [IP_Flow 19-2313open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 764.332 ; gain = 22.059
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DCT' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_DCT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/sources_1/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/new/tb_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4452bdac857f45c49b0b6db2118e3c55 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_DCT_behav xil_defaultlib.tb_DCT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.DCT_fp
Compiling module xil_defaultlib.DCT_int
Compiling module xil_defaultlib.DCT
Compiling module xil_defaultlib.tb_DCT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_DCT_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav/xsim.dir/tb_DCT_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav/xsim.dir/tb_DCT_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Jul 22 11:23:23 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Jul 22 11:23:23 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 810.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_DCT_behav -key {Behavioral:sim_1:Functional:tb_DCT} -tclbatch {tb_DCT.tcl} -view {C:/Users/lsneler/Desktop/Repository/DCT/DCT/tb_DCT_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/Users/lsneler/Desktop/Repository/DCT/DCT/tb_DCT_behav.wcfg
source tb_DCT.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 810.602 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_DCT_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 810.602 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DCT' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_DCT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/sources_1/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/new/tb_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4452bdac857f45c49b0b6db2118e3c55 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_DCT_behav xil_defaultlib.tb_DCT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.DCT_fp
Compiling module xil_defaultlib.DCT_int
Compiling module xil_defaultlib.DCT
Compiling module xil_defaultlib.tb_DCT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_DCT_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 812.754 ; gain = 0.000
save_wave_config {C:/Users/lsneler/Desktop/Repository/DCT/DCT/tb_DCT_behav.wcfg}
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DCT' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_DCT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_fp
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_fp.v:211]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DCT' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_DCT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/sources_1/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/new/tb_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4452bdac857f45c49b0b6db2118e3c55 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_DCT_behav xil_defaultlib.tb_DCT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port state on this module [C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT.v:72]
ERROR: [VRFC 10-2063] Module <DCT_int> not found while processing module instance <mod2> [C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT.v:77]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DCT' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_DCT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/sources_1/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/new/tb_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4452bdac857f45c49b0b6db2118e3c55 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_DCT_behav xil_defaultlib.tb_DCT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.DCT_fp
Compiling module xil_defaultlib.DCT_int
Compiling module xil_defaultlib.DCT
Compiling module xil_defaultlib.tb_DCT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_DCT_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DCT' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_DCT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/sources_1/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/new/tb_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4452bdac857f45c49b0b6db2118e3c55 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_DCT_behav xil_defaultlib.tb_DCT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.DCT_fp
Compiling module xil_defaultlib.DCT_int
Compiling module xil_defaultlib.DCT
Compiling module xil_defaultlib.tb_DCT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_DCT_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
save_wave_config {C:/Users/lsneler/Desktop/Repository/DCT/DCT/tb_DCT_behav.wcfg}
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DCT' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_DCT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/sources_1/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/new/tb_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4452bdac857f45c49b0b6db2118e3c55 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_DCT_behav xil_defaultlib.tb_DCT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.DCT_fp
Compiling module xil_defaultlib.DCT_int
Compiling module xil_defaultlib.DCT
Compiling module xil_defaultlib.tb_DCT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_DCT_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
save_wave_config {C:/Users/lsneler/Desktop/Repository/DCT/DCT/tb_DCT_behav.wcfg}
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DCT' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_DCT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/sources_1/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/new/tb_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4452bdac857f45c49b0b6db2118e3c55 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_DCT_behav xil_defaultlib.tb_DCT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.DCT_fp
Compiling module xil_defaultlib.DCT_int
Compiling module xil_defaultlib.DCT
Compiling module xil_defaultlib.tb_DCT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_DCT_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
save_wave_config {C:/Users/lsneler/Desktop/Repository/DCT/DCT/tb_DCT_behav.wcfg}
save_wave_config {C:/Users/lsneler/Desktop/Repository/DCT/DCT/tb_DCT_behav.wcfg}
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DCT' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_DCT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/sources_1/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/new/tb_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4452bdac857f45c49b0b6db2118e3c55 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_DCT_behav xil_defaultlib.tb_DCT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.DCT_fp
Compiling module xil_defaultlib.DCT_int
Compiling module xil_defaultlib.DCT
Compiling module xil_defaultlib.tb_DCT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_DCT_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
save_wave_config {C:/Users/lsneler/Desktop/Repository/DCT/DCT/tb_DCT_behav.wcfg}
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DCT' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_DCT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/sources_1/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/new/tb_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4452bdac857f45c49b0b6db2118e3c55 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_DCT_behav xil_defaultlib.tb_DCT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.DCT_fp
Compiling module xil_defaultlib.DCT_int
Compiling module xil_defaultlib.DCT
Compiling module xil_defaultlib.tb_DCT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_DCT_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 881.527 ; gain = 0.000
save_wave_config {C:/Users/lsneler/Desktop/Repository/DCT/DCT/tb_DCT_behav.wcfg}
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DCT' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_DCT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/sources_1/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/new/tb_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4452bdac857f45c49b0b6db2118e3c55 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_DCT_behav xil_defaultlib.tb_DCT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.DCT_fp
Compiling module xil_defaultlib.DCT_int
Compiling module xil_defaultlib.DCT
Compiling module xil_defaultlib.tb_DCT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_DCT_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DCT' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_DCT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/sources_1/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/new/tb_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4452bdac857f45c49b0b6db2118e3c55 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_DCT_behav xil_defaultlib.tb_DCT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.DCT_fp
Compiling module xil_defaultlib.DCT_int
Compiling module xil_defaultlib.DCT
Compiling module xil_defaultlib.tb_DCT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_DCT_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
save_wave_config {C:/Users/lsneler/Desktop/Repository/DCT/DCT/tb_DCT_behav.wcfg}
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DCT' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_DCT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/sources_1/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/new/tb_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4452bdac857f45c49b0b6db2118e3c55 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_DCT_behav xil_defaultlib.tb_DCT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.DCT_fp
Compiling module xil_defaultlib.DCT_int
Compiling module xil_defaultlib.DCT
Compiling module xil_defaultlib.tb_DCT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_DCT_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DCT' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_DCT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/sources_1/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/new/tb_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4452bdac857f45c49b0b6db2118e3c55 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_DCT_behav xil_defaultlib.tb_DCT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.DCT_fp
Compiling module xil_defaultlib.DCT_int
Compiling module xil_defaultlib.DCT
Compiling module xil_defaultlib.tb_DCT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_DCT_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
save_wave_config {C:/Users/lsneler/Desktop/Repository/DCT/DCT/tb_DCT_behav.wcfg}
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DCT' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_DCT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/sources_1/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/new/tb_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4452bdac857f45c49b0b6db2118e3c55 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_DCT_behav xil_defaultlib.tb_DCT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.DCT_fp
Compiling module xil_defaultlib.DCT_int
Compiling module xil_defaultlib.DCT
Compiling module xil_defaultlib.tb_DCT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_DCT_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
save_wave_config {C:/Users/lsneler/Desktop/Repository/DCT/DCT/tb_DCT_behav.wcfg}
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DCT' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_DCT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/sources_1/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/new/tb_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4452bdac857f45c49b0b6db2118e3c55 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_DCT_behav xil_defaultlib.tb_DCT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.DCT_fp
Compiling module xil_defaultlib.DCT_int
Compiling module xil_defaultlib.DCT
Compiling module xil_defaultlib.tb_DCT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_DCT_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
save_wave_config {C:/Users/lsneler/Desktop/Repository/DCT/DCT/tb_DCT_behav.wcfg}
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DCT' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_DCT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/sources_1/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/new/tb_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT.v:85]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT.v:88]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT.v:91]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4452bdac857f45c49b0b6db2118e3c55 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_DCT_behav xil_defaultlib.tb_DCT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.DCT_fp
Compiling module xil_defaultlib.DCT_int
Compiling module xil_defaultlib.DCT
Compiling module xil_defaultlib.tb_DCT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_DCT_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DCT' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_DCT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/sources_1/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/new/tb_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT.v:85]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT.v:88]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT.v:91]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4452bdac857f45c49b0b6db2118e3c55 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_DCT_behav xil_defaultlib.tb_DCT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.DCT_fp
Compiling module xil_defaultlib.DCT_int
Compiling module xil_defaultlib.DCT
Compiling module xil_defaultlib.tb_DCT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_DCT_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DCT' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_DCT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/sources_1/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/new/tb_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT.v:85]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT.v:88]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT.v:91]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4452bdac857f45c49b0b6db2118e3c55 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_DCT_behav xil_defaultlib.tb_DCT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.DCT_fp
Compiling module xil_defaultlib.DCT_int
Compiling module xil_defaultlib.DCT
Compiling module xil_defaultlib.tb_DCT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_DCT_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
save_wave_config {C:/Users/lsneler/Desktop/Repository/DCT/DCT/tb_DCT_behav.wcfg}
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DCT' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_DCT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/sources_1/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/new/tb_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4452bdac857f45c49b0b6db2118e3c55 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_DCT_behav xil_defaultlib.tb_DCT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.DCT_fp
Compiling module xil_defaultlib.DCT_int
Compiling module xil_defaultlib.DCT
Compiling module xil_defaultlib.tb_DCT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_DCT_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
save_wave_config {C:/Users/lsneler/Desktop/Repository/DCT/DCT/tb_DCT_behav.wcfg}
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DCT' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_DCT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/sources_1/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/new/tb_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4452bdac857f45c49b0b6db2118e3c55 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_DCT_behav xil_defaultlib.tb_DCT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.DCT_fp
Compiling module xil_defaultlib.DCT_int
Compiling module xil_defaultlib.DCT
Compiling module xil_defaultlib.tb_DCT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_DCT_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DCT' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_DCT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/sources_1/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/new/tb_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4452bdac857f45c49b0b6db2118e3c55 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_DCT_behav xil_defaultlib.tb_DCT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.DCT_fp
Compiling module xil_defaultlib.DCT_int
Compiling module xil_defaultlib.DCT
Compiling module xil_defaultlib.tb_DCT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_DCT_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DCT' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_DCT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/sources_1/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/new/tb_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4452bdac857f45c49b0b6db2118e3c55 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_DCT_behav xil_defaultlib.tb_DCT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.DCT_fp
Compiling module xil_defaultlib.DCT_int
Compiling module xil_defaultlib.DCT
Compiling module xil_defaultlib.tb_DCT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_DCT_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DCT' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_DCT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/sources_1/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/new/tb_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4452bdac857f45c49b0b6db2118e3c55 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_DCT_behav xil_defaultlib.tb_DCT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.DCT_fp
Compiling module xil_defaultlib.DCT_int
Compiling module xil_defaultlib.DCT
Compiling module xil_defaultlib.tb_DCT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_DCT_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul 22 17:07:30 2019...
