{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727698830427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727698830427 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 30 21:20:30 2024 " "Processing started: Mon Sep 30 21:20:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727698830427 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727698830427 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FourFourBitSRAM -c FourFourBitSRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off FourFourBitSRAM -c FourFourBitSRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727698830427 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727698830785 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727698830785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourfourbitsram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fourfourbitsram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FourFourBitSRAM " "Found entity 1: FourFourBitSRAM" {  } { { "FourFourBitSRAM.bdf" "" { Schematic "C:/Users/rnjsa/OneDrive/Desktop/2024/semester 2/LogicCircuitDesignAndExperimentation/FourFourBitSRAM/FourFourBitSRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727698837426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727698837426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.bdf 1 1 " "Found 1 design units, including 1 entities, in source file selector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Selector " "Found entity 1: Selector" {  } { { "Selector.bdf" "" { Schematic "C:/Users/rnjsa/OneDrive/Desktop/2024/semester 2/LogicCircuitDesignAndExperimentation/FourFourBitSRAM/Selector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727698837426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727698837426 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FourFourBitSRAM " "Elaborating entity \"FourFourBitSRAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727698837459 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fourbitsregister.bdf 1 1 " "Using design file fourbitsregister.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FourBitsRegister " "Found entity 1: FourBitsRegister" {  } { { "fourbitsregister.bdf" "" { Schematic "C:/Users/rnjsa/OneDrive/Desktop/2024/semester 2/LogicCircuitDesignAndExperimentation/FourFourBitSRAM/fourbitsregister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727698837475 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1727698837475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitsRegister FourBitsRegister:inst " "Elaborating entity \"FourBitsRegister\" for hierarchy \"FourBitsRegister:inst\"" {  } { { "FourFourBitSRAM.bdf" "inst" { Schematic "C:/Users/rnjsa/OneDrive/Desktop/2024/semester 2/LogicCircuitDesignAndExperimentation/FourFourBitSRAM/FourFourBitSRAM.bdf" { { 16 648 744 176 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727698837475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Selector Selector:inst10 " "Elaborating entity \"Selector\" for hierarchy \"Selector:inst10\"" {  } { { "FourFourBitSRAM.bdf" "inst10" { Schematic "C:/Users/rnjsa/OneDrive/Desktop/2024/semester 2/LogicCircuitDesignAndExperimentation/FourFourBitSRAM/FourFourBitSRAM.bdf" { { 664 304 512 760 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727698837475 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "IN1 AND2 inst11 " "Port \"IN1\" of type AND2 of instance \"inst11\" is missing source signal" {  } { { "Selector.bdf" "" { Schematic "C:/Users/rnjsa/OneDrive/Desktop/2024/semester 2/LogicCircuitDesignAndExperimentation/FourFourBitSRAM/Selector.bdf" { { 192 584 600 192 "" "" } { 248 584 600 248 "" "" } { 304 584 600 304 "" "" } { 360 584 600 360 "" "" } { 248 600 600 304 "" "" } { 304 600 600 360 "" "" } { 168 600 600 192 "" "" } { 168 600 688 168 "" "" } { 224 600 688 224 "" "" } { 192 600 600 224 "" "" } { 224 600 600 248 "" "" } { 152 688 752 200 "inst11" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1727698837475 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "IN1 AND2 inst13 " "Port \"IN1\" of type AND2 of instance \"inst13\" is missing source signal" {  } { { "Selector.bdf" "" { Schematic "C:/Users/rnjsa/OneDrive/Desktop/2024/semester 2/LogicCircuitDesignAndExperimentation/FourFourBitSRAM/Selector.bdf" { { 192 584 600 192 "" "" } { 248 584 600 248 "" "" } { 304 584 600 304 "" "" } { 360 584 600 360 "" "" } { 248 600 600 304 "" "" } { 304 600 600 360 "" "" } { 168 600 600 192 "" "" } { 168 600 688 168 "" "" } { 224 600 688 224 "" "" } { 192 600 600 224 "" "" } { 224 600 600 248 "" "" } { 208 688 752 256 "inst13" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1727698837475 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Selector:inst10 " "Can't elaborate user hierarchy \"Selector:inst10\"" {  } { { "FourFourBitSRAM.bdf" "inst10" { Schematic "C:/Users/rnjsa/OneDrive/Desktop/2024/semester 2/LogicCircuitDesignAndExperimentation/FourFourBitSRAM/FourFourBitSRAM.bdf" { { 664 304 512 760 "inst10" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727698837475 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727698837521 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 30 21:20:37 2024 " "Processing ended: Mon Sep 30 21:20:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727698837521 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727698837521 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727698837521 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727698837521 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727698838123 ""}
