v1
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,fir:u_fir|fir_fir_Pipeline_MACC_LOOP:grp_fir_Pipeline_MACC_LOOP_fu_59|fir_mac_muladd_8ns_6ns_16ns_16_4_1:mac_muladd_8ns_6ns_16ns_16_4_1_U3|fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0:fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U|lpm_mult:Mult0|mult_6at:auto_generated|mac_out2,
PORT_SWAPPING,PORT_SWAPPING_FINISHED,fir:u_fir|fir_fir_Pipeline_MACC_LOOP:grp_fir_Pipeline_MACC_LOOP_fu_59|fir_mac_muladd_8ns_6ns_16ns_16_4_1:mac_muladd_8ns_6ns_16ns_16_4_1_U3|fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0:fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U|lpm_mult:Mult0|mult_6at:auto_generated|mac_mult1,
