Assembler report for seg73
Thu Jun 06 10:52:06 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Generated Files
  5. Assembler Device Options: C:/Users/dgilliland/Documents/GitHub/FPGA_Cards/A-C4CE6_Card/VHDL-Examples/LED_0000-9999/seg73/seg73.sof
  6. Assembler Device Options: C:/Users/dgilliland/Documents/GitHub/FPGA_Cards/A-C4CE6_Card/VHDL-Examples/LED_0000-9999/seg73/seg73.jbc
  7. Assembler Device Options: C:/Users/dgilliland/Documents/GitHub/FPGA_Cards/A-C4CE6_Card/VHDL-Examples/LED_0000-9999/seg73/seg73.ttf
  8. Assembler Device Options: C:/Users/dgilliland/Documents/GitHub/FPGA_Cards/A-C4CE6_Card/VHDL-Examples/LED_0000-9999/seg73/seg73.hexout
  9. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Thu Jun 06 10:52:06 2019 ;
; Revision Name         ; seg73                                 ;
; Top-level Entity Name ; ElapsedTimeCounter_7S8D_LED           ;
; Family                ; Cyclone IV E                          ;
; Device                ; EP4CE6E22C8                           ;
+-----------------------+---------------------------------------+


+----------------------------------+
; Assembler Settings               ;
+--------+---------+---------------+
; Option ; Setting ; Default Value ;
+--------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------+
; Assembler Generated Files                                                                                   ;
+-------------------------------------------------------------------------------------------------------------+
; File Name                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------+
; C:/Users/dgilliland/Documents/GitHub/FPGA_Cards/A-C4CE6_Card/VHDL-Examples/LED_0000-9999/seg73/seg73.sof    ;
; C:/Users/dgilliland/Documents/GitHub/FPGA_Cards/A-C4CE6_Card/VHDL-Examples/LED_0000-9999/seg73/seg73.jbc    ;
; C:/Users/dgilliland/Documents/GitHub/FPGA_Cards/A-C4CE6_Card/VHDL-Examples/LED_0000-9999/seg73/seg73.ttf    ;
; C:/Users/dgilliland/Documents/GitHub/FPGA_Cards/A-C4CE6_Card/VHDL-Examples/LED_0000-9999/seg73/seg73.hexout ;
+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: C:/Users/dgilliland/Documents/GitHub/FPGA_Cards/A-C4CE6_Card/VHDL-Examples/LED_0000-9999/seg73/seg73.sof ;
+----------------+-------------------------------------------------------------------------------------------------------------------+
; Option         ; Setting                                                                                                           ;
+----------------+-------------------------------------------------------------------------------------------------------------------+
; JTAG usercode  ; 0x000A2390                                                                                                        ;
; Checksum       ; 0x000A2390                                                                                                        ;
+----------------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: C:/Users/dgilliland/Documents/GitHub/FPGA_Cards/A-C4CE6_Card/VHDL-Examples/LED_0000-9999/seg73/seg73.jbc ;
+-----------------------+------------------------------------------------------------------------------------------------------------+
; Option                ; Setting                                                                                                    ;
+-----------------------+------------------------------------------------------------------------------------------------------------+
; STAPL Byte Code file  ;                                                                                                            ;
+-----------------------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: C:/Users/dgilliland/Documents/GitHub/FPGA_Cards/A-C4CE6_Card/VHDL-Examples/LED_0000-9999/seg73/seg73.ttf ;
+--------------------+---------------------------------------------------------------------------------------------------------------+
; Option             ; Setting                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------+
; Tabular Text File  ;                                                                                                               ;
+--------------------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: C:/Users/dgilliland/Documents/GitHub/FPGA_Cards/A-C4CE6_Card/VHDL-Examples/LED_0000-9999/seg73/seg73.hexout ;
+----------------------------------+----------------------------------------------------------------------------------------------------+
; Option                           ; Setting                                                                                            ;
+----------------------------------+----------------------------------------------------------------------------------------------------+
; Hexadecimal (Intel-format) File  ;                                                                                                    ;
+----------------------------------+----------------------------------------------------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Jun 06 10:52:05 2019
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off seg73 -c seg73
Critical Warning (138069): Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info (210117): Created JAM or JBC file for the specified chain: 
Device 1 (EP4CE6E22; C:/Users/dgilliland/Documents/GitHub/FPGA_Cards/A-C4CE6_Card/VHDL-Examples/LED_0000-9999/seg73/seg73.sof)
Info: Quartus Prime Assembler was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4692 megabytes
    Info: Processing ended: Thu Jun 06 10:52:06 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


