// -------------------------------------------------------------
//
// Generated Architecture Declaration for rtl of inst_e_e
//
// Generated
//  by:  wig
//  on:  Thu Nov  6 15:59:09 2003
//  cmd: H:\work\mix\mix_0.pl -nodelta ..\autoopen.xls
//
// !!! Do not edit this file! Autogenerated by MIX !!!
// $Author: wig $
// $Id: inst_e_e.v,v 1.1 2004/04/06 11:19:48 wig Exp $
// $Date: 2004/04/06 11:19:48 $
// $Log: inst_e_e.v,v $
// Revision 1.1  2004/04/06 11:19:48  wig
// Adding result/autoopen
//
//
// Based on Mix Verilog Architecture Template built into RCSfile: MixWriter.pm,v 
// Id: MixWriter.pm,v 1.31 2003/10/23 12:13:17 wig Exp 
//
// Generator: mix_0.pl Revision: 1.17 , wilfried.gaensheimer@micronas.com
// (C) 2003 Micronas GmbH
//
// --------------------------------------------------------------


`timescale 1ns / 1ps

//
//
// Start of Generated Module rtl of inst_e_e
//

	// No `defines in this module

module inst_e_e
	//
	// Generated module inst_e
	//
		(
		p_mix_s_eo3_go,
		s_eo1,
		s_eo2,
		s_eo4,
		s_eo5,
		s_outname
		);
		// Generated Module Inputs:
		input		s_outname;
		// Generated Module Outputs:
		output		p_mix_s_eo3_go;
		output		s_eo1;
		output		s_eo2;
		output		s_eo4;
		output		s_eo5;
		// Generated Wires:
		wire		p_mix_s_eo3_go;
		wire		s_eo1;
		wire		s_eo2;
		wire		s_eo4;
		wire		s_eo5;
		wire		s_outname;
		// End of generated module header


    // Internal signals

		//
		// Generated Signal List
		//
			wire  s_eo3; // __W_PORT_SIGNAL_MAP_REQ
		//
		// End of Generated Signal List
		//


    // %COMPILER_OPTS%

	// Generated Signal Assignments
			assign	p_mix_s_eo3_go = s_eo3;  // __I_O_BIT_PORT


    //
    // Generated Instances
    // wiring ...

	// Generated Instances and Port Mappings
		// Generated Instance Port Map for inst_ea
		inst_ea_e inst_ea(
			.s_eo1(s_eo1),
			.s_eo2(s_eo2),
			.s_eo3(s_eo3),
			.s_eo4(s_eo4),
			.s_eo5(s_eo5)
		);
		// End of Generated Instance Port Map for inst_ea

		// Generated Instance Port Map for inst_eb
		inst_eb_e inst_eb(
			.s_eo2(s_eo2)
		);
		// End of Generated Instance Port Map for inst_eb



endmodule
//
// End of Generated Module rtl of inst_e_e
//
//
//!End of Module/s
// --------------------------------------------------------------
