

================================================================
== Vivado HLS Report for 'top_function'
================================================================
* Date:           Fri Jul 24 19:36:44 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cam_hash
* Solution:       onememory
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.888|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    3|    3| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------+--------------+-----+-----+-----+-----+---------+
        |                 |              |  Latency  |  Interval | Pipeline|
        |     Instance    |    Module    | min | max | min | max |   Type  |
        +-----------------+--------------+-----+-----+-----+-----+---------+
        |busqueda_cam_U0  |busqueda_cam  |    2|    2|    2|    2|   none  |
        +-----------------+--------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       4|    114|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       4|    114|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+--------------+---------+-------+---+-----+-----+
    |     Instance    |    Module    | BRAM_18K| DSP48E| FF| LUT | URAM|
    +-----------------+--------------+---------+-------+---+-----+-----+
    |busqueda_cam_U0  |busqueda_cam  |        0|      0|  4|  114|    0|
    +-----------------+--------------+---------+-------+---+-----+-----+
    |Total            |              |        0|      0|  4|  114|    0|
    +-----------------+--------------+---------+-------+---+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|tree_V_address0    | out |   10|  ap_memory |     tree_V     |     array    |
|tree_V_ce0         | out |    1|  ap_memory |     tree_V     |     array    |
|tree_V_d0          | out |   24|  ap_memory |     tree_V     |     array    |
|tree_V_q0          |  in |   24|  ap_memory |     tree_V     |     array    |
|tree_V_we0         | out |    1|  ap_memory |     tree_V     |     array    |
|tree_V_address1    | out |   10|  ap_memory |     tree_V     |     array    |
|tree_V_ce1         | out |    1|  ap_memory |     tree_V     |     array    |
|tree_V_d1          | out |   24|  ap_memory |     tree_V     |     array    |
|tree_V_q1          |  in |   24|  ap_memory |     tree_V     |     array    |
|tree_V_we1         | out |    1|  ap_memory |     tree_V     |     array    |
|nodo_V             |  in |   11|   ap_none  |     nodo_V     |    scalar    |
|relationship_V     |  in |    2|   ap_none  | relationship_V |    scalar    |
|fatherSearch       |  in |    1|   ap_none  |  fatherSearch  |    scalar    |
|result_V_V_din     | out |   11|   ap_fifo  |   result_V_V   |    pointer   |
|result_V_V_full_n  |  in |    1|   ap_fifo  |   result_V_V   |    pointer   |
|result_V_V_write   | out |    1|   ap_fifo  |   result_V_V   |    pointer   |
|ap_clk             |  in |    1| ap_ctrl_hs |  top_function  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  top_function  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  top_function  | return value |
|ap_done            | out |    1| ap_ctrl_hs |  top_function  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  top_function  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  top_function  | return value |
+-------------------+-----+-----+------------+----------------+--------------+

