{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687641863609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687641863619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 24 18:24:23 2023 " "Processing started: Sat Jun 24 18:24:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687641863619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641863619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RANSAC_NIOS -c RANSAC_NIOS " "Command: quartus_map --read_settings_files=on --write_settings_files=off RANSAC_NIOS -c RANSAC_NIOS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641863619 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687641865090 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687641865091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ransac_nios/synthesis/ransac_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/ransac_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 RANSAC_NIOS " "Found entity 1: RANSAC_NIOS" {  } { { "RANSAC_NIOS/synthesis/RANSAC_NIOS.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/RANSAC_NIOS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641886842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641886842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ransac_nios/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "RANSAC_NIOS/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641886849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641886849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ransac_nios/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "RANSAC_NIOS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641886857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641886857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ransac_nios/synthesis/submodules/ransac_nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RANSAC_NIOS_irq_mapper " "Found entity 1: RANSAC_NIOS_irq_mapper" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_irq_mapper.sv" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641886864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641886864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ransac_nios/synthesis/submodules/ransac_nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 RANSAC_NIOS_mm_interconnect_0 " "Found entity 1: RANSAC_NIOS_mm_interconnect_0" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641886874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641886874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ransac_nios/synthesis/submodules/ransac_nios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter " "Found entity 1: RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641886882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641886882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ransac_nios/synthesis/submodules/ransac_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641886889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641886889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ransac_nios/synthesis/submodules/ransac_nios_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RANSAC_NIOS_mm_interconnect_0_rsp_mux_001 " "Found entity 1: RANSAC_NIOS_mm_interconnect_0_rsp_mux_001" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641886897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641886897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ransac_nios/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file ransac_nios/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "RANSAC_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641886905 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "RANSAC_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641886905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641886905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ransac_nios/synthesis/submodules/ransac_nios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RANSAC_NIOS_mm_interconnect_0_rsp_mux " "Found entity 1: RANSAC_NIOS_mm_interconnect_0_rsp_mux" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641886913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641886913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ransac_nios/synthesis/submodules/ransac_nios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RANSAC_NIOS_mm_interconnect_0_rsp_demux " "Found entity 1: RANSAC_NIOS_mm_interconnect_0_rsp_demux" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641886922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641886922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ransac_nios/synthesis/submodules/ransac_nios_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RANSAC_NIOS_mm_interconnect_0_cmd_mux_001 " "Found entity 1: RANSAC_NIOS_mm_interconnect_0_cmd_mux_001" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641886930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641886930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ransac_nios/synthesis/submodules/ransac_nios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RANSAC_NIOS_mm_interconnect_0_cmd_mux " "Found entity 1: RANSAC_NIOS_mm_interconnect_0_cmd_mux" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641886939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641886939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ransac_nios/synthesis/submodules/ransac_nios_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RANSAC_NIOS_mm_interconnect_0_cmd_demux_001 " "Found entity 1: RANSAC_NIOS_mm_interconnect_0_cmd_demux_001" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641886947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641886947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ransac_nios/synthesis/submodules/ransac_nios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RANSAC_NIOS_mm_interconnect_0_cmd_demux " "Found entity 1: RANSAC_NIOS_mm_interconnect_0_cmd_demux" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641886959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641886959 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel RANSAC_NIOS_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at RANSAC_NIOS_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_003.sv" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687641886964 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel RANSAC_NIOS_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at RANSAC_NIOS_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_003.sv" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687641886965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ransac_nios/synthesis/submodules/ransac_nios_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RANSAC_NIOS_mm_interconnect_0_router_003_default_decode " "Found entity 1: RANSAC_NIOS_mm_interconnect_0_router_003_default_decode" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_003.sv" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641886968 ""} { "Info" "ISGN_ENTITY_NAME" "2 RANSAC_NIOS_mm_interconnect_0_router_003 " "Found entity 2: RANSAC_NIOS_mm_interconnect_0_router_003" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_003.sv" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641886968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641886968 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel RANSAC_NIOS_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at RANSAC_NIOS_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_002.sv" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687641886973 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel RANSAC_NIOS_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at RANSAC_NIOS_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_002.sv" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687641886974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ransac_nios/synthesis/submodules/ransac_nios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RANSAC_NIOS_mm_interconnect_0_router_002_default_decode " "Found entity 1: RANSAC_NIOS_mm_interconnect_0_router_002_default_decode" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_002.sv" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641886977 ""} { "Info" "ISGN_ENTITY_NAME" "2 RANSAC_NIOS_mm_interconnect_0_router_002 " "Found entity 2: RANSAC_NIOS_mm_interconnect_0_router_002" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_002.sv" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641886977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641886977 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel RANSAC_NIOS_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at RANSAC_NIOS_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_001.sv" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687641886981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel RANSAC_NIOS_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at RANSAC_NIOS_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_001.sv" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687641886982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ransac_nios/synthesis/submodules/ransac_nios_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RANSAC_NIOS_mm_interconnect_0_router_001_default_decode " "Found entity 1: RANSAC_NIOS_mm_interconnect_0_router_001_default_decode" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_001.sv" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641886986 ""} { "Info" "ISGN_ENTITY_NAME" "2 RANSAC_NIOS_mm_interconnect_0_router_001 " "Found entity 2: RANSAC_NIOS_mm_interconnect_0_router_001" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_001.sv" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641886986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641886986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel RANSAC_NIOS_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at RANSAC_NIOS_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router.sv" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687641886991 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel RANSAC_NIOS_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at RANSAC_NIOS_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router.sv" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687641886991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ransac_nios/synthesis/submodules/ransac_nios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RANSAC_NIOS_mm_interconnect_0_router_default_decode " "Found entity 1: RANSAC_NIOS_mm_interconnect_0_router_default_decode" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router.sv" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641886994 ""} { "Info" "ISGN_ENTITY_NAME" "2 RANSAC_NIOS_mm_interconnect_0_router " "Found entity 2: RANSAC_NIOS_mm_interconnect_0_router" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router.sv" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641886994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641886994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ransac_nios/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "RANSAC_NIOS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641887005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641887005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ransac_nios/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "RANSAC_NIOS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641887013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641887013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ransac_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "RANSAC_NIOS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641887025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641887025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ransac_nios/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "RANSAC_NIOS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641887033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641887033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ransac_nios/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "RANSAC_NIOS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641887042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641887042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ransac_nios/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "RANSAC_NIOS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641887051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641887051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ransac_nios/synthesis/submodules/ransac_nios_memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 RANSAC_NIOS_memoria " "Found entity 1: RANSAC_NIOS_memoria" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_memoria.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_memoria.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641887062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641887062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ransac_nios/synthesis/submodules/ransac_nios_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 RANSAC_NIOS_jtag_sim_scfifo_w " "Found entity 1: RANSAC_NIOS_jtag_sim_scfifo_w" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641887078 ""} { "Info" "ISGN_ENTITY_NAME" "2 RANSAC_NIOS_jtag_scfifo_w " "Found entity 2: RANSAC_NIOS_jtag_scfifo_w" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641887078 ""} { "Info" "ISGN_ENTITY_NAME" "3 RANSAC_NIOS_jtag_sim_scfifo_r " "Found entity 3: RANSAC_NIOS_jtag_sim_scfifo_r" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641887078 ""} { "Info" "ISGN_ENTITY_NAME" "4 RANSAC_NIOS_jtag_scfifo_r " "Found entity 4: RANSAC_NIOS_jtag_scfifo_r" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641887078 ""} { "Info" "ISGN_ENTITY_NAME" "5 RANSAC_NIOS_jtag " "Found entity 5: RANSAC_NIOS_jtag" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641887078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641887078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ransac_nios/synthesis/submodules/ransac_nios_processador.v 21 21 " "Found 21 design units, including 21 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 RANSAC_NIOS_Processador_register_bank_a_module " "Found entity 1: RANSAC_NIOS_Processador_register_bank_a_module" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641887127 ""} { "Info" "ISGN_ENTITY_NAME" "2 RANSAC_NIOS_Processador_register_bank_b_module " "Found entity 2: RANSAC_NIOS_Processador_register_bank_b_module" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641887127 ""} { "Info" "ISGN_ENTITY_NAME" "3 RANSAC_NIOS_Processador_nios2_oci_debug " "Found entity 3: RANSAC_NIOS_Processador_nios2_oci_debug" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641887127 ""} { "Info" "ISGN_ENTITY_NAME" "4 RANSAC_NIOS_Processador_ociram_sp_ram_module " "Found entity 4: RANSAC_NIOS_Processador_ociram_sp_ram_module" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641887127 ""} { "Info" "ISGN_ENTITY_NAME" "5 RANSAC_NIOS_Processador_nios2_ocimem " "Found entity 5: RANSAC_NIOS_Processador_nios2_ocimem" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641887127 ""} { "Info" "ISGN_ENTITY_NAME" "6 RANSAC_NIOS_Processador_nios2_avalon_reg " "Found entity 6: RANSAC_NIOS_Processador_nios2_avalon_reg" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641887127 ""} { "Info" "ISGN_ENTITY_NAME" "7 RANSAC_NIOS_Processador_nios2_oci_break " "Found entity 7: RANSAC_NIOS_Processador_nios2_oci_break" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 636 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641887127 ""} { "Info" "ISGN_ENTITY_NAME" "8 RANSAC_NIOS_Processador_nios2_oci_xbrk " "Found entity 8: RANSAC_NIOS_Processador_nios2_oci_xbrk" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641887127 ""} { "Info" "ISGN_ENTITY_NAME" "9 RANSAC_NIOS_Processador_nios2_oci_dbrk " "Found entity 9: RANSAC_NIOS_Processador_nios2_oci_dbrk" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 1138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641887127 ""} { "Info" "ISGN_ENTITY_NAME" "10 RANSAC_NIOS_Processador_nios2_oci_itrace " "Found entity 10: RANSAC_NIOS_Processador_nios2_oci_itrace" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641887127 ""} { "Info" "ISGN_ENTITY_NAME" "11 RANSAC_NIOS_Processador_nios2_oci_td_mode " "Found entity 11: RANSAC_NIOS_Processador_nios2_oci_td_mode" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 1649 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641887127 ""} { "Info" "ISGN_ENTITY_NAME" "12 RANSAC_NIOS_Processador_nios2_oci_dtrace " "Found entity 12: RANSAC_NIOS_Processador_nios2_oci_dtrace" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 1717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641887127 ""} { "Info" "ISGN_ENTITY_NAME" "13 RANSAC_NIOS_Processador_nios2_oci_compute_input_tm_cnt " "Found entity 13: RANSAC_NIOS_Processador_nios2_oci_compute_input_tm_cnt" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 1812 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641887127 ""} { "Info" "ISGN_ENTITY_NAME" "14 RANSAC_NIOS_Processador_nios2_oci_fifo_wrptr_inc " "Found entity 14: RANSAC_NIOS_Processador_nios2_oci_fifo_wrptr_inc" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641887127 ""} { "Info" "ISGN_ENTITY_NAME" "15 RANSAC_NIOS_Processador_nios2_oci_fifo_cnt_inc " "Found entity 15: RANSAC_NIOS_Processador_nios2_oci_fifo_cnt_inc" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 1927 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641887127 ""} { "Info" "ISGN_ENTITY_NAME" "16 RANSAC_NIOS_Processador_nios2_oci_fifo " "Found entity 16: RANSAC_NIOS_Processador_nios2_oci_fifo" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 1974 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641887127 ""} { "Info" "ISGN_ENTITY_NAME" "17 RANSAC_NIOS_Processador_nios2_oci_pib " "Found entity 17: RANSAC_NIOS_Processador_nios2_oci_pib" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 2476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641887127 ""} { "Info" "ISGN_ENTITY_NAME" "18 RANSAC_NIOS_Processador_nios2_oci_im " "Found entity 18: RANSAC_NIOS_Processador_nios2_oci_im" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 2545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641887127 ""} { "Info" "ISGN_ENTITY_NAME" "19 RANSAC_NIOS_Processador_nios2_performance_monitors " "Found entity 19: RANSAC_NIOS_Processador_nios2_performance_monitors" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 2662 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641887127 ""} { "Info" "ISGN_ENTITY_NAME" "20 RANSAC_NIOS_Processador_nios2_oci " "Found entity 20: RANSAC_NIOS_Processador_nios2_oci" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 2679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641887127 ""} { "Info" "ISGN_ENTITY_NAME" "21 RANSAC_NIOS_Processador " "Found entity 21: RANSAC_NIOS_Processador" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 3188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641887127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641887127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ransac_nios/synthesis/submodules/ransac_nios_processador_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_processador_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 RANSAC_NIOS_Processador_jtag_debug_module_sysclk " "Found entity 1: RANSAC_NIOS_Processador_jtag_debug_module_sysclk" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_jtag_debug_module_sysclk.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641887140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641887140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ransac_nios/synthesis/submodules/ransac_nios_processador_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_processador_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 RANSAC_NIOS_Processador_jtag_debug_module_tck " "Found entity 1: RANSAC_NIOS_Processador_jtag_debug_module_tck" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_jtag_debug_module_tck.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641887153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641887153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ransac_nios/synthesis/submodules/ransac_nios_processador_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_processador_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 RANSAC_NIOS_Processador_jtag_debug_module_wrapper " "Found entity 1: RANSAC_NIOS_Processador_jtag_debug_module_wrapper" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_jtag_debug_module_wrapper.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641887163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641887163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ransac_nios/synthesis/submodules/ransac_nios_processador_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_processador_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 RANSAC_NIOS_Processador_oci_test_bench " "Found entity 1: RANSAC_NIOS_Processador_oci_test_bench" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_oci_test_bench.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641887173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641887173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ransac_nios/synthesis/submodules/ransac_nios_processador_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_processador_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 RANSAC_NIOS_Processador_test_bench " "Found entity 1: RANSAC_NIOS_Processador_test_bench" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_test_bench.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641887184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641887184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ransac.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ransac.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RANSAC " "Found entity 1: RANSAC" {  } { { "RANSAC.bdf" "" { Schematic "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641887191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641887191 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "RANSAC_NIOS_Processador.v(1617) " "Verilog HDL or VHDL warning at RANSAC_NIOS_Processador.v(1617): conditional expression evaluates to a constant" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 1617 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1687641887203 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "RANSAC_NIOS_Processador.v(1619) " "Verilog HDL or VHDL warning at RANSAC_NIOS_Processador.v(1619): conditional expression evaluates to a constant" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 1619 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1687641887203 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "RANSAC_NIOS_Processador.v(1777) " "Verilog HDL or VHDL warning at RANSAC_NIOS_Processador.v(1777): conditional expression evaluates to a constant" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 1777 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1687641887204 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "RANSAC_NIOS_Processador.v(2607) " "Verilog HDL or VHDL warning at RANSAC_NIOS_Processador.v(2607): conditional expression evaluates to a constant" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 2607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1687641887210 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RANSAC_NIOS " "Elaborating entity \"RANSAC_NIOS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687641887416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_Processador RANSAC_NIOS_Processador:processador " "Elaborating entity \"RANSAC_NIOS_Processador\" for hierarchy \"RANSAC_NIOS_Processador:processador\"" {  } { { "RANSAC_NIOS/synthesis/RANSAC_NIOS.v" "processador" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/RANSAC_NIOS.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641887475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_Processador_test_bench RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_test_bench:the_RANSAC_NIOS_Processador_test_bench " "Elaborating entity \"RANSAC_NIOS_Processador_test_bench\" for hierarchy \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_test_bench:the_RANSAC_NIOS_Processador_test_bench\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "the_RANSAC_NIOS_Processador_test_bench" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 3856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641887642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_Processador_register_bank_a_module RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_register_bank_a_module:RANSAC_NIOS_Processador_register_bank_a " "Elaborating entity \"RANSAC_NIOS_Processador_register_bank_a_module\" for hierarchy \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_register_bank_a_module:RANSAC_NIOS_Processador_register_bank_a\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "RANSAC_NIOS_Processador_register_bank_a" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 4341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641887677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_register_bank_a_module:RANSAC_NIOS_Processador_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_register_bank_a_module:RANSAC_NIOS_Processador_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "the_altsyncram" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641887797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_register_bank_a_module:RANSAC_NIOS_Processador_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_register_bank_a_module:RANSAC_NIOS_Processador_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641887836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_register_bank_a_module:RANSAC_NIOS_Processador_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_register_bank_a_module:RANSAC_NIOS_Processador_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641887836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RANSAC_NIOS_Processador_rf_ram_a.mif " "Parameter \"init_file\" = \"RANSAC_NIOS_Processador_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641887836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641887836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641887836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641887836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641887836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641887836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641887836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641887836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641887836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641887836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641887836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641887836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641887836 ""}  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687641887836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_edh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_edh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_edh1 " "Found entity 1: altsyncram_edh1" {  } { { "db/altsyncram_edh1.tdf" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/altsyncram_edh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641887920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641887920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_edh1 RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_register_bank_a_module:RANSAC_NIOS_Processador_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_edh1:auto_generated " "Elaborating entity \"altsyncram_edh1\" for hierarchy \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_register_bank_a_module:RANSAC_NIOS_Processador_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_edh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641887926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_Processador_register_bank_b_module RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_register_bank_b_module:RANSAC_NIOS_Processador_register_bank_b " "Elaborating entity \"RANSAC_NIOS_Processador_register_bank_b_module\" for hierarchy \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_register_bank_b_module:RANSAC_NIOS_Processador_register_bank_b\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "RANSAC_NIOS_Processador_register_bank_b" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 4362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641888237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_register_bank_b_module:RANSAC_NIOS_Processador_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_register_bank_b_module:RANSAC_NIOS_Processador_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "the_altsyncram" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641888286 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_register_bank_b_module:RANSAC_NIOS_Processador_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_register_bank_b_module:RANSAC_NIOS_Processador_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 124 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641888302 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_register_bank_b_module:RANSAC_NIOS_Processador_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_register_bank_b_module:RANSAC_NIOS_Processador_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641888302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RANSAC_NIOS_Processador_rf_ram_b.mif " "Parameter \"init_file\" = \"RANSAC_NIOS_Processador_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641888302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641888302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641888302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641888302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641888302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641888302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641888302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641888302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641888302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641888302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641888302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641888302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641888302 ""}  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 124 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687641888302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fdh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fdh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fdh1 " "Found entity 1: altsyncram_fdh1" {  } { { "db/altsyncram_fdh1.tdf" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/altsyncram_fdh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641888395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641888395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fdh1 RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_register_bank_b_module:RANSAC_NIOS_Processador_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fdh1:auto_generated " "Elaborating entity \"altsyncram_fdh1\" for hierarchy \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_register_bank_b_module:RANSAC_NIOS_Processador_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fdh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641888400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_Processador_nios2_oci RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci " "Elaborating entity \"RANSAC_NIOS_Processador_nios2_oci\" for hierarchy \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "the_RANSAC_NIOS_Processador_nios2_oci" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 4831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641888712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_Processador_nios2_oci_debug RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_oci_debug:the_RANSAC_NIOS_Processador_nios2_oci_debug " "Elaborating entity \"RANSAC_NIOS_Processador_nios2_oci_debug\" for hierarchy \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_oci_debug:the_RANSAC_NIOS_Processador_nios2_oci_debug\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "the_RANSAC_NIOS_Processador_nios2_oci_debug" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 2860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641888784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_oci_debug:the_RANSAC_NIOS_Processador_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_oci_debug:the_RANSAC_NIOS_Processador_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "the_altera_std_synchronizer" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641888840 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_oci_debug:the_RANSAC_NIOS_Processador_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_oci_debug:the_RANSAC_NIOS_Processador_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641888849 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_oci_debug:the_RANSAC_NIOS_Processador_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_oci_debug:the_RANSAC_NIOS_Processador_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641888849 ""}  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687641888849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_Processador_nios2_ocimem RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_ocimem:the_RANSAC_NIOS_Processador_nios2_ocimem " "Elaborating entity \"RANSAC_NIOS_Processador_nios2_ocimem\" for hierarchy \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_ocimem:the_RANSAC_NIOS_Processador_nios2_ocimem\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "the_RANSAC_NIOS_Processador_nios2_ocimem" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 2880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641888863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_Processador_ociram_sp_ram_module RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_ocimem:the_RANSAC_NIOS_Processador_nios2_ocimem\|RANSAC_NIOS_Processador_ociram_sp_ram_module:RANSAC_NIOS_Processador_ociram_sp_ram " "Elaborating entity \"RANSAC_NIOS_Processador_ociram_sp_ram_module\" for hierarchy \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_ocimem:the_RANSAC_NIOS_Processador_nios2_ocimem\|RANSAC_NIOS_Processador_ociram_sp_ram_module:RANSAC_NIOS_Processador_ociram_sp_ram\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "RANSAC_NIOS_Processador_ociram_sp_ram" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641888927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_ocimem:the_RANSAC_NIOS_Processador_nios2_ocimem\|RANSAC_NIOS_Processador_ociram_sp_ram_module:RANSAC_NIOS_Processador_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_ocimem:the_RANSAC_NIOS_Processador_nios2_ocimem\|RANSAC_NIOS_Processador_ociram_sp_ram_module:RANSAC_NIOS_Processador_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "the_altsyncram" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641888952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_ocimem:the_RANSAC_NIOS_Processador_nios2_ocimem\|RANSAC_NIOS_Processador_ociram_sp_ram_module:RANSAC_NIOS_Processador_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_ocimem:the_RANSAC_NIOS_Processador_nios2_ocimem\|RANSAC_NIOS_Processador_ociram_sp_ram_module:RANSAC_NIOS_Processador_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 335 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641888969 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_ocimem:the_RANSAC_NIOS_Processador_nios2_ocimem\|RANSAC_NIOS_Processador_ociram_sp_ram_module:RANSAC_NIOS_Processador_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_ocimem:the_RANSAC_NIOS_Processador_nios2_ocimem\|RANSAC_NIOS_Processador_ociram_sp_ram_module:RANSAC_NIOS_Processador_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RANSAC_NIOS_Processador_ociram_default_contents.mif " "Parameter \"init_file\" = \"RANSAC_NIOS_Processador_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641888969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641888969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641888969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641888969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641888969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641888969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641888969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641888969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641888969 ""}  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 335 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687641888969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1k91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1k91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1k91 " "Found entity 1: altsyncram_1k91" {  } { { "db/altsyncram_1k91.tdf" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/altsyncram_1k91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641889062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641889062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1k91 RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_ocimem:the_RANSAC_NIOS_Processador_nios2_ocimem\|RANSAC_NIOS_Processador_ociram_sp_ram_module:RANSAC_NIOS_Processador_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_1k91:auto_generated " "Elaborating entity \"altsyncram_1k91\" for hierarchy \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_ocimem:the_RANSAC_NIOS_Processador_nios2_ocimem\|RANSAC_NIOS_Processador_ociram_sp_ram_module:RANSAC_NIOS_Processador_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_1k91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641889067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_Processador_nios2_avalon_reg RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg " "Elaborating entity \"RANSAC_NIOS_Processador_nios2_avalon_reg\" for hierarchy \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "the_RANSAC_NIOS_Processador_nios2_avalon_reg" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 2899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641889391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_Processador_nios2_oci_break RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_oci_break:the_RANSAC_NIOS_Processador_nios2_oci_break " "Elaborating entity \"RANSAC_NIOS_Processador_nios2_oci_break\" for hierarchy \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_oci_break:the_RANSAC_NIOS_Processador_nios2_oci_break\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "the_RANSAC_NIOS_Processador_nios2_oci_break" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 2930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641889435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_Processador_nios2_oci_xbrk RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_oci_xbrk:the_RANSAC_NIOS_Processador_nios2_oci_xbrk " "Elaborating entity \"RANSAC_NIOS_Processador_nios2_oci_xbrk\" for hierarchy \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_oci_xbrk:the_RANSAC_NIOS_Processador_nios2_oci_xbrk\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "the_RANSAC_NIOS_Processador_nios2_oci_xbrk" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641889500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_Processador_nios2_oci_dbrk RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_oci_dbrk:the_RANSAC_NIOS_Processador_nios2_oci_dbrk " "Elaborating entity \"RANSAC_NIOS_Processador_nios2_oci_dbrk\" for hierarchy \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_oci_dbrk:the_RANSAC_NIOS_Processador_nios2_oci_dbrk\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "the_RANSAC_NIOS_Processador_nios2_oci_dbrk" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 2977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641889520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_Processador_nios2_oci_itrace RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_oci_itrace:the_RANSAC_NIOS_Processador_nios2_oci_itrace " "Elaborating entity \"RANSAC_NIOS_Processador_nios2_oci_itrace\" for hierarchy \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_oci_itrace:the_RANSAC_NIOS_Processador_nios2_oci_itrace\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "the_RANSAC_NIOS_Processador_nios2_oci_itrace" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 2996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641889545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_Processador_nios2_oci_dtrace RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_oci_dtrace:the_RANSAC_NIOS_Processador_nios2_oci_dtrace " "Elaborating entity \"RANSAC_NIOS_Processador_nios2_oci_dtrace\" for hierarchy \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_oci_dtrace:the_RANSAC_NIOS_Processador_nios2_oci_dtrace\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "the_RANSAC_NIOS_Processador_nios2_oci_dtrace" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 3011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641889657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_Processador_nios2_oci_td_mode RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_oci_dtrace:the_RANSAC_NIOS_Processador_nios2_oci_dtrace\|RANSAC_NIOS_Processador_nios2_oci_td_mode:RANSAC_NIOS_Processador_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"RANSAC_NIOS_Processador_nios2_oci_td_mode\" for hierarchy \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_oci_dtrace:the_RANSAC_NIOS_Processador_nios2_oci_dtrace\|RANSAC_NIOS_Processador_nios2_oci_td_mode:RANSAC_NIOS_Processador_nios2_oci_trc_ctrl_td_mode\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "RANSAC_NIOS_Processador_nios2_oci_trc_ctrl_td_mode" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 1766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641889734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_Processador_nios2_oci_fifo RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_oci_fifo:the_RANSAC_NIOS_Processador_nios2_oci_fifo " "Elaborating entity \"RANSAC_NIOS_Processador_nios2_oci_fifo\" for hierarchy \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_oci_fifo:the_RANSAC_NIOS_Processador_nios2_oci_fifo\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "the_RANSAC_NIOS_Processador_nios2_oci_fifo" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 3030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641889758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_Processador_nios2_oci_compute_input_tm_cnt RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_oci_fifo:the_RANSAC_NIOS_Processador_nios2_oci_fifo\|RANSAC_NIOS_Processador_nios2_oci_compute_input_tm_cnt:the_RANSAC_NIOS_Processador_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"RANSAC_NIOS_Processador_nios2_oci_compute_input_tm_cnt\" for hierarchy \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_oci_fifo:the_RANSAC_NIOS_Processador_nios2_oci_fifo\|RANSAC_NIOS_Processador_nios2_oci_compute_input_tm_cnt:the_RANSAC_NIOS_Processador_nios2_oci_compute_input_tm_cnt\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "the_RANSAC_NIOS_Processador_nios2_oci_compute_input_tm_cnt" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641889835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_Processador_nios2_oci_fifo_wrptr_inc RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_oci_fifo:the_RANSAC_NIOS_Processador_nios2_oci_fifo\|RANSAC_NIOS_Processador_nios2_oci_fifo_wrptr_inc:the_RANSAC_NIOS_Processador_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"RANSAC_NIOS_Processador_nios2_oci_fifo_wrptr_inc\" for hierarchy \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_oci_fifo:the_RANSAC_NIOS_Processador_nios2_oci_fifo\|RANSAC_NIOS_Processador_nios2_oci_fifo_wrptr_inc:the_RANSAC_NIOS_Processador_nios2_oci_fifo_wrptr_inc\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "the_RANSAC_NIOS_Processador_nios2_oci_fifo_wrptr_inc" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641889851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_Processador_nios2_oci_fifo_cnt_inc RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_oci_fifo:the_RANSAC_NIOS_Processador_nios2_oci_fifo\|RANSAC_NIOS_Processador_nios2_oci_fifo_cnt_inc:the_RANSAC_NIOS_Processador_nios2_oci_fifo_cnt_inc " "Elaborating entity \"RANSAC_NIOS_Processador_nios2_oci_fifo_cnt_inc\" for hierarchy \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_oci_fifo:the_RANSAC_NIOS_Processador_nios2_oci_fifo\|RANSAC_NIOS_Processador_nios2_oci_fifo_cnt_inc:the_RANSAC_NIOS_Processador_nios2_oci_fifo_cnt_inc\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "the_RANSAC_NIOS_Processador_nios2_oci_fifo_cnt_inc" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 2119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641889871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_Processador_oci_test_bench RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_oci_fifo:the_RANSAC_NIOS_Processador_nios2_oci_fifo\|RANSAC_NIOS_Processador_oci_test_bench:the_RANSAC_NIOS_Processador_oci_test_bench " "Elaborating entity \"RANSAC_NIOS_Processador_oci_test_bench\" for hierarchy \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_oci_fifo:the_RANSAC_NIOS_Processador_nios2_oci_fifo\|RANSAC_NIOS_Processador_oci_test_bench:the_RANSAC_NIOS_Processador_oci_test_bench\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "the_RANSAC_NIOS_Processador_oci_test_bench" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 2127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641889890 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "RANSAC_NIOS_Processador_oci_test_bench " "Entity \"RANSAC_NIOS_Processador_oci_test_bench\" contains only dangling pins" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "the_RANSAC_NIOS_Processador_oci_test_bench" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 2127 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1687641889891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_Processador_nios2_oci_pib RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_oci_pib:the_RANSAC_NIOS_Processador_nios2_oci_pib " "Elaborating entity \"RANSAC_NIOS_Processador_nios2_oci_pib\" for hierarchy \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_oci_pib:the_RANSAC_NIOS_Processador_nios2_oci_pib\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "the_RANSAC_NIOS_Processador_nios2_oci_pib" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 3040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641889907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_Processador_nios2_oci_im RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_oci_im:the_RANSAC_NIOS_Processador_nios2_oci_im " "Elaborating entity \"RANSAC_NIOS_Processador_nios2_oci_im\" for hierarchy \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_nios2_oci_im:the_RANSAC_NIOS_Processador_nios2_oci_im\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "the_RANSAC_NIOS_Processador_nios2_oci_im" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 3061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641889923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_Processador_jtag_debug_module_wrapper RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper " "Elaborating entity \"RANSAC_NIOS_Processador_jtag_debug_module_wrapper\" for hierarchy \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 3166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641889947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_Processador_jtag_debug_module_tck RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper\|RANSAC_NIOS_Processador_jtag_debug_module_tck:the_RANSAC_NIOS_Processador_jtag_debug_module_tck " "Elaborating entity \"RANSAC_NIOS_Processador_jtag_debug_module_tck\" for hierarchy \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper\|RANSAC_NIOS_Processador_jtag_debug_module_tck:the_RANSAC_NIOS_Processador_jtag_debug_module_tck\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_jtag_debug_module_wrapper.v" "the_RANSAC_NIOS_Processador_jtag_debug_module_tck" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641889976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_Processador_jtag_debug_module_sysclk RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper\|RANSAC_NIOS_Processador_jtag_debug_module_sysclk:the_RANSAC_NIOS_Processador_jtag_debug_module_sysclk " "Elaborating entity \"RANSAC_NIOS_Processador_jtag_debug_module_sysclk\" for hierarchy \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper\|RANSAC_NIOS_Processador_jtag_debug_module_sysclk:the_RANSAC_NIOS_Processador_jtag_debug_module_sysclk\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_jtag_debug_module_wrapper.v" "the_RANSAC_NIOS_Processador_jtag_debug_module_sysclk" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641890093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RANSAC_NIOS_Processador_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RANSAC_NIOS_Processador_jtag_debug_module_phy\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_jtag_debug_module_wrapper.v" "RANSAC_NIOS_Processador_jtag_debug_module_phy" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641890263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RANSAC_NIOS_Processador_jtag_debug_module_phy " "Elaborated megafunction instantiation \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RANSAC_NIOS_Processador_jtag_debug_module_phy\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_jtag_debug_module_wrapper.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641890299 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RANSAC_NIOS_Processador_jtag_debug_module_phy " "Instantiated megafunction \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RANSAC_NIOS_Processador_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641890303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641890303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641890303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641890303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641890303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641890303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641890303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641890303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641890303 ""}  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_jtag_debug_module_wrapper.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687641890303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RANSAC_NIOS_Processador_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RANSAC_NIOS_Processador_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641890313 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RANSAC_NIOS_Processador_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RANSAC_NIOS_Processador_jtag_debug_module_phy " "Elaborated megafunction instantiation \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RANSAC_NIOS_Processador_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RANSAC_NIOS_Processador_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_jtag_debug_module_wrapper.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641890329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RANSAC_NIOS_Processador_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RANSAC_NIOS_Processador_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641891094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RANSAC_NIOS_Processador_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"RANSAC_NIOS_Processador:processador\|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci\|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RANSAC_NIOS_Processador_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641891276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_jtag RANSAC_NIOS_jtag:jtag " "Elaborating entity \"RANSAC_NIOS_jtag\" for hierarchy \"RANSAC_NIOS_jtag:jtag\"" {  } { { "RANSAC_NIOS/synthesis/RANSAC_NIOS.v" "jtag" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/RANSAC_NIOS.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641891368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_jtag_scfifo_w RANSAC_NIOS_jtag:jtag\|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w " "Elaborating entity \"RANSAC_NIOS_jtag_scfifo_w\" for hierarchy \"RANSAC_NIOS_jtag:jtag\|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v" "the_RANSAC_NIOS_jtag_scfifo_w" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641891414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo RANSAC_NIOS_jtag:jtag\|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"RANSAC_NIOS_jtag:jtag\|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v" "wfifo" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641891693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RANSAC_NIOS_jtag:jtag\|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"RANSAC_NIOS_jtag:jtag\|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641891706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RANSAC_NIOS_jtag:jtag\|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"RANSAC_NIOS_jtag:jtag\|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641891706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641891706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641891706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641891706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641891706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641891706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641891706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641891706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641891706 ""}  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687641891706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641891789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641891789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 RANSAC_NIOS_jtag:jtag\|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"RANSAC_NIOS_jtag:jtag\|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641891794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641891862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641891862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 RANSAC_NIOS_jtag:jtag\|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"RANSAC_NIOS_jtag:jtag\|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641891869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641891913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641891913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf RANSAC_NIOS_jtag:jtag\|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"RANSAC_NIOS_jtag:jtag\|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641891924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641892006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641892006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 RANSAC_NIOS_jtag:jtag\|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"RANSAC_NIOS_jtag:jtag\|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641892018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641892125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641892125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 RANSAC_NIOS_jtag:jtag\|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"RANSAC_NIOS_jtag:jtag\|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641892134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641892251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641892251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob RANSAC_NIOS_jtag:jtag\|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"RANSAC_NIOS_jtag:jtag\|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641892260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_jtag_scfifo_r RANSAC_NIOS_jtag:jtag\|RANSAC_NIOS_jtag_scfifo_r:the_RANSAC_NIOS_jtag_scfifo_r " "Elaborating entity \"RANSAC_NIOS_jtag_scfifo_r\" for hierarchy \"RANSAC_NIOS_jtag:jtag\|RANSAC_NIOS_jtag_scfifo_r:the_RANSAC_NIOS_jtag_scfifo_r\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v" "the_RANSAC_NIOS_jtag_scfifo_r" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641892326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic RANSAC_NIOS_jtag:jtag\|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"RANSAC_NIOS_jtag:jtag\|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v" "RANSAC_NIOS_jtag_alt_jtag_atlantic" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641892793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RANSAC_NIOS_jtag:jtag\|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"RANSAC_NIOS_jtag:jtag\|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641892850 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RANSAC_NIOS_jtag:jtag\|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic " "Instantiated megafunction \"RANSAC_NIOS_jtag:jtag\|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641892850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641892850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641892850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641892850 ""}  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687641892850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter RANSAC_NIOS_jtag:jtag\|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"RANSAC_NIOS_jtag:jtag\|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641892896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl RANSAC_NIOS_jtag:jtag\|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"RANSAC_NIOS_jtag:jtag\|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641892926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_memoria RANSAC_NIOS_memoria:memoria " "Elaborating entity \"RANSAC_NIOS_memoria\" for hierarchy \"RANSAC_NIOS_memoria:memoria\"" {  } { { "RANSAC_NIOS/synthesis/RANSAC_NIOS.v" "memoria" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/RANSAC_NIOS.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641892957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RANSAC_NIOS_memoria:memoria\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"RANSAC_NIOS_memoria:memoria\|altsyncram:the_altsyncram\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_memoria.v" "the_altsyncram" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_memoria.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641892978 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RANSAC_NIOS_memoria:memoria\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"RANSAC_NIOS_memoria:memoria\|altsyncram:the_altsyncram\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_memoria.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_memoria.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641892996 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RANSAC_NIOS_memoria:memoria\|altsyncram:the_altsyncram " "Instantiated megafunction \"RANSAC_NIOS_memoria:memoria\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641892997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RANSAC_NIOS_memoria.hex " "Parameter \"init_file\" = \"RANSAC_NIOS_memoria.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641892997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641892997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641892997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641892997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641892997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641892997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641892997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641892997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641892997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641892997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641892997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687641892997 ""}  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_memoria.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_memoria.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687641892997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8rg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8rg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8rg1 " "Found entity 1: altsyncram_8rg1" {  } { { "db/altsyncram_8rg1.tdf" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/altsyncram_8rg1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641893090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641893090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8rg1 RANSAC_NIOS_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_8rg1:auto_generated " "Elaborating entity \"altsyncram_8rg1\" for hierarchy \"RANSAC_NIOS_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_8rg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641893097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641893747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641893747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa RANSAC_NIOS_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_8rg1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"RANSAC_NIOS_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_8rg1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_8rg1.tdf" "decode3" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/altsyncram_8rg1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641893756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/mux_gob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641893867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641893867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob RANSAC_NIOS_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_8rg1:auto_generated\|mux_gob:mux2 " "Elaborating entity \"mux_gob\" for hierarchy \"RANSAC_NIOS_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_8rg1:auto_generated\|mux_gob:mux2\"" {  } { { "db/altsyncram_8rg1.tdf" "mux2" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/altsyncram_8rg1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641893875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_mm_interconnect_0 RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"RANSAC_NIOS_mm_interconnect_0\" for hierarchy \"RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\"" {  } { { "RANSAC_NIOS/synthesis/RANSAC_NIOS.v" "mm_interconnect_0" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/RANSAC_NIOS.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641894172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processador_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processador_data_master_translator\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" "processador_data_master_translator" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641894364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processador_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processador_instruction_master_translator\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" "processador_instruction_master_translator" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641894392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" "jtag_avalon_jtag_slave_translator" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641894417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:processador_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:processador_jtag_debug_module_translator\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" "processador_jtag_debug_module_translator" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641894444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memoria_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memoria_s1_translator\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" "memoria_s1_translator" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641894477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processador_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processador_data_master_agent\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" "processador_data_master_agent" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" 692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641894503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processador_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processador_instruction_master_agent\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" "processador_instruction_master_agent" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641894528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" 857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641894552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "RANSAC_NIOS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641894588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641894615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_mm_interconnect_0_router RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_router:router " "Elaborating entity \"RANSAC_NIOS_mm_interconnect_0_router\" for hierarchy \"RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_router:router\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" "router" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" 1164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641894709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_mm_interconnect_0_router_default_decode RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_router:router\|RANSAC_NIOS_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"RANSAC_NIOS_mm_interconnect_0_router_default_decode\" for hierarchy \"RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_router:router\|RANSAC_NIOS_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641894764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_mm_interconnect_0_router_001 RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"RANSAC_NIOS_mm_interconnect_0_router_001\" for hierarchy \"RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_router_001:router_001\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" "router_001" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" 1180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641894779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_mm_interconnect_0_router_001_default_decode RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_router_001:router_001\|RANSAC_NIOS_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"RANSAC_NIOS_mm_interconnect_0_router_001_default_decode\" for hierarchy \"RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_router_001:router_001\|RANSAC_NIOS_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641894826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_mm_interconnect_0_router_002 RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"RANSAC_NIOS_mm_interconnect_0_router_002\" for hierarchy \"RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_router_002:router_002\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" "router_002" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" 1196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641894843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_mm_interconnect_0_router_002_default_decode RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_router_002:router_002\|RANSAC_NIOS_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"RANSAC_NIOS_mm_interconnect_0_router_002_default_decode\" for hierarchy \"RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_router_002:router_002\|RANSAC_NIOS_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641894862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_mm_interconnect_0_router_003 RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"RANSAC_NIOS_mm_interconnect_0_router_003\" for hierarchy \"RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_router_003:router_003\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" "router_003" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" 1212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641894879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_mm_interconnect_0_router_003_default_decode RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_router_003:router_003\|RANSAC_NIOS_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"RANSAC_NIOS_mm_interconnect_0_router_003_default_decode\" for hierarchy \"RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_router_003:router_003\|RANSAC_NIOS_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641894900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_mm_interconnect_0_cmd_demux RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"RANSAC_NIOS_mm_interconnect_0_cmd_demux\" for hierarchy \"RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" "cmd_demux" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" 1257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641894933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_mm_interconnect_0_cmd_demux_001 RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"RANSAC_NIOS_mm_interconnect_0_cmd_demux_001\" for hierarchy \"RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" 1280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641894959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_mm_interconnect_0_cmd_mux RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"RANSAC_NIOS_mm_interconnect_0_cmd_mux\" for hierarchy \"RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" "cmd_mux" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" 1297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641894978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_mm_interconnect_0_cmd_mux_001 RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"RANSAC_NIOS_mm_interconnect_0_cmd_mux_001\" for hierarchy \"RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" 1320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641894998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641895028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "RANSAC_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641895047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_mm_interconnect_0_rsp_demux RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"RANSAC_NIOS_mm_interconnect_0_rsp_demux\" for hierarchy \"RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" "rsp_demux" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" 1360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641895082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_mm_interconnect_0_rsp_mux RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"RANSAC_NIOS_mm_interconnect_0_rsp_mux\" for hierarchy \"RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" "rsp_mux" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" 1435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641895113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641895155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "RANSAC_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641895169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_mm_interconnect_0_rsp_mux_001 RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"RANSAC_NIOS_mm_interconnect_0_rsp_mux_001\" for hierarchy \"RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" 1458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641895186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641895213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v" 1487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641895243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0\|RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641895262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANSAC_NIOS_irq_mapper RANSAC_NIOS_irq_mapper:irq_mapper " "Elaborating entity \"RANSAC_NIOS_irq_mapper\" for hierarchy \"RANSAC_NIOS_irq_mapper:irq_mapper\"" {  } { { "RANSAC_NIOS/synthesis/RANSAC_NIOS.v" "irq_mapper" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/RANSAC_NIOS.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641895301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "RANSAC_NIOS/synthesis/RANSAC_NIOS.v" "rst_controller" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/RANSAC_NIOS.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641895317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "RANSAC_NIOS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641895340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "RANSAC_NIOS/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641895357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller_001\"" {  } { { "RANSAC_NIOS/synthesis/RANSAC_NIOS.v" "rst_controller_001" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/RANSAC_NIOS.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641895372 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1687641896431 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.06.24.18:25:05 Progress: Loading sldf59ee061/alt_sld_fab_wrapper_hw.tcl " "2023.06.24.18:25:05 Progress: Loading sldf59ee061/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641905802 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641915216 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641915493 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641930904 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641931015 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641931132 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641931271 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641931276 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641931278 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1687641932019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf59ee061/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf59ee061/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf59ee061/alt_sld_fab.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/ip/sldf59ee061/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641932318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641932318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf59ee061/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf59ee061/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf59ee061/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/ip/sldf59ee061/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641932441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641932441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf59ee061/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf59ee061/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf59ee061/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/ip/sldf59ee061/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641932456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641932456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf59ee061/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf59ee061/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf59ee061/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/ip/sldf59ee061/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641932538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641932538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf59ee061/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf59ee061/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf59ee061/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/ip/sldf59ee061/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641932644 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf59ee061/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/ip/sldf59ee061/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641932644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641932644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf59ee061/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf59ee061/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf59ee061/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/ip/sldf59ee061/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687641932740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641932740 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1687641936538 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "d:/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 3803 -1 0 } } { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 3227 -1 0 } } { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 4195 -1 0 } } { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v" 352 -1 0 } } { "RANSAC_NIOS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "RANSAC_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v" 619 -1 0 } } { "RANSAC_NIOS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1687641936698 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1687641936698 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641937749 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1687641939925 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ti/projetos/LAB4/ransac/hardware/Quartus/output_files/RANSAC_NIOS.map.smsg " "Generated suppressed messages file C:/ti/projetos/LAB4/ransac/hardware/Quartus/output_files/RANSAC_NIOS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641940594 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1687641943995 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687641943995 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1864 " "Implemented 1864 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1687641944342 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1687641944342 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1681 " "Implemented 1681 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1687641944342 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1687641944342 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1687641944342 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687641944430 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 24 18:25:44 2023 " "Processing ended: Sat Jun 24 18:25:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687641944430 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:21 " "Elapsed time: 00:01:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687641944430 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:43 " "Total CPU time (on all processors): 00:01:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687641944430 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687641944430 ""}
