-- generated by newgenasym Mon Jul 10 12:20:40 2023

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity c is
    port (    
	\1\:       INOUT  STD_LOGIC;    
	\2\:       INOUT  STD_LOGIC);
end c;
