INFO: [VRFC 10-2263] Analyzing Verilog file "U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Instruction_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Register_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_A
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Register_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_B
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Register_Output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_O
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.ip_user_files/bd/final_design/ip/final_design_Program_counter_0_0/sim/final_design_Program_counter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_design_Program_counter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.ip_user_files/bd/final_design/ip/final_design_ROM_0_0/sim/final_design_ROM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_design_ROM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.ip_user_files/bd/final_design/ip/final_design_Instruction_Register_0_0/sim/final_design_Instruction_Register_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_design_Instruction_Register_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.ip_user_files/bd/final_design/ip/final_design_Instruction_Decoder_0_0/sim/final_design_Instruction_Decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_design_Instruction_Decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.ip_user_files/bd/final_design/ip/final_design_Shifter_0_0/sim/final_design_Shifter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_design_Shifter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.ip_user_files/bd/final_design/ip/final_design_Register_A_0_0/sim/final_design_Register_A_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_design_Register_A_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.ip_user_files/bd/final_design/ip/final_design_Register_B_0_0/sim/final_design_Register_B_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_design_Register_B_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.ip_user_files/bd/final_design/ip/final_design_Register_O_0_0/sim/final_design_Register_O_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_design_Register_O_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.ip_user_files/bd/final_design/ip/final_design_MUX_0_0/sim/final_design_MUX_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_design_MUX_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.ip_user_files/bd/final_design/ip/final_design_MUX_1_0/sim/final_design_MUX_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_design_MUX_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.ip_user_files/bd/final_design/ip/final_design_ALU_0_0/sim/final_design_ALU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_design_ALU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.ip_user_files/bd/final_design/ip/final_design_Accumulator_0_0/sim/final_design_Accumulator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_design_Accumulator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.ip_user_files/bd/final_design/sim/final_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_design
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.srcs/sources_1/bd/final_design/hdl/final_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_design_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/EEE228/EEE228_Microprocessor/Microprocessor/Microprocessor.srcs/sim_1/new/Final_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_design_wrapper_tb
