Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : ECE564MyDesign
Version: M-2016.12-SP4
Date   : Tue Nov 26 20:13:15 2019
****************************************

Operating Conditions: fast   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_fast_nldm
Wire Load Model Mode: top

  Startpoint: halt_tanh_calc_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: begin_tanh_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  halt_tanh_calc_reg/CK (DFF_X1)         0.0000     0.0000 r
  halt_tanh_calc_reg/Q (DFF_X1)          0.0582     0.0582 r
  U1033/ZN (OAI22_X2)                    0.0136     0.0717 f
  begin_tanh_reg/D (DFF_X2)              0.0000     0.0717 f
  data arrival time                                 0.0717

  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clock uncertainty                      0.0500     0.0500
  begin_tanh_reg/CK (DFF_X2)             0.0000     0.0500 r
  library hold time                      0.0000     0.0500
  data required time                                0.0500
  -----------------------------------------------------------
  data required time                                0.0500
  data arrival time                                -0.0717
  -----------------------------------------------------------
  slack (MET)                                       0.0217


1
