FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
.. _hugetlbpage_index:

====================
HugeTLBpage on ARM64
====================

Hugepage relies on making efficient use of TLBs to improve performance of
address translations. The benefit depends on both -

  - the size of hugepages
  - size of entries supported by the TLBs

The ARM64 port supports two flavours of hugepages.

1) Block mappings at the pud/pmd level
--------------------------------------

These are regular hugepages where a pmd or a pud page table entry points to a
/* bench 23265.0.0 c9d0de7fee69 */
/* bench 23265.0.1 7d183388b2df */
/* bench 23265.0.2 0516251db4ec */
/* bench 23265.0.3 ebe6e2ebadc1 */
/* bench 23265.0.4 d778f8e2221d */
/* bench 23265.0.5 33d5247ccdd2 */
/* bench 23265.0.6 4c6f82739e32 */
/* bench 23265.0.7 62905b151ddd */
/* bench 23265.0.8 43455f5752b0 */
/* bench 23265.0.9 61ba5047ea7d */
/* bench 23265.0.10 ae2455846b71 */
/* bench 23265.0.11 61e2caa065ee */
block of memory. Regardless of the supported size of entries in TLB, block
mappings reduce the depth of page table walk needed to translate hugepage
addresses.

2) Using the Contiguous bit
---------------------------

The architecture provides a contiguous bit in the translation table entries
(D4.5.3, ARM DDI 0487C.a) that hints to the MMU to indicate that it is one of a
contiguous set of entries that can be cached in a single TLB entry.

The contiguous bit is used in Linux to increase the mapping size at the pmd and
pte (last) level. The number of supported contiguous entries varies by page size
and level of the page table.


The following hugepage sizes are supported -

  ====== ========   ====    ========    ===
  -      CONT PTE    PMD    CONT PMD    PUD
  ====== ========   ====    ========    ===
  4K:         64K     2M         32M     1G
  16K:         2M    32M          1G
  64K:         2M   512M         16G
  ====== ========   ====    ========    ===
