#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Oct 13 01:46:11 2017
# Process ID: 9024
# Current directory: C:/Users/donald.dunn/Documents/School/ENEL 453/VHDL_Class/Lab3/Lab3_Oh_Giesbrecht_Dunn
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4292 C:\Users\donald.dunn\Documents\School\ENEL 453\VHDL_Class\Lab3\Lab3_Oh_Giesbrecht_Dunn\Lab3_Oh_Giesbrecht_Dunn.xpr
# Log file: C:/Users/donald.dunn/Documents/School/ENEL 453/VHDL_Class/Lab3/Lab3_Oh_Giesbrecht_Dunn/vivado.log
# Journal file: C:/Users/donald.dunn/Documents/School/ENEL 453/VHDL_Class/Lab3/Lab3_Oh_Giesbrecht_Dunn\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/donald.dunn/Documents/School/ENEL 453/VHDL_Class/Lab3/Lab3_Oh_Giesbrecht_Dunn/Lab3_Oh_Giesbrecht_Dunn.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/donald.dunn/Documents/School/ENEL 453/VHDL_Class/Lab3/Lab3_Oh_Giesbrecht_Dunn'
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/donald.dunn/Documents/School/ENEL 453/VHDL_Class/Lab3/Lab3_Oh_Giesbrecht_Dunn/Lab3_Oh_Giesbrecht_Dunn.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'bouncing_box' instantiated as 'BOX' [C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab3/vga_module.vhd:162]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clock_divider' instantiated as 'DIVIDER' [C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab3/vga_module.vhd:139]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'sync_signals_generator' instantiated as 'VGA_SYNC' [C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab3/vga_module.vhd:117]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'up_down_counter' instantiated as 'CHANGE_BOX_SIZE' [C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab3/vga_module.vhd:127]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'vga_stripes_dff' instantiated as 'STRIPES_DFF' [C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab3/vga_module.vhd:152]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1052.258 ; gain = 284.219
add_files -norecurse {{C:/Users/donald.dunn/Documents/School/ENEL 453/VHDL_Class/Lab3/debouncer.vhd}}
WARNING: [filemgmt 56-12] File 'C:/Users/donald.dunn/Documents/School/ENEL 453/VHDL_Class/Lab3/debouncer.vhd' cannot be added to the project because it already exists in the project, skipping this file
add_files -norecurse {{C:/Users/donald.dunn/Documents/School/ENEL 453/VHDL_Class/Lab3/clock_divider1.vhd}}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{C:/Users/donald.dunn/Documents/School/ENEL 453/VHDL_Class/Lab3/tb_sync_signal_generator.vhd} {C:/Users/donald.dunn/Documents/School/ENEL 453/VHDL_Class/Lab3/tb_bouncing_box.vhd} {C:/Users/donald.dunn/Documents/School/ENEL 453/VHDL_Class/Lab3/tb_vga_module.vhd} {C:/Users/donald.dunn/Documents/School/ENEL 453/VHDL_Class/Lab3/tb_up_down_counter.vhd}}
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{C:/Users/donald.dunn/Documents/School/ENEL 453/VHDL_Class/Lab3/tb_vga_stripes_dff2.vhd} {C:/Users/donald.dunn/Documents/School/ENEL 453/VHDL_Class/Lab3/tb_vga_stripes_dff.vhd}}
update_compile_order -fileset sim_1
add_files -norecurse {{C:/Users/donald.dunn/Documents/School/ENEL 453/VHDL_Class/Lab3/up_down_counter.vhd}}
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 13 02:05:31 2017...
