# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
20MHz_CLK(R)->20MHz_CLK(R)	54.994   */34.407        */0.006         i4004_alu_board_tmp_reg[1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.982   34.412/*        0.014/*         ram_0_char_num_reg[1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.986   34.416/*        0.014/*         ram_0_char_num_reg[2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.986   34.416/*        0.014/*         ram_0_char_num_reg[3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.988   34.418/*        0.014/*         ram_0_char_num_reg[0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.420        */0.023         i4004_tio_board_data_out_reg[0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.421        */0.024         i4004_id_board_opa_reg[0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.421        */0.024         i4004_id_board_opr_reg[0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.422        */0.024         i4004_tio_board_data_out_reg[1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.423        */0.024         i4004_id_board_opr_reg[1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */34.426        */0.024         i4004_id_board_opa_reg[1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.991   */34.429        */0.006         i4004_alu_board_tmp_reg[0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   34.435/*        0.026/*         i4004_sp_board_din_n_reg[0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */34.435        */0.028         ram_0_ram1_ram_array_reg[1][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.967   */34.435        */0.028         ram_0_ram2_ram_array_reg[19][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.435        */0.028         ram_0_ram1_ram_array_reg[0][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.436        */0.028         ram_0_ram1_ram_array_reg[2][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */34.436        */0.027         ram_0_ram2_ram_array_reg[18][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.437        */0.028         ram_0_ram1_ram_array_reg[3][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */34.437        */0.027         ram_0_ram2_ram_array_reg[16][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.437        */0.028         ram_0_ram1_ram_array_reg[7][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.437        */0.028         ram_0_ram2_ram_array_reg[17][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.437        */0.028         ram_0_ram1_ram_array_reg[13][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.438        */0.028         ram_0_ram1_ram_array_reg[16][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.438        */0.028         ram_0_ram1_ram_array_reg[12][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.438        */0.028         ram_0_ram1_ram_array_reg[17][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.438        */0.028         ram_0_ram1_ram_array_reg[15][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.438        */0.028         ram_0_ram1_ram_array_reg[14][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.438        */0.028         ram_0_ram1_ram_array_reg[10][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.438        */0.028         ram_0_ram1_ram_array_reg[6][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.438        */0.028         ram_0_ram1_ram_array_reg[8][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.439        */0.028         ram_0_ram1_ram_array_reg[4][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.439        */0.028         ram_0_ram1_ram_array_reg[5][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.439        */0.028         ram_0_ram1_ram_array_reg[18][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.439        */0.027         ram_0_ram3_ram_array_reg[18][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.439        */0.027         ram_0_ram1_ram_array_reg[9][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.439        */0.027         ram_0_ram1_ram_array_reg[11][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.439        */0.028         ram_0_ram3_ram_array_reg[1][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.439        */0.027         ram_0_ram3_ram_array_reg[19][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.439        */0.028         ram_0_ram3_ram_array_reg[3][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.439        */0.028         ram_0_ram3_ram_array_reg[4][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.439        */0.028         ram_0_ram3_ram_array_reg[11][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.439        */0.027         ram_0_ram3_ram_array_reg[13][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.439        */0.028         ram_0_ram3_ram_array_reg[2][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.439        */0.028         ram_0_ram3_ram_array_reg[7][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.439        */0.028         ram_0_ram3_ram_array_reg[0][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.439        */0.027         ram_0_ram3_ram_array_reg[12][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.440        */0.027         ram_0_ram3_ram_array_reg[8][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.440        */0.028         ram_0_ram3_ram_array_reg[5][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.440        */0.027         ram_0_ram3_ram_array_reg[10][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.440        */0.027         ram_0_ram3_ram_array_reg[9][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.440        */0.027         ram_0_ram1_ram_array_reg[19][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */34.440        */0.028         ram_0_ram3_ram_array_reg[6][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.440        */0.028         ram_0_ram0_ram_array_reg[19][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.440        */0.027         ram_0_ram3_ram_array_reg[16][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.440        */0.027         ram_0_ram3_ram_array_reg[17][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   34.441/*        0.026/*         i4004_sp_board_din_n_reg[1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.442        */0.027         ram_0_ram3_ram_array_reg[14][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.442        */0.027         ram_0_ram3_ram_array_reg[15][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.442        */0.028         ram_0_ram2_ram_array_reg[7][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.442        */0.028         ram_0_ram2_ram_array_reg[6][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.442        */0.028         ram_0_ram2_ram_array_reg[5][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.994   */34.443        */0.006         i4004_alu_board_tmp_reg[2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.443        */0.027         ram_0_ram2_ram_array_reg[8][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.443        */0.027         ram_0_ram2_ram_array_reg[10][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.967   */34.444        */0.028         ram_0_ram0_ram_array_reg[13][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */34.444        */0.028         ram_0_ram2_ram_array_reg[4][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.995   */34.444        */0.006         i4004_alu_board_tmp_reg[3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.444        */0.027         ram_0_ram2_ram_array_reg[9][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.444        */0.028         ram_0_ram2_ram_array_reg[13][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.444        */0.027         ram_0_ram2_ram_array_reg[11][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.967   */34.444        */0.027         ram_0_ram0_ram_array_reg[12][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.444        */0.027         ram_0_ram0_ram_array_reg[10][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */34.444        */0.027         ram_0_ram2_ram_array_reg[12][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.445        */0.027         ram_0_ram2_ram_array_reg[15][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.967   */34.445        */0.028         ram_0_ram0_ram_array_reg[0][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */34.445        */0.027         ram_0_ram2_ram_array_reg[14][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.967   */34.445        */0.028         ram_0_ram0_ram_array_reg[3][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.967   */34.445        */0.028         ram_0_ram0_ram_array_reg[2][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.445        */0.027         ram_0_ram0_ram_array_reg[8][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.967   */34.446        */0.027         ram_0_ram0_ram_array_reg[16][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.446        */0.027         ram_0_ram0_ram_array_reg[15][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.446        */0.027         ram_0_ram0_ram_array_reg[11][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.446        */0.027         ram_0_ram0_ram_array_reg[14][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */34.446        */0.028         ram_0_ram0_ram_array_reg[1][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.967   */34.447        */0.030         ram_0_ram1_ram_array_reg[1][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.447        */0.027         ram_0_ram0_ram_array_reg[9][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.967   */34.447        */0.029         ram_0_ram1_ram_array_reg[0][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */34.448        */0.029         ram_0_ram1_ram_array_reg[3][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */34.448        */0.029         ram_0_ram1_ram_array_reg[2][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.449        */0.024         i4004_ip_board_incr_in_reg[0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.449        */0.029         ram_0_ram1_ram_array_reg[17][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.449        */0.029         ram_0_ram1_ram_array_reg[16][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.449        */0.029         ram_0_ram1_ram_array_reg[7][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.965   */34.449        */0.029         ram_0_ram2_ram_array_reg[18][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.449        */0.029         ram_0_ram1_ram_array_reg[13][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.967   */34.449        */0.029         ram_0_ram2_ram_array_reg[17][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */34.449        */0.028         ram_0_ram1_ram_array_reg[1][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.449        */0.029         ram_0_ram1_ram_array_reg[12][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.449        */0.029         ram_0_ram1_ram_array_reg[15][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.450        */0.029         ram_0_ram1_ram_array_reg[14][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.967   */34.450        */0.029         ram_0_ram2_ram_array_reg[16][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.450        */0.028         ram_0_ram1_ram_array_reg[0][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.450        */0.029         ram_0_ram1_ram_array_reg[10][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.450        */0.029         ram_0_ram1_ram_array_reg[6][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.450        */0.029         ram_0_ram3_ram_array_reg[18][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.451        */0.029         ram_0_ram1_ram_array_reg[4][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.451        */0.029         ram_0_ram1_ram_array_reg[11][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.451        */0.029         ram_0_ram1_ram_array_reg[18][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.451        */0.029         ram_0_ram1_ram_array_reg[8][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.451        */0.029         ram_0_ram1_ram_array_reg[5][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.451        */0.029         ram_0_ram1_ram_array_reg[9][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.451        */0.029         ram_0_ram3_ram_array_reg[1][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.451        */0.028         ram_0_ram1_ram_array_reg[2][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.451        */0.029         ram_0_ram3_ram_array_reg[17][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.451        */0.029         ram_0_ram3_ram_array_reg[16][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.451        */0.028         ram_0_ram1_ram_array_reg[3][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.451        */0.029         ram_0_ram3_ram_array_reg[11][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.451        */0.029         ram_0_ram3_ram_array_reg[3][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   */34.451        */0.029         ram_0_ram0_ram_array_reg[16][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.451        */0.029         ram_0_ram3_ram_array_reg[2][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.451        */0.029         ram_0_ram3_ram_array_reg[7][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.451        */0.029         ram_0_ram3_ram_array_reg[0][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.451        */0.029         ram_0_ram1_ram_array_reg[19][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.452        */0.029         ram_0_ram3_ram_array_reg[19][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.452        */0.029         ram_0_ram3_ram_array_reg[9][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.967   */34.452        */0.029         ram_0_ram1_ram_array_reg[1][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.452        */0.029         ram_0_ram3_ram_array_reg[6][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.452        */0.029         ram_0_ram3_ram_array_reg[10][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.452        */0.029         ram_0_ram3_ram_array_reg[8][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.452        */0.029         ram_0_ram2_ram_array_reg[15][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.452        */0.028         ram_0_ram1_ram_array_reg[15][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.452        */0.029         ram_0_ram3_ram_array_reg[4][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.452        */0.029         ram_0_ram3_ram_array_reg[5][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */34.452        */0.029         ram_0_ram1_ram_array_reg[0][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.452        */0.028         ram_0_ram1_ram_array_reg[14][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.452        */0.029         ram_0_ram2_ram_array_reg[6][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.452        */0.029         ram_0_ram2_ram_array_reg[7][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.452        */0.024         i4004_ip_board_incr_in_reg[1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.452        */0.028         ram_0_ram1_ram_array_reg[7][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.452        */0.029         ram_0_ram3_ram_array_reg[14][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.452        */0.028         ram_0_ram1_ram_array_reg[17][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.992   */34.452        */0.009         i4004_sp_board_row_reg[0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.452        */0.029         ram_0_ram3_ram_array_reg[13][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.452        */0.029         ram_0_ram3_ram_array_reg[12][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */34.453        */0.027         ram_0_ram2_ram_array_reg[2][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   */34.453        */0.028         ram_0_ram2_ram_array_reg[19][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   */34.453        */0.028         ram_0_ram0_ram_array_reg[17][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.453        */0.029         ram_0_ram3_ram_array_reg[15][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.453        */0.028         ram_0_ram1_ram_array_reg[13][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.453        */0.028         ram_0_ram1_ram_array_reg[16][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.453        */0.029         ram_0_ram2_ram_array_reg[13][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.453        */0.028         ram_0_ram1_ram_array_reg[6][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.453        */0.029         ram_0_ram2_ram_array_reg[14][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.453        */0.028         ram_0_ram2_ram_array_reg[17][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.453        */0.028         ram_0_ram1_ram_array_reg[12][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.453        */0.029         ram_0_ram0_ram_array_reg[19][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.967   */34.453        */0.029         ram_0_ram0_ram_array_reg[0][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.453        */0.029         ram_0_ram2_ram_array_reg[4][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.967   */34.453        */0.029         ram_0_ram0_ram_array_reg[1][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.453        */0.028         ram_0_ram1_ram_array_reg[11][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.453        */0.029         ram_0_ram2_ram_array_reg[5][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.967   */34.453        */0.029         ram_0_ram0_ram_array_reg[3][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */34.453        */0.027         ram_0_ram2_ram_array_reg[1][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.453        */0.028         ram_0_ram3_ram_array_reg[10][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.453        */0.028         ram_0_ram3_ram_array_reg[11][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.453        */0.028         ram_0_ram1_ram_array_reg[10][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.453        */0.028         ram_0_ram1_ram_array_reg[4][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */34.453        */0.027         ram_0_ram2_ram_array_reg[0][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.965   */34.453        */0.029         ram_0_ram2_ram_array_reg[19][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.454        */0.028         ram_0_ram1_ram_array_reg[8][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.454        */0.029         ram_0_ram2_ram_array_reg[12][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.454        */0.028         ram_0_ram1_ram_array_reg[5][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */34.454        */0.027         ram_0_ram2_ram_array_reg[3][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */34.454        */0.027         ram_0_ram0_ram_array_reg[17][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.965   */34.454        */0.029         ram_0_ram2_ram_array_reg[18][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.454        */0.029         ram_0_ram1_ram_array_reg[17][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.454        */0.029         ram_0_ram1_ram_array_reg[3][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.454        */0.027         ram_0_ram2_ram_array_reg[16][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.454        */0.029         ram_0_ram1_ram_array_reg[16][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.454        */0.029         ram_0_ram1_ram_array_reg[13][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.454        */0.028         ram_0_ram0_ram_array_reg[19][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.454        */0.027         ram_0_ram3_ram_array_reg[17][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.454        */0.027         ram_0_ram2_ram_array_reg[18][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.454        */0.028         ram_0_ram3_ram_array_reg[1][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.454        */0.027         ram_0_ram1_ram_array_reg[18][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.454        */0.027         ram_0_ram1_ram_array_reg[9][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.454        */0.027         ram_0_ram1_ram_array_reg[19][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.454        */0.027         ram_0_ram3_ram_array_reg[16][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.455        */0.029         ram_0_ram1_ram_array_reg[12][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.455        */0.029         ram_0_ram1_ram_array_reg[15][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.455        */0.029         ram_0_ram1_ram_array_reg[7][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.455        */0.028         ram_0_ram3_ram_array_reg[2][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.455        */0.027         ram_0_ram3_ram_array_reg[8][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.455        */0.029         ram_0_ram1_ram_array_reg[14][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.455        */0.029         ram_0_ram1_ram_array_reg[18][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.455        */0.029         ram_0_ram1_ram_array_reg[8][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.455        */0.028         ram_0_ram3_ram_array_reg[4][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.455        */0.028         ram_0_ram3_ram_array_reg[3][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.455        */0.028         ram_0_ram3_ram_array_reg[0][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.455        */0.029         ram_0_ram1_ram_array_reg[2][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.455        */0.028         ram_0_ram3_ram_array_reg[7][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.455        */0.028         ram_0_ram0_ram_array_reg[3][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.455        */0.027         ram_0_ram3_ram_array_reg[13][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.455        */0.028         ram_0_ram3_ram_array_reg[17][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.455        */0.029         ram_0_ram1_ram_array_reg[4][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.455        */0.028         ram_0_ram0_ram_array_reg[16][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.455        */0.028         ram_0_ram0_ram_array_reg[18][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.455        */0.027         ram_0_ram3_ram_array_reg[12][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.455        */0.028         ram_0_ram3_ram_array_reg[16][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.455        */0.029         ram_0_ram1_ram_array_reg[5][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.455        */0.029         ram_0_ram3_ram_array_reg[1][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.455        */0.028         ram_0_ram3_ram_array_reg[5][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.455        */0.028         ram_0_ram1_ram_array_reg[19][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */34.455        */0.029         ram_0_ram2_ram_array_reg[17][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.455        */0.029         ram_0_ram1_ram_array_reg[6][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.456        */0.027         ram_0_ram3_ram_array_reg[9][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */34.456        */0.028         ram_0_ram3_ram_array_reg[6][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.456        */0.027         ram_0_ram3_ram_array_reg[14][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.456        */0.029         ram_0_ram3_ram_array_reg[2][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.456        */0.028         ram_0_ram2_ram_array_reg[16][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.456        */0.029         ram_0_ram3_ram_array_reg[0][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.456        */0.028         ram_0_ram1_ram_array_reg[9][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.456        */0.029         ram_0_ram1_ram_array_reg[10][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.456        */0.027         ram_0_ram3_ram_array_reg[19][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.456        */0.029         ram_0_ram1_ram_array_reg[11][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.456        */0.028         ram_0_ram3_ram_array_reg[18][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */34.457        */0.029         ram_0_ram0_ram_array_reg[18][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */34.457        */0.028         ram_0_ram0_ram_array_reg[0][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.457        */0.027         ram_0_ram3_ram_array_reg[18][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */34.457        */0.029         ram_0_ram0_ram_array_reg[16][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.457        */0.028         ram_0_ram3_ram_array_reg[10][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.980   */34.457        */0.022         rom_1_n0161_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.457        */0.029         ram_0_ram3_ram_array_reg[4][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.457        */0.028         ram_0_ram3_ram_array_reg[19][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.457        */0.028         ram_0_ram2_ram_array_reg[7][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.457        */0.028         ram_0_ram3_ram_array_reg[9][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.457        */0.028         ram_0_ram3_ram_array_reg[13][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.457        */0.028         ram_0_ram2_ram_array_reg[6][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.457        */0.027         ram_0_ram3_ram_array_reg[15][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.457        */0.029         ram_0_ram3_ram_array_reg[3][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.458        */0.028         ram_0_ram3_ram_array_reg[14][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.458        */0.029         ram_0_ram3_ram_array_reg[7][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.458        */0.028         ram_0_ram2_ram_array_reg[5][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.458        */0.028         ram_0_ram3_ram_array_reg[8][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.458        */0.028         ram_0_ram3_ram_array_reg[11][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.458        */0.028         ram_0_ram3_ram_array_reg[12][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.458        */0.029         ram_0_ram3_ram_array_reg[5][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   */34.458        */0.029         ram_0_ram0_ram_array_reg[2][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.458        */0.024         i4004_id_board_opr_reg[3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.458        */0.028         ram_0_ram0_ram_array_reg[1][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.458        */0.029         ram_0_ram3_ram_array_reg[6][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */34.458        */0.029         ram_0_ram2_ram_array_reg[19][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.981   */34.459        */0.022         rom_0_n0161_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.459        */0.029         ram_0_ram2_ram_array_reg[8][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.459        */0.027         ram_0_ram2_ram_array_reg[15][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */34.459        */0.029         ram_0_ram0_ram_array_reg[17][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.459        */0.027         ram_0_ram2_ram_array_reg[10][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */34.459        */0.024         i4004_id_board_opa_reg[2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */34.459        */0.028         ram_0_ram2_ram_array_reg[4][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.459        */0.028         ram_0_ram3_ram_array_reg[15][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.459        */0.029         ram_0_ram2_ram_array_reg[7][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.460        */0.029         ram_0_ram2_ram_array_reg[6][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.460        */0.029         ram_0_ram0_ram_array_reg[19][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.460        */0.029         ram_0_ram2_ram_array_reg[9][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */34.460        */0.028         ram_0_ram2_ram_array_reg[2][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */34.460        */0.029         ram_0_ram0_ram_array_reg[2][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */34.460        */0.029         ram_0_ram0_ram_array_reg[1][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */34.460        */0.029         ram_0_ram0_ram_array_reg[0][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */34.460        */0.029         ram_0_ram0_ram_array_reg[3][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.460        */0.027         ram_0_ram0_ram_array_reg[10][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */34.460        */0.025         i4004_id_board_opa_reg[3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.460        */0.027         ram_0_ram0_ram_array_reg[11][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.460        */0.029         ram_0_ram2_ram_array_reg[11][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.460        */0.029         ram_0_ram2_ram_array_reg[2][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */34.460        */0.027         ram_0_ram2_ram_array_reg[14][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.987   34.461/*        0.014/*         rom_0_chipsel_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */34.461        */0.028         ram_0_ram2_ram_array_reg[13][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */34.461        */0.029         ram_0_ram2_ram_array_reg[3][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.461        */0.029         ram_0_ram0_ram_array_reg[11][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.461        */0.029         ram_0_ram2_ram_array_reg[0][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */34.461        */0.028         ram_0_ram2_ram_array_reg[0][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.967   */34.461        */0.029         ram_0_ram0_ram_array_reg[13][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.461        */0.027         ram_0_ram0_ram_array_reg[9][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.461        */0.029         ram_0_ram2_ram_array_reg[10][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */34.461        */0.027         ram_0_ram2_ram_array_reg[12][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.461        */0.028         ram_0_ram0_ram_array_reg[9][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */34.461        */0.028         ram_0_ram0_ram_array_reg[14][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.461        */0.027         ram_0_ram2_ram_array_reg[11][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.462        */0.028         ram_0_ram0_ram_array_reg[8][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.462        */0.029         ram_0_ram2_ram_array_reg[1][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */34.462        */0.028         ram_0_ram0_ram_array_reg[2][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */34.462        */0.028         ram_0_ram2_ram_array_reg[3][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.987   34.462/*        0.014/*         rom_1_chipsel_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.462        */0.028         ram_0_ram2_ram_array_reg[10][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */34.462        */0.028         ram_0_ram0_ram_array_reg[10][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.462        */0.029         ram_0_ram2_ram_array_reg[4][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.462        */0.029         ram_0_ram2_ram_array_reg[5][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */34.462        */0.028         ram_0_ram2_ram_array_reg[1][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.462        */0.029         ram_0_ram2_ram_array_reg[2][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */34.462        */0.024         i4004_tio_board_data_out_reg[2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */34.462        */0.024         i4004_ip_board_incr_in_reg[2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.462        */0.028         ram_0_ram0_ram_array_reg[10][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */34.462        */0.028         ram_0_ram0_ram_array_reg[12][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.462        */0.028         ram_0_ram2_ram_array_reg[15][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.463        */0.028         ram_0_ram0_ram_array_reg[11][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.463        */0.028         ram_0_ram2_ram_array_reg[12][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.463        */0.027         ram_0_ram0_ram_array_reg[15][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.986   34.463/*        0.015/*         ram_0_src_ram_sel_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */34.463        */0.024         i4004_ip_board_incr_in_reg[3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.463        */0.027         ram_0_ram0_ram_array_reg[13][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.463        */0.028         ram_0_ram0_ram_array_reg[9][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.463        */0.029         ram_0_ram2_ram_array_reg[13][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */34.463        */0.029         ram_0_ram0_ram_array_reg[17][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.463        */0.028         ram_0_ram0_ram_array_reg[15][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.463        */0.027         ram_0_ram0_ram_array_reg[14][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */34.463        */0.027         ram_0_ram2_ram_array_reg[8][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */34.463        */0.029         ram_0_ram2_ram_array_reg[3][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.463        */0.027         ram_0_ram0_ram_array_reg[8][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.464        */0.028         ram_0_ram2_ram_array_reg[14][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */34.464        */0.029         ram_0_ram2_ram_array_reg[0][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */34.464        */0.028         ram_0_ram0_ram_array_reg[13][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.464        */0.028         ram_0_ram2_ram_array_reg[11][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */34.464        */0.029         ram_0_ram2_ram_array_reg[1][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */34.464        */0.027         ram_0_ram2_ram_array_reg[9][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.464        */0.028         ram_0_ram0_ram_array_reg[14][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.465        */0.028         ram_0_ram0_ram_array_reg[8][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.465        */0.028         ram_0_ram0_ram_array_reg[15][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */34.466        */0.028         ram_0_ram2_ram_array_reg[8][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */34.466        */0.028         ram_0_ram2_ram_array_reg[9][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   34.476/*        0.026/*         i4004_sp_board_din_n_reg[2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   34.478/*        0.026/*         i4004_sp_board_din_n_reg[3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.982   34.479/*        0.014/*         ram_0_ram_sel_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   34.481/*        0.026/*         rom_0_srcff_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   34.481/*        0.026/*         rom_1_srcff_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.990   */34.482        */0.009         i4004_sp_board_row_reg[1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.486        */0.025         ram_0_ram0_ram_array_reg[4][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.487        */0.025         ram_0_ram0_ram_array_reg[5][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.488        */0.025         ram_0_ram0_ram_array_reg[6][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.488        */0.025         ram_0_ram0_ram_array_reg[7][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.489        */0.024         ram_0_ram0_ram_array_reg[18][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.489        */0.024         i4004_id_board_opr_reg[2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.993   */34.489        */0.007         ram_0_opa_reg[1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.490        */0.024         i4004_tio_board_data_out_reg[3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.990   */34.490        */0.008         i4004_sp_board_row_reg[2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.995   */34.495        */0.006         ram_0_oport_reg[0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */34.500        */0.025         ram_0_ram0_ram_array_reg[6][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.503        */0.025         ram_0_ram0_ram_array_reg[7][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.503        */0.024         ram_0_ram0_ram_array_reg[6][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.503        */0.025         ram_0_ram0_ram_array_reg[4][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.503        */0.025         ram_0_ram0_ram_array_reg[5][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.503        */0.024         ram_0_ram0_ram_array_reg[12][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.503        */0.024         ram_0_ram0_ram_array_reg[4][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.504        */0.024         ram_0_ram0_ram_array_reg[5][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.988   */34.504        */0.008         ram_0_reg_num_reg[0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.988   */34.505        */0.008         ram_0_reg_num_reg[1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.505        */0.024         ram_0_ram0_ram_array_reg[7][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.506        */0.024         ram_0_ram0_ram_array_reg[6][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.506        */0.024         ram_0_ram0_ram_array_reg[18][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.509        */0.024         ram_0_ram0_ram_array_reg[7][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.509        */0.024         ram_0_ram0_ram_array_reg[5][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.509        */0.024         ram_0_ram0_ram_array_reg[4][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.510        */0.023         ram_0_ram0_ram_array_reg[12][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.987   */34.525        */0.009         ram_0_opa_reg[2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.993   */34.526        */0.008         ram_0_opa_reg[0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.993   */34.534        */0.006         ram_0_opa_reg[3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   34.745/*        0.029/*         ram_0_ram0_ram_array_reg[0][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.967   34.746/*        0.029/*         ram_0_ram0_ram_array_reg[0][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   34.747/*        0.028/*         ram_0_ram0_ram_array_reg[0][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   34.747/*        0.028/*         ram_0_ram0_ram_array_reg[0][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */34.747        */0.028         ram_0_ram1_ram_array_reg[0][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */34.747        */0.028         ram_0_ram1_ram_array_reg[0][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */34.747        */0.028         ram_0_ram1_ram_array_reg[0][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */34.747        */0.028         ram_0_ram1_ram_array_reg[0][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   34.748/*        0.028/*         ram_0_ram0_ram_array_reg[1][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   34.748/*        0.028/*         ram_0_ram0_ram_array_reg[1][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   34.748/*        0.028/*         ram_0_ram0_ram_array_reg[1][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   34.748/*        0.028/*         ram_0_ram0_ram_array_reg[1][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   34.748/*        0.028/*         ram_0_ram1_ram_array_reg[1][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   34.748/*        0.028/*         ram_0_ram1_ram_array_reg[1][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   34.748/*        0.028/*         ram_0_ram1_ram_array_reg[1][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   34.748/*        0.028/*         ram_0_ram1_ram_array_reg[1][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   34.749/*        0.029/*         ram_0_ram0_ram_array_reg[3][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   34.749/*        0.029/*         ram_0_ram0_ram_array_reg[2][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   34.749/*        0.029/*         ram_0_ram0_ram_array_reg[2][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   34.751/*        0.028/*         ram_0_ram3_ram_array_reg[1][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.751        */0.028         ram_0_ram3_ram_array_reg[0][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.751        */0.028         ram_0_ram3_ram_array_reg[0][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.751        */0.028         ram_0_ram3_ram_array_reg[0][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   34.751/*        0.029/*         ram_0_ram3_ram_array_reg[1][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   34.751/*        0.029/*         ram_0_ram3_ram_array_reg[1][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   34.751/*        0.029/*         ram_0_ram1_ram_array_reg[3][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   34.751/*        0.028/*         ram_0_ram3_ram_array_reg[1][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.751        */0.028         ram_0_ram3_ram_array_reg[0][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   34.751/*        0.029/*         ram_0_ram0_ram_array_reg[3][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   34.751/*        0.029/*         ram_0_ram0_ram_array_reg[3][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   34.751/*        0.029/*         ram_0_ram0_ram_array_reg[3][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   34.751/*        0.029/*         ram_0_ram1_ram_array_reg[3][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   34.751/*        0.029/*         ram_0_ram1_ram_array_reg[3][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   34.751/*        0.030/*         ram_0_ram3_ram_array_reg[3][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.751        */0.029         ram_0_ram0_ram_array_reg[8][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.751        */0.029         ram_0_ram0_ram_array_reg[8][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   34.751/*        0.030/*         ram_0_ram3_ram_array_reg[3][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   34.751/*        0.030/*         ram_0_ram3_ram_array_reg[3][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   34.751/*        0.030/*         ram_0_ram3_ram_array_reg[3][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   34.752/*        0.029/*         ram_0_ram1_ram_array_reg[3][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.752        */0.028         ram_0_ram0_ram_array_reg[9][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.752        */0.028         ram_0_ram0_ram_array_reg[9][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.752        */0.028         ram_0_ram0_ram_array_reg[9][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   34.752/*        0.028/*         ram_0_ram2_ram_array_reg[1][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   34.752/*        0.028/*         ram_0_ram2_ram_array_reg[1][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   34.753/*        0.028/*         ram_0_ram2_ram_array_reg[1][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.753        */0.029         ram_0_ram3_ram_array_reg[8][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */34.753        */0.029         ram_0_ram1_ram_array_reg[2][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.753        */0.028         ram_0_ram0_ram_array_reg[8][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   34.753/*        0.028/*         ram_0_ram2_ram_array_reg[1][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.753        */0.028         ram_0_ram0_ram_array_reg[8][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   34.753/*        0.029/*         ram_0_ram2_ram_array_reg[0][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   34.753/*        0.029/*         ram_0_ram2_ram_array_reg[0][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   34.753/*        0.029/*         ram_0_ram2_ram_array_reg[0][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.753        */0.029         ram_0_ram1_ram_array_reg[2][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.753        */0.029         ram_0_ram3_ram_array_reg[8][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.754        */0.029         ram_0_ram3_ram_array_reg[8][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.754        */0.029         ram_0_ram3_ram_array_reg[8][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.754        */0.028         ram_0_ram2_ram_array_reg[8][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.754        */0.028         ram_0_ram2_ram_array_reg[8][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.754        */0.029         ram_0_ram1_ram_array_reg[2][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   34.754/*        0.029/*         ram_0_ram2_ram_array_reg[0][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.754        */0.028         ram_0_ram0_ram_array_reg[9][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.754        */0.028         ram_0_ram1_ram_array_reg[8][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.754        */0.028         ram_0_ram1_ram_array_reg[8][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.754        */0.028         ram_0_ram1_ram_array_reg[8][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.755        */0.028         ram_0_ram1_ram_array_reg[8][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.755        */0.028         ram_0_ram3_ram_array_reg[9][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.755        */0.028         ram_0_ram3_ram_array_reg[9][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.755        */0.028         ram_0_ram3_ram_array_reg[9][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.755        */0.028         ram_0_ram3_ram_array_reg[9][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.755        */0.028         ram_0_ram2_ram_array_reg[9][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.965   34.755/*        0.029/*         ram_0_ram2_ram_array_reg[19][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.755        */0.028         ram_0_ram2_ram_array_reg[9][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.755        */0.029         ram_0_ram1_ram_array_reg[2][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.965   34.755/*        0.029/*         ram_0_ram0_ram_array_reg[4][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.755        */0.028         ram_0_ram1_ram_array_reg[9][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.755        */0.028         ram_0_ram1_ram_array_reg[9][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.756        */0.028         ram_0_ram1_ram_array_reg[9][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.756        */0.028         ram_0_ram1_ram_array_reg[9][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   34.756/*        0.029/*         ram_0_ram2_ram_array_reg[19][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   34.756/*        0.029/*         ram_0_ram0_ram_array_reg[4][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   */34.756        */0.028         ram_0_ram2_ram_array_reg[18][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   */34.756        */0.028         ram_0_ram2_ram_array_reg[18][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   34.756/*        0.029/*         ram_0_ram2_ram_array_reg[19][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   34.757/*        0.029/*         ram_0_ram0_ram_array_reg[5][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   34.757/*        0.029/*         ram_0_ram0_ram_array_reg[5][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.757        */0.029         ram_0_ram2_ram_array_reg[10][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.965   34.757/*        0.029/*         ram_0_ram0_ram_array_reg[13][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.965   34.757/*        0.029/*         ram_0_ram0_ram_array_reg[6][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.965   34.757/*        0.029/*         ram_0_ram0_ram_array_reg[6][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */34.757        */0.028         ram_0_ram2_ram_array_reg[8][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.757        */0.028         ram_0_ram0_ram_array_reg[10][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.757        */0.029         ram_0_ram2_ram_array_reg[10][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.757        */0.029         ram_0_ram2_ram_array_reg[10][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.757        */0.029         ram_0_ram2_ram_array_reg[10][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.967   */34.758        */0.028         ram_0_ram2_ram_array_reg[18][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */34.758        */0.028         ram_0_ram2_ram_array_reg[8][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   34.758/*        0.029/*         ram_0_ram0_ram_array_reg[4][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   34.758/*        0.029/*         ram_0_ram0_ram_array_reg[4][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.965   34.758/*        0.029/*         ram_0_ram0_ram_array_reg[6][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.758        */0.028         ram_0_ram0_ram_array_reg[10][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   34.758/*        0.029/*         ram_0_ram0_ram_array_reg[2][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   34.758/*        0.028/*         ram_0_ram2_ram_array_reg[2][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.758        */0.028         ram_0_ram0_ram_array_reg[11][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.758        */0.028         ram_0_ram0_ram_array_reg[10][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   34.758/*        0.029/*         ram_0_ram0_ram_array_reg[2][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   34.758/*        0.028/*         ram_0_ram2_ram_array_reg[2][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   34.758/*        0.028/*         ram_0_ram2_ram_array_reg[2][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.758        */0.028         ram_0_ram0_ram_array_reg[11][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   34.758/*        0.029/*         ram_0_ram0_ram_array_reg[5][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   34.758/*        0.029/*         ram_0_ram0_ram_array_reg[5][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.758        */0.029         ram_0_ram3_ram_array_reg[11][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.758        */0.029         ram_0_ram3_ram_array_reg[11][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.758        */0.029         ram_0_ram3_ram_array_reg[11][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   34.758/*        0.028/*         ram_0_ram2_ram_array_reg[2][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.758        */0.028         ram_0_ram3_ram_array_reg[11][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.758        */0.028         ram_0_ram1_ram_array_reg[10][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.758        */0.028         ram_0_ram1_ram_array_reg[10][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.759        */0.028         ram_0_ram3_ram_array_reg[2][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.759        */0.028         ram_0_ram3_ram_array_reg[2][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.759        */0.028         ram_0_ram3_ram_array_reg[2][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.759        */0.028         ram_0_ram3_ram_array_reg[2][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.967   34.759/*        0.029/*         ram_0_ram0_ram_array_reg[13][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.759        */0.028         ram_0_ram2_ram_array_reg[11][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.759        */0.028         ram_0_ram2_ram_array_reg[11][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.759        */0.028         ram_0_ram2_ram_array_reg[11][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.759        */0.028         ram_0_ram2_ram_array_reg[11][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.759        */0.028         ram_0_ram2_ram_array_reg[18][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.759        */0.028         ram_0_ram0_ram_array_reg[11][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.759        */0.028         ram_0_ram0_ram_array_reg[11][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */34.759        */0.028         ram_0_ram2_ram_array_reg[9][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */34.759        */0.028         ram_0_ram2_ram_array_reg[9][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   34.759/*        0.029/*         ram_0_ram0_ram_array_reg[13][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   34.759/*        0.029/*         ram_0_ram0_ram_array_reg[13][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.760        */0.028         ram_0_ram3_ram_array_reg[19][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.760        */0.028         ram_0_ram1_ram_array_reg[10][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.760        */0.028         ram_0_ram1_ram_array_reg[10][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.760        */0.028         ram_0_ram1_ram_array_reg[11][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.760        */0.028         ram_0_ram1_ram_array_reg[11][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */34.760        */0.028         ram_0_ram0_ram_array_reg[18][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */34.760        */0.028         ram_0_ram0_ram_array_reg[18][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */34.760        */0.028         ram_0_ram0_ram_array_reg[18][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */34.760        */0.028         ram_0_ram0_ram_array_reg[18][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.760        */0.028         ram_0_ram0_ram_array_reg[10][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.760        */0.028         ram_0_ram3_ram_array_reg[18][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.760        */0.028         ram_0_ram3_ram_array_reg[18][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   34.760/*        0.029/*         ram_0_ram0_ram_array_reg[17][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   */34.760        */0.028         ram_0_ram0_ram_array_reg[16][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   */34.760        */0.028         ram_0_ram0_ram_array_reg[16][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   34.760/*        0.029/*         ram_0_ram0_ram_array_reg[7][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   34.760/*        0.029/*         ram_0_ram0_ram_array_reg[7][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   34.760/*        0.029/*         ram_0_ram0_ram_array_reg[6][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   34.760/*        0.029/*         ram_0_ram0_ram_array_reg[7][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.760        */0.028         ram_0_ram1_ram_array_reg[11][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   34.760/*        0.029/*         ram_0_ram0_ram_array_reg[7][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   34.760/*        0.028/*         ram_0_ram2_ram_array_reg[3][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   34.760/*        0.028/*         ram_0_ram2_ram_array_reg[3][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.760        */0.028         ram_0_ram3_ram_array_reg[18][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.761        */0.028         ram_0_ram1_ram_array_reg[11][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   34.761/*        0.028/*         ram_0_ram2_ram_array_reg[3][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   34.761/*        0.028/*         ram_0_ram2_ram_array_reg[3][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.967   */34.761        */0.028         ram_0_ram2_ram_array_reg[16][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.761        */0.028         ram_0_ram3_ram_array_reg[10][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.761        */0.028         ram_0_ram3_ram_array_reg[19][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.761        */0.028         ram_0_ram3_ram_array_reg[19][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.761        */0.028         ram_0_ram3_ram_array_reg[10][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.761        */0.028         ram_0_ram3_ram_array_reg[10][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.967   */34.761        */0.028         ram_0_ram2_ram_array_reg[16][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.761        */0.028         ram_0_ram3_ram_array_reg[10][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   */34.761        */0.028         ram_0_ram0_ram_array_reg[12][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   34.761/*        0.029/*         ram_0_ram2_ram_array_reg[17][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   34.761/*        0.029/*         ram_0_ram2_ram_array_reg[5][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   34.761/*        0.029/*         ram_0_ram2_ram_array_reg[5][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   34.762/*        0.029/*         ram_0_ram1_ram_array_reg[5][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   34.762/*        0.029/*         ram_0_ram2_ram_array_reg[17][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */34.762        */0.028         ram_0_ram0_ram_array_reg[14][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.762        */0.028         ram_0_ram3_ram_array_reg[19][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   34.762/*        0.029/*         ram_0_ram3_ram_array_reg[5][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   34.762/*        0.029/*         ram_0_ram1_ram_array_reg[5][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   34.762/*        0.029/*         ram_0_ram1_ram_array_reg[5][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   34.762/*        0.029/*         ram_0_ram1_ram_array_reg[5][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */34.762        */0.028         ram_0_ram0_ram_array_reg[16][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */34.762        */0.028         ram_0_ram0_ram_array_reg[16][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.762        */0.028         ram_0_ram1_ram_array_reg[18][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.762        */0.028         ram_0_ram1_ram_array_reg[18][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.762        */0.028         ram_0_ram1_ram_array_reg[18][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   34.762/*        0.029/*         ram_0_ram2_ram_array_reg[17][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.762        */0.028         ram_0_ram3_ram_array_reg[18][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.762        */0.028         ram_0_ram2_ram_array_reg[16][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.762        */0.028         ram_0_ram2_ram_array_reg[16][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   34.762/*        0.029/*         ram_0_ram2_ram_array_reg[17][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.762        */0.028         ram_0_ram1_ram_array_reg[19][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.762        */0.028         ram_0_ram1_ram_array_reg[19][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.762        */0.028         ram_0_ram1_ram_array_reg[19][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.762        */0.028         ram_0_ram1_ram_array_reg[19][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   34.762/*        0.029/*         ram_0_ram1_ram_array_reg[7][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.763        */0.028         ram_0_ram0_ram_array_reg[14][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.967   */34.763        */0.028         ram_0_ram0_ram_array_reg[12][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   34.763/*        0.029/*         ram_0_ram2_ram_array_reg[5][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   34.763/*        0.029/*         ram_0_ram1_ram_array_reg[4][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.763        */0.028         ram_0_ram1_ram_array_reg[18][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.763        */0.028         ram_0_ram0_ram_array_reg[14][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   34.763/*        0.029/*         ram_0_ram1_ram_array_reg[4][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   34.763/*        0.029/*         ram_0_ram1_ram_array_reg[4][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   34.763/*        0.029/*         ram_0_ram3_ram_array_reg[5][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   34.763/*        0.029/*         ram_0_ram3_ram_array_reg[5][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   34.763/*        0.029/*         ram_0_ram3_ram_array_reg[5][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   34.763/*        0.029/*         ram_0_ram2_ram_array_reg[5][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.763        */0.028         ram_0_ram0_ram_array_reg[14][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   34.763/*        0.029/*         ram_0_ram1_ram_array_reg[4][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */34.763        */0.028         ram_0_ram0_ram_array_reg[12][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   34.763/*        0.028/*         ram_0_ram3_ram_array_reg[4][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   34.763/*        0.028/*         ram_0_ram3_ram_array_reg[4][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   34.763/*        0.028/*         ram_0_ram3_ram_array_reg[4][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   34.763/*        0.028/*         ram_0_ram3_ram_array_reg[4][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   34.763/*        0.029/*         ram_0_ram1_ram_array_reg[7][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */34.763        */0.028         ram_0_ram0_ram_array_reg[12][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.763        */0.028         ram_0_ram0_ram_array_reg[15][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.763        */0.028         ram_0_ram1_ram_array_reg[16][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   34.763/*        0.029/*         ram_0_ram1_ram_array_reg[7][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   34.763/*        0.028/*         ram_0_ram0_ram_array_reg[19][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   34.763/*        0.028/*         ram_0_ram0_ram_array_reg[19][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   34.763/*        0.028/*         ram_0_ram0_ram_array_reg[19][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   34.763/*        0.028/*         ram_0_ram0_ram_array_reg[19][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.763        */0.028         ram_0_ram1_ram_array_reg[16][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.763        */0.028         ram_0_ram1_ram_array_reg[16][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.764        */0.028         ram_0_ram1_ram_array_reg[16][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   34.764/*        0.029/*         ram_0_ram3_ram_array_reg[7][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   34.764/*        0.029/*         ram_0_ram3_ram_array_reg[7][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */34.764        */0.028         ram_0_ram0_ram_array_reg[15][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   34.764/*        0.029/*         ram_0_ram1_ram_array_reg[7][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   34.764/*        0.029/*         ram_0_ram3_ram_array_reg[7][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   34.764/*        0.029/*         ram_0_ram3_ram_array_reg[7][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.764        */0.028         ram_0_ram1_ram_array_reg[17][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.764        */0.028         ram_0_ram0_ram_array_reg[15][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.764        */0.028         ram_0_ram1_ram_array_reg[17][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.764        */0.028         ram_0_ram1_ram_array_reg[17][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.764        */0.028         ram_0_ram0_ram_array_reg[15][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.764        */0.028         ram_0_ram1_ram_array_reg[17][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   34.765/*        0.029/*         ram_0_ram2_ram_array_reg[19][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.765        */0.028         ram_0_ram1_ram_array_reg[6][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.765        */0.028         ram_0_ram1_ram_array_reg[6][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.765        */0.028         ram_0_ram3_ram_array_reg[16][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.765        */0.028         ram_0_ram1_ram_array_reg[15][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.765        */0.028         ram_0_ram1_ram_array_reg[15][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.765        */0.028         ram_0_ram1_ram_array_reg[15][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.765        */0.028         ram_0_ram1_ram_array_reg[15][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   34.765/*        0.028/*         ram_0_ram2_ram_array_reg[6][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   34.765/*        0.028/*         ram_0_ram2_ram_array_reg[6][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   34.765/*        0.028/*         ram_0_ram2_ram_array_reg[6][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   34.765/*        0.028/*         ram_0_ram2_ram_array_reg[6][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.765        */0.028         ram_0_ram2_ram_array_reg[15][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.765        */0.028         ram_0_ram1_ram_array_reg[6][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.765        */0.028         ram_0_ram3_ram_array_reg[16][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.765        */0.028         ram_0_ram3_ram_array_reg[17][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.765        */0.028         ram_0_ram3_ram_array_reg[17][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.765        */0.028         ram_0_ram3_ram_array_reg[17][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.765        */0.028         ram_0_ram3_ram_array_reg[16][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.765        */0.028         ram_0_ram3_ram_array_reg[16][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.765        */0.028         ram_0_ram1_ram_array_reg[14][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.765        */0.028         ram_0_ram1_ram_array_reg[14][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.765        */0.028         ram_0_ram2_ram_array_reg[15][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.765        */0.028         ram_0_ram1_ram_array_reg[14][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.765        */0.028         ram_0_ram1_ram_array_reg[14][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.765        */0.028         ram_0_ram1_ram_array_reg[12][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   34.765/*        0.028/*         ram_0_ram2_ram_array_reg[4][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   34.765/*        0.028/*         ram_0_ram2_ram_array_reg[4][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   34.765/*        0.028/*         ram_0_ram2_ram_array_reg[7][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   34.765/*        0.028/*         ram_0_ram2_ram_array_reg[7][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   34.765/*        0.028/*         ram_0_ram2_ram_array_reg[7][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   34.765/*        0.028/*         ram_0_ram2_ram_array_reg[7][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.765        */0.028         ram_0_ram1_ram_array_reg[13][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.765        */0.028         ram_0_ram1_ram_array_reg[13][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.765        */0.028         ram_0_ram1_ram_array_reg[12][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.765        */0.028         ram_0_ram1_ram_array_reg[6][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   34.765/*        0.028/*         ram_0_ram2_ram_array_reg[4][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.765        */0.028         ram_0_ram3_ram_array_reg[17][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.765        */0.028         ram_0_ram1_ram_array_reg[12][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.765        */0.028         ram_0_ram1_ram_array_reg[12][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   34.766/*        0.028/*         ram_0_ram2_ram_array_reg[4][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.766        */0.028         ram_0_ram1_ram_array_reg[13][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.766        */0.028         ram_0_ram2_ram_array_reg[15][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */34.766        */0.028         ram_0_ram1_ram_array_reg[13][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.766        */0.028         ram_0_ram2_ram_array_reg[15][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.766        */0.028         ram_0_ram3_ram_array_reg[14][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.766        */0.028         ram_0_ram3_ram_array_reg[15][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.766        */0.028         ram_0_ram3_ram_array_reg[14][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.766        */0.028         ram_0_ram3_ram_array_reg[14][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.766        */0.028         ram_0_ram3_ram_array_reg[14][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.766        */0.028         ram_0_ram3_ram_array_reg[15][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   34.766/*        0.028/*         ram_0_ram2_ram_array_reg[13][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.766        */0.028         ram_0_ram3_ram_array_reg[15][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   34.766/*        0.028/*         ram_0_ram2_ram_array_reg[13][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.766        */0.028         ram_0_ram3_ram_array_reg[15][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */34.766        */0.028         ram_0_ram3_ram_array_reg[13][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   34.766/*        0.028/*         ram_0_ram2_ram_array_reg[13][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   34.766/*        0.028/*         ram_0_ram2_ram_array_reg[13][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.767        */0.028         ram_0_ram3_ram_array_reg[13][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.767        */0.028         ram_0_ram2_ram_array_reg[14][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.767        */0.028         ram_0_ram2_ram_array_reg[14][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.767        */0.028         ram_0_ram3_ram_array_reg[13][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.767        */0.028         ram_0_ram2_ram_array_reg[14][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.767        */0.028         ram_0_ram3_ram_array_reg[13][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.767        */0.028         ram_0_ram2_ram_array_reg[14][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.767        */0.028         ram_0_ram3_ram_array_reg[6][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.767        */0.028         ram_0_ram3_ram_array_reg[6][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.767        */0.028         ram_0_ram3_ram_array_reg[6][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.767        */0.028         ram_0_ram3_ram_array_reg[6][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.768        */0.028         ram_0_ram3_ram_array_reg[12][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.768        */0.028         ram_0_ram3_ram_array_reg[12][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.768        */0.028         ram_0_ram3_ram_array_reg[12][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */34.768        */0.028         ram_0_ram3_ram_array_reg[12][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   34.769/*        0.028/*         ram_0_ram0_ram_array_reg[17][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   34.769/*        0.028/*         ram_0_ram0_ram_array_reg[17][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   34.769/*        0.028/*         ram_0_ram0_ram_array_reg[17][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.769        */0.028         ram_0_ram2_ram_array_reg[12][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.769        */0.028         ram_0_ram2_ram_array_reg[12][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.769        */0.028         ram_0_ram2_ram_array_reg[12][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */34.769        */0.028         ram_0_ram2_ram_array_reg[12][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   34.906/*        0.025/*         rom_0_data_out_reg[1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   34.907/*        0.025/*         rom_1_data_out_reg[2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   34.908/*        0.025/*         rom_1_data_out_reg[1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   34.909/*        0.025/*         rom_0_data_out_reg[0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   34.909/*        0.025/*         rom_1_data_out_reg[3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   34.910/*        0.025/*         rom_1_data_out_reg[0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   34.910/*        0.025/*         rom_0_data_out_reg[2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   34.925/*        0.025/*         rom_0_data_out_reg[3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   34.928/*        0.023/*         ram_0_opa_reg[1]/RN    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   34.934/*        0.026/*         rom_0_extbusdrive_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   34.935/*        0.026/*         rom_1_extbusdrive_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	45.000   */34.937        */10.000        p_out[6]    1
20MHz_CLK(R)->20MHz_CLK(R)	45.000   */34.937        */10.000        p_out[4]    1
20MHz_CLK(R)->20MHz_CLK(R)	45.000   */34.938        */10.000        p_out[0]    1
20MHz_CLK(R)->20MHz_CLK(R)	45.000   */34.938        */10.000        p_out[1]    1
20MHz_CLK(R)->20MHz_CLK(R)	45.000   */34.938        */10.000        p_out[3]    1
20MHz_CLK(R)->20MHz_CLK(R)	45.000   */34.938        */10.000        p_out[5]    1
20MHz_CLK(R)->20MHz_CLK(R)	45.000   */34.939        */10.000        p_out[2]    1
20MHz_CLK(R)->20MHz_CLK(R)	45.000   */34.939        */10.000        p_out[8]    1
20MHz_CLK(R)->20MHz_CLK(R)	45.000   */34.939        */10.000        p_out[7]    1
20MHz_CLK(R)->20MHz_CLK(R)	45.000   */34.941        */10.000        p_out[9]    1
20MHz_CLK(R)->20MHz_CLK(R)	54.991   34.942/*        0.004/*         i4004_tio_board_poc_reg/SN    1
20MHz_CLK(R)->20MHz_CLK(R)	54.986   34.944/*        0.014/*         ram_0_io_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.983   44.588/*        0.014/*         i4004_sp_board_dram_temp_reg[7]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.982   44.591/*        0.014/*         i4004_sp_board_dram_temp_reg[6]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.983   44.591/*        0.014/*         i4004_sp_board_dram_temp_reg[5]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.988   44.595/*        0.014/*         i4004_sp_board_dram_temp_reg[4]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.989   44.596/*        0.013/*         i4004_alu_board_n0870_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.988   44.596/*        0.014/*         i4004_alu_board_n0872_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.987   */44.596        */0.010         i4004_sp_board_dram_temp_reg[2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.987   */44.597        */0.010         i4004_sp_board_dram_temp_reg[3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.988   */44.600        */0.009         i4004_sp_board_dram_temp_reg[1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.988   44.605/*        0.014/*         i4004_alu_board_n0873_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.992   */44.605        */0.009         i4004_sp_board_dram_temp_reg[0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.989   44.605/*        0.013/*         i4004_alu_board_n0871_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.965   */44.611        */0.032         i4004_sp_board_dram_array_reg[6][6]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.965   */44.612        */0.032         i4004_sp_board_dram_array_reg[6][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.965   */44.612        */0.032         i4004_sp_board_dram_array_reg[6][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.965   */44.612        */0.032         i4004_sp_board_dram_array_reg[6][7]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.965   */44.612        */0.032         i4004_sp_board_dram_array_reg[6][5]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.965   */44.612        */0.032         i4004_sp_board_dram_array_reg[6][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.965   */44.612        */0.032         i4004_sp_board_dram_array_reg[6][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.965   */44.612        */0.032         i4004_sp_board_dram_array_reg[5][5]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.965   */44.612        */0.032         i4004_sp_board_dram_array_reg[5][6]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.965   */44.612        */0.032         i4004_sp_board_dram_array_reg[5][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.965   */44.612        */0.032         i4004_sp_board_dram_array_reg[5][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.965   */44.612        */0.032         i4004_sp_board_dram_array_reg[5][7]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.965   */44.612        */0.032         i4004_sp_board_dram_array_reg[5][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.965   */44.612        */0.032         i4004_sp_board_dram_array_reg[5][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */44.617        */0.032         i4004_sp_board_dram_array_reg[6][4]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */44.617        */0.031         i4004_sp_board_dram_array_reg[5][4]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */44.618        */0.031         i4004_sp_board_dram_array_reg[3][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */44.618        */0.031         i4004_sp_board_dram_array_reg[3][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */44.618        */0.031         i4004_sp_board_dram_array_reg[3][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */44.618        */0.031         i4004_sp_board_dram_array_reg[3][4]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */44.618        */0.031         i4004_sp_board_dram_array_reg[3][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */44.618        */0.031         i4004_sp_board_dram_array_reg[3][7]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */44.618        */0.031         i4004_sp_board_dram_array_reg[3][6]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */44.618        */0.031         i4004_sp_board_dram_array_reg[3][5]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */44.621        */0.031         i4004_sp_board_dram_array_reg[7][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */44.621        */0.031         i4004_sp_board_dram_array_reg[7][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */44.621        */0.031         i4004_sp_board_dram_array_reg[7][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */44.621        */0.031         i4004_sp_board_dram_array_reg[7][7]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */44.621        */0.031         i4004_sp_board_dram_array_reg[7][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */44.621        */0.031         i4004_sp_board_dram_array_reg[7][5]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */44.621        */0.031         i4004_sp_board_dram_array_reg[7][4]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */44.621        */0.031         i4004_sp_board_dram_array_reg[7][6]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.996   */44.623        */0.006         i4004_alu_board_cy_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.967   44.625/*        0.030/*         i4004_sp_board_dram_array_reg[1][7]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.967   44.625/*        0.030/*         i4004_sp_board_dram_array_reg[1][5]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.967   44.627/*        0.029/*         i4004_sp_board_dram_array_reg[2][7]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.967   44.627/*        0.029/*         i4004_sp_board_dram_array_reg[2][6]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.967   44.627/*        0.029/*         i4004_sp_board_dram_array_reg[2][5]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.967   44.628/*        0.029/*         i4004_sp_board_dram_array_reg[0][7]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.967   44.628/*        0.029/*         i4004_sp_board_dram_array_reg[0][5]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   44.629/*        0.030/*         i4004_sp_board_dram_array_reg[4][4]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.630/*        0.030/*         i4004_sp_board_dram_array_reg[1][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   44.630/*        0.030/*         i4004_sp_board_dram_array_reg[4][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   44.630/*        0.030/*         i4004_sp_board_dram_array_reg[4][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   44.630/*        0.030/*         i4004_sp_board_dram_array_reg[4][6]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   44.630/*        0.030/*         i4004_sp_board_dram_array_reg[4][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   44.630/*        0.030/*         i4004_sp_board_dram_array_reg[4][7]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.630/*        0.030/*         i4004_sp_board_dram_array_reg[1][4]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.630/*        0.030/*         i4004_sp_board_dram_array_reg[1][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.630/*        0.030/*         i4004_sp_board_dram_array_reg[1][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.630/*        0.030/*         i4004_sp_board_dram_array_reg[1][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.630/*        0.030/*         i4004_sp_board_dram_array_reg[1][6]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   44.630/*        0.030/*         i4004_sp_board_dram_array_reg[4][5]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   44.630/*        0.030/*         i4004_sp_board_dram_array_reg[4][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.631/*        0.029/*         i4004_sp_board_dram_array_reg[2][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.631/*        0.029/*         i4004_sp_board_dram_array_reg[2][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.631/*        0.029/*         i4004_sp_board_dram_array_reg[2][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.631/*        0.029/*         i4004_sp_board_dram_array_reg[2][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.631/*        0.029/*         i4004_sp_board_dram_array_reg[2][4]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.632/*        0.029/*         i4004_sp_board_dram_array_reg[0][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.632/*        0.029/*         i4004_sp_board_dram_array_reg[0][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   44.632/*        0.029/*         i4004_sp_board_dram_array_reg[0][4]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   44.632/*        0.029/*         i4004_sp_board_dram_array_reg[0][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   44.632/*        0.029/*         i4004_sp_board_dram_array_reg[0][6]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   44.632/*        0.029/*         i4004_sp_board_dram_array_reg[0][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.983   44.637/*        0.014/*         i4004_ip_board_dram_temp_reg[3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.983   44.637/*        0.013/*         i4004_ip_board_dram_temp_reg[9]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.982   44.637/*        0.013/*         i4004_ip_board_dram_temp_reg[10]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.983   44.637/*        0.014/*         i4004_ip_board_dram_temp_reg[5]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.983   44.637/*        0.014/*         i4004_ip_board_dram_temp_reg[8]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.984   44.640/*        0.013/*         i4004_ip_board_dram_temp_reg[11]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.988   44.640/*        0.014/*         i4004_ip_board_dram_temp_reg[0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.986   44.641/*        0.013/*         i4004_ip_board_dram_temp_reg[6]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.986   44.641/*        0.013/*         i4004_ip_board_dram_temp_reg[7]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.988   44.641/*        0.014/*         i4004_ip_board_dram_temp_reg[2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.987   44.641/*        0.013/*         i4004_ip_board_dram_temp_reg[4]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.989   44.642/*        0.014/*         i4004_ip_board_dram_temp_reg[1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.993   */44.652        */0.009         i4004_alu_board_n0550_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.989   44.656/*        0.013/*         i4004_alu_board_acc_reg[1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.657        */0.023         i4004_id_board_n0405_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.988   44.658/*        0.014/*         i4004_alu_board_acc_reg[3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.988   44.668/*        0.014/*         i4004_alu_board_acc_reg[0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.988   44.669/*        0.014/*         i4004_alu_board_acc_reg[2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */44.692        */0.028         i4004_id_board_opa_reg[2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */44.699        */0.028         i4004_id_board_opr_reg[3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */44.700        */0.028         i4004_id_board_opr_reg[2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   44.703/*        0.030/*         i4004_id_board_opa_reg[0]/E    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   44.706/*        0.030/*         i4004_id_board_opa_reg[3]/E    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   44.706/*        0.030/*         i4004_id_board_opa_reg[1]/E    1
20MHz_CLK(R)->20MHz_CLK(R)	54.984   44.714/*        0.014/*         i4004_alu_board_n0750_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.984   44.714/*        0.014/*         i4004_alu_board_n0751_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   44.715/*        0.028/*         i4004_id_board_opr_reg[0]/E    1
20MHz_CLK(R)->20MHz_CLK(R)	54.984   44.715/*        0.014/*         i4004_alu_board_n0749_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   44.715/*        0.028/*         i4004_id_board_opr_reg[1]/E    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.716/*        0.026/*         i4004_alu_board_n0891_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.967   */44.716        */0.028         i4004_sp_board_reg_rfsh_0_slave_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   44.718/*        0.025/*         i4004_alu_board_n0887_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.980   */44.740        */0.022         i4004_alu_board_n0889_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.980   */44.741        */0.022         i4004_alu_board_n0893_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */44.753        */0.030         rom_1_srcff_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */44.753        */0.030         rom_0_srcff_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.963   */44.760        */0.031         i4004_tio_board_data_out_reg[1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.964   */44.760        */0.031         i4004_tio_board_data_out_reg[0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.964   */44.760        */0.031         i4004_tio_board_data_out_reg[3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.965   */44.761        */0.031         i4004_sp_board_n0615_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.965   */44.761        */0.031         i4004_sp_board_n0592_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */44.762        */0.027         i4004_ip_board_addr_rfsh_0_slave_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */44.764        */0.031         ram_0_timing_recovery_m21_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */44.764        */0.031         ram_0_timing_recovery_x11_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */44.765        */0.031         ram_0_timing_recovery_x31_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */44.765        */0.031         ram_0_timing_recovery_x21_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.766        */0.022         i4004_id_board_n0362_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.768/*        0.027/*         i4004_ip_board_n0438_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */44.768        */0.031         i4004_tio_board_n0699_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.986   44.769/*        0.014/*         shiftreg_cp_delay_reg[3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.988   44.769/*        0.014/*         shiftreg_cp_delay_reg[0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.989   44.771/*        0.013/*         shiftreg_cp_delay_reg[1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.964   */44.772        */0.031         i4004_ip_board_dram_array_reg[1][9]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.964   */44.772        */0.031         i4004_ip_board_dram_array_reg[1][10]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.964   */44.773        */0.031         i4004_ip_board_dram_array_reg[2][9]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.964   */44.773        */0.031         i4004_ip_board_dram_array_reg[2][10]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.965   */44.773        */0.031         i4004_ip_board_dram_array_reg[1][8]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.965   */44.774        */0.031         i4004_ip_board_dram_array_reg[2][8]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   */44.774        */0.031         i4004_ip_board_dram_array_reg[1][11]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   */44.774        */0.031         i4004_ip_board_dram_array_reg[1][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   */44.775        */0.031         i4004_ip_board_dram_array_reg[2][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   */44.775        */0.031         i4004_ip_board_dram_array_reg[2][11]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.964   */44.776        */0.031         i4004_ip_board_dram_array_reg[0][9]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */44.776        */0.031         i4004_ip_board_dram_array_reg[1][5]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */44.776        */0.031         i4004_ip_board_dram_array_reg[1][7]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */44.776        */0.031         i4004_ip_board_dram_array_reg[1][6]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */44.777        */0.031         i4004_ip_board_dram_array_reg[2][7]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */44.777        */0.031         i4004_ip_board_dram_array_reg[2][5]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */44.778        */0.031         i4004_ip_board_dram_array_reg[1][4]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   */44.778        */0.031         i4004_ip_board_dram_array_reg[0][10]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   */44.778        */0.031         i4004_ip_board_dram_array_reg[0][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */44.779        */0.031         i4004_ip_board_dram_array_reg[1][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   */44.779        */0.031         i4004_ip_board_dram_array_reg[3][9]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */44.779        */0.031         i4004_ip_board_dram_array_reg[1][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   */44.779        */0.031         i4004_ip_board_dram_array_reg[3][10]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.967   */44.779        */0.031         i4004_ip_board_dram_array_reg[0][11]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */44.779        */0.031         i4004_ip_board_dram_array_reg[2][6]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */44.779        */0.031         i4004_ip_board_dram_array_reg[2][4]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.967   */44.779        */0.031         i4004_ip_board_dram_array_reg[3][11]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.967   */44.779        */0.031         i4004_ip_board_dram_array_reg[3][8]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.967   */44.779        */0.031         i4004_ip_board_dram_array_reg[0][8]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */44.779        */0.031         i4004_ip_board_dram_array_reg[2][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */44.779        */0.031         i4004_ip_board_dram_array_reg[2][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */44.780        */0.030         i4004_ip_board_dram_array_reg[0][5]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */44.780        */0.031         i4004_ip_board_dram_array_reg[1][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */44.781        */0.031         i4004_ip_board_dram_array_reg[3][5]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */44.781        */0.031         i4004_ip_board_dram_array_reg[2][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */44.781        */0.030         i4004_ip_board_dram_array_reg[0][7]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.980   44.781/*        0.020/*         shiftreg_cp_delay_reg[2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */44.781        */0.030         i4004_ip_board_dram_array_reg[0][6]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */44.781        */0.031         i4004_ip_board_dram_array_reg[3][7]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */44.781        */0.031         i4004_ip_board_dram_array_reg[3][6]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */44.782        */0.030         i4004_ip_board_dram_array_reg[0][4]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */44.782        */0.031         i4004_ip_board_dram_array_reg[3][4]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */44.782        */0.030         i4004_ip_board_dram_array_reg[0][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */44.783        */0.030         i4004_ip_board_dram_array_reg[0][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */44.783        */0.030         i4004_ip_board_dram_array_reg[0][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */44.783        */0.030         i4004_ip_board_dram_array_reg[3][1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */44.783        */0.030         i4004_ip_board_dram_array_reg[3][2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */44.783        */0.030         i4004_ip_board_dram_array_reg[3][3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */44.783        */0.030         i4004_ip_board_dram_array_reg[3][0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   44.784/*        0.024/*         shiftreg_cp_delayed_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   44.786/*        0.029/*         i4004_ip_board_incr_in_reg[1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   44.786/*        0.029/*         i4004_ip_board_incr_in_reg[0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.786/*        0.027/*         i4004_tio_board_L_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */44.787        */0.028         i4004_ip_board_addr_ptr_0_slave_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   44.789/*        0.029/*         shiftreg_shifter_reg[7]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   44.789/*        0.029/*         i4004_sp_board_din_n_reg[0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.789/*        0.029/*         shiftreg_shifter_reg[9]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.789/*        0.029/*         shiftreg_shifter_reg[8]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   44.789/*        0.029/*         i4004_sp_board_din_n_reg[3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   44.789/*        0.029/*         i4004_sp_board_din_n_reg[2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.789/*        0.029/*         shiftreg_shifter_reg[5]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   44.789/*        0.029/*         i4004_sp_board_din_n_reg[1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.789/*        0.029/*         shiftreg_shifter_reg[6]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.790/*        0.029/*         shiftreg_shifter_reg[0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.790/*        0.029/*         shiftreg_shifter_reg[3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.790/*        0.029/*         shiftreg_shifter_reg[2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.790/*        0.029/*         shiftreg_shifter_reg[1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.790/*        0.029/*         shiftreg_shifter_reg[4]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   44.792/*        0.029/*         i4004_ip_board_incr_in_reg[2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   44.792/*        0.029/*         i4004_ip_board_incr_in_reg[3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.964   */44.802        */0.032         i4004_id_board_n0380_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.964   */44.802        */0.032         i4004_id_board_n0425_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.964   */44.802        */0.032         i4004_id_board_n0433_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.964   */44.802        */0.032         i4004_id_board_n0801_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.964   */44.802        */0.032         i4004_id_board_n0805_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.964   */44.803        */0.032         i4004_id_board_n0360_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.964   */44.803        */0.032         i4004_tio_board_timing_generator_x21_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.804/*        0.026/*         i4004_tio_board_timing_generator_a11_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   44.807/*        0.031/*         i4004_id_board_n0362_reg/E    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */44.807        */0.032         i4004_tio_board_timing_generator_x11_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */44.807        */0.032         i4004_id_board_n0405_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */44.807        */0.032         i4004_tio_board_timing_generator_m21_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */44.807        */0.032         i4004_tio_board_timing_generator_m11_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */44.808        */0.023         i4004_sp_board_n0592_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */44.808        */0.032         i4004_ip_board_n0517_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */44.808        */0.032         i4004_tio_board_timing_generator_x31_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */44.808        */0.032         i4004_ip_board_n0438_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */44.809        */0.032         i4004_ip_board_n0416_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */44.809        */0.032         i4004_tio_board_timing_generator_a31_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */44.809        */0.032         i4004_ip_board_n0384_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */44.809        */0.032         i4004_id_board_n0414_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */44.809        */0.032         i4004_tio_board_n0278_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */44.809        */0.032         i4004_tio_board_timing_generator_a11_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */44.810        */0.032         i4004_id_board_n0797_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */44.810        */0.025         i4004_sp_board_n0615_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */44.810        */0.032         i4004_tio_board_timing_generator_a21_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */44.810        */0.032         i4004_ip_board_n0374_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */44.810        */0.032         i4004_ip_board_carry_out_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */44.811        */0.032         i4004_tio_board_data_out_reg[2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   44.812/*        0.031/*         i4004_tio_board_L_reg/E    1
20MHz_CLK(R)->20MHz_CLK(R)	54.988   44.816/*        0.013/*         i4004_ip_board_row_reg[0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.987   44.816/*        0.013/*         i4004_ip_board_row_reg[1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.832/*        0.025/*         i4004_ip_board_carry_out_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.982   44.839/*        0.020/*         clockgen_clockdiv_reg[4]/RN    1
20MHz_CLK(R)->20MHz_CLK(R)	54.995   */44.840        */0.008         clockgen_clockdiv_reg[2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.997   */44.843        */0.005         clockgen_clockdiv_reg[1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.982   44.849/*        0.020/*         clockgen_clockdiv_reg[3]/RN    1
20MHz_CLK(R)->20MHz_CLK(R)	54.963   */44.850        */0.032         i4004_sp_board_reg_rfsh_0_master_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.965   */44.851        */0.032         i4004_tio_board_timing_generator_x12_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   44.852/*        0.030/*         i4004_tio_board_timing_generator_x22_reg/E    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   44.852/*        0.030/*         i4004_id_board_n0343_reg/E    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */44.855        */0.032         i4004_ip_board_addr_rfsh_0_master_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */44.855        */0.032         ram_0_timing_recovery_x12_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */44.855        */0.032         i4004_ip_board_addr_ptr_0_master_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */44.855        */0.032         ram_0_timing_recovery_x22_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */44.855        */0.032         i4004_tio_board_timing_generator_m22_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */44.855        */0.032         i4004_id_board_n0397_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */44.855        */0.032         ram_0_timing_recovery_x32_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */44.856        */0.023         ram_0_rfsh_next_reg[3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   44.856/*        0.025/*         ram_0_rfsh_next_reg[4]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.994   */44.856        */0.008         clockgen_clockdiv_reg[4]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.994   */44.856        */0.008         clockgen_clockdiv_reg[0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.994   */44.856        */0.008         clockgen_clockdiv_reg[3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */44.857        */0.032         i4004_ip_board_carry_in_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   44.857/*        0.030/*         ram_0_timing_recovery_m22_reg/E    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.857/*        0.030/*         i4004_tio_board_timing_generator_m12_reg/E    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.857/*        0.030/*         i4004_tio_board_timing_generator_x32_reg/E    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.858/*        0.030/*         i4004_tio_board_timing_generator_a12_reg/E    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.858/*        0.030/*         i4004_tio_board_timing_generator_a32_reg/E    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.858/*        0.030/*         i4004_tio_board_timing_generator_a22_reg/E    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */44.859        */0.031         i4004_tio_board_n0707_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */44.859        */0.031         i4004_tio_board_n0685_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */44.860        */0.027         clockgen_clk2_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */44.860        */0.030         rom_1_extbusdrive_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */44.860        */0.030         rom_0_extbusdrive_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */44.860        */0.030         rom_1_n0161_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */44.861        */0.030         rom_0_data_out_reg[3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */44.861        */0.030         rom_1_data_out_reg[1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */44.861        */0.030         rom_0_data_out_reg[1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */44.861        */0.030         rom_1_data_out_reg[3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */44.861        */0.030         rom_0_data_out_reg[2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */44.862        */0.030         rom_1_data_out_reg[2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */44.862        */0.030         rom_0_data_out_reg[0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */44.862        */0.030         rom_1_data_out_reg[0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */44.862        */0.030         rom_0_n0161_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.967   44.869/*        0.030/*         i4004_id_board_n0360_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   44.875/*        0.025/*         clockgen_clk1_reg/E    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.876        */0.027         ram_0_timing_recovery_m11_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.876        */0.027         ram_0_timing_recovery_a21_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.876        */0.027         rom_0_timing_recovery_m11_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.876        */0.027         rom_0_timing_recovery_m21_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */44.877        */0.023         ram_0_rfsh_next_reg[2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   44.881/*        0.028/*         i4004_tio_board_n0278_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   44.886/*        0.030/*         i4004_sp_board_dram_array_reg[5][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   44.886/*        0.030/*         i4004_sp_board_dram_array_reg[6][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   44.889/*        0.031/*         i4004_sp_board_dram_array_reg[1][5]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   44.889/*        0.031/*         i4004_sp_board_dram_array_reg[0][5]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   44.889/*        0.031/*         i4004_sp_board_dram_array_reg[2][5]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   44.889/*        0.031/*         i4004_sp_board_dram_array_reg[6][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   44.889/*        0.031/*         i4004_sp_board_dram_array_reg[5][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   44.889/*        0.031/*         i4004_sp_board_dram_array_reg[5][5]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   44.889/*        0.031/*         i4004_sp_board_dram_array_reg[6][5]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   44.889/*        0.031/*         i4004_sp_board_dram_array_reg[0][7]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   44.890/*        0.031/*         i4004_sp_board_dram_array_reg[2][7]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.981   44.890/*        0.020/*         shiftreg_cp_delay_reg[2]/RN    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   44.890/*        0.031/*         i4004_sp_board_dram_array_reg[1][7]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   44.890/*        0.030/*         i4004_sp_board_dram_array_reg[1][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   44.890/*        0.030/*         i4004_sp_board_dram_array_reg[0][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   44.890/*        0.030/*         i4004_sp_board_dram_array_reg[2][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.890/*        0.030/*         i4004_sp_board_dram_array_reg[7][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   44.890/*        0.031/*         i4004_sp_board_dram_array_reg[6][7]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   44.891/*        0.031/*         i4004_sp_board_dram_array_reg[5][7]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.891/*        0.030/*         i4004_sp_board_dram_array_reg[4][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   44.891/*        0.030/*         i4004_sp_board_dram_array_reg[3][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   44.892/*        0.031/*         i4004_sp_board_dram_array_reg[1][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   44.892/*        0.031/*         i4004_sp_board_dram_array_reg[2][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   44.892/*        0.030/*         i4004_sp_board_dram_array_reg[2][6]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   44.892/*        0.031/*         i4004_sp_board_dram_array_reg[0][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   44.892/*        0.031/*         i4004_sp_board_dram_array_reg[7][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.892/*        0.027/*         rom_0_n0128_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   44.893/*        0.030/*         i4004_sp_board_dram_array_reg[6][6]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   44.893/*        0.030/*         i4004_sp_board_dram_array_reg[5][6]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.967   44.893/*        0.030/*         i4004_sp_board_dram_array_reg[5][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.967   44.893/*        0.030/*         i4004_sp_board_dram_array_reg[5][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.967   44.893/*        0.030/*         i4004_sp_board_dram_array_reg[6][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.967   44.893/*        0.030/*         i4004_sp_board_dram_array_reg[6][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.893/*        0.030/*         i4004_sp_board_dram_array_reg[1][4]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.893/*        0.030/*         i4004_sp_board_dram_array_reg[0][4]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.893/*        0.030/*         i4004_sp_board_dram_array_reg[2][4]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.893/*        0.031/*         i4004_sp_board_dram_array_reg[7][5]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.894/*        0.031/*         i4004_sp_board_dram_array_reg[4][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.894/*        0.031/*         i4004_sp_board_dram_array_reg[3][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.894/*        0.031/*         i4004_sp_board_dram_array_reg[4][5]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.894/*        0.031/*         i4004_sp_board_dram_array_reg[3][5]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   44.894/*        0.030/*         i4004_sp_board_dram_array_reg[7][7]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   44.894/*        0.030/*         i4004_sp_board_dram_array_reg[7][4]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   44.894/*        0.030/*         i4004_sp_board_dram_array_reg[4][4]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   44.894/*        0.030/*         i4004_sp_board_dram_array_reg[5][4]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   44.894/*        0.025/*         ram_0_rfsh_next_reg[1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   44.894/*        0.030/*         i4004_sp_board_dram_array_reg[6][4]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   44.895/*        0.030/*         i4004_sp_board_dram_array_reg[3][4]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.895/*        0.031/*         i4004_sp_board_dram_array_reg[4][7]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.895/*        0.030/*         i4004_sp_board_dram_array_reg[3][7]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   44.896/*        0.030/*         i4004_sp_board_dram_array_reg[1][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   44.896/*        0.030/*         i4004_sp_board_dram_array_reg[0][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   44.896/*        0.030/*         i4004_sp_board_dram_array_reg[2][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   44.896/*        0.030/*         i4004_sp_board_dram_array_reg[0][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   44.896/*        0.030/*         i4004_sp_board_dram_array_reg[1][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   44.896/*        0.030/*         i4004_sp_board_dram_array_reg[2][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   44.897/*        0.030/*         i4004_sp_board_dram_array_reg[0][6]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   44.897/*        0.030/*         i4004_sp_board_dram_array_reg[1][6]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.897/*        0.026/*         rom_1_n0128_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.897/*        0.030/*         i4004_sp_board_dram_array_reg[7][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.964   44.897/*        0.032/*         i4004_id_board_n0425_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.964   44.897/*        0.032/*         i4004_tio_board_timing_generator_x21_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.897/*        0.030/*         i4004_sp_board_dram_array_reg[7][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.897/*        0.030/*         i4004_sp_board_dram_array_reg[7][6]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.964   44.897/*        0.032/*         i4004_tio_board_timing_generator_x12_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.898/*        0.030/*         i4004_sp_board_dram_array_reg[4][6]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */44.898        */0.031         ram_0_timing_recovery_a31_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.898/*        0.030/*         i4004_sp_board_dram_array_reg[4][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   44.898/*        0.030/*         i4004_sp_board_dram_array_reg[4][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   44.898/*        0.030/*         i4004_sp_board_dram_array_reg[3][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   44.898/*        0.030/*         i4004_sp_board_dram_array_reg[3][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   44.898/*        0.030/*         i4004_sp_board_dram_array_reg[3][6]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */44.898        */0.031         rom_0_timing_recovery_x11_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */44.898        */0.031         rom_0_timing_recovery_x21_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */44.898        */0.031         rom_0_timing_recovery_a31_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   44.899/*        0.032/*         shiftreg_cp_delayed_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.980   */44.899        */0.015         i4004_tio_board_poc_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */44.899        */0.031         rom_0_timing_recovery_a21_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */44.899        */0.031         rom_0_timing_recovery_a11_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.899/*        0.032/*         clockgen_clk2_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */44.899        */0.031         i4004_tio_board_timing_generator_sync_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */44.899        */0.031         ram_0_timing_recovery_a11_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   44.900/*        0.030/*         i4004_id_board_n0433_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.966   */44.900        */0.031         ram_0_rfsh_addr_reg[4]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   */44.901        */0.031         ram_0_rfsh_addr_reg[1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */44.902        */0.030         ram_0_timing_recovery_a32_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */44.902        */0.030         ram_0_timing_recovery_a22_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */44.903        */0.030         ram_0_timing_recovery_m12_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */44.903        */0.030         rom_0_timing_recovery_m12_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */44.903        */0.030         rom_0_timing_recovery_x22_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */44.903        */0.030         rom_0_timing_recovery_m22_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */44.903        */0.030         ram_0_timing_recovery_a12_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */44.903        */0.030         rom_0_timing_recovery_x12_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */44.903        */0.030         rom_0_timing_recovery_a32_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */44.903        */0.030         i4004_alu_board_n0889_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */44.903        */0.030         i4004_alu_board_n0891_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   44.903/*        0.029/*         ram_0_rfsh_addr_reg[3]/E    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */44.903        */0.030         i4004_alu_board_n0893_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */44.903        */0.030         i4004_alu_board_n0887_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */44.904        */0.030         rom_1_n0128_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */44.904        */0.030         rom_0_timing_recovery_a22_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.904/*        0.031/*         i4004_alu_board_cy_1_reg/E    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   44.904/*        0.029/*         ram_0_rfsh_addr_reg[2]/E    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */44.904        */0.030         rom_0_n0128_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.904/*        0.031/*         i4004_alu_board_acc_out_reg[3]/E    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.904/*        0.031/*         i4004_alu_board_acc_out_reg[1]/E    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.904/*        0.031/*         i4004_alu_board_acc_out_reg[2]/E    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.904/*        0.031/*         i4004_alu_board_acc_out_reg[0]/E    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   44.904/*        0.030/*         ram_0_timing_recovery_m21_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.904/*        0.030/*         i4004_tio_board_timing_generator_m21_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.905/*        0.026/*         i4004_ip_board_n0517_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   44.905/*        0.029/*         ram_0_rfsh_addr_reg[0]/E    1
20MHz_CLK(R)->20MHz_CLK(R)	54.967   44.905/*        0.027/*         i4004_ip_board_dram_array_reg[0][9]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   44.906/*        0.027/*         i4004_ip_board_dram_array_reg[2][9]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   44.906/*        0.027/*         i4004_ip_board_dram_array_reg[1][9]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   44.906/*        0.027/*         i4004_ip_board_dram_array_reg[2][8]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   44.906/*        0.027/*         i4004_ip_board_dram_array_reg[1][8]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   44.906/*        0.028/*         rom_0_timing_recovery_a12_reg/E    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   44.907/*        0.028/*         i4004_ip_board_dram_array_reg[2][10]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   44.907/*        0.028/*         i4004_ip_board_dram_array_reg[1][10]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.907/*        0.030/*         ram_0_timing_recovery_m12_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   44.907/*        0.027/*         i4004_ip_board_dram_array_reg[3][8]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   44.908/*        0.027/*         i4004_ip_board_dram_array_reg[3][9]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   44.908/*        0.027/*         i4004_ip_board_dram_array_reg[0][8]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   44.908/*        0.027/*         i4004_ip_board_dram_array_reg[0][10]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   44.908/*        0.027/*         i4004_ip_board_dram_array_reg[3][10]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   44.909/*        0.027/*         i4004_ip_board_dram_array_reg[2][11]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   44.909/*        0.027/*         i4004_ip_board_dram_array_reg[3][11]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   44.909/*        0.027/*         i4004_ip_board_dram_array_reg[1][11]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   44.909/*        0.027/*         i4004_ip_board_dram_array_reg[0][11]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.910/*        0.027/*         i4004_ip_board_n0374_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   44.910/*        0.030/*         shiftreg_shifter_reg[7]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.910/*        0.029/*         shiftreg_shifter_reg[5]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.911/*        0.029/*         shiftreg_shifter_reg[6]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.911/*        0.029/*         shiftreg_shifter_reg[4]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.912/*        0.029/*         shiftreg_shifter_reg[1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.912/*        0.029/*         shiftreg_shifter_reg[0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.912/*        0.029/*         shiftreg_shifter_reg[5]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.912/*        0.029/*         shiftreg_shifter_reg[2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.912/*        0.029/*         shiftreg_shifter_reg[6]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.912/*        0.029/*         shiftreg_shifter_reg[1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.912/*        0.029/*         shiftreg_shifter_reg[4]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.912/*        0.029/*         shiftreg_shifter_reg[9]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.912/*        0.026/*         i4004_ip_board_dram_array_reg[3][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.912/*        0.029/*         shiftreg_shifter_reg[3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.913/*        0.029/*         shiftreg_shifter_reg[8]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.913/*        0.029/*         shiftreg_shifter_reg[8]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.913/*        0.029/*         shiftreg_shifter_reg[7]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   44.913/*        0.026/*         i4004_id_board_n0343_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.913/*        0.029/*         shiftreg_shifter_reg[3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   44.913/*        0.029/*         shiftreg_shifter_reg[2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   44.913/*        0.026/*         i4004_sp_board_reg_rfsh_1_master_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   44.913/*        0.026/*         i4004_sp_board_reg_rfsh_0_master_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   44.913/*        0.026/*         i4004_ip_board_dram_array_reg[2][7]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.913/*        0.026/*         i4004_ip_board_n0416_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.913/*        0.026/*         i4004_ip_board_dram_array_reg[3][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   44.914/*        0.026/*         i4004_ip_board_dram_array_reg[3][7]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.914/*        0.026/*         i4004_ip_board_dram_array_reg[2][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.914/*        0.026/*         i4004_ip_board_n0384_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   44.914/*        0.026/*         i4004_ip_board_dram_array_reg[3][4]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   44.914/*        0.026/*         i4004_ip_board_dram_array_reg[2][4]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   44.914/*        0.026/*         i4004_ip_board_dram_array_reg[3][6]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   44.914/*        0.026/*         i4004_ip_board_dram_array_reg[2][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.914/*        0.026/*         i4004_ip_board_dram_array_reg[2][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.914/*        0.026/*         i4004_ip_board_addr_ptr_0_master_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   44.914/*        0.026/*         i4004_ip_board_dram_array_reg[2][6]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   44.914/*        0.026/*         i4004_id_board_n0380_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.915/*        0.029/*         shiftreg_shifter_reg[9]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.915/*        0.026/*         i4004_ip_board_dram_array_reg[3][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.915/*        0.026/*         i4004_ip_board_dram_array_reg[2][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */44.915        */0.028         ram_0_rfsh_next_reg[4]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.915/*        0.025/*         i4004_ip_board_addr_rfsh_0_master_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   */44.915        */0.028         ram_0_rfsh_next_reg[3]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   */44.916        */0.028         ram_0_rfsh_next_reg[2]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   44.916/*        0.025/*         i4004_tio_board_n0685_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   44.916/*        0.025/*         i4004_tio_board_n0699_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */44.917        */0.028         ram_0_rfsh_next_reg[1]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   44.917/*        0.026/*         i4004_ip_board_dram_array_reg[3][5]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.917/*        0.027/*         clockgen_clk1_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */44.917        */0.028         ram_0_rfsh_next_reg[0]/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   44.917/*        0.029/*         i4004_id_board_opa_reg[2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   44.917/*        0.026/*         i4004_ip_board_dram_array_reg[2][5]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.917/*        0.027/*         clockgen_clk2_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.918/*        0.026/*         i4004_ip_board_dram_array_reg[3][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   44.918/*        0.025/*         ram_0_rfsh_next_reg[0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   44.919/*        0.026/*         i4004_sp_board_reg_rfsh_2_master_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   44.920/*        0.028/*         i4004_tio_board_timing_generator_x32_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   44.920/*        0.028/*         i4004_tio_board_timing_generator_x11_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   44.920/*        0.028/*         rom_0_extbusdrive_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   44.920/*        0.027/*         ram_0_timing_recovery_x11_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.920/*        0.026/*         i4004_ip_board_addr_ptr_1_master_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   44.920/*        0.028/*         i4004_tio_board_timing_generator_m22_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   44.920/*        0.028/*         rom_1_extbusdrive_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   44.921/*        0.028/*         i4004_tio_board_timing_generator_x31_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */44.921        */0.028         i4004_ip_board_addr_rfsh_1_slave_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */44.921        */0.028         i4004_ip_board_addr_rfsh_1_master_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.921/*        0.027/*         i4004_tio_board_timing_generator_a21_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.921/*        0.025/*         i4004_ip_board_addr_rfsh_1_master_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.922/*        0.028/*         i4004_tio_board_timing_generator_sync_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */44.923        */0.028         i4004_sp_board_reg_rfsh_2_master_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */44.923        */0.028         i4004_ip_board_addr_ptr_1_master_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */44.923        */0.028         i4004_ip_board_addr_ptr_1_slave_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */44.923        */0.028         i4004_sp_board_reg_rfsh_2_slave_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   44.923/*        0.027/*         i4004_ip_board_dram_array_reg[0][7]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   44.923/*        0.027/*         i4004_ip_board_dram_array_reg[1][7]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.924/*        0.025/*         i4004_id_board_n0397_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   44.924/*        0.027/*         ram_0_timing_recovery_a21_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.924/*        0.027/*         i4004_alu_board_n0891_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.924/*        0.026/*         i4004_tio_board_timing_generator_m11_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.924/*        0.027/*         ram_0_timing_recovery_a12_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   44.924/*        0.026/*         i4004_ip_board_dram_array_reg[1][6]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   44.924/*        0.026/*         i4004_ip_board_dram_array_reg[0][6]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   44.925/*        0.027/*         i4004_id_board_opr_reg[3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   44.925/*        0.027/*         i4004_ip_board_addr_rfsh_0_slave_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.925/*        0.027/*         i4004_alu_board_n0887_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   44.925/*        0.026/*         i4004_ip_board_dram_array_reg[0][4]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.925        */0.023         shiftreg_shifter_reg[0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   44.925/*        0.027/*         i4004_id_board_opr_reg[2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   44.925/*        0.026/*         i4004_ip_board_dram_array_reg[1][4]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   44.925/*        0.027/*         ram_0_timing_recovery_x31_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   44.926/*        0.027/*         ram_0_timing_recovery_x22_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.926/*        0.027/*         i4004_alu_board_n0889_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.926/*        0.026/*         i4004_ip_board_dram_array_reg[0][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.979   */44.926        */0.023         i4004_alu_board_acc_out_reg[0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.926/*        0.027/*         rom_0_timing_recovery_m12_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   44.926/*        0.027/*         i4004_id_board_n0801_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   44.926/*        0.027/*         i4004_ip_board_incr_in_reg[1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.926/*        0.026/*         rom_0_timing_recovery_m11_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   44.926/*        0.027/*         i4004_id_board_n0805_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   44.926/*        0.027/*         i4004_sp_board_reg_rfsh_1_slave_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.967   44.926/*        0.027/*         i4004_sp_board_reg_rfsh_0_slave_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.979   */44.926        */0.023         i4004_alu_board_acc_out_reg[2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.926/*        0.027/*         rom_0_timing_recovery_x22_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   44.926/*        0.027/*         i4004_ip_board_addr_ptr_0_slave_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   44.926/*        0.027/*         i4004_sp_board_din_n_reg[1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.979   */44.926        */0.023         i4004_alu_board_acc_out_reg[1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.926/*        0.026/*         rom_0_timing_recovery_x21_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   44.927/*        0.026/*         i4004_ip_board_dram_array_reg[0][5]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.979   */44.927        */0.023         i4004_alu_board_cy_1_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.927/*        0.027/*         i4004_alu_board_n0893_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   44.927/*        0.026/*         i4004_tio_board_n0685_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.979   */44.927        */0.023         i4004_alu_board_acc_out_reg[3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   44.927/*        0.026/*         i4004_ip_board_dram_array_reg[1][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.927/*        0.026/*         i4004_tio_board_timing_generator_a31_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.927/*        0.026/*         i4004_id_board_n0414_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   44.927/*        0.027/*         i4004_ip_board_incr_in_reg[0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */44.927        */0.023         i4004_sp_board_din_n_reg[3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */44.928        */0.023         i4004_sp_board_din_n_reg[2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */44.928        */0.023         i4004_sp_board_din_n_reg[0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   44.928/*        0.026/*         i4004_ip_board_dram_array_reg[1][5]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   44.928/*        0.026/*         rom_0_n0128_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.928/*        0.026/*         i4004_ip_board_dram_array_reg[1][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.928/*        0.026/*         i4004_ip_board_dram_array_reg[0][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.928/*        0.026/*         i4004_ip_board_dram_array_reg[1][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.928/*        0.026/*         i4004_ip_board_dram_array_reg[0][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.928/*        0.026/*         i4004_ip_board_dram_array_reg[0][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   44.928/*        0.025/*         i4004_tio_board_n0707_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.928        */0.023         i4004_tio_board_timing_generator_x12_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.928/*        0.026/*         rom_1_n0128_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.928/*        0.026/*         i4004_ip_board_dram_array_reg[1][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   44.928/*        0.026/*         ram_0_rfsh_addr_reg[1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.928/*        0.026/*         i4004_ip_board_incr_in_reg[2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */44.928        */0.028         i4004_sp_board_reg_rfsh_1_master_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.928/*        0.026/*         rom_0_timing_recovery_x11_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */44.928        */0.028         i4004_sp_board_reg_rfsh_1_slave_reg/SE    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.928/*        0.026/*         i4004_ip_board_incr_in_reg[3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.928/*        0.026/*         rom_0_timing_recovery_m21_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.928/*        0.026/*         rom_0_timing_recovery_m22_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   44.929/*        0.026/*         ram_0_timing_recovery_x32_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.929/*        0.026/*         rom_0_timing_recovery_m22_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.929/*        0.026/*         i4004_id_board_n0397_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   44.929/*        0.025/*         rom_0_timing_recovery_a21_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   44.929/*        0.026/*         rom_1_data_out_reg[3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.929/*        0.026/*         rom_0_timing_recovery_m11_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   44.929/*        0.026/*         rom_1_data_out_reg[0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   44.929/*        0.026/*         i4004_tio_board_n0699_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.929/*        0.026/*         rom_0_timing_recovery_a32_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.929/*        0.026/*         i4004_tio_board_timing_generator_x31_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   44.930/*        0.026/*         rom_0_data_out_reg[0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   44.930/*        0.026/*         rom_0_data_out_reg[2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   44.930/*        0.026/*         rom_0_data_out_reg[3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   44.930/*        0.026/*         rom_0_n0161_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   44.930/*        0.026/*         rom_1_data_out_reg[1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   44.930/*        0.026/*         i4004_sp_board_n0615_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   44.930/*        0.026/*         rom_1_data_out_reg[2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   44.930/*        0.026/*         i4004_ip_board_addr_rfsh_1_slave_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.982   44.930/*        0.020/*         clockgen_clockdiv_reg[0]/RN    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */44.930        */0.023         i4004_tio_board_data_out_reg[1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   44.931/*        0.026/*         rom_0_data_out_reg[1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.931/*        0.026/*         rom_0_timing_recovery_a11_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   44.931/*        0.026/*         ram_0_ram0_ram_array_reg[8][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.931        */0.023         ram_0_ram3_ram_array_reg[12][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.931/*        0.026/*         rom_1_n0161_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.979   */44.931        */0.022         ram_0_timing_recovery_a12_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   44.931/*        0.026/*         ram_0_ram1_ram_array_reg[5][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   44.931/*        0.026/*         i4004_tio_board_timing_generator_sync_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   44.931/*        0.026/*         ram_0_timing_recovery_a11_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */44.931        */0.023         i4004_tio_board_data_out_reg[0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.931        */0.023         ram_0_ram2_ram_array_reg[10][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */44.931        */0.023         ram_0_ram1_ram_array_reg[13][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.931/*        0.026/*         ram_0_rfsh_addr_reg[4]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.980   */44.931        */0.023         ram_0_ram2_ram_array_reg[8][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */44.931        */0.023         ram_0_ram1_ram_array_reg[14][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.979   */44.931        */0.023         i4004_sp_board_dram_array_reg[3][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   44.931/*        0.026/*         i4004_sp_board_dram_array_reg[1][5]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.931        */0.023         ram_0_ram3_ram_array_reg[12][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.931        */0.023         ram_0_ram0_ram_array_reg[8][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.931        */0.023         i4004_ip_board_dram_array_reg[2][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.979   */44.931        */0.022         rom_0_timing_recovery_a31_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.979   */44.931        */0.023         i4004_id_board_n0797_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */44.931        */0.023         ram_0_ram0_ram_array_reg[18][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.931        */0.023         ram_0_ram3_ram_array_reg[12][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */44.931        */0.023         i4004_tio_board_data_out_reg[3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */44.931        */0.023         ram_0_ram1_ram_array_reg[17][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */44.931        */0.023         ram_0_ram1_ram_array_reg[16][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */44.931        */0.023         ram_0_ram0_ram_array_reg[12][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   44.931/*        0.026/*         ram_0_ram3_ram_array_reg[4][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.979   */44.931        */0.023         i4004_sp_board_dram_array_reg[5][4]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.931/*        0.026/*         ram_0_ram2_ram_array_reg[4][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.931        */0.023         i4004_sp_board_dram_array_reg[5][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.931        */0.023         i4004_ip_board_dram_array_reg[2][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.931        */0.023         i4004_sp_board_dram_array_reg[6][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.931        */0.023         ram_0_ram0_ram_array_reg[12][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.931        */0.023         i4004_ip_board_dram_array_reg[2][4]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */44.931        */0.023         ram_0_ram1_ram_array_reg[13][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */44.931        */0.023         ram_0_ram1_ram_array_reg[8][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.931        */0.023         i4004_sp_board_dram_array_reg[7][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.931        */0.023         ram_0_ram1_ram_array_reg[19][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.931        */0.023         ram_0_ram3_ram_array_reg[10][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.931        */0.023         ram_0_ram3_ram_array_reg[10][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.931        */0.023         i4004_sp_board_dram_array_reg[6][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.979   */44.931        */0.023         ram_0_ram2_ram_array_reg[12][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.979   */44.931        */0.023         ram_0_ram2_ram_array_reg[12][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */44.931        */0.023         ram_0_ram1_ram_array_reg[13][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */44.931        */0.023         ram_0_ram1_ram_array_reg[14][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.931/*        0.026/*         i4004_sp_board_dram_array_reg[0][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   44.931/*        0.026/*         ram_0_ram0_ram_array_reg[8][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.980   */44.931        */0.023         ram_0_ram2_ram_array_reg[8][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   44.931/*        0.026/*         ram_0_ram3_ram_array_reg[4][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.931        */0.023         ram_0_ram1_ram_array_reg[10][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.931        */0.023         i4004_sp_board_dram_array_reg[7][7]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.931        */0.023         i4004_sp_board_dram_array_reg[7][5]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.931        */0.023         i4004_sp_board_dram_array_reg[7][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.979   */44.931        */0.023         i4004_sp_board_dram_array_reg[3][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.931        */0.023         ram_0_ram2_ram_array_reg[10][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.931        */0.023         ram_0_ram1_ram_array_reg[8][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.931        */0.023         ram_0_ram3_ram_array_reg[2][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.931        */0.023         ram_0_ram3_ram_array_reg[10][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.979   */44.931        */0.023         i4004_sp_board_dram_array_reg[3][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.931        */0.023         ram_0_ram3_ram_array_reg[8][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.979   */44.931        */0.023         i4004_sp_board_dram_array_reg[3][5]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.931/*        0.026/*         rom_0_timing_recovery_a12_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.931        */0.023         ram_0_ram3_ram_array_reg[8][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.931/*        0.026/*         i4004_ip_board_dram_array_reg[0][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.932        */0.023         ram_0_ram2_ram_array_reg[16][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */44.932        */0.023         ram_0_ram1_ram_array_reg[14][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.979   */44.932        */0.022         ram_0_timing_recovery_m12_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */44.932        */0.023         ram_0_ram1_ram_array_reg[6][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.932/*        0.026/*         i4004_sp_board_dram_array_reg[0][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.932        */0.023         ram_0_ram0_ram_array_reg[18][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.932        */0.023         i4004_sp_board_dram_array_reg[7][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.932        */0.023         i4004_sp_board_dram_array_reg[7][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.932        */0.023         ram_0_ram1_ram_array_reg[6][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.932        */0.023         ram_0_ram3_ram_array_reg[0][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   44.932/*        0.026/*         ram_0_ram0_ram_array_reg[2][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.932        */0.023         ram_0_ram3_ram_array_reg[18][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.932        */0.023         ram_0_ram3_ram_array_reg[8][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */44.932        */0.022         ram_0_ram0_ram_array_reg[14][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.980   */44.932        */0.022         i4004_ip_board_dram_array_reg[2][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */44.932        */0.023         ram_0_ram1_ram_array_reg[12][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.932        */0.023         ram_0_ram0_ram_array_reg[8][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */44.932        */0.023         ram_0_ram1_ram_array_reg[12][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.979   */44.932        */0.023         ram_0_ram2_ram_array_reg[12][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */44.932        */0.023         ram_0_ram1_ram_array_reg[14][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.980   */44.932        */0.023         ram_0_ram2_ram_array_reg[9][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.979   */44.932        */0.023         i4004_ip_board_dram_array_reg[3][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   44.932/*        0.026/*         ram_0_ram0_ram_array_reg[19][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.932        */0.023         ram_0_ram1_ram_array_reg[19][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.932        */0.023         ram_0_ram3_ram_array_reg[2][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.932        */0.023         ram_0_ram3_ram_array_reg[8][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */44.932        */0.023         ram_0_ram1_ram_array_reg[2][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.932/*        0.026/*         ram_0_ram3_ram_array_reg[4][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */44.932        */0.023         ram_0_ram0_ram_array_reg[12][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.932        */0.023         ram_0_ram3_ram_array_reg[10][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.979   */44.932        */0.023         i4004_sp_board_dram_array_reg[7][6]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.932/*        0.026/*         ram_0_ram2_ram_array_reg[4][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */44.932        */0.023         ram_0_ram2_ram_array_reg[18][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.932        */0.023         i4004_sp_board_dram_array_reg[6][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.932        */0.023         ram_0_ram3_ram_array_reg[15][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.932/*        0.026/*         i4004_ip_board_dram_array_reg[0][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.979   */44.932        */0.023         ram_0_ram2_ram_array_reg[12][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.932/*        0.026/*         i4004_ip_board_dram_array_reg[0][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.932/*        0.026/*         i4004_sp_board_dram_array_reg[6][4]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.932        */0.023         i4004_sp_board_dram_array_reg[5][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.932/*        0.025/*         ram_0_timing_recovery_m11_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.932        */0.023         i4004_sp_board_dram_array_reg[6][5]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.979   */44.932        */0.023         i4004_tio_board_timing_generator_a12_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.979   */44.932        */0.022         ram_0_timing_recovery_a22_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */44.932        */0.023         ram_0_ram1_ram_array_reg[17][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */44.932        */0.023         ram_0_ram1_ram_array_reg[8][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */44.932        */0.023         ram_0_ram1_ram_array_reg[8][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.932/*        0.026/*         ram_0_ram1_ram_array_reg[5][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.932        */0.023         ram_0_ram2_ram_array_reg[16][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */44.932        */0.023         ram_0_ram0_ram_array_reg[16][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.932/*        0.026/*         ram_0_ram1_ram_array_reg[5][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.932        */0.023         ram_0_ram0_ram_array_reg[14][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.932        */0.023         ram_0_ram1_ram_array_reg[6][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   44.932/*        0.026/*         ram_0_ram3_ram_array_reg[13][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */44.932        */0.023         ram_0_ram0_ram_array_reg[12][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */44.932        */0.023         ram_0_ram2_ram_array_reg[10][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.932/*        0.026/*         i4004_ip_board_n0416_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   44.932/*        0.026/*         i4004_ip_board_dram_array_reg[0][5]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.979   */44.932        */0.023         i4004_ip_board_dram_array_reg[2][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.932        */0.023         ram_0_ram0_ram_array_reg[16][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */44.932        */0.023         ram_0_ram1_ram_array_reg[2][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.932        */0.023         ram_0_ram0_ram_array_reg[16][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.932        */0.023         ram_0_ram3_ram_array_reg[0][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.932        */0.023         ram_0_ram3_ram_array_reg[2][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.979   */44.932        */0.023         i4004_ip_board_dram_array_reg[1][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.979   */44.932        */0.022         rom_0_timing_recovery_x21_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.932        */0.023         ram_0_ram1_ram_array_reg[18][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.979   */44.932        */0.023         i4004_ip_board_dram_array_reg[3][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.932/*        0.026/*         i4004_ip_board_n0374_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.932        */0.023         ram_0_ram3_ram_array_reg[2][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.932        */0.023         ram_0_ram2_ram_array_reg[10][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.932        */0.023         ram_0_ram3_ram_array_reg[17][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.932        */0.023         ram_0_ram1_ram_array_reg[10][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.979   */44.932        */0.023         i4004_sp_board_dram_array_reg[7][4]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.932        */0.023         i4004_sp_board_reg_rfsh_2_slave_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.932/*        0.026/*         ram_0_ram0_ram_array_reg[4][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   44.932/*        0.026/*         ram_0_ram2_ram_array_reg[0][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.932        */0.023         ram_0_ram3_ram_array_reg[6][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.979   */44.932        */0.023         i4004_sp_board_dram_array_reg[3][4]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.979   */44.932        */0.023         i4004_sp_board_dram_array_reg[3][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.979   */44.932        */0.023         i4004_sp_board_dram_array_reg[3][7]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.932        */0.023         ram_0_ram2_ram_array_reg[14][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   44.932/*        0.026/*         ram_0_ram2_ram_array_reg[2][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */44.932        */0.023         ram_0_ram2_ram_array_reg[16][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */44.932        */0.023         i4004_ip_board_dram_array_reg[3][5]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */44.932        */0.023         ram_0_ram2_ram_array_reg[8][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */44.932        */0.023         ram_0_ram2_ram_array_reg[18][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */44.932        */0.023         ram_0_ram1_ram_array_reg[13][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */44.932        */0.023         ram_0_ram2_ram_array_reg[8][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */44.932        */0.023         ram_0_ram1_ram_array_reg[0][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */44.932        */0.023         ram_0_ram0_ram_array_reg[14][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.932/*        0.026/*         i4004_ip_board_dram_array_reg[3][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */44.932        */0.023         ram_0_ram1_ram_array_reg[12][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.932/*        0.026/*         i4004_sp_board_dram_array_reg[1][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.932        */0.023         ram_0_ram0_ram_array_reg[10][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   44.932/*        0.025/*         ram_0_timing_recovery_a11_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   44.932/*        0.025/*         rom_0_timing_recovery_a22_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */44.932        */0.023         ram_0_ram0_ram_array_reg[10][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.932/*        0.025/*         rom_0_timing_recovery_x22_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */44.932        */0.023         ram_0_ram0_ram_array_reg[16][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */44.932        */0.023         ram_0_ram2_ram_array_reg[16][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   44.932/*        0.026/*         ram_0_ram0_ram_array_reg[19][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.932/*        0.026/*         i4004_sp_board_dram_array_reg[2][4]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.932        */0.023         i4004_ip_board_dram_array_reg[3][4]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */44.932        */0.023         i4004_ip_board_dram_array_reg[3][11]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.932        */0.023         ram_0_ram3_ram_array_reg[0][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */44.932        */0.023         ram_0_ram1_ram_array_reg[2][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.932        */0.023         ram_0_ram3_ram_array_reg[6][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.932/*        0.026/*         i4004_sp_board_dram_array_reg[0][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.932        */0.023         i4004_ip_board_dram_array_reg[3][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.932/*        0.026/*         ram_0_ram0_ram_array_reg[14][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.932/*        0.026/*         ram_0_ram2_ram_array_reg[6][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.932        */0.023         ram_0_ram3_ram_array_reg[14][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.979   */44.932        */0.022         rom_1_srcff_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.932        */0.023         ram_0_ram3_ram_array_reg[0][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.932        */0.023         i4004_sp_board_dram_array_reg[5][6]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.932        */0.023         ram_0_ram3_ram_array_reg[14][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.932        */0.023         ram_0_ram3_ram_array_reg[14][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.932        */0.023         i4004_sp_board_dram_array_reg[5][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.932        */0.022         ram_0_timing_recovery_a31_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.932/*        0.026/*         ram_0_ram2_ram_array_reg[2][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.979   */44.932        */0.023         i4004_sp_board_dram_array_reg[3][6]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.932/*        0.026/*         ram_0_ram2_ram_array_reg[4][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.932        */0.023         ram_0_ram3_ram_array_reg[14][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.932        */0.023         ram_0_ram3_ram_array_reg[13][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   44.932/*        0.026/*         ram_0_ram2_ram_array_reg[0][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.979   */44.932        */0.023         ram_0_ram2_ram_array_reg[14][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.932        */0.023         ram_0_ram3_ram_array_reg[15][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   44.932/*        0.026/*         ram_0_ram0_ram_array_reg[17][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.932        */0.023         i4004_sp_board_dram_array_reg[5][5]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.932/*        0.026/*         i4004_ip_board_dram_array_reg[0][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.932        */0.023         ram_0_ram0_ram_array_reg[10][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   */44.932        */0.023         ram_0_ram2_ram_array_reg[18][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.932        */0.023         ram_0_ram1_ram_array_reg[0][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   44.932/*        0.026/*         ram_0_ram3_ram_array_reg[13][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   44.932/*        0.026/*         ram_0_ram0_ram_array_reg[2][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */44.932        */0.023         ram_0_ram1_ram_array_reg[10][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */44.932        */0.023         ram_0_ram1_ram_array_reg[10][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   44.932/*        0.026/*         ram_0_ram0_ram_array_reg[0][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.932        */0.023         i4004_ip_board_dram_array_reg[2][7]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.932        */0.023         i4004_ip_board_dram_array_reg[2][6]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.932/*        0.026/*         ram_0_ram1_ram_array_reg[4][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */44.932        */0.023         ram_0_ram0_ram_array_reg[10][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.932        */0.023         i4004_ip_board_dram_array_reg[2][11]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   44.932/*        0.026/*         ram_0_ram1_ram_array_reg[4][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.932/*        0.026/*         ram_0_ram1_ram_array_reg[4][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.932        */0.023         ram_0_ram1_ram_array_reg[2][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   44.932/*        0.026/*         i4004_sp_board_n0592_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.932/*        0.026/*         i4004_ip_board_n0517_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   44.932/*        0.025/*         i4004_tio_board_n0707_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   44.932/*        0.026/*         ram_0_ram1_ram_array_reg[5][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.932/*        0.025/*         rom_0_timing_recovery_x12_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.932        */0.023         ram_0_ram0_ram_array_reg[18][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.932        */0.023         ram_0_ram0_ram_array_reg[18][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.932/*        0.026/*         i4004_sp_board_dram_array_reg[1][4]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   44.932/*        0.025/*         rom_0_timing_recovery_a11_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */44.932        */0.023         ram_0_ram1_ram_array_reg[6][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.932        */0.023         ram_0_ram1_ram_array_reg[9][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.932        */0.023         ram_0_ram1_ram_array_reg[11][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.932/*        0.026/*         i4004_tio_board_n0278_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.932/*        0.026/*         i4004_sp_board_dram_array_reg[4][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.932        */0.023         ram_0_ram3_ram_array_reg[6][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.932        */0.023         ram_0_ram3_ram_array_reg[6][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.932/*        0.026/*         ram_0_ram2_ram_array_reg[13][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.932        */0.023         ram_0_ram3_ram_array_reg[12][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.932        */0.023         ram_0_ram3_ram_array_reg[11][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   44.932/*        0.026/*         i4004_ip_board_dram_array_reg[3][6]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   44.932/*        0.026/*         ram_0_ram2_ram_array_reg[0][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.932/*        0.026/*         ram_0_ram2_ram_array_reg[2][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   44.932/*        0.026/*         ram_0_ram2_ram_array_reg[0][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.932        */0.023         ram_0_ram2_ram_array_reg[14][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.932/*        0.026/*         ram_0_ram2_ram_array_reg[2][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.932        */0.023         i4004_sp_board_dram_array_reg[6][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   44.932/*        0.026/*         i4004_ip_board_dram_array_reg[0][4]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.979   */44.932        */0.023         ram_0_ram2_ram_array_reg[14][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */44.932        */0.023         i4004_ip_board_dram_array_reg[2][9]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   44.932/*        0.025/*         ram_0_ram0_ram_array_reg[2][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.980   */44.932        */0.022         ram_0_ram2_ram_array_reg[9][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.932        */0.023         ram_0_ram1_ram_array_reg[0][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.932        */0.023         i4004_ip_board_dram_array_reg[3][7]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.932/*        0.025/*         rom_0_srcff_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   44.932/*        0.026/*         ram_0_ram3_ram_array_reg[13][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.932        */0.023         i4004_ip_board_dram_array_reg[2][5]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.932        */0.023         ram_0_ram1_ram_array_reg[0][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.932/*        0.026/*         ram_0_ram1_ram_array_reg[4][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */44.932        */0.023         ram_0_ram1_ram_array_reg[15][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */44.932        */0.023         ram_0_ram1_ram_array_reg[18][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.932/*        0.026/*         i4004_sp_board_dram_array_reg[1][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */44.932        */0.023         ram_0_ram3_ram_array_reg[18][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.932/*        0.026/*         i4004_sp_board_dram_array_reg[1][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.932/*        0.026/*         i4004_ip_board_carry_in_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.932/*        0.026/*         i4004_ip_board_n0384_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.979   */44.932        */0.023         i4004_ip_board_dram_array_reg[1][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.932/*        0.026/*         i4004_sp_board_dram_array_reg[0][4]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.932/*        0.026/*         ram_0_ram2_ram_array_reg[13][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.932        */0.023         ram_0_timing_recovery_m22_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.932        */0.023         ram_0_ram3_ram_array_reg[16][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.932        */0.023         ram_0_ram3_ram_array_reg[16][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.932        */0.023         i4004_ip_board_dram_array_reg[2][8]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.932/*        0.026/*         i4004_sp_board_dram_array_reg[4][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   44.932/*        0.026/*         i4004_ip_board_dram_array_reg[0][7]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.932/*        0.026/*         ram_0_ram3_ram_array_reg[5][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.932/*        0.025/*         ram_0_ram2_ram_array_reg[4][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.932/*        0.025/*         ram_0_ram2_ram_array_reg[13][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.932        */0.023         i4004_sp_board_dram_array_reg[6][7]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.932/*        0.025/*         ram_0_ram3_ram_array_reg[4][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.932/*        0.025/*         ram_0_ram0_ram_array_reg[13][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.979   */44.932        */0.022         rom_0_timing_recovery_a32_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.932        */0.022         ram_0_ram3_ram_array_reg[9][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.932/*        0.025/*         ram_0_ram0_ram_array_reg[13][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   44.932/*        0.025/*         ram_0_ram2_ram_array_reg[19][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.932        */0.023         i4004_sp_board_dram_array_reg[5][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.932/*        0.026/*         i4004_tio_board_timing_generator_a22_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */44.932        */0.023         ram_0_ram1_ram_array_reg[17][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */44.932        */0.023         ram_0_ram1_ram_array_reg[12][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.932/*        0.026/*         ram_0_ram2_ram_array_reg[17][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.932/*        0.025/*         ram_0_timing_recovery_a22_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */44.932        */0.023         i4004_ip_board_dram_array_reg[2][10]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */44.932        */0.023         ram_0_ram2_ram_array_reg[11][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */44.932        */0.023         ram_0_ram0_ram_array_reg[11][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   */44.932        */0.023         i4004_ip_board_dram_array_reg[1][10]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.932/*        0.026/*         i4004_sp_board_dram_array_reg[1][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */44.932        */0.023         ram_0_ram1_ram_array_reg[18][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */44.932        */0.023         ram_0_ram1_ram_array_reg[18][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.932/*        0.025/*         ram_0_timing_recovery_a21_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   44.932/*        0.026/*         ram_0_ram0_ram_array_reg[19][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.979   */44.932        */0.023         i4004_tio_board_data_out_reg[2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.932        */0.023         i4004_ip_board_addr_ptr_1_slave_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.932        */0.023         ram_0_ram1_ram_array_reg[19][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.932        */0.023         ram_0_ram3_ram_array_reg[16][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.932/*        0.025/*         ram_0_ram2_ram_array_reg[6][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.932/*        0.025/*         i4004_tio_board_timing_generator_a11_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.932/*        0.025/*         ram_0_ram2_ram_array_reg[13][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.932        */0.022         ram_0_ram3_ram_array_reg[19][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.932/*        0.025/*         ram_0_ram0_ram_array_reg[4][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   44.932/*        0.026/*         i4004_ip_board_dram_array_reg[0][6]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.932        */0.022         ram_0_ram3_ram_array_reg[9][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.932/*        0.025/*         ram_0_ram2_ram_array_reg[6][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.932        */0.022         ram_0_ram1_ram_array_reg[19][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.932/*        0.025/*         ram_0_ram0_ram_array_reg[13][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.932/*        0.025/*         ram_0_ram2_ram_array_reg[5][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.932/*        0.025/*         ram_0_ram2_ram_array_reg[5][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.932/*        0.025/*         ram_0_ram2_ram_array_reg[5][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.932        */0.023         i4004_sp_board_dram_array_reg[6][6]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.932/*        0.026/*         i4004_sp_board_dram_array_reg[2][6]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.932        */0.023         i4004_ip_board_dram_array_reg[3][9]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   44.932/*        0.025/*         ram_0_ram2_ram_array_reg[1][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */44.932        */0.023         ram_0_ram0_ram_array_reg[9][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.932/*        0.025/*         ram_0_timing_recovery_a32_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */44.932        */0.023         ram_0_rfsh_addr_reg[1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.932        */0.023         ram_0_ram0_ram_array_reg[15][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */44.932        */0.023         ram_0_ram3_ram_array_reg[18][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   44.932/*        0.026/*         ram_0_ram2_ram_array_reg[17][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */44.932        */0.023         ram_0_ram1_ram_array_reg[16][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.932        */0.023         i4004_ip_board_dram_array_reg[1][5]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   44.932/*        0.025/*         rom_0_timing_recovery_a22_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */44.932        */0.023         ram_0_ram3_ram_array_reg[19][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   44.932/*        0.026/*         ram_0_ram0_ram_array_reg[15][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.932/*        0.026/*         i4004_sp_board_dram_array_reg[0][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.932        */0.023         ram_0_ram2_ram_array_reg[15][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.932/*        0.026/*         ram_0_ram0_ram_array_reg[0][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.932/*        0.026/*         i4004_sp_board_dram_array_reg[1][6]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.932        */0.022         ram_0_ram3_ram_array_reg[16][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.932        */0.023         ram_0_ram1_ram_array_reg[11][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.932        */0.022         ram_0_ram3_ram_array_reg[17][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.932/*        0.026/*         i4004_sp_board_dram_array_reg[0][6]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.932/*        0.025/*         ram_0_ram2_ram_array_reg[5][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.932        */0.022         ram_0_ram3_ram_array_reg[17][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.932/*        0.025/*         i4004_id_board_n0797_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.932/*        0.025/*         i4004_id_board_n0414_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.932        */0.022         ram_0_ram1_ram_array_reg[11][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.979   */44.932        */0.022         rom_0_timing_recovery_x12_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.932/*        0.026/*         i4004_tio_board_timing_generator_m12_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.932        */0.022         ram_0_ram3_ram_array_reg[17][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.932        */0.023         i4004_sp_board_dram_array_reg[5][7]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.932/*        0.025/*         ram_0_ram2_ram_array_reg[6][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.932        */0.022         ram_0_ram3_ram_array_reg[9][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.980   */44.932        */0.022         i4004_ip_board_dram_array_reg[1][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.932        */0.022         ram_0_ram3_ram_array_reg[9][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.932        */0.022         ram_0_ram3_ram_array_reg[11][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */44.932        */0.023         ram_0_ram1_ram_array_reg[16][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.932        */0.022         ram_0_ram3_ram_array_reg[19][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.979   */44.932        */0.023         i4004_tio_board_timing_generator_a32_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.979   */44.932        */0.022         ram_0_timing_recovery_m11_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.932        */0.023         ram_0_ram2_ram_array_reg[18][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */44.932        */0.023         ram_0_ram1_ram_array_reg[17][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */44.932        */0.023         ram_0_ram1_ram_array_reg[15][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */44.932        */0.023         ram_0_ram1_ram_array_reg[16][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   44.932/*        0.025/*         ram_0_ram2_ram_array_reg[3][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.932/*        0.026/*         ram_0_ram0_ram_array_reg[0][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */44.933        */0.022         ram_0_ram3_ram_array_reg[18][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.933/*        0.026/*         i4004_sp_board_dram_array_reg[2][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */44.933        */0.023         i4004_ip_board_dram_array_reg[3][8]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */44.933        */0.023         i4004_ip_board_dram_array_reg[1][11]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.933/*        0.025/*         rom_0_timing_recovery_a31_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.979   */44.933        */0.022         rom_0_timing_recovery_m21_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.933        */0.023         ram_0_ram3_ram_array_reg[11][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   44.933/*        0.025/*         rom_0_timing_recovery_a21_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.933        */0.022         ram_0_ram2_ram_array_reg[15][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.933/*        0.026/*         i4004_sp_board_dram_array_reg[2][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.933        */0.022         ram_0_ram1_ram_array_reg[11][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.933        */0.022         ram_0_ram3_ram_array_reg[19][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.933/*        0.025/*         i4004_sp_board_dram_array_reg[4][5]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.933/*        0.026/*         ram_0_ram2_ram_array_reg[17][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.933/*        0.025/*         i4004_id_board_n0405_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.933        */0.022         ram_0_ram3_ram_array_reg[15][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.933/*        0.025/*         ram_0_ram0_ram_array_reg[5][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.933        */0.023         ram_0_rfsh_addr_reg[3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   44.933/*        0.025/*         ram_0_ram0_ram_array_reg[17][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.933/*        0.026/*         i4004_sp_board_dram_array_reg[0][7]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   44.933/*        0.026/*         ram_0_ram0_ram_array_reg[6][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   44.933/*        0.026/*         ram_0_ram0_ram_array_reg[15][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   44.933/*        0.026/*         ram_0_ram0_ram_array_reg[13][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.933/*        0.026/*         i4004_sp_board_dram_array_reg[2][7]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */44.933        */0.022         ram_0_ram2_ram_array_reg[11][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */44.933        */0.023         ram_0_ram1_ram_array_reg[15][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   44.933/*        0.026/*         ram_0_ram0_ram_array_reg[4][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */44.933        */0.023         ram_0_ram1_ram_array_reg[15][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.933/*        0.026/*         ram_0_ram3_ram_array_reg[5][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */44.933        */0.022         ram_0_ram0_ram_array_reg[15][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.933/*        0.026/*         ram_0_ram3_ram_array_reg[5][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.933/*        0.026/*         i4004_sp_board_dram_array_reg[2][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.933/*        0.026/*         i4004_sp_board_dram_array_reg[2][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */44.933        */0.023         ram_0_rfsh_addr_reg[2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.933/*        0.026/*         ram_0_ram0_ram_array_reg[6][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.933        */0.023         ram_0_ram3_ram_array_reg[11][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.933/*        0.026/*         ram_0_ram3_ram_array_reg[3][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   44.933/*        0.026/*         ram_0_ram0_ram_array_reg[6][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */44.933        */0.023         ram_0_ram0_ram_array_reg[11][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.933        */0.022         ram_0_ram1_ram_array_reg[9][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.933        */0.022         ram_0_ram3_ram_array_reg[15][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   44.933/*        0.026/*         ram_0_ram0_ram_array_reg[0][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   44.933/*        0.026/*         ram_0_ram2_ram_array_reg[19][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.933/*        0.026/*         i4004_sp_board_dram_array_reg[1][7]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   44.933/*        0.026/*         ram_0_timing_recovery_m21_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   44.933/*        0.026/*         i4004_tio_board_timing_generator_x22_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */44.933        */0.022         ram_0_ram0_ram_array_reg[11][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.933/*        0.026/*         i4004_sp_board_dram_array_reg[2][5]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.933        */0.023         ram_0_ram0_ram_array_reg[9][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   44.933/*        0.025/*         ram_0_ram2_ram_array_reg[3][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   44.933/*        0.026/*         ram_0_ram0_ram_array_reg[2][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   44.933/*        0.026/*         ram_0_ram0_ram_array_reg[4][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   44.933/*        0.025/*         ram_0_ram2_ram_array_reg[3][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.979   */44.933        */0.022         ram_0_timing_recovery_a32_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.933/*        0.025/*         rom_0_timing_recovery_m12_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.979   */44.933        */0.022         i4004_ip_board_carry_in_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.933/*        0.026/*         ram_0_ram3_ram_array_reg[5][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.933/*        0.025/*         rom_0_timing_recovery_x11_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.933/*        0.026/*         ram_0_ram3_ram_array_reg[3][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.933/*        0.025/*         i4004_ip_board_addr_rfsh_0_master_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.933        */0.023         ram_0_timing_recovery_x32_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.933        */0.022         ram_0_ram1_ram_array_reg[9][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.933/*        0.026/*         ram_0_ram0_ram_array_reg[7][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.933        */0.022         ram_0_ram1_ram_array_reg[9][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   44.933/*        0.026/*         ram_0_ram0_ram_array_reg[6][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   44.933/*        0.025/*         ram_0_ram0_ram_array_reg[19][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.933/*        0.025/*         i4004_tio_board_timing_generator_a21_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.933        */0.023         ram_0_rfsh_addr_reg[4]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */44.933        */0.022         i4004_ip_board_dram_array_reg[0][8]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.933/*        0.025/*         i4004_sp_board_dram_array_reg[4][7]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   44.933/*        0.025/*         ram_0_ram2_ram_array_reg[3][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   44.933/*        0.025/*         ram_0_ram2_ram_array_reg[1][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */44.933        */0.022         ram_0_ram2_ram_array_reg[9][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.933/*        0.026/*         i4004_sp_board_dram_array_reg[0][5]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.933/*        0.025/*         ram_0_ram2_ram_array_reg[17][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.933        */0.023         i4004_ip_board_dram_array_reg[3][10]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.933        */0.023         i4004_ip_board_dram_array_reg[1][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */44.933        */0.023         ram_0_ram0_ram_array_reg[9][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */44.933        */0.022         ram_0_ram2_ram_array_reg[11][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */44.933        */0.022         ram_0_ram2_ram_array_reg[11][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.933/*        0.025/*         i4004_ip_board_addr_rfsh_0_slave_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.933        */0.022         i4004_ip_board_dram_array_reg[1][7]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.933/*        0.025/*         ram_0_timing_recovery_a31_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.933        */0.022         i4004_ip_board_dram_array_reg[1][4]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   44.933/*        0.025/*         shiftreg_cp_delayed_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.933        */0.023         ram_0_timing_recovery_x22_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.933        */0.023         i4004_ip_board_dram_array_reg[1][8]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.933        */0.022         ram_0_ram2_ram_array_reg[15][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.933        */0.022         ram_0_ram2_ram_array_reg[15][3]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */44.933        */0.022         ram_0_ram2_ram_array_reg[9][2]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.933/*        0.025/*         i4004_sp_board_dram_array_reg[4][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   */44.933        */0.023         i4004_ip_board_dram_array_reg[0][10]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.970   44.933/*        0.026/*         i4004_id_board_n0380_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.933        */0.022         i4004_ip_board_dram_array_reg[1][6]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */44.933        */0.023         ram_0_ram0_ram_array_reg[9][0]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   44.933/*        0.025/*         ram_0_ram2_ram_array_reg[1][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */44.933        */0.023         i4004_ip_board_dram_array_reg[0][11]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   44.933/*        0.025/*         ram_0_ram2_ram_array_reg[1][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   */44.933        */0.022         i4004_tio_board_timing_generator_m22_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.933        */0.023         ram_0_timing_recovery_x12_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.933/*        0.025/*         i4004_tio_board_timing_generator_m11_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.968   44.933/*        0.026/*         ram_0_ram2_ram_array_reg[19][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.933/*        0.025/*         ram_0_ram3_ram_array_reg[1][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.933/*        0.025/*         i4004_ip_board_addr_rfsh_1_slave_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.933/*        0.025/*         i4004_tio_board_timing_generator_a31_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.933/*        0.025/*         i4004_sp_board_dram_array_reg[4][6]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.933/*        0.025/*         ram_0_ram2_ram_array_reg[7][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   44.933/*        0.026/*         ram_0_ram1_ram_array_reg[7][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.977   */44.933        */0.023         ram_0_timing_recovery_x21_reg/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.933/*        0.025/*         i4004_ip_board_n0438_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   */44.933        */0.022         ram_0_ram0_ram_array_reg[11][1]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.933/*        0.025/*         ram_0_ram3_ram_array_reg[1][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.933/*        0.025/*         i4004_ip_board_addr_rfsh_1_master_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.933/*        0.025/*         ram_0_ram0_ram_array_reg[1][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.933/*        0.025/*         ram_0_ram3_ram_array_reg[3][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.933/*        0.025/*         ram_0_ram3_ram_array_reg[1][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.933/*        0.025/*         i4004_ip_board_carry_out_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.933/*        0.026/*         ram_0_ram0_ram_array_reg[7][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   44.933/*        0.025/*         i4004_sp_board_reg_rfsh_1_master_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.933/*        0.025/*         i4004_ip_board_addr_ptr_0_master_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.933/*        0.025/*         i4004_ip_board_addr_ptr_0_slave_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   */44.933        */0.023         ram_0_rfsh_addr_reg[0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.933/*        0.025/*         i4004_sp_board_dram_array_reg[4][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.933/*        0.025/*         ram_0_ram0_ram_array_reg[5][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.933/*        0.025/*         ram_0_ram2_ram_array_reg[7][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   44.933/*        0.026/*         ram_0_ram1_ram_array_reg[3][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   44.933/*        0.026/*         ram_0_ram1_ram_array_reg[3][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   44.933/*        0.026/*         i4004_sp_board_reg_rfsh_0_master_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   44.933/*        0.025/*         ram_0_rfsh_next_reg[2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   44.933/*        0.026/*         i4004_sp_board_reg_rfsh_0_slave_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.933/*        0.025/*         ram_0_ram0_ram_array_reg[3][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   44.933/*        0.025/*         ram_0_ram1_ram_array_reg[7][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   44.933/*        0.025/*         ram_0_timing_recovery_x31_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.933/*        0.025/*         i4004_sp_board_reg_rfsh_1_slave_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.933/*        0.026/*         ram_0_ram1_ram_array_reg[1][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.933/*        0.025/*         ram_0_ram3_ram_array_reg[3][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.933/*        0.026/*         ram_0_ram1_ram_array_reg[1][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.933/*        0.025/*         i4004_sp_board_reg_rfsh_2_master_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.933/*        0.025/*         ram_0_ram3_ram_array_reg[7][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.933/*        0.025/*         ram_0_ram0_ram_array_reg[1][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */44.933        */0.023         i4004_ip_board_dram_array_reg[1][9]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.933/*        0.025/*         ram_0_ram3_ram_array_reg[7][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.933/*        0.025/*         i4004_tio_board_timing_generator_x11_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.933/*        0.025/*         i4004_sp_board_dram_array_reg[4][4]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   44.933/*        0.026/*         ram_0_rfsh_next_reg[4]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.933/*        0.026/*         i4004_tio_board_timing_generator_x21_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.933/*        0.025/*         ram_0_ram2_ram_array_reg[7][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   44.933/*        0.025/*         ram_0_ram0_ram_array_reg[5][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.978   44.933/*        0.025/*         ram_0_ram0_ram_array_reg[17][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   44.933/*        0.025/*         ram_0_ram2_ram_array_reg[19][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   */44.933        */0.023         i4004_ip_board_dram_array_reg[0][9]/SI    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.933/*        0.025/*         i4004_sp_board_reg_rfsh_2_slave_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.933/*        0.025/*         ram_0_ram0_ram_array_reg[1][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.933/*        0.025/*         ram_0_ram3_ram_array_reg[7][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   44.933/*        0.025/*         ram_0_rfsh_next_reg[1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   44.933/*        0.025/*         ram_0_ram1_ram_array_reg[7][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.933/*        0.025/*         i4004_ip_board_addr_ptr_1_master_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.933/*        0.025/*         i4004_ip_board_addr_ptr_1_slave_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.933/*        0.026/*         ram_0_ram1_ram_array_reg[1][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   44.933/*        0.025/*         ram_0_timing_recovery_x11_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.933/*        0.025/*         i4004_tio_board_timing_generator_m21_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.933/*        0.026/*         ram_0_ram0_ram_array_reg[7][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.933/*        0.026/*         ram_0_ram0_ram_array_reg[7][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.933/*        0.025/*         ram_0_ram2_ram_array_reg[7][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.933/*        0.025/*         i4004_id_board_n0360_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   44.933/*        0.025/*         ram_0_ram0_ram_array_reg[5][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   44.933/*        0.025/*         ram_0_rfsh_next_reg[3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.933/*        0.025/*         ram_0_ram0_ram_array_reg[3][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.933/*        0.025/*         ram_0_ram0_ram_array_reg[3][3]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   44.933/*        0.026/*         ram_0_ram0_ram_array_reg[3][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   44.933/*        0.025/*         ram_0_timing_recovery_x12_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   44.933/*        0.025/*         ram_0_timing_recovery_x21_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.934/*        0.025/*         ram_0_ram0_ram_array_reg[1][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.969   44.934/*        0.025/*         ram_0_ram0_ram_array_reg[17][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.934/*        0.026/*         ram_0_ram1_ram_array_reg[1][1]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.974   44.934/*        0.025/*         ram_0_rfsh_next_reg[0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.975   44.934/*        0.025/*         ram_0_ram3_ram_array_reg[1][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.976   44.934/*        0.025/*         ram_0_ram3_ram_array_reg[7][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.972   44.934/*        0.025/*         ram_0_ram1_ram_array_reg[3][0]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   44.934/*        0.025/*         ram_0_ram1_ram_array_reg[7][2]/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.934/*        0.025/*         i4004_id_board_n0805_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.934/*        0.025/*         i4004_id_board_n0425_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.934/*        0.025/*         i4004_id_board_n0433_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.971   44.934/*        0.025/*         i4004_id_board_n0801_reg/D    1
20MHz_CLK(R)->20MHz_CLK(R)	54.973   44.934/*        0.025/*         ram_0_ram1_ram_array_reg[3][3]/D    1
