// This is a counter that counts from 1 to 12
module counter( 
input clk,
input reset,
output reg [3:0] q
);  // end module

always @(posedge clk) begin
  if (reset)
    q <= 0;
  else
    q <= q + 1;
end

endmodule