<stg><name>train_step_Pipeline_VITIS_LOOP_136_1</name>


<trans_list>

<trans id="114" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %W1_out, void @empty_16, i32 0, i32 0, void @empty_23, i32 4294967295, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:2 %W1_7_3_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_7_3_load

]]></Node>
<StgValue><ssdm name="W1_7_3_load_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:3 %W1_7_2_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_7_2_load

]]></Node>
<StgValue><ssdm name="W1_7_2_load_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:4 %W1_7_1_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_7_1_load

]]></Node>
<StgValue><ssdm name="W1_7_1_load_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:5 %W1_7_0_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_7_0_load

]]></Node>
<StgValue><ssdm name="W1_7_0_load_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:6 %W1_6_3_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_6_3_load

]]></Node>
<StgValue><ssdm name="W1_6_3_load_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:7 %W1_6_2_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_6_2_load

]]></Node>
<StgValue><ssdm name="W1_6_2_load_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:8 %W1_6_1_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_6_1_load

]]></Node>
<StgValue><ssdm name="W1_6_1_load_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:9 %W1_6_0_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_6_0_load

]]></Node>
<StgValue><ssdm name="W1_6_0_load_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:10 %W1_5_3_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_5_3_load

]]></Node>
<StgValue><ssdm name="W1_5_3_load_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:11 %W1_5_2_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_5_2_load

]]></Node>
<StgValue><ssdm name="W1_5_2_load_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:12 %W1_5_1_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_5_1_load

]]></Node>
<StgValue><ssdm name="W1_5_1_load_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:13 %W1_5_0_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_5_0_load

]]></Node>
<StgValue><ssdm name="W1_5_0_load_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:14 %W1_4_3_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_4_3_load

]]></Node>
<StgValue><ssdm name="W1_4_3_load_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:15 %W1_4_2_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_4_2_load

]]></Node>
<StgValue><ssdm name="W1_4_2_load_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:16 %W1_4_1_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_4_1_load

]]></Node>
<StgValue><ssdm name="W1_4_1_load_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:17 %W1_4_0_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_4_0_load

]]></Node>
<StgValue><ssdm name="W1_4_0_load_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:18 %W1_3_3_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_3_3_load

]]></Node>
<StgValue><ssdm name="W1_3_3_load_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:19 %W1_3_2_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_3_2_load

]]></Node>
<StgValue><ssdm name="W1_3_2_load_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:20 %W1_3_1_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_3_1_load

]]></Node>
<StgValue><ssdm name="W1_3_1_load_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:21 %W1_3_0_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_3_0_load

]]></Node>
<StgValue><ssdm name="W1_3_0_load_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:22 %W1_2_3_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_2_3_load

]]></Node>
<StgValue><ssdm name="W1_2_3_load_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:23 %W1_2_2_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_2_2_load

]]></Node>
<StgValue><ssdm name="W1_2_2_load_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:24 %W1_2_1_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_2_1_load

]]></Node>
<StgValue><ssdm name="W1_2_1_load_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:25 %W1_2_0_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_2_0_load

]]></Node>
<StgValue><ssdm name="W1_2_0_load_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:26 %W1_1_3_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_1_3_load

]]></Node>
<StgValue><ssdm name="W1_1_3_load_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:27 %W1_1_2_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_1_2_load

]]></Node>
<StgValue><ssdm name="W1_1_2_load_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:28 %W1_1_1_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_1_1_load

]]></Node>
<StgValue><ssdm name="W1_1_1_load_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:29 %W1_1_0_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_1_0_load

]]></Node>
<StgValue><ssdm name="W1_1_0_load_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:30 %W1_0_3_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_0_3_load

]]></Node>
<StgValue><ssdm name="W1_0_3_load_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:31 %W1_0_2_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_0_2_load

]]></Node>
<StgValue><ssdm name="W1_0_2_load_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:32 %W1_0_1_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_0_1_load

]]></Node>
<StgValue><ssdm name="W1_0_1_load_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:33 %W1_0_0_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_0_0_load

]]></Node>
<StgValue><ssdm name="W1_0_0_load_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:34 %store_ln136 = store i3 0, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:35 %br_ln0 = br void %VITIS_LOOP_137_2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
VITIS_LOOP_137_2:0 %j_2 = load i3 %j

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_137_2:1 %icmp_ln136 = icmp_eq  i3 %j_2, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln136"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_137_2:2 %add_ln136 = add i3 %j_2, i3 1

]]></Node>
<StgValue><ssdm name="add_ln136"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_137_2:3 %br_ln136 = br i1 %icmp_ln136, void %VITIS_LOOP_137_2.split, void %for.inc31.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="2" op_0_bw="3">
<![CDATA[
VITIS_LOOP_137_2.split:0 %trunc_ln136 = trunc i3 %j_2

]]></Node>
<StgValue><ssdm name="trunc_ln136"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_137_2.split:1 %tmp_8 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln136, i3 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_137_2.split:2 %zext_ln138 = zext i5 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln138"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_137_2.split:3 %W1_out_addr = getelementptr i8 %W1_out, i64 0, i64 %zext_ln138

]]></Node>
<StgValue><ssdm name="W1_out_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_137_2.split:4 %tmp_9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln136, i3 1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_137_2.split:5 %zext_ln138_1 = zext i5 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln138_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_137_2.split:6 %W1_out_addr_1 = getelementptr i8 %W1_out, i64 0, i64 %zext_ln138_1

]]></Node>
<StgValue><ssdm name="W1_out_addr_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="2" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2">
<![CDATA[
VITIS_LOOP_137_2.split:28 %tmp = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.4i2.i2.i2, i2 0, i2 %W1_0_0_load_read, i2 1, i2 %W1_0_1_load_read, i2 2, i2 %W1_0_2_load_read, i2 3, i2 %W1_0_3_load_read, i2 0, i2 %trunc_ln136

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="2">
<![CDATA[
VITIS_LOOP_137_2.split:29 %tmp_cast = sext i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="2" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2">
<![CDATA[
VITIS_LOOP_137_2.split:30 %tmp_1 = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.4i2.i2.i2, i2 0, i2 %W1_1_0_load_read, i2 1, i2 %W1_1_1_load_read, i2 2, i2 %W1_1_2_load_read, i2 3, i2 %W1_1_3_load_read, i2 0, i2 %trunc_ln136

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="2">
<![CDATA[
VITIS_LOOP_137_2.split:31 %tmp_1_cast = sext i2 %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="2" op_0_bw="2" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2">
<![CDATA[
VITIS_LOOP_137_2.split:32 %tmp_2 = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.4i2.i2.i2, i2 0, i2 %W1_2_0_load_read, i2 1, i2 %W1_2_1_load_read, i2 2, i2 %W1_2_2_load_read, i2 3, i2 %W1_2_3_load_read, i2 0, i2 %trunc_ln136

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="2" op_0_bw="2" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2">
<![CDATA[
VITIS_LOOP_137_2.split:34 %tmp_3 = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.4i2.i2.i2, i2 0, i2 %W1_3_0_load_read, i2 1, i2 %W1_3_1_load_read, i2 2, i2 %W1_3_2_load_read, i2 3, i2 %W1_3_3_load_read, i2 0, i2 %trunc_ln136

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="2" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2">
<![CDATA[
VITIS_LOOP_137_2.split:36 %tmp_4 = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.4i2.i2.i2, i2 0, i2 %W1_4_0_load_read, i2 1, i2 %W1_4_1_load_read, i2 2, i2 %W1_4_2_load_read, i2 3, i2 %W1_4_3_load_read, i2 0, i2 %trunc_ln136

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="2" op_0_bw="2" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2">
<![CDATA[
VITIS_LOOP_137_2.split:38 %tmp_5 = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.4i2.i2.i2, i2 0, i2 %W1_5_0_load_read, i2 1, i2 %W1_5_1_load_read, i2 2, i2 %W1_5_2_load_read, i2 3, i2 %W1_5_3_load_read, i2 0, i2 %trunc_ln136

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="2" op_0_bw="2" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2">
<![CDATA[
VITIS_LOOP_137_2.split:40 %tmp_6 = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.4i2.i2.i2, i2 0, i2 %W1_6_0_load_read, i2 1, i2 %W1_6_1_load_read, i2 2, i2 %W1_6_2_load_read, i2 3, i2 %W1_6_3_load_read, i2 0, i2 %trunc_ln136

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="2" op_0_bw="2" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2">
<![CDATA[
VITIS_LOOP_137_2.split:42 %tmp_7 = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.4i2.i2.i2, i2 0, i2 %W1_7_0_load_read, i2 1, i2 %W1_7_1_load_read, i2 2, i2 %W1_7_2_load_read, i2 3, i2 %W1_7_3_load_read, i2 0, i2 %trunc_ln136

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
VITIS_LOOP_137_2.split:44 %store_ln138 = store i8 %tmp_cast, i5 %W1_out_addr

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
VITIS_LOOP_137_2.split:45 %store_ln138 = store i8 %tmp_1_cast, i5 %W1_out_addr_1

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_137_2.split:52 %store_ln136 = store i3 %add_ln136, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0">
<![CDATA[
for.inc31.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_137_2.split:7 %tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln136, i3 2

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_137_2.split:8 %zext_ln138_2 = zext i5 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln138_2"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_137_2.split:9 %W1_out_addr_2 = getelementptr i8 %W1_out, i64 0, i64 %zext_ln138_2

]]></Node>
<StgValue><ssdm name="W1_out_addr_2"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_137_2.split:10 %tmp_10 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln136, i3 3

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_137_2.split:11 %zext_ln138_3 = zext i5 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln138_3"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_137_2.split:12 %W1_out_addr_3 = getelementptr i8 %W1_out, i64 0, i64 %zext_ln138_3

]]></Node>
<StgValue><ssdm name="W1_out_addr_3"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="2">
<![CDATA[
VITIS_LOOP_137_2.split:33 %tmp_2_cast = sext i2 %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="2">
<![CDATA[
VITIS_LOOP_137_2.split:35 %tmp_3_cast = sext i2 %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
VITIS_LOOP_137_2.split:46 %store_ln138 = store i8 %tmp_2_cast, i5 %W1_out_addr_2

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
VITIS_LOOP_137_2.split:47 %store_ln138 = store i8 %tmp_3_cast, i5 %W1_out_addr_3

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_137_2.split:13 %tmp_11 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln136, i3 4

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_137_2.split:14 %zext_ln138_4 = zext i5 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln138_4"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_137_2.split:15 %W1_out_addr_4 = getelementptr i8 %W1_out, i64 0, i64 %zext_ln138_4

]]></Node>
<StgValue><ssdm name="W1_out_addr_4"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_137_2.split:16 %tmp_12 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln136, i3 5

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_137_2.split:17 %zext_ln138_5 = zext i5 %tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln138_5"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_137_2.split:18 %W1_out_addr_5 = getelementptr i8 %W1_out, i64 0, i64 %zext_ln138_5

]]></Node>
<StgValue><ssdm name="W1_out_addr_5"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="2">
<![CDATA[
VITIS_LOOP_137_2.split:37 %tmp_4_cast = sext i2 %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="2">
<![CDATA[
VITIS_LOOP_137_2.split:39 %tmp_5_cast = sext i2 %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
VITIS_LOOP_137_2.split:48 %store_ln138 = store i8 %tmp_4_cast, i5 %W1_out_addr_4

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
VITIS_LOOP_137_2.split:49 %store_ln138 = store i8 %tmp_5_cast, i5 %W1_out_addr_5

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_137_2.split:19 %tmp_13 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln136, i3 6

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_137_2.split:20 %zext_ln138_6 = zext i5 %tmp_13

]]></Node>
<StgValue><ssdm name="zext_ln138_6"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_137_2.split:21 %W1_out_addr_6 = getelementptr i8 %W1_out, i64 0, i64 %zext_ln138_6

]]></Node>
<StgValue><ssdm name="W1_out_addr_6"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_137_2.split:22 %tmp_14 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln136, i3 7

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_137_2.split:23 %zext_ln138_7 = zext i5 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln138_7"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_137_2.split:24 %W1_out_addr_7 = getelementptr i8 %W1_out, i64 0, i64 %zext_ln138_7

]]></Node>
<StgValue><ssdm name="W1_out_addr_7"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_137_2.split:25 %specpipeline_ln136 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_23

]]></Node>
<StgValue><ssdm name="specpipeline_ln136"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_137_2.split:26 %speclooptripcount_ln136 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln136"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_137_2.split:27 %specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln136"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="2">
<![CDATA[
VITIS_LOOP_137_2.split:41 %tmp_6_cast = sext i2 %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="2">
<![CDATA[
VITIS_LOOP_137_2.split:43 %sext_ln138 = sext i2 %tmp_7

]]></Node>
<StgValue><ssdm name="sext_ln138"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
VITIS_LOOP_137_2.split:50 %store_ln138 = store i8 %tmp_6_cast, i5 %W1_out_addr_6

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
VITIS_LOOP_137_2.split:51 %store_ln138 = store i8 %sext_ln138, i5 %W1_out_addr_7

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_137_2.split:53 %br_ln136 = br void %VITIS_LOOP_137_2

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
