Figure - : Half adder truth table Figure - : Half adder circuit Figure - : 7486 pin configuration diagram Figure - : Half adder implementation Figure - : Addition problem showi ng a carry bit Figure - : Full adder truth table Figure - : Full adder circuit Figure - : Full adder implementation Figure - : bit full adder circuit Figure - : Control lines for ALU Figure - : Decoder used to set ALU control lines Figure - : Decoder circuit Figure - : 7404 pin configuration diagram Figure - : Decoder circuit Figure - : 74139 pin configuration diagram Figure - : 74139 decoder circuit Figure - : Multiplexer as a memory selector Figure - : Truth table for a MUX Figure - : -bit -to- MUX Figure - : -to- MUX DIGITAL CIRCUIT PROJ ECTS Figure - : Two - to- MUXes Figure - : Schematic of a MUX Figure - : Decoder used to implement a MUX Figure - : -to- MUX Figure - : 74153 circuit diagram Figure - : 74153 pin configuration diagram Figure - : 74153 circuit Figure - : Memory in a CPU Figure - : Square Wave Figure - : D latch Figure - : Characteristic truth -table for a D latch Figure - : D latch with enable bit Figure - : Truth- table for a D latch with enable bit Figure - : Circuit diagram for a D latch Figure - : Implementation of a D latch Figure - : 7475 pin configuration Figure - : 7475 pin meanings Figure - : : D latch using a 7475 chip Figure - : State transition with multiply operation