module processer(input [7:0] SW, input Run, ClearA_LoadB, output[7:0] Aval, Bval, output[6:0] AhexU, AhexL, BhexU, BhexL, output X );


endmodule
