Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.src"
Input Format                       : mixed

---- Target Parameters
Target Device                      : xc7a100t-3csg324
Output File Name                   : "project.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : ALU

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/sebas/Documentos/git_workspace/alu/ALU/Segunda entrega/m贸dulos segunda entrega/ALU_2do/ALU.v" into library wor
Parsing module <ALU>.
Analyzing Verilog file "/home/sebas/Documentos/git_workspace/alu/ALU/Segunda entrega/m贸dulos segunda entrega/ALU_2do/Banco_reg.v" into library wor
Parsing module <Banco_reg>.
Analyzing Verilog file "/home/sebas/Documentos/git_workspace/alu/ALU/Segunda entrega/m贸dulos segunda entrega/ALU_2do/Controlador.v" into library wor
Parsing module <Controlador>.
Analyzing Verilog file "/home/sebas/Documentos/git_workspace/alu/ALU/Segunda entrega/m贸dulos segunda entrega/ALU_2do/Operaciones.v" into library wor
Parsing module <Operaciones>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:25 - "/home/sebas/Documentos/git_workspace/alu/ALU/Segunda entrega/m  dulos segunda entrega/ALU_2do/ALU.v" Line 33: Module <Operaciones> does not have a port named <data_outlo>.
WARNING:HDLCompiler:1016 - "/home/sebas/Documentos/git_workspace/alu/ALU/Segunda entrega/m  dulos segunda entrega/ALU_2do/ALU.v" Line 32: Port dato_outlo is not connected to this instance

Elaborating module <ALU>.

Elaborating module <Operaciones>.
ERROR:HDLCompiler:1401 - "/home/sebas/Documentos/git_workspace/alu/ALU/Segunda entrega/m  dulos segunda entrega/ALU_2do/Operaciones.v" Line 22: Signal done in unit Operaciones is connected to following multiple drivers:
Driver 0: output signal done of instance Flip-Flop (done).
Driver 1: output signal done of instance Flip-Flop (_i000043).
Module Operaciones remains a blackbox, due to errors in its contents
WARNING:HDLCompiler:1499 - "/home/sebas/Documentos/git_workspace/alu/ALU/Segunda entrega/m  dulos segunda entrega/ALU_2do/Operaciones.v" Line 1: Empty module <Operaciones> remains a black box.
ERROR:HDLCompiler:267 - "/home/sebas/Documentos/git_workspace/alu/ALU/Segunda entrega/m  dulos segunda entrega/ALU_2do/ALU.v" Line 33: Cannot find port data_outlo on this module
Module ALU remains a blackbox, due to errors in its contents
WARNING:HDLCompiler:1499 - "/home/sebas/Documentos/git_workspace/alu/ALU/Segunda entrega/m  dulos segunda entrega/ALU_2do/ALU.v" Line 1: Empty module <ALU> remains a black box.
--> 


Total memory usage is 350516 kilobytes

Number of errors   :    2 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    0 (   0 filtered)

