Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec  2 21:52:51 2024
| Host         : Desktop-NUC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sine_top_timing_summary_routed.rpt -pb sine_top_timing_summary_routed.pb -rpx sine_top_timing_summary_routed.rpx -warn_on_violation
| Design       : sine_top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    36          
TIMING-20  Warning   Non-clocked latch               18          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (60)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (2)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (60)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: sw_rst (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clk_pll_inst/inst/plle2_adv_inst/LOCKED (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dds_cordic_inst/phase_accum_reg[17]_fret/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dds_cordic_inst/phase_accum_reg[17]_fret__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dds_cordic_inst/phase_accum_reg[17]_fret__1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dds_cordic_inst/phase_accum_reg[17]_fret__10/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dds_cordic_inst/phase_accum_reg[17]_fret__11/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dds_cordic_inst/phase_accum_reg[17]_fret__12/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dds_cordic_inst/phase_accum_reg[17]_fret__13/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dds_cordic_inst/phase_accum_reg[17]_fret__14/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dds_cordic_inst/phase_accum_reg[17]_fret__17/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dds_cordic_inst/phase_accum_reg[17]_fret__18/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dds_cordic_inst/phase_accum_reg[17]_fret__2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dds_cordic_inst/phase_accum_reg[17]_fret__3/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dds_cordic_inst/phase_accum_reg[17]_fret__4/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dds_cordic_inst/phase_accum_reg[17]_fret__47_fret__3/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dds_cordic_inst/phase_accum_reg[17]_fret__47_fret__4/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dds_cordic_inst/phase_accum_reg[17]_fret__47_fret__5/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dds_cordic_inst/phase_accum_reg[17]_fret__5/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dds_cordic_inst/phase_accum_reg[17]_fret__6/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dds_cordic_inst/phase_accum_reg[17]_fret__7/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dds_cordic_inst/phase_accum_reg[17]_fret__8/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dds_cordic_inst/phase_accum_reg[17]_fret__9/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: dds_cordic_inst/phase_accum_reg[1]_fret__18/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.522        0.000                      0                 2707        0.052        0.000                      0                 2707        1.100        0.000                       0                  1510  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
sysclk_p               {0.000 2.500}        5.000           200.000         
  clk_out_100_clk_pll  {0.000 5.000}        10.000          100.000         
  clkfbout_clk_pll     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk_p                                                                                                                                                                 1.100        0.000                       0                     1  
  clk_out_100_clk_pll        4.522        0.000                      0                 2633        0.052        0.000                      0                 2633        4.358        0.000                       0                  1506  
  clkfbout_clk_pll                                                                                                                                                       8.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    clk_out_100_clk_pll  clk_out_100_clk_pll        8.172        0.000                      0                   74        0.403        0.000                      0                   74  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)                                                         
(none)               clk_out_100_clk_pll                       
(none)               clkfbout_clk_pll                          
(none)                                    clk_out_100_clk_pll  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk_p
  To Clock:  sysclk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sysclk_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y1  clk_pll_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1  clk_pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  clk_pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  clk_pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  clk_pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  clk_pll_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_100_clk_pll
  To Clock:  clk_out_100_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        4.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.522ns  (required time - arrival time)
  Source:                 dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100_clk_pll rise@10.000ns - clk_out_100_clk_pll rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 0.223ns (4.535%)  route 4.694ns (95.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.221ns = ( 7.779 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.353    -2.480    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_has_aresetn.i_reg_reset/aclk
    SLICE_X7Y191         FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y191         FDRE (Prop_fdre_C_Q)         0.223    -2.257 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1098, routed)        4.694     2.437    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X16Y202        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261     4.543 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.546    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.150     7.779    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X16Y202        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                         clock pessimism             -0.463     7.317    
                         clock uncertainty           -0.077     7.240    
    SLICE_X16Y202        FDRE (Setup_fdre_C_R)       -0.281     6.959    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]
  -------------------------------------------------------------------
                         required time                          6.959    
                         arrival time                          -2.437    
  -------------------------------------------------------------------
                         slack                                  4.522    

Slack (MET) :             4.522ns  (required time - arrival time)
  Source:                 dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100_clk_pll rise@10.000ns - clk_out_100_clk_pll rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 0.223ns (4.535%)  route 4.694ns (95.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.221ns = ( 7.779 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.353    -2.480    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_has_aresetn.i_reg_reset/aclk
    SLICE_X7Y191         FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y191         FDRE (Prop_fdre_C_Q)         0.223    -2.257 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1098, routed)        4.694     2.437    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X16Y202        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261     4.543 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.546    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.150     7.779    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X16Y202        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
                         clock pessimism             -0.463     7.317    
                         clock uncertainty           -0.077     7.240    
    SLICE_X16Y202        FDRE (Setup_fdre_C_R)       -0.281     6.959    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]
  -------------------------------------------------------------------
                         required time                          6.959    
                         arrival time                          -2.437    
  -------------------------------------------------------------------
                         slack                                  4.522    

Slack (MET) :             4.522ns  (required time - arrival time)
  Source:                 dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100_clk_pll rise@10.000ns - clk_out_100_clk_pll rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 0.223ns (4.535%)  route 4.694ns (95.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.221ns = ( 7.779 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.353    -2.480    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_has_aresetn.i_reg_reset/aclk
    SLICE_X7Y191         FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y191         FDRE (Prop_fdre_C_Q)         0.223    -2.257 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1098, routed)        4.694     2.437    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X16Y202        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261     4.543 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.546    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.150     7.779    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X16Y202        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
                         clock pessimism             -0.463     7.317    
                         clock uncertainty           -0.077     7.240    
    SLICE_X16Y202        FDRE (Setup_fdre_C_R)       -0.281     6.959    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]
  -------------------------------------------------------------------
                         required time                          6.959    
                         arrival time                          -2.437    
  -------------------------------------------------------------------
                         slack                                  4.522    

Slack (MET) :             4.522ns  (required time - arrival time)
  Source:                 dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100_clk_pll rise@10.000ns - clk_out_100_clk_pll rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 0.223ns (4.535%)  route 4.694ns (95.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.221ns = ( 7.779 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.353    -2.480    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_has_aresetn.i_reg_reset/aclk
    SLICE_X7Y191         FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y191         FDRE (Prop_fdre_C_Q)         0.223    -2.257 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1098, routed)        4.694     2.437    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X16Y202        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261     4.543 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.546    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.150     7.779    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X16Y202        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
                         clock pessimism             -0.463     7.317    
                         clock uncertainty           -0.077     7.240    
    SLICE_X16Y202        FDRE (Setup_fdre_C_R)       -0.281     6.959    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]
  -------------------------------------------------------------------
                         required time                          6.959    
                         arrival time                          -2.437    
  -------------------------------------------------------------------
                         slack                                  4.522    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100_clk_pll rise@10.000ns - clk_out_100_clk_pll rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 0.223ns (4.704%)  route 4.518ns (95.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.221ns = ( 7.779 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.353    -2.480    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_has_aresetn.i_reg_reset/aclk
    SLICE_X7Y191         FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y191         FDRE (Prop_fdre_C_Q)         0.223    -2.257 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1098, routed)        4.518     2.261    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X17Y203        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261     4.543 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.546    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.150     7.779    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X17Y203        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
                         clock pessimism             -0.463     7.317    
                         clock uncertainty           -0.077     7.240    
    SLICE_X17Y203        FDRE (Setup_fdre_C_R)       -0.304     6.936    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]
  -------------------------------------------------------------------
                         required time                          6.936    
                         arrival time                          -2.261    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.681ns  (required time - arrival time)
  Source:                 dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100_clk_pll rise@10.000ns - clk_out_100_clk_pll rise@0.000ns)
  Data Path Delay:        4.736ns  (logic 0.223ns (4.709%)  route 4.513ns (95.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.220ns = ( 7.780 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.353    -2.480    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_has_aresetn.i_reg_reset/aclk
    SLICE_X7Y191         FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y191         FDRE (Prop_fdre_C_Q)         0.223    -2.257 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1098, routed)        4.513     2.255    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X15Y202        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261     4.543 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.546    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.151     7.780    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X15Y202        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                         clock pessimism             -0.463     7.318    
                         clock uncertainty           -0.077     7.241    
    SLICE_X15Y202        FDRE (Setup_fdre_C_R)       -0.304     6.937    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]
  -------------------------------------------------------------------
                         required time                          6.937    
                         arrival time                          -2.255    
  -------------------------------------------------------------------
                         slack                                  4.681    

Slack (MET) :             4.681ns  (required time - arrival time)
  Source:                 dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100_clk_pll rise@10.000ns - clk_out_100_clk_pll rise@0.000ns)
  Data Path Delay:        4.736ns  (logic 0.223ns (4.709%)  route 4.513ns (95.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.220ns = ( 7.780 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.353    -2.480    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_has_aresetn.i_reg_reset/aclk
    SLICE_X7Y191         FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y191         FDRE (Prop_fdre_C_Q)         0.223    -2.257 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1098, routed)        4.513     2.255    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X15Y202        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261     4.543 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.546    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.151     7.780    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X15Y202        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
                         clock pessimism             -0.463     7.318    
                         clock uncertainty           -0.077     7.241    
    SLICE_X15Y202        FDRE (Setup_fdre_C_R)       -0.304     6.937    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]
  -------------------------------------------------------------------
                         required time                          6.937    
                         arrival time                          -2.255    
  -------------------------------------------------------------------
                         slack                                  4.681    

Slack (MET) :             4.681ns  (required time - arrival time)
  Source:                 dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100_clk_pll rise@10.000ns - clk_out_100_clk_pll rise@0.000ns)
  Data Path Delay:        4.736ns  (logic 0.223ns (4.709%)  route 4.513ns (95.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.220ns = ( 7.780 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.353    -2.480    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_has_aresetn.i_reg_reset/aclk
    SLICE_X7Y191         FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y191         FDRE (Prop_fdre_C_Q)         0.223    -2.257 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1098, routed)        4.513     2.255    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X15Y202        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261     4.543 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.546    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.151     7.780    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X15Y202        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
                         clock pessimism             -0.463     7.318    
                         clock uncertainty           -0.077     7.241    
    SLICE_X15Y202        FDRE (Setup_fdre_C_R)       -0.304     6.937    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]
  -------------------------------------------------------------------
                         required time                          6.937    
                         arrival time                          -2.255    
  -------------------------------------------------------------------
                         slack                                  4.681    

Slack (MET) :             4.681ns  (required time - arrival time)
  Source:                 dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100_clk_pll rise@10.000ns - clk_out_100_clk_pll rise@0.000ns)
  Data Path Delay:        4.736ns  (logic 0.223ns (4.709%)  route 4.513ns (95.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.220ns = ( 7.780 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.353    -2.480    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_has_aresetn.i_reg_reset/aclk
    SLICE_X7Y191         FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y191         FDRE (Prop_fdre_C_Q)         0.223    -2.257 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1098, routed)        4.513     2.255    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X15Y202        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261     4.543 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.546    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.151     7.780    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X15Y202        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
                         clock pessimism             -0.463     7.318    
                         clock uncertainty           -0.077     7.241    
    SLICE_X15Y202        FDRE (Setup_fdre_C_R)       -0.304     6.937    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]
  -------------------------------------------------------------------
                         required time                          6.937    
                         arrival time                          -2.255    
  -------------------------------------------------------------------
                         slack                                  4.681    

Slack (MET) :             4.698ns  (required time - arrival time)
  Source:                 dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100_clk_pll rise@10.000ns - clk_out_100_clk_pll rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 0.223ns (4.704%)  route 4.518ns (95.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.221ns = ( 7.779 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.353    -2.480    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_has_aresetn.i_reg_reset/aclk
    SLICE_X7Y191         FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y191         FDRE (Prop_fdre_C_Q)         0.223    -2.257 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1098, routed)        4.518     2.261    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X16Y203        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261     4.543 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.546    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.150     7.779    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X16Y203        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
                         clock pessimism             -0.463     7.317    
                         clock uncertainty           -0.077     7.240    
    SLICE_X16Y203        FDRE (Setup_fdre_C_R)       -0.281     6.959    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]
  -------------------------------------------------------------------
                         required time                          6.959    
                         arrival time                          -2.261    
  -------------------------------------------------------------------
                         slack                                  4.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[11].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100_clk_pll rise@0.000ns - clk_out_100_clk_pll rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.246ns (73.319%)  route 0.090ns (26.681%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.592    -0.441    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[11].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X13Y199        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[11].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y199        FDRE (Prop_fdre_C_Q)         0.100    -0.341 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[11].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=2, routed)           0.089    -0.252    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[7]
    SLICE_X12Y199        LUT2 (Prop_lut2_I1_O)        0.028    -0.224 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.224    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux_i_1_n_0
    SLICE_X12Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.147 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.146    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X12Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.105 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.105    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[8]
    SLICE_X12Y200        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.784    -0.659    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X12Y200        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                         clock pessimism              0.411    -0.249    
    SLICE_X12Y200        FDRE (Hold_fdre_C_D)         0.092    -0.157    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100_clk_pll rise@0.000ns - clk_out_100_clk_pll rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.246ns (71.293%)  route 0.099ns (28.707%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.592    -0.441    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X15Y199        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y199        FDRE (Prop_fdre_C_Q)         0.100    -0.341 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=1, routed)           0.098    -0.242    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[7]
    SLICE_X16Y199        LUT2 (Prop_lut2_I1_O)        0.028    -0.214 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.214    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux_i_1_n_0
    SLICE_X16Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.137 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.137    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X16Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.096 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.096    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[5]
    SLICE_X16Y200        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.783    -0.660    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X16Y200        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                         clock pessimism              0.411    -0.250    
    SLICE_X16Y200        FDRE (Hold_fdre_C_D)         0.092    -0.158    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[11].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100_clk_pll rise@0.000ns - clk_out_100_clk_pll rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.258ns (74.240%)  route 0.090ns (25.760%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.592    -0.441    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[11].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X13Y199        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[11].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y199        FDRE (Prop_fdre_C_Q)         0.100    -0.341 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[11].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=2, routed)           0.089    -0.252    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[7]
    SLICE_X12Y199        LUT2 (Prop_lut2_I1_O)        0.028    -0.224 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.224    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux_i_1_n_0
    SLICE_X12Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.147 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.146    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X12Y200        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053    -0.093 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.093    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[10]
    SLICE_X12Y200        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.784    -0.659    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X12Y200        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                         clock pessimism              0.411    -0.249    
    SLICE_X12Y200        FDRE (Hold_fdre_C_D)         0.092    -0.157    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[11].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100_clk_pll rise@0.000ns - clk_out_100_clk_pll rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.265ns (74.749%)  route 0.090ns (25.251%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.592    -0.441    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[11].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X13Y199        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[11].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y199        FDRE (Prop_fdre_C_Q)         0.100    -0.341 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[11].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=2, routed)           0.089    -0.252    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[7]
    SLICE_X12Y199        LUT2 (Prop_lut2_I1_O)        0.028    -0.224 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.224    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux_i_1_n_0
    SLICE_X12Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.147 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.146    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X12Y200        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060    -0.086 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.086    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[9]
    SLICE_X12Y200        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.784    -0.659    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X12Y200        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                         clock pessimism              0.411    -0.249    
    SLICE_X12Y200        FDRE (Hold_fdre_C_D)         0.092    -0.157    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100_clk_pll rise@0.000ns - clk_out_100_clk_pll rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.258ns (72.258%)  route 0.099ns (27.742%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.592    -0.441    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X15Y199        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y199        FDRE (Prop_fdre_C_Q)         0.100    -0.341 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=1, routed)           0.098    -0.242    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[7]
    SLICE_X16Y199        LUT2 (Prop_lut2_I1_O)        0.028    -0.214 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.214    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux_i_1_n_0
    SLICE_X16Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.137 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.137    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X16Y200        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053    -0.084 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.084    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[7]
    SLICE_X16Y200        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.783    -0.660    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X16Y200        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                         clock pessimism              0.411    -0.250    
    SLICE_X16Y200        FDRE (Hold_fdre_C_D)         0.092    -0.158    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[11].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100_clk_pll rise@0.000ns - clk_out_100_clk_pll rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.272ns (75.238%)  route 0.090ns (24.762%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.592    -0.441    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[11].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X13Y199        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[11].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y199        FDRE (Prop_fdre_C_Q)         0.100    -0.341 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[11].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=2, routed)           0.089    -0.252    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[7]
    SLICE_X12Y199        LUT2 (Prop_lut2_I1_O)        0.028    -0.224 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.224    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux_i_1_n_0
    SLICE_X12Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.147 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.146    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X12Y200        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.067    -0.079 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.079    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[11]
    SLICE_X12Y200        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.784    -0.659    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X12Y200        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                         clock pessimism              0.411    -0.249    
    SLICE_X12Y200        FDRE (Hold_fdre_C_D)         0.092    -0.157    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100_clk_pll rise@0.000ns - clk_out_100_clk_pll rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.231ns (68.107%)  route 0.108ns (31.893%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.628ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.625    -0.408    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X3Y199         FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y199         FDRE (Prop_fdre_C_Q)         0.100    -0.308 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=2, routed)           0.107    -0.200    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X7Y199         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.090    -0.110 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.109    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X7Y200         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.068 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.068    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
    SLICE_X7Y200         FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.815    -0.628    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X7Y200         FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.411    -0.218    
    SLICE_X7Y200         FDRE (Hold_fdre_C_D)         0.071    -0.147    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[11].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100_clk_pll rise@0.000ns - clk_out_100_clk_pll rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.273ns (75.306%)  route 0.090ns (24.694%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.592    -0.441    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[11].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X13Y199        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[11].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y199        FDRE (Prop_fdre_C_Q)         0.100    -0.341 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[11].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=2, routed)           0.089    -0.252    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[7]
    SLICE_X12Y199        LUT2 (Prop_lut2_I1_O)        0.028    -0.224 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.224    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux_i_1_n_0
    SLICE_X12Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.147 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.146    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X12Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027    -0.119 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.119    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X12Y201        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.078 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.078    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[12]
    SLICE_X12Y201        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.784    -0.659    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X12Y201        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                         clock pessimism              0.411    -0.249    
    SLICE_X12Y201        FDRE (Hold_fdre_C_D)         0.092    -0.157    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100_clk_pll rise@0.000ns - clk_out_100_clk_pll rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.229ns (66.688%)  route 0.114ns (33.312%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.627ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.623    -0.410    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y199         FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y199         FDRE (Prop_fdre_C_Q)         0.100    -0.310 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=3, routed)           0.114    -0.196    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X3Y199         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.088    -0.108 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.107    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X3Y200         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.066 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.066    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
    SLICE_X3Y200         FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.816    -0.627    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X3Y200         FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.411    -0.217    
    SLICE_X3Y200         FDRE (Hold_fdre_C_D)         0.071    -0.146    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100_clk_pll rise@0.000ns - clk_out_100_clk_pll rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.201ns (54.911%)  route 0.165ns (45.089%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.651ns
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.578    -0.455    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X14Y201        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y201        FDRE (Prop_fdre_C_Q)         0.118    -0.337 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=2, routed)           0.165    -0.172    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X15Y198        LUT3 (Prop_lut3_I2_O)        0.028    -0.144 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000    -0.144    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X15Y198        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055    -0.089 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.089    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[0]
    SLICE_X15Y198        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.792    -0.651    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X15Y198        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.411    -0.241    
    SLICE_X15Y198        FDRE (Hold_fdre_C_D)         0.071    -0.170    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_100_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pll_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.408         10.000      8.591      BUFGCTRL_X0Y0   clk_pll_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      PLLE2_ADV_X1Y1  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X19Y189   dds_cordic_inst/dout_symbol_reg_bret/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X20Y190   dds_cordic_inst/phase_accum_reg[17]_fret__10/C
Min Period        n/a     FDPE/C             n/a            0.750         10.000      9.250      SLICE_X20Y192   dds_cordic_inst/phase_accum_reg[17]_fret__2/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X15Y191   dds_cordic_inst/phase_accum_reg[17]_fret__6/C
Min Period        n/a     FDPE/C             n/a            0.750         10.000      9.250      SLICE_X17Y180   dds_cordic_inst/phase_accum_reg[1]_fret__17/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X14Y189   dds_cordic_inst/phase_accum_reg[1]_fret__17_fret__4_bret__1/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X15Y188   dds_cordic_inst/phase_accum_reg[1]_fret__17_fret__4_bret__10/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X15Y188   dds_cordic_inst/phase_accum_reg[1]_fret__17_fret__4_bret__17/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.642         5.000       4.358      SLICE_X22Y196   dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[0]_srl13___i_nd_to_rdy_opt_has_pipe.i_pipe_r_11/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.642         5.000       4.358      SLICE_X22Y196   dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[0]_srl13___i_nd_to_rdy_opt_has_pipe.i_pipe_r_11/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.642         5.000       4.358      SLICE_X22Y196   dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[1]_srl14___i_nd_to_rdy_opt_has_pipe.i_pipe_r_12/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.642         5.000       4.358      SLICE_X22Y196   dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[1]_srl14___i_nd_to_rdy_opt_has_pipe.i_pipe_r_12/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.642         5.000       4.358      SLICE_X12Y197   dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[2]_srl14___i_nd_to_rdy_opt_has_pipe.i_pipe_r_12/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.642         5.000       4.358      SLICE_X12Y197   dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[2]_srl14___i_nd_to_rdy_opt_has_pipe.i_pipe_r_12/CLK
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X19Y189   dds_cordic_inst/dout_symbol_reg_bret/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X19Y189   dds_cordic_inst/dout_symbol_reg_bret/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X20Y190   dds_cordic_inst/phase_accum_reg[17]_fret__10/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X20Y190   dds_cordic_inst/phase_accum_reg[17]_fret__10/C
High Pulse Width  Slow    SRL16E/CLK         n/a            0.642         5.000       4.358      SLICE_X22Y196   dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[0]_srl13___i_nd_to_rdy_opt_has_pipe.i_pipe_r_11/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.642         5.000       4.358      SLICE_X22Y196   dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[0]_srl13___i_nd_to_rdy_opt_has_pipe.i_pipe_r_11/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.642         5.000       4.358      SLICE_X22Y196   dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[1]_srl14___i_nd_to_rdy_opt_has_pipe.i_pipe_r_12/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.642         5.000       4.358      SLICE_X22Y196   dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[1]_srl14___i_nd_to_rdy_opt_has_pipe.i_pipe_r_12/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.642         5.000       4.358      SLICE_X12Y197   dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[2]_srl14___i_nd_to_rdy_opt_has_pipe.i_pipe_r_12/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.642         5.000       4.358      SLICE_X12Y197   dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[2]_srl14___i_nd_to_rdy_opt_has_pipe.i_pipe_r_12/CLK
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X152Y95   mode_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X152Y95   mode_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X152Y95   mode_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X152Y95   mode_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pll_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y1   clk_pll_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      PLLE2_ADV_X1Y1  clk_pll_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      PLLE2_ADV_X1Y1  clk_pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  clk_pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  clk_pll_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out_100_clk_pll
  To Clock:  clk_out_100_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        8.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.403ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.172ns  (required time - arrival time)
  Source:                 dds_cordic_inst/phase_accum_reg[1]_fret__18/C
                            (rising edge-triggered cell FDPE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/phase_input_reg[17]_P/PRE
                            (recovery check against rising-edge clock clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100_clk_pll rise@10.000ns - clk_out_100_clk_pll rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.306ns (21.322%)  route 1.129ns (78.678%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.207ns = ( 7.793 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.536ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.297    -2.536    dds_cordic_inst/clk
    SLICE_X20Y192        FDPE                                         r  dds_cordic_inst/phase_accum_reg[1]_fret__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y192        FDPE (Prop_fdpe_C_Q)         0.259    -2.277 r  dds_cordic_inst/phase_accum_reg[1]_fret__18/Q
                         net (fo=15, routed)          0.778    -1.500    dds_cordic_inst/phase_accum_reg[1]_fret__18_n_0
    SLICE_X22Y195        LUT4 (Prop_lut4_I1_O)        0.047    -1.453 f  dds_cordic_inst/phase_input_reg[17]_LDC_i_1/O
                         net (fo=2, routed)           0.351    -1.101    dds_cordic_inst/phase_input_reg[17]_LDC_i_1_n_0
    SLICE_X23Y195        FDPE                                         f  dds_cordic_inst/phase_input_reg[17]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261     4.543 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.546    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.164     7.793    dds_cordic_inst/clk
    SLICE_X23Y195        FDPE                                         r  dds_cordic_inst/phase_input_reg[17]_P/C
                         clock pessimism             -0.377     7.417    
                         clock uncertainty           -0.077     7.340    
    SLICE_X23Y195        FDPE (Recov_fdpe_C_PRE)     -0.269     7.071    dds_cordic_inst/phase_input_reg[17]_P
  -------------------------------------------------------------------
                         required time                          7.071    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  8.172    

Slack (MET) :             8.200ns  (required time - arrival time)
  Source:                 dds_cordic_inst/phase_accum_reg[17]_fret__9/C
                            (rising edge-triggered cell FDCE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/phase_input_reg[8]_P/PRE
                            (recovery check against rising-edge clock clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100_clk_pll rise@10.000ns - clk_out_100_clk_pll rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.272ns (19.506%)  route 1.122ns (80.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.209ns = ( 7.791 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.536ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.297    -2.536    dds_cordic_inst/clk
    SLICE_X11Y189        FDCE                                         r  dds_cordic_inst/phase_accum_reg[17]_fret__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y189        FDCE (Prop_fdce_C_Q)         0.223    -2.313 f  dds_cordic_inst/phase_accum_reg[17]_fret__9/Q
                         net (fo=4, routed)           0.626    -1.687    dds_cordic_inst/phase_accum_reg[17]_fret__9_n_0
    SLICE_X9Y188         LUT2 (Prop_lut2_I0_O)        0.049    -1.638 f  dds_cordic_inst/phase_input_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.496    -1.142    dds_cordic_inst/phase_input_reg[8]_LDC_i_1_n_0
    SLICE_X8Y188         FDPE                                         f  dds_cordic_inst/phase_input_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261     4.543 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.546    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.162     7.791    dds_cordic_inst/clk
    SLICE_X8Y188         FDPE                                         r  dds_cordic_inst/phase_input_reg[8]_P/C
                         clock pessimism             -0.377     7.415    
                         clock uncertainty           -0.077     7.338    
    SLICE_X8Y188         FDPE (Recov_fdpe_C_PRE)     -0.280     7.058    dds_cordic_inst/phase_input_reg[8]_P
  -------------------------------------------------------------------
                         required time                          7.058    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  8.200    

Slack (MET) :             8.205ns  (required time - arrival time)
  Source:                 dds_cordic_inst/phase_accum_reg[1]_fret__18/C
                            (rising edge-triggered cell FDPE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/phase_input_reg[17]_C_bret/CLR
                            (recovery check against rising-edge clock clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100_clk_pll rise@10.000ns - clk_out_100_clk_pll rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.302ns (20.705%)  route 1.157ns (79.295%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.207ns = ( 7.793 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.536ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.297    -2.536    dds_cordic_inst/clk
    SLICE_X20Y192        FDPE                                         r  dds_cordic_inst/phase_accum_reg[1]_fret__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y192        FDPE (Prop_fdpe_C_Q)         0.259    -2.277 r  dds_cordic_inst/phase_accum_reg[1]_fret__18/Q
                         net (fo=15, routed)          0.778    -1.500    dds_cordic_inst/phase_accum_reg[1]_fret__18_n_0
    SLICE_X22Y195        LUT4 (Prop_lut4_I1_O)        0.043    -1.457 f  dds_cordic_inst/phase_input_reg[17]_LDC_i_2/O
                         net (fo=4, routed)           0.379    -1.078    dds_cordic_inst/phase_input_reg[17]_LDC_i_2_n_0
    SLICE_X23Y196        FDCE                                         f  dds_cordic_inst/phase_input_reg[17]_C_bret/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261     4.543 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.546    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.164     7.793    dds_cordic_inst/clk
    SLICE_X23Y196        FDCE                                         r  dds_cordic_inst/phase_input_reg[17]_C_bret/C
                         clock pessimism             -0.377     7.417    
                         clock uncertainty           -0.077     7.340    
    SLICE_X23Y196        FDCE (Recov_fdce_C_CLR)     -0.212     7.128    dds_cordic_inst/phase_input_reg[17]_C_bret
  -------------------------------------------------------------------
                         required time                          7.128    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  8.205    

Slack (MET) :             8.205ns  (required time - arrival time)
  Source:                 dds_cordic_inst/phase_accum_reg[1]_fret__18/C
                            (rising edge-triggered cell FDPE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/phase_input_reg[17]_C_bret__0/CLR
                            (recovery check against rising-edge clock clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100_clk_pll rise@10.000ns - clk_out_100_clk_pll rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.302ns (20.705%)  route 1.157ns (79.295%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.207ns = ( 7.793 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.536ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.297    -2.536    dds_cordic_inst/clk
    SLICE_X20Y192        FDPE                                         r  dds_cordic_inst/phase_accum_reg[1]_fret__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y192        FDPE (Prop_fdpe_C_Q)         0.259    -2.277 r  dds_cordic_inst/phase_accum_reg[1]_fret__18/Q
                         net (fo=15, routed)          0.778    -1.500    dds_cordic_inst/phase_accum_reg[1]_fret__18_n_0
    SLICE_X22Y195        LUT4 (Prop_lut4_I1_O)        0.043    -1.457 f  dds_cordic_inst/phase_input_reg[17]_LDC_i_2/O
                         net (fo=4, routed)           0.379    -1.078    dds_cordic_inst/phase_input_reg[17]_LDC_i_2_n_0
    SLICE_X23Y196        FDCE                                         f  dds_cordic_inst/phase_input_reg[17]_C_bret__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261     4.543 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.546    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.164     7.793    dds_cordic_inst/clk
    SLICE_X23Y196        FDCE                                         r  dds_cordic_inst/phase_input_reg[17]_C_bret__0/C
                         clock pessimism             -0.377     7.417    
                         clock uncertainty           -0.077     7.340    
    SLICE_X23Y196        FDCE (Recov_fdce_C_CLR)     -0.212     7.128    dds_cordic_inst/phase_input_reg[17]_C_bret__0
  -------------------------------------------------------------------
                         required time                          7.128    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  8.205    

Slack (MET) :             8.205ns  (required time - arrival time)
  Source:                 dds_cordic_inst/phase_accum_reg[1]_fret__18/C
                            (rising edge-triggered cell FDPE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/phase_input_reg[17]_C_bret__1/CLR
                            (recovery check against rising-edge clock clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100_clk_pll rise@10.000ns - clk_out_100_clk_pll rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.302ns (20.705%)  route 1.157ns (79.295%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.207ns = ( 7.793 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.536ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.297    -2.536    dds_cordic_inst/clk
    SLICE_X20Y192        FDPE                                         r  dds_cordic_inst/phase_accum_reg[1]_fret__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y192        FDPE (Prop_fdpe_C_Q)         0.259    -2.277 r  dds_cordic_inst/phase_accum_reg[1]_fret__18/Q
                         net (fo=15, routed)          0.778    -1.500    dds_cordic_inst/phase_accum_reg[1]_fret__18_n_0
    SLICE_X22Y195        LUT4 (Prop_lut4_I1_O)        0.043    -1.457 f  dds_cordic_inst/phase_input_reg[17]_LDC_i_2/O
                         net (fo=4, routed)           0.379    -1.078    dds_cordic_inst/phase_input_reg[17]_LDC_i_2_n_0
    SLICE_X23Y196        FDCE                                         f  dds_cordic_inst/phase_input_reg[17]_C_bret__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261     4.543 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.546    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.164     7.793    dds_cordic_inst/clk
    SLICE_X23Y196        FDCE                                         r  dds_cordic_inst/phase_input_reg[17]_C_bret__1/C
                         clock pessimism             -0.377     7.417    
                         clock uncertainty           -0.077     7.340    
    SLICE_X23Y196        FDCE (Recov_fdce_C_CLR)     -0.212     7.128    dds_cordic_inst/phase_input_reg[17]_C_bret__1
  -------------------------------------------------------------------
                         required time                          7.128    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  8.205    

Slack (MET) :             8.264ns  (required time - arrival time)
  Source:                 dds_cordic_inst/phase_accum_reg[17]_fret/C
                            (rising edge-triggered cell FDCE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/phase_input_reg[14]_P/PRE
                            (recovery check against rising-edge clock clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100_clk_pll rise@10.000ns - clk_out_100_clk_pll rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.313ns (22.945%)  route 1.051ns (77.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.206ns = ( 7.794 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.537ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.296    -2.537    dds_cordic_inst/clk
    SLICE_X20Y191        FDCE                                         r  dds_cordic_inst/phase_accum_reg[17]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y191        FDCE (Prop_fdce_C_Q)         0.259    -2.278 f  dds_cordic_inst/phase_accum_reg[17]_fret/Q
                         net (fo=9, routed)           0.462    -1.817    dds_cordic_inst/phase_accum_reg[17]_fret_n_0
    SLICE_X19Y195        LUT2 (Prop_lut2_I0_O)        0.054    -1.763 f  dds_cordic_inst/phase_input_reg[14]_LDC_i_1/O
                         net (fo=2, routed)           0.589    -1.173    dds_cordic_inst/phase_input_reg[14]_LDC_i_1_n_0
    SLICE_X21Y195        FDPE                                         f  dds_cordic_inst/phase_input_reg[14]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261     4.543 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.546    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.165     7.794    dds_cordic_inst/clk
    SLICE_X21Y195        FDPE                                         r  dds_cordic_inst/phase_input_reg[14]_P/C
                         clock pessimism             -0.355     7.440    
                         clock uncertainty           -0.077     7.363    
    SLICE_X21Y195        FDPE (Recov_fdpe_C_PRE)     -0.272     7.091    dds_cordic_inst/phase_input_reg[14]_P
  -------------------------------------------------------------------
                         required time                          7.091    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  8.264    

Slack (MET) :             8.340ns  (required time - arrival time)
  Source:                 dds_cordic_inst/phase_accum_reg[17]_fret__17/C
                            (rising edge-triggered cell FDCE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/phase_input_reg[0]_C_bret__0/CLR
                            (recovery check against rising-edge clock clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100_clk_pll rise@10.000ns - clk_out_100_clk_pll rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.302ns (22.429%)  route 1.044ns (77.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.211ns = ( 7.789 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.537ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.296    -2.537    dds_cordic_inst/clk
    SLICE_X10Y187        FDCE                                         r  dds_cordic_inst/phase_accum_reg[17]_fret__17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y187        FDCE (Prop_fdce_C_Q)         0.259    -2.278 r  dds_cordic_inst/phase_accum_reg[17]_fret__17/Q
                         net (fo=4, routed)           0.470    -1.808    dds_cordic_inst/phase_accum_reg[17]_fret__17_n_0
    SLICE_X8Y185         LUT2 (Prop_lut2_I0_O)        0.043    -1.765 f  dds_cordic_inst/phase_input_reg[0]_LDC_i_2/O
                         net (fo=4, routed)           0.574    -1.191    dds_cordic_inst/phase_input_reg[0]_LDC_i_2_n_0
    SLICE_X8Y184         FDCE                                         f  dds_cordic_inst/phase_input_reg[0]_C_bret__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261     4.543 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.546    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.160     7.789    dds_cordic_inst/clk
    SLICE_X8Y184         FDCE                                         r  dds_cordic_inst/phase_input_reg[0]_C_bret__0/C
                         clock pessimism             -0.377     7.413    
                         clock uncertainty           -0.077     7.336    
    SLICE_X8Y184         FDCE (Recov_fdce_C_CLR)     -0.187     7.149    dds_cordic_inst/phase_input_reg[0]_C_bret__0
  -------------------------------------------------------------------
                         required time                          7.149    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  8.340    

Slack (MET) :             8.340ns  (required time - arrival time)
  Source:                 dds_cordic_inst/phase_accum_reg[17]_fret__17/C
                            (rising edge-triggered cell FDCE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/phase_input_reg[0]_C_bret__1/PRE
                            (recovery check against rising-edge clock clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100_clk_pll rise@10.000ns - clk_out_100_clk_pll rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.302ns (22.429%)  route 1.044ns (77.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.211ns = ( 7.789 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.537ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.296    -2.537    dds_cordic_inst/clk
    SLICE_X10Y187        FDCE                                         r  dds_cordic_inst/phase_accum_reg[17]_fret__17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y187        FDCE (Prop_fdce_C_Q)         0.259    -2.278 r  dds_cordic_inst/phase_accum_reg[17]_fret__17/Q
                         net (fo=4, routed)           0.470    -1.808    dds_cordic_inst/phase_accum_reg[17]_fret__17_n_0
    SLICE_X8Y185         LUT2 (Prop_lut2_I0_O)        0.043    -1.765 f  dds_cordic_inst/phase_input_reg[0]_LDC_i_2/O
                         net (fo=4, routed)           0.574    -1.191    dds_cordic_inst/phase_input_reg[0]_LDC_i_2_n_0
    SLICE_X8Y184         FDPE                                         f  dds_cordic_inst/phase_input_reg[0]_C_bret__1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261     4.543 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.546    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.160     7.789    dds_cordic_inst/clk
    SLICE_X8Y184         FDPE                                         r  dds_cordic_inst/phase_input_reg[0]_C_bret__1/C
                         clock pessimism             -0.377     7.413    
                         clock uncertainty           -0.077     7.336    
    SLICE_X8Y184         FDPE (Recov_fdpe_C_PRE)     -0.187     7.149    dds_cordic_inst/phase_input_reg[0]_C_bret__1
  -------------------------------------------------------------------
                         required time                          7.149    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  8.340    

Slack (MET) :             8.373ns  (required time - arrival time)
  Source:                 dds_cordic_inst/phase_accum_reg[17]_fret__17/C
                            (rising edge-triggered cell FDCE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/phase_input_reg[0]_C_bret/CLR
                            (recovery check against rising-edge clock clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100_clk_pll rise@10.000ns - clk_out_100_clk_pll rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.302ns (22.429%)  route 1.044ns (77.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.211ns = ( 7.789 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.537ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.296    -2.537    dds_cordic_inst/clk
    SLICE_X10Y187        FDCE                                         r  dds_cordic_inst/phase_accum_reg[17]_fret__17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y187        FDCE (Prop_fdce_C_Q)         0.259    -2.278 r  dds_cordic_inst/phase_accum_reg[17]_fret__17/Q
                         net (fo=4, routed)           0.470    -1.808    dds_cordic_inst/phase_accum_reg[17]_fret__17_n_0
    SLICE_X8Y185         LUT2 (Prop_lut2_I0_O)        0.043    -1.765 f  dds_cordic_inst/phase_input_reg[0]_LDC_i_2/O
                         net (fo=4, routed)           0.574    -1.191    dds_cordic_inst/phase_input_reg[0]_LDC_i_2_n_0
    SLICE_X8Y184         FDCE                                         f  dds_cordic_inst/phase_input_reg[0]_C_bret/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261     4.543 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.546    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.160     7.789    dds_cordic_inst/clk
    SLICE_X8Y184         FDCE                                         r  dds_cordic_inst/phase_input_reg[0]_C_bret/C
                         clock pessimism             -0.377     7.413    
                         clock uncertainty           -0.077     7.336    
    SLICE_X8Y184         FDCE (Recov_fdce_C_CLR)     -0.154     7.182    dds_cordic_inst/phase_input_reg[0]_C_bret
  -------------------------------------------------------------------
                         required time                          7.182    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  8.373    

Slack (MET) :             8.413ns  (required time - arrival time)
  Source:                 dds_cordic_inst/phase_accum_reg[17]_fret__1/C
                            (rising edge-triggered cell FDPE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/phase_input_reg[16]_C_bret__0/CLR
                            (recovery check against rising-edge clock clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100_clk_pll rise@10.000ns - clk_out_100_clk_pll rise@0.000ns)
  Data Path Delay:        1.277ns  (logic 0.266ns (20.829%)  route 1.011ns (79.171%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.207ns = ( 7.793 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.537ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.296    -2.537    dds_cordic_inst/clk
    SLICE_X21Y191        FDPE                                         r  dds_cordic_inst/phase_accum_reg[17]_fret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y191        FDPE (Prop_fdpe_C_Q)         0.223    -2.314 r  dds_cordic_inst/phase_accum_reg[17]_fret__1/Q
                         net (fo=5, routed)           0.612    -1.703    dds_cordic_inst/phase_accum_reg[17]_fret__1_n_0
    SLICE_X21Y195        LUT4 (Prop_lut4_I0_O)        0.043    -1.660 f  dds_cordic_inst/phase_input_reg[16]_LDC_i_2/O
                         net (fo=4, routed)           0.399    -1.260    dds_cordic_inst/phase_input_reg[16]_LDC_i_2_n_0
    SLICE_X22Y197        FDCE                                         f  dds_cordic_inst/phase_input_reg[16]_C_bret__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261     4.543 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.546    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.164     7.793    dds_cordic_inst/clk
    SLICE_X22Y197        FDCE                                         r  dds_cordic_inst/phase_input_reg[16]_C_bret__0/C
                         clock pessimism             -0.377     7.417    
                         clock uncertainty           -0.077     7.340    
    SLICE_X22Y197        FDCE (Recov_fdce_C_CLR)     -0.187     7.153    dds_cordic_inst/phase_input_reg[16]_C_bret__0
  -------------------------------------------------------------------
                         required time                          7.153    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  8.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 dds_cordic_inst/phase_accum_reg[17]_fret__7/C
                            (rising edge-triggered cell FDCE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/phase_input_reg[6]_C_bret/CLR
                            (removal check against rising-edge clock clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100_clk_pll rise@0.000ns - clk_out_100_clk_pll rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.128ns (33.355%)  route 0.256ns (66.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.655ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.589    -0.444    dds_cordic_inst/clk
    SLICE_X19Y190        FDCE                                         r  dds_cordic_inst/phase_accum_reg[17]_fret__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y190        FDCE (Prop_fdce_C_Q)         0.100    -0.344 r  dds_cordic_inst/phase_accum_reg[17]_fret__7/Q
                         net (fo=4, routed)           0.151    -0.193    dds_cordic_inst/phase_accum_reg[17]_fret__7_n_0
    SLICE_X20Y190        LUT2 (Prop_lut2_I0_O)        0.028    -0.165 f  dds_cordic_inst/phase_input_reg[6]_LDC_i_2/O
                         net (fo=4, routed)           0.105    -0.060    dds_cordic_inst/phase_input_reg[6]_LDC_i_2_n_0
    SLICE_X22Y190        FDCE                                         f  dds_cordic_inst/phase_input_reg[6]_C_bret/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.788    -0.655    dds_cordic_inst/clk
    SLICE_X22Y190        FDCE                                         r  dds_cordic_inst/phase_input_reg[6]_C_bret/C
                         clock pessimism              0.243    -0.413    
    SLICE_X22Y190        FDCE (Remov_fdce_C_CLR)     -0.050    -0.463    dds_cordic_inst/phase_input_reg[6]_C_bret
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 dds_cordic_inst/phase_accum_reg[17]_fret__7/C
                            (rising edge-triggered cell FDCE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/phase_input_reg[6]_C_bret__0/CLR
                            (removal check against rising-edge clock clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100_clk_pll rise@0.000ns - clk_out_100_clk_pll rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.128ns (33.355%)  route 0.256ns (66.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.655ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.589    -0.444    dds_cordic_inst/clk
    SLICE_X19Y190        FDCE                                         r  dds_cordic_inst/phase_accum_reg[17]_fret__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y190        FDCE (Prop_fdce_C_Q)         0.100    -0.344 r  dds_cordic_inst/phase_accum_reg[17]_fret__7/Q
                         net (fo=4, routed)           0.151    -0.193    dds_cordic_inst/phase_accum_reg[17]_fret__7_n_0
    SLICE_X20Y190        LUT2 (Prop_lut2_I0_O)        0.028    -0.165 f  dds_cordic_inst/phase_input_reg[6]_LDC_i_2/O
                         net (fo=4, routed)           0.105    -0.060    dds_cordic_inst/phase_input_reg[6]_LDC_i_2_n_0
    SLICE_X22Y190        FDCE                                         f  dds_cordic_inst/phase_input_reg[6]_C_bret__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.788    -0.655    dds_cordic_inst/clk
    SLICE_X22Y190        FDCE                                         r  dds_cordic_inst/phase_input_reg[6]_C_bret__0/C
                         clock pessimism              0.243    -0.413    
    SLICE_X22Y190        FDCE (Remov_fdce_C_CLR)     -0.050    -0.463    dds_cordic_inst/phase_input_reg[6]_C_bret__0
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 dds_cordic_inst/phase_accum_reg[17]_fret__7/C
                            (rising edge-triggered cell FDCE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/phase_input_reg[6]_C_bret__1/PRE
                            (removal check against rising-edge clock clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100_clk_pll rise@0.000ns - clk_out_100_clk_pll rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.128ns (33.355%)  route 0.256ns (66.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.655ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.589    -0.444    dds_cordic_inst/clk
    SLICE_X19Y190        FDCE                                         r  dds_cordic_inst/phase_accum_reg[17]_fret__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y190        FDCE (Prop_fdce_C_Q)         0.100    -0.344 r  dds_cordic_inst/phase_accum_reg[17]_fret__7/Q
                         net (fo=4, routed)           0.151    -0.193    dds_cordic_inst/phase_accum_reg[17]_fret__7_n_0
    SLICE_X20Y190        LUT2 (Prop_lut2_I0_O)        0.028    -0.165 f  dds_cordic_inst/phase_input_reg[6]_LDC_i_2/O
                         net (fo=4, routed)           0.105    -0.060    dds_cordic_inst/phase_input_reg[6]_LDC_i_2_n_0
    SLICE_X22Y190        FDPE                                         f  dds_cordic_inst/phase_input_reg[6]_C_bret__1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.788    -0.655    dds_cordic_inst/clk
    SLICE_X22Y190        FDPE                                         r  dds_cordic_inst/phase_input_reg[6]_C_bret__1/C
                         clock pessimism              0.243    -0.413    
    SLICE_X22Y190        FDPE (Remov_fdpe_C_PRE)     -0.052    -0.465    dds_cordic_inst/phase_input_reg[6]_C_bret__1
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 dds_cordic_inst/phase_accum_reg[17]_fret__12/C
                            (rising edge-triggered cell FDCE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/phase_input_reg[3]_P/PRE
                            (removal check against rising-edge clock clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100_clk_pll rise@0.000ns - clk_out_100_clk_pll rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.148ns (38.151%)  route 0.240ns (61.849%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.585    -0.448    dds_cordic_inst/clk
    SLICE_X20Y186        FDCE                                         r  dds_cordic_inst/phase_accum_reg[17]_fret__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y186        FDCE (Prop_fdce_C_Q)         0.118    -0.330 f  dds_cordic_inst/phase_accum_reg[17]_fret__12/Q
                         net (fo=4, routed)           0.140    -0.189    dds_cordic_inst/phase_accum_reg[17]_fret__12_n_0
    SLICE_X20Y186        LUT2 (Prop_lut2_I0_O)        0.030    -0.159 f  dds_cordic_inst/phase_input_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.100    -0.060    dds_cordic_inst/phase_input_reg[3]_LDC_i_1_n_0
    SLICE_X20Y187        FDPE                                         f  dds_cordic_inst/phase_input_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.786    -0.657    dds_cordic_inst/clk
    SLICE_X20Y187        FDPE                                         r  dds_cordic_inst/phase_input_reg[3]_P/C
                         clock pessimism              0.224    -0.434    
    SLICE_X20Y187        FDPE (Remov_fdpe_C_PRE)     -0.092    -0.526    dds_cordic_inst/phase_input_reg[3]_P
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 dds_cordic_inst/phase_accum_reg[17]_fret__8/C
                            (rising edge-triggered cell FDCE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/phase_input_reg[7]_C_bret/CLR
                            (removal check against rising-edge clock clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100_clk_pll rise@0.000ns - clk_out_100_clk_pll rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.146ns (31.853%)  route 0.312ns (68.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.585    -0.448    dds_cordic_inst/clk
    SLICE_X20Y186        FDCE                                         r  dds_cordic_inst/phase_accum_reg[17]_fret__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y186        FDCE (Prop_fdce_C_Q)         0.118    -0.330 r  dds_cordic_inst/phase_accum_reg[17]_fret__8/Q
                         net (fo=4, routed)           0.178    -0.152    dds_cordic_inst/phase_accum_reg[17]_fret__8_n_0
    SLICE_X22Y186        LUT2 (Prop_lut2_I0_O)        0.028    -0.124 f  dds_cordic_inst/phase_input_reg[7]_LDC_i_2/O
                         net (fo=4, routed)           0.135     0.011    dds_cordic_inst/phase_input_reg[7]_LDC_i_2_n_0
    SLICE_X22Y187        FDCE                                         f  dds_cordic_inst/phase_input_reg[7]_C_bret/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.785    -0.658    dds_cordic_inst/clk
    SLICE_X22Y187        FDCE                                         r  dds_cordic_inst/phase_input_reg[7]_C_bret/C
                         clock pessimism              0.243    -0.416    
    SLICE_X22Y187        FDCE (Remov_fdce_C_CLR)     -0.050    -0.466    dds_cordic_inst/phase_input_reg[7]_C_bret
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 dds_cordic_inst/phase_accum_reg[17]_fret__8/C
                            (rising edge-triggered cell FDCE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/phase_input_reg[7]_C_bret__0/CLR
                            (removal check against rising-edge clock clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100_clk_pll rise@0.000ns - clk_out_100_clk_pll rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.146ns (31.853%)  route 0.312ns (68.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.585    -0.448    dds_cordic_inst/clk
    SLICE_X20Y186        FDCE                                         r  dds_cordic_inst/phase_accum_reg[17]_fret__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y186        FDCE (Prop_fdce_C_Q)         0.118    -0.330 r  dds_cordic_inst/phase_accum_reg[17]_fret__8/Q
                         net (fo=4, routed)           0.178    -0.152    dds_cordic_inst/phase_accum_reg[17]_fret__8_n_0
    SLICE_X22Y186        LUT2 (Prop_lut2_I0_O)        0.028    -0.124 f  dds_cordic_inst/phase_input_reg[7]_LDC_i_2/O
                         net (fo=4, routed)           0.135     0.011    dds_cordic_inst/phase_input_reg[7]_LDC_i_2_n_0
    SLICE_X22Y187        FDCE                                         f  dds_cordic_inst/phase_input_reg[7]_C_bret__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.785    -0.658    dds_cordic_inst/clk
    SLICE_X22Y187        FDCE                                         r  dds_cordic_inst/phase_input_reg[7]_C_bret__0/C
                         clock pessimism              0.243    -0.416    
    SLICE_X22Y187        FDCE (Remov_fdce_C_CLR)     -0.050    -0.466    dds_cordic_inst/phase_input_reg[7]_C_bret__0
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 dds_cordic_inst/phase_accum_reg[17]_fret__8/C
                            (rising edge-triggered cell FDCE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/phase_input_reg[7]_C_bret__1/PRE
                            (removal check against rising-edge clock clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100_clk_pll rise@0.000ns - clk_out_100_clk_pll rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.146ns (31.853%)  route 0.312ns (68.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.585    -0.448    dds_cordic_inst/clk
    SLICE_X20Y186        FDCE                                         r  dds_cordic_inst/phase_accum_reg[17]_fret__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y186        FDCE (Prop_fdce_C_Q)         0.118    -0.330 r  dds_cordic_inst/phase_accum_reg[17]_fret__8/Q
                         net (fo=4, routed)           0.178    -0.152    dds_cordic_inst/phase_accum_reg[17]_fret__8_n_0
    SLICE_X22Y186        LUT2 (Prop_lut2_I0_O)        0.028    -0.124 f  dds_cordic_inst/phase_input_reg[7]_LDC_i_2/O
                         net (fo=4, routed)           0.135     0.011    dds_cordic_inst/phase_input_reg[7]_LDC_i_2_n_0
    SLICE_X22Y187        FDPE                                         f  dds_cordic_inst/phase_input_reg[7]_C_bret__1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.785    -0.658    dds_cordic_inst/clk
    SLICE_X22Y187        FDPE                                         r  dds_cordic_inst/phase_input_reg[7]_C_bret__1/C
                         clock pessimism              0.243    -0.416    
    SLICE_X22Y187        FDPE (Remov_fdpe_C_PRE)     -0.052    -0.468    dds_cordic_inst/phase_input_reg[7]_C_bret__1
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 dds_cordic_inst/phase_accum_reg[17]_fret__0/C
                            (rising edge-triggered cell FDPE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/phase_input_reg[15]_P/PRE
                            (removal check against rising-edge clock clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100_clk_pll rise@0.000ns - clk_out_100_clk_pll rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.128ns (27.446%)  route 0.338ns (72.554%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.653ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.588    -0.445    dds_cordic_inst/clk
    SLICE_X21Y191        FDPE                                         r  dds_cordic_inst/phase_accum_reg[17]_fret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y191        FDPE (Prop_fdpe_C_Q)         0.100    -0.345 f  dds_cordic_inst/phase_accum_reg[17]_fret__0/Q
                         net (fo=7, routed)           0.143    -0.202    dds_cordic_inst/phase_accum_reg[17]_fret__0_n_0
    SLICE_X21Y193        LUT4 (Prop_lut4_I0_O)        0.028    -0.174 f  dds_cordic_inst/phase_input_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.196     0.022    dds_cordic_inst/phase_input_reg[15]_LDC_i_1_n_0
    SLICE_X18Y192        FDPE                                         f  dds_cordic_inst/phase_input_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.790    -0.653    dds_cordic_inst/clk
    SLICE_X18Y192        FDPE                                         r  dds_cordic_inst/phase_input_reg[15]_P/C
                         clock pessimism              0.243    -0.411    
    SLICE_X18Y192        FDPE (Remov_fdpe_C_PRE)     -0.052    -0.463    dds_cordic_inst/phase_input_reg[15]_P
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 dds_cordic_inst/phase_accum_reg[17]_fret__5/C
                            (rising edge-triggered cell FDCE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/phase_input_reg[12]_C_bret/CLR
                            (removal check against rising-edge clock clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100_clk_pll rise@0.000ns - clk_out_100_clk_pll rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.146ns (32.225%)  route 0.307ns (67.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.654ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.588    -0.445    dds_cordic_inst/clk
    SLICE_X22Y192        FDCE                                         r  dds_cordic_inst/phase_accum_reg[17]_fret__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y192        FDCE (Prop_fdce_C_Q)         0.118    -0.327 r  dds_cordic_inst/phase_accum_reg[17]_fret__5/Q
                         net (fo=4, routed)           0.132    -0.195    dds_cordic_inst/phase_accum_reg[17]_fret__5_n_0
    SLICE_X22Y193        LUT2 (Prop_lut2_I0_O)        0.028    -0.167 f  dds_cordic_inst/phase_input_reg[12]_LDC_i_2/O
                         net (fo=4, routed)           0.175     0.008    dds_cordic_inst/phase_input_reg[12]_LDC_i_2_n_0
    SLICE_X22Y194        FDCE                                         f  dds_cordic_inst/phase_input_reg[12]_C_bret/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.789    -0.654    dds_cordic_inst/clk
    SLICE_X22Y194        FDCE                                         r  dds_cordic_inst/phase_input_reg[12]_C_bret/C
                         clock pessimism              0.225    -0.430    
    SLICE_X22Y194        FDCE (Remov_fdce_C_CLR)     -0.050    -0.480    dds_cordic_inst/phase_input_reg[12]_C_bret
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 dds_cordic_inst/phase_accum_reg[17]_fret__5/C
                            (rising edge-triggered cell FDCE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/phase_input_reg[12]_C_bret__0/CLR
                            (removal check against rising-edge clock clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_100_clk_pll rise@0.000ns - clk_out_100_clk_pll rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.146ns (32.225%)  route 0.307ns (67.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.654ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.588    -0.445    dds_cordic_inst/clk
    SLICE_X22Y192        FDCE                                         r  dds_cordic_inst/phase_accum_reg[17]_fret__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y192        FDCE (Prop_fdce_C_Q)         0.118    -0.327 r  dds_cordic_inst/phase_accum_reg[17]_fret__5/Q
                         net (fo=4, routed)           0.132    -0.195    dds_cordic_inst/phase_accum_reg[17]_fret__5_n_0
    SLICE_X22Y193        LUT2 (Prop_lut2_I0_O)        0.028    -0.167 f  dds_cordic_inst/phase_input_reg[12]_LDC_i_2/O
                         net (fo=4, routed)           0.175     0.008    dds_cordic_inst/phase_input_reg[12]_LDC_i_2_n_0
    SLICE_X22Y194        FDCE                                         f  dds_cordic_inst/phase_input_reg[12]_C_bret__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.789    -0.654    dds_cordic_inst/clk
    SLICE_X22Y194        FDCE                                         r  dds_cordic_inst/phase_input_reg[12]_C_bret__0/C
                         clock pessimism              0.225    -0.430    
    SLICE_X22Y194        FDCE (Remov_fdce_C_CLR)     -0.050    -0.480    dds_cordic_inst/phase_input_reg[12]_C_bret__0
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.488    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_rst
                            (input port)
  Destination:            dds_cordic_inst/phase_input_reg[14]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.397ns  (logic 0.795ns (12.423%)  route 5.603ns (87.577%))
  Logic Levels:           3  (IBUF=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 f  sw_rst (IN)
                         net (fo=0)                   0.000     0.000    sw_rst
    AB7                  IBUF (Prop_ibuf_I_O)         0.709     0.709 f  sw_rst_IBUF_inst/O
                         net (fo=5, routed)           0.713     1.422    sw_rst_IBUF
    SLICE_X152Y100       LUT2 (Prop_lut2_I1_O)        0.043     1.465 r  dds_cordic_inst_i_1/O
                         net (fo=40, routed)          4.414     5.879    dds_cordic_inst/rstn
    SLICE_X19Y195        LUT2 (Prop_lut2_I1_O)        0.043     5.922 f  dds_cordic_inst/phase_input_reg[14]_LDC_i_2/O
                         net (fo=6, routed)           0.475     6.397    dds_cordic_inst/phase_input_reg[14]_LDC_i_2_n_0
    SLICE_X18Y196        LDCE                                         f  dds_cordic_inst/phase_input_reg[14]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_rst
                            (input port)
  Destination:            dds_cordic_inst/phase_input_reg[10]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.322ns  (logic 0.795ns (12.571%)  route 5.527ns (87.429%))
  Logic Levels:           3  (IBUF=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 f  sw_rst (IN)
                         net (fo=0)                   0.000     0.000    sw_rst
    AB7                  IBUF (Prop_ibuf_I_O)         0.709     0.709 f  sw_rst_IBUF_inst/O
                         net (fo=5, routed)           0.713     1.422    sw_rst_IBUF
    SLICE_X152Y100       LUT2 (Prop_lut2_I1_O)        0.043     1.465 r  dds_cordic_inst_i_1/O
                         net (fo=40, routed)          4.250     5.714    dds_cordic_inst/rstn
    SLICE_X9Y192         LUT2 (Prop_lut2_I1_O)        0.043     5.757 f  dds_cordic_inst/phase_input_reg[10]_LDC_i_2/O
                         net (fo=4, routed)           0.565     6.322    dds_cordic_inst/phase_input_reg[10]_LDC_i_2_n_0
    SLICE_X9Y195         LDCE                                         f  dds_cordic_inst/phase_input_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_rst
                            (input port)
  Destination:            dds_cordic_inst/phase_input_reg[17]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.196ns  (logic 0.795ns (12.827%)  route 5.401ns (87.173%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 f  sw_rst (IN)
                         net (fo=0)                   0.000     0.000    sw_rst
    AB7                  IBUF (Prop_ibuf_I_O)         0.709     0.709 f  sw_rst_IBUF_inst/O
                         net (fo=5, routed)           0.713     1.422    sw_rst_IBUF
    SLICE_X152Y100       LUT2 (Prop_lut2_I1_O)        0.043     1.465 r  dds_cordic_inst_i_1/O
                         net (fo=40, routed)          4.213     5.678    dds_cordic_inst/rstn
    SLICE_X22Y195        LUT4 (Prop_lut4_I3_O)        0.043     5.721 f  dds_cordic_inst/phase_input_reg[17]_LDC_i_2/O
                         net (fo=4, routed)           0.475     6.196    dds_cordic_inst/phase_input_reg[17]_LDC_i_2_n_0
    SLICE_X22Y198        LDCE                                         f  dds_cordic_inst/phase_input_reg[17]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_rst
                            (input port)
  Destination:            dds_cordic_inst/phase_input_reg[16]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.153ns  (logic 0.795ns (12.916%)  route 5.358ns (87.084%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 f  sw_rst (IN)
                         net (fo=0)                   0.000     0.000    sw_rst
    AB7                  IBUF (Prop_ibuf_I_O)         0.709     0.709 f  sw_rst_IBUF_inst/O
                         net (fo=5, routed)           0.713     1.422    sw_rst_IBUF
    SLICE_X152Y100       LUT2 (Prop_lut2_I1_O)        0.043     1.465 r  dds_cordic_inst_i_1/O
                         net (fo=40, routed)          4.311     5.776    dds_cordic_inst/rstn
    SLICE_X21Y195        LUT4 (Prop_lut4_I3_O)        0.043     5.819 f  dds_cordic_inst/phase_input_reg[16]_LDC_i_2/O
                         net (fo=4, routed)           0.334     6.153    dds_cordic_inst/phase_input_reg[16]_LDC_i_2_n_0
    SLICE_X20Y197        LDCE                                         f  dds_cordic_inst/phase_input_reg[16]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_rst
                            (input port)
  Destination:            dds_cordic_inst/phase_input_reg[15]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.070ns  (logic 0.801ns (13.191%)  route 5.269ns (86.809%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 f  sw_rst (IN)
                         net (fo=0)                   0.000     0.000    sw_rst
    AB7                  IBUF (Prop_ibuf_I_O)         0.709     0.709 f  sw_rst_IBUF_inst/O
                         net (fo=5, routed)           0.713     1.422    sw_rst_IBUF
    SLICE_X152Y100       LUT2 (Prop_lut2_I1_O)        0.043     1.465 r  dds_cordic_inst_i_1/O
                         net (fo=40, routed)          4.213     5.678    dds_cordic_inst/rstn
    SLICE_X21Y193        LUT4 (Prop_lut4_I3_O)        0.049     5.727 f  dds_cordic_inst/phase_input_reg[15]_LDC_i_2/O
                         net (fo=4, routed)           0.343     6.070    dds_cordic_inst/phase_input_reg[15]_LDC_i_2_n_0
    SLICE_X18Y193        LDCE                                         f  dds_cordic_inst/phase_input_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_rst
                            (input port)
  Destination:            dds_cordic_inst/phase_input_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.982ns  (logic 0.795ns (13.285%)  route 5.187ns (86.715%))
  Logic Levels:           3  (IBUF=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 f  sw_rst (IN)
                         net (fo=0)                   0.000     0.000    sw_rst
    AB7                  IBUF (Prop_ibuf_I_O)         0.709     0.709 f  sw_rst_IBUF_inst/O
                         net (fo=5, routed)           0.713     1.422    sw_rst_IBUF
    SLICE_X152Y100       LUT2 (Prop_lut2_I1_O)        0.043     1.465 r  dds_cordic_inst_i_1/O
                         net (fo=40, routed)          3.981     5.446    dds_cordic_inst/rstn
    SLICE_X8Y185         LUT2 (Prop_lut2_I1_O)        0.043     5.489 f  dds_cordic_inst/phase_input_reg[0]_LDC_i_2/O
                         net (fo=4, routed)           0.493     5.982    dds_cordic_inst/phase_input_reg[0]_LDC_i_2_n_0
    SLICE_X8Y185         LDCE                                         f  dds_cordic_inst/phase_input_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_rst
                            (input port)
  Destination:            dds_cordic_inst/phase_input_reg[12]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.981ns  (logic 0.795ns (13.288%)  route 5.186ns (86.712%))
  Logic Levels:           3  (IBUF=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 f  sw_rst (IN)
                         net (fo=0)                   0.000     0.000    sw_rst
    AB7                  IBUF (Prop_ibuf_I_O)         0.709     0.709 f  sw_rst_IBUF_inst/O
                         net (fo=5, routed)           0.713     1.422    sw_rst_IBUF
    SLICE_X152Y100       LUT2 (Prop_lut2_I1_O)        0.043     1.465 r  dds_cordic_inst_i_1/O
                         net (fo=40, routed)          4.010     5.475    dds_cordic_inst/rstn
    SLICE_X22Y193        LUT2 (Prop_lut2_I1_O)        0.043     5.518 f  dds_cordic_inst/phase_input_reg[12]_LDC_i_2/O
                         net (fo=4, routed)           0.463     5.981    dds_cordic_inst/phase_input_reg[12]_LDC_i_2_n_0
    SLICE_X22Y195        LDCE                                         f  dds_cordic_inst/phase_input_reg[12]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_rst
                            (input port)
  Destination:            dds_cordic_inst/phase_input_reg[5]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.971ns  (logic 0.795ns (13.310%)  route 5.176ns (86.690%))
  Logic Levels:           3  (IBUF=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 f  sw_rst (IN)
                         net (fo=0)                   0.000     0.000    sw_rst
    AB7                  IBUF (Prop_ibuf_I_O)         0.709     0.709 f  sw_rst_IBUF_inst/O
                         net (fo=5, routed)           0.713     1.422    sw_rst_IBUF
    SLICE_X152Y100       LUT2 (Prop_lut2_I1_O)        0.043     1.465 r  dds_cordic_inst_i_1/O
                         net (fo=40, routed)          4.065     5.530    dds_cordic_inst/rstn
    SLICE_X9Y189         LUT2 (Prop_lut2_I1_O)        0.043     5.573 f  dds_cordic_inst/phase_input_reg[5]_LDC_i_2/O
                         net (fo=4, routed)           0.398     5.971    dds_cordic_inst/phase_input_reg[5]_LDC_i_2_n_0
    SLICE_X8Y190         LDCE                                         f  dds_cordic_inst/phase_input_reg[5]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_rst
                            (input port)
  Destination:            dds_cordic_inst/phase_input_reg[13]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.966ns  (logic 0.795ns (13.321%)  route 5.171ns (86.679%))
  Logic Levels:           3  (IBUF=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 f  sw_rst (IN)
                         net (fo=0)                   0.000     0.000    sw_rst
    AB7                  IBUF (Prop_ibuf_I_O)         0.709     0.709 f  sw_rst_IBUF_inst/O
                         net (fo=5, routed)           0.713     1.422    sw_rst_IBUF
    SLICE_X152Y100       LUT2 (Prop_lut2_I1_O)        0.043     1.465 r  dds_cordic_inst_i_1/O
                         net (fo=40, routed)          4.057     5.522    dds_cordic_inst/rstn
    SLICE_X18Y191        LUT2 (Prop_lut2_I1_O)        0.043     5.565 f  dds_cordic_inst/phase_input_reg[13]_LDC_i_2/O
                         net (fo=4, routed)           0.401     5.966    dds_cordic_inst/phase_input_reg[13]_LDC_i_2_n_0
    SLICE_X18Y191        LDCE                                         f  dds_cordic_inst/phase_input_reg[13]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_rst
                            (input port)
  Destination:            dds_cordic_inst/phase_input_reg[6]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.849ns  (logic 0.795ns (13.588%)  route 5.054ns (86.412%))
  Logic Levels:           3  (IBUF=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 f  sw_rst (IN)
                         net (fo=0)                   0.000     0.000    sw_rst
    AB7                  IBUF (Prop_ibuf_I_O)         0.709     0.709 f  sw_rst_IBUF_inst/O
                         net (fo=5, routed)           0.713     1.422    sw_rst_IBUF
    SLICE_X152Y100       LUT2 (Prop_lut2_I1_O)        0.043     1.465 r  dds_cordic_inst_i_1/O
                         net (fo=40, routed)          4.125     5.590    dds_cordic_inst/rstn
    SLICE_X20Y190        LUT2 (Prop_lut2_I1_O)        0.043     5.633 f  dds_cordic_inst/phase_input_reg[6]_LDC_i_2/O
                         net (fo=4, routed)           0.216     5.849    dds_cordic_inst/phase_input_reg[6]_LDC_i_2_n_0
    SLICE_X21Y189        LDCE                                         f  dds_cordic_inst/phase_input_reg[6]_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_pll_inst/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            dds_cordic_inst/phase_input_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.559ns  (logic 0.056ns (2.188%)  route 2.503ns (97.812%))
  Logic Levels:           2  (LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV                    0.000     0.000 r  clk_pll_inst/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           0.397     0.397    led_OBUF[3]
    SLICE_X152Y100       LUT2 (Prop_lut2_I0_O)        0.028     0.425 r  dds_cordic_inst_i_1/O
                         net (fo=40, routed)          1.902     2.327    dds_cordic_inst/rstn
    SLICE_X20Y186        LUT2 (Prop_lut2_I1_O)        0.028     2.355 f  dds_cordic_inst/phase_input_reg[3]_LDC_i_2/O
                         net (fo=4, routed)           0.205     2.559    dds_cordic_inst/phase_input_reg[3]_LDC_i_2_n_0
    SLICE_X21Y186        LDCE                                         f  dds_cordic_inst/phase_input_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_pll_inst/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            dds_cordic_inst/phase_input_reg[7]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.682ns  (logic 0.056ns (2.088%)  route 2.626ns (97.912%))
  Logic Levels:           2  (LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV                    0.000     0.000 r  clk_pll_inst/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           0.397     0.397    led_OBUF[3]
    SLICE_X152Y100       LUT2 (Prop_lut2_I0_O)        0.028     0.425 r  dds_cordic_inst_i_1/O
                         net (fo=40, routed)          2.052     2.477    dds_cordic_inst/rstn
    SLICE_X22Y186        LUT2 (Prop_lut2_I1_O)        0.028     2.505 f  dds_cordic_inst/phase_input_reg[7]_LDC_i_2/O
                         net (fo=4, routed)           0.177     2.682    dds_cordic_inst/phase_input_reg[7]_LDC_i_2_n_0
    SLICE_X23Y188        LDCE                                         f  dds_cordic_inst/phase_input_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_pll_inst/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            dds_cordic_inst/phase_input_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.701ns  (logic 0.056ns (2.074%)  route 2.645ns (97.926%))
  Logic Levels:           2  (LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV                    0.000     0.000 r  clk_pll_inst/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           0.397     0.397    led_OBUF[3]
    SLICE_X152Y100       LUT2 (Prop_lut2_I0_O)        0.028     0.425 r  dds_cordic_inst_i_1/O
                         net (fo=40, routed)          2.055     2.480    dds_cordic_inst/rstn
    SLICE_X22Y186        LUT2 (Prop_lut2_I1_O)        0.028     2.508 f  dds_cordic_inst/phase_input_reg[2]_LDC_i_2/O
                         net (fo=4, routed)           0.192     2.701    dds_cordic_inst/phase_input_reg[2]_LDC_i_2_n_0
    SLICE_X22Y186        LDCE                                         f  dds_cordic_inst/phase_input_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_pll_inst/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            dds_cordic_inst/phase_input_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.718ns  (logic 0.056ns (2.061%)  route 2.662ns (97.939%))
  Logic Levels:           2  (LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV                    0.000     0.000 r  clk_pll_inst/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           0.397     0.397    led_OBUF[3]
    SLICE_X152Y100       LUT2 (Prop_lut2_I0_O)        0.028     0.425 r  dds_cordic_inst_i_1/O
                         net (fo=40, routed)          2.128     2.553    dds_cordic_inst/rstn
    SLICE_X10Y186        LUT2 (Prop_lut2_I1_O)        0.028     2.581 f  dds_cordic_inst/phase_input_reg[4]_LDC_i_2/O
                         net (fo=4, routed)           0.136     2.718    dds_cordic_inst/phase_input_reg[4]_LDC_i_2_n_0
    SLICE_X11Y184        LDCE                                         f  dds_cordic_inst/phase_input_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_pll_inst/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            dds_cordic_inst/phase_input_reg[11]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.718ns  (logic 0.056ns (2.061%)  route 2.662ns (97.939%))
  Logic Levels:           2  (LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV                    0.000     0.000 r  clk_pll_inst/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           0.397     0.397    led_OBUF[3]
    SLICE_X152Y100       LUT2 (Prop_lut2_I0_O)        0.028     0.425 r  dds_cordic_inst_i_1/O
                         net (fo=40, routed)          2.114     2.538    dds_cordic_inst/rstn
    SLICE_X9Y187         LUT2 (Prop_lut2_I1_O)        0.028     2.566 f  dds_cordic_inst/phase_input_reg[11]_LDC_i_2/O
                         net (fo=4, routed)           0.151     2.718    dds_cordic_inst/phase_input_reg[11]_LDC_i_2_n_0
    SLICE_X8Y187         LDCE                                         f  dds_cordic_inst/phase_input_reg[11]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_pll_inst/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            dds_cordic_inst/phase_input_reg[9]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.749ns  (logic 0.056ns (2.037%)  route 2.693ns (97.963%))
  Logic Levels:           2  (LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV                    0.000     0.000 r  clk_pll_inst/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           0.397     0.397    led_OBUF[3]
    SLICE_X152Y100       LUT2 (Prop_lut2_I0_O)        0.028     0.425 r  dds_cordic_inst_i_1/O
                         net (fo=40, routed)          2.150     2.575    dds_cordic_inst/rstn
    SLICE_X23Y190        LUT2 (Prop_lut2_I1_O)        0.028     2.603 f  dds_cordic_inst/phase_input_reg[9]_LDC_i_2/O
                         net (fo=4, routed)           0.147     2.749    dds_cordic_inst/phase_input_reg[9]_LDC_i_2_n_0
    SLICE_X23Y190        LDCE                                         f  dds_cordic_inst/phase_input_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_pll_inst/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            dds_cordic_inst/phase_input_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.756ns  (logic 0.056ns (2.032%)  route 2.700ns (97.968%))
  Logic Levels:           2  (LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV                    0.000     0.000 r  clk_pll_inst/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           0.397     0.397    led_OBUF[3]
    SLICE_X152Y100       LUT2 (Prop_lut2_I0_O)        0.028     0.425 r  dds_cordic_inst_i_1/O
                         net (fo=40, routed)          2.080     2.505    dds_cordic_inst/rstn
    SLICE_X10Y186        LUT2 (Prop_lut2_I1_O)        0.028     2.533 f  dds_cordic_inst/phase_input_reg[1]_LDC_i_2/O
                         net (fo=4, routed)           0.223     2.756    dds_cordic_inst/phase_input_reg[1]_LDC_i_2_n_0
    SLICE_X11Y185        LDCE                                         f  dds_cordic_inst/phase_input_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_pll_inst/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            dds_cordic_inst/phase_input_reg[8]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.776ns  (logic 0.056ns (2.017%)  route 2.720ns (97.983%))
  Logic Levels:           2  (LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV                    0.000     0.000 r  clk_pll_inst/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           0.397     0.397    led_OBUF[3]
    SLICE_X152Y100       LUT2 (Prop_lut2_I0_O)        0.028     0.425 r  dds_cordic_inst_i_1/O
                         net (fo=40, routed)          2.174     2.599    dds_cordic_inst/rstn
    SLICE_X9Y188         LUT2 (Prop_lut2_I1_O)        0.028     2.627 f  dds_cordic_inst/phase_input_reg[8]_LDC_i_2/O
                         net (fo=4, routed)           0.149     2.776    dds_cordic_inst/phase_input_reg[8]_LDC_i_2_n_0
    SLICE_X9Y188         LDCE                                         f  dds_cordic_inst/phase_input_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_pll_inst/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            dds_cordic_inst/phase_input_reg[6]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.803ns  (logic 0.056ns (1.998%)  route 2.747ns (98.002%))
  Logic Levels:           2  (LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV                    0.000     0.000 r  clk_pll_inst/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           0.397     0.397    led_OBUF[3]
    SLICE_X152Y100       LUT2 (Prop_lut2_I0_O)        0.028     0.425 r  dds_cordic_inst_i_1/O
                         net (fo=40, routed)          2.252     2.677    dds_cordic_inst/rstn
    SLICE_X20Y190        LUT2 (Prop_lut2_I1_O)        0.028     2.705 f  dds_cordic_inst/phase_input_reg[6]_LDC_i_2/O
                         net (fo=4, routed)           0.098     2.803    dds_cordic_inst/phase_input_reg[6]_LDC_i_2_n_0
    SLICE_X21Y189        LDCE                                         f  dds_cordic_inst/phase_input_reg[6]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_pll_inst/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            dds_cordic_inst/phase_input_reg[12]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.857ns  (logic 0.056ns (1.960%)  route 2.801ns (98.040%))
  Logic Levels:           2  (LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV                    0.000     0.000 r  clk_pll_inst/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           0.397     0.397    led_OBUF[3]
    SLICE_X152Y100       LUT2 (Prop_lut2_I0_O)        0.028     0.425 r  dds_cordic_inst_i_1/O
                         net (fo=40, routed)          2.187     2.612    dds_cordic_inst/rstn
    SLICE_X22Y193        LUT2 (Prop_lut2_I1_O)        0.028     2.640 f  dds_cordic_inst/phase_input_reg[12]_LDC_i_2/O
                         net (fo=4, routed)           0.217     2.857    dds_cordic_inst/phase_input_reg[12]_LDC_i_2_n_0
    SLICE_X22Y195        LDCE                                         f  dds_cordic_inst/phase_input_reg[12]_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_100_clk_pll
  To Clock:  

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out_100_clk_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_clk1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        4.004ns  (logic 1.728ns (43.162%)  route 2.276ns (56.838%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     5.470 f  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     6.024    clk_pll_inst/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524     2.500 f  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     3.527    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.557 f  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.249     4.805    dac_wrt2_OBUF
    A16                  OBUF (Prop_obuf_I_O)         1.698     6.503 f  dac_clk1_OBUF_inst/O
                         net (fo=0)                   0.000     6.503    dac_clk1
    A16                                                               f  dac_clk1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out_100_clk_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_wrt1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        3.996ns  (logic 1.720ns (43.037%)  route 2.277ns (56.963%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     5.470 f  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     6.024    clk_pll_inst/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524     2.500 f  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     3.527    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.557 f  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.250     4.806    dac_wrt2_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.690     6.496 f  dac_wrt1_OBUF_inst/O
                         net (fo=0)                   0.000     6.496    dac_wrt1
    A17                                                               f  dac_wrt1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out_100_clk_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_clk2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        3.965ns  (logic 1.693ns (42.688%)  route 2.273ns (57.312%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     5.470 f  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     6.024    clk_pll_inst/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524     2.500 f  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     3.527    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.557 f  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.246     4.802    dac_wrt2_OBUF
    F17                  OBUF (Prop_obuf_I_O)         1.663     6.465 f  dac_clk2_OBUF_inst/O
                         net (fo=0)                   0.000     6.465    dac_clk2
    F17                                                               f  dac_clk2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out_100_clk_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_wrt2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        3.956ns  (logic 1.683ns (42.554%)  route 2.273ns (57.446%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     5.470 f  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     6.024    clk_pll_inst/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524     2.500 f  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     3.527    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.557 f  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.246     4.802    dac_wrt2_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.653     6.456 f  dac_wrt2_OBUF_inst/O
                         net (fo=0)                   0.000     6.456    dac_wrt2
    G17                                                               f  dac_wrt2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_x_out.round/gen_round_pos_inf.adder/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_ch1[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.864ns  (logic 3.105ns (35.031%)  route 5.759ns (64.969%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.291    -2.542    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_x_out.round/gen_round_pos_inf.adder/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X18Y202        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_x_out.round/gen_round_pos_inf.adder/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y202        FDRE (Prop_fdre_C_Q)         0.259    -2.283 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_x_out.round/gen_round_pos_inf.adder/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/Q
                         net (fo=37, routed)          0.890    -1.394    dds_cordic_inst/sin_symbol
    SLICE_X17Y197        LUT5 (Prop_lut5_I3_O)        0.043    -1.351 f  dds_cordic_inst/dds_out[15]_INST_0_i_11/O
                         net (fo=1, routed)           0.352    -0.999    dds_cordic_inst/dds_out[15]_INST_0_i_11_n_0
    SLICE_X16Y197        LUT6 (Prop_lut6_I0_O)        0.043    -0.956 f  dds_cordic_inst/dds_out[15]_INST_0_i_10/O
                         net (fo=1, routed)           0.459    -0.497    dds_cordic_inst/dds_out[15]_INST_0_i_10_n_0
    SLICE_X16Y197        LUT4 (Prop_lut4_I1_O)        0.043    -0.454 r  dds_cordic_inst/dds_out[15]_INST_0_i_3/O
                         net (fo=14, routed)          0.765     0.311    dds_cordic_inst/dds_out2
    SLICE_X19Y200        LUT4 (Prop_lut4_I3_O)        0.043     0.354 r  dds_cordic_inst/dds_out[14]_INST_0/O
                         net (fo=2, routed)           3.293     3.647    dac_ch1_OBUF[12]
    F20                  OBUF (Prop_obuf_I_O)         2.674     6.321 r  dac_ch1_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.321    dac_ch1[12]
    F20                                                               r  dac_ch1[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_x_out.round/gen_round_pos_inf.adder/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_ch1[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.776ns  (logic 3.108ns (35.414%)  route 5.668ns (64.586%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.291    -2.542    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_x_out.round/gen_round_pos_inf.adder/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X18Y202        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_x_out.round/gen_round_pos_inf.adder/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y202        FDRE (Prop_fdre_C_Q)         0.259    -2.283 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_x_out.round/gen_round_pos_inf.adder/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/Q
                         net (fo=37, routed)          0.890    -1.394    dds_cordic_inst/sin_symbol
    SLICE_X17Y197        LUT5 (Prop_lut5_I3_O)        0.043    -1.351 f  dds_cordic_inst/dds_out[15]_INST_0_i_11/O
                         net (fo=1, routed)           0.352    -0.999    dds_cordic_inst/dds_out[15]_INST_0_i_11_n_0
    SLICE_X16Y197        LUT6 (Prop_lut6_I0_O)        0.043    -0.956 f  dds_cordic_inst/dds_out[15]_INST_0_i_10/O
                         net (fo=1, routed)           0.459    -0.497    dds_cordic_inst/dds_out[15]_INST_0_i_10_n_0
    SLICE_X16Y197        LUT4 (Prop_lut4_I1_O)        0.043    -0.454 r  dds_cordic_inst/dds_out[15]_INST_0_i_3/O
                         net (fo=14, routed)          0.770     0.316    dds_cordic_inst/dds_out2
    SLICE_X19Y200        LUT4 (Prop_lut4_I3_O)        0.043     0.359 r  dds_cordic_inst/dds_out[15]_INST_0/O
                         net (fo=2, routed)           3.197     3.557    dac_ch1_OBUF[13]
    E20                  OBUF (Prop_obuf_I_O)         2.677     6.233 r  dac_ch1_OBUF[13]_inst/O
                         net (fo=0)                   0.000     6.233    dac_ch1[13]
    E20                                                               r  dac_ch1[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_x_out.round/gen_round_pos_inf.adder/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_ch1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.640ns  (logic 3.648ns (42.223%)  route 4.992ns (57.777%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.291    -2.542    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_x_out.round/gen_round_pos_inf.adder/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X18Y202        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_x_out.round/gen_round_pos_inf.adder/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y202        FDRE (Prop_fdre_C_Q)         0.259    -2.283 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_x_out.round/gen_round_pos_inf.adder/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/Q
                         net (fo=37, routed)          0.790    -1.494    dds_cordic_inst/sin_symbol
    SLICE_X16Y197        LUT2 (Prop_lut2_I0_O)        0.051    -1.443 r  dds_cordic_inst/dds_out[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.419    -1.023    dds_cordic_inst/dds_out[4]_INST_0_i_3_n_0
    SLICE_X18Y194        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.388    -0.635 r  dds_cordic_inst/dds_out[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.635    dds_cordic_inst/dds_out[4]_INST_0_i_1_n_0
    SLICE_X18Y195        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    -0.527 r  dds_cordic_inst/dds_out[8]_INST_0_i_1/O[0]
                         net (fo=1, routed)           0.617     0.090    dds_cordic_inst/dds_out10_in[5]
    SLICE_X12Y197        LUT4 (Prop_lut4_I0_O)        0.123     0.213 r  dds_cordic_inst/dds_out[5]_INST_0/O
                         net (fo=2, routed)           3.166     3.378    dac_ch1_OBUF[3]
    C16                  OBUF (Prop_obuf_I_O)         2.719     6.097 r  dac_ch1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.097    dac_ch1[3]
    C16                                                               r  dac_ch1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_x_out.round/gen_round_pos_inf.adder/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_ch1[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.459ns  (logic 3.707ns (43.827%)  route 4.752ns (56.173%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.291    -2.542    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_x_out.round/gen_round_pos_inf.adder/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X18Y202        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_x_out.round/gen_round_pos_inf.adder/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y202        FDRE (Prop_fdre_C_Q)         0.259    -2.283 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_x_out.round/gen_round_pos_inf.adder/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/Q
                         net (fo=37, routed)          0.790    -1.494    dds_cordic_inst/sin_symbol
    SLICE_X16Y197        LUT2 (Prop_lut2_I0_O)        0.051    -1.443 r  dds_cordic_inst/dds_out[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.419    -1.023    dds_cordic_inst/dds_out[4]_INST_0_i_3_n_0
    SLICE_X18Y194        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.388    -0.635 r  dds_cordic_inst/dds_out[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.635    dds_cordic_inst/dds_out[4]_INST_0_i_1_n_0
    SLICE_X18Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.581 r  dds_cordic_inst/dds_out[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.581    dds_cordic_inst/dds_out[8]_INST_0_i_1_n_0
    SLICE_X18Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.527 r  dds_cordic_inst/dds_out[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.527    dds_cordic_inst/dds_out[12]_INST_0_i_1_n_0
    SLICE_X18Y197        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    -0.419 r  dds_cordic_inst/dds_out[15]_INST_0_i_1/O[0]
                         net (fo=1, routed)           0.415    -0.004    dds_cordic_inst/dds_out10_in[13]
    SLICE_X19Y200        LUT4 (Prop_lut4_I0_O)        0.123     0.119 r  dds_cordic_inst/dds_out[13]_INST_0/O
                         net (fo=2, routed)           3.127     3.247    dac_ch1_OBUF[11]
    E21                  OBUF (Prop_obuf_I_O)         2.670     5.917 r  dac_ch1_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.917    dac_ch1[11]
    E21                                                               r  dac_ch1[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_x_out.round/gen_round_pos_inf.adder/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_ch1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.407ns  (logic 3.577ns (42.543%)  route 4.831ns (57.457%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.291    -2.542    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_x_out.round/gen_round_pos_inf.adder/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X18Y202        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_x_out.round/gen_round_pos_inf.adder/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y202        FDRE (Prop_fdre_C_Q)         0.259    -2.283 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_x_out.round/gen_round_pos_inf.adder/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/Q
                         net (fo=37, routed)          0.790    -1.494    dds_cordic_inst/sin_symbol
    SLICE_X16Y197        LUT2 (Prop_lut2_I0_O)        0.051    -1.443 r  dds_cordic_inst/dds_out[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.419    -1.023    dds_cordic_inst/dds_out[4]_INST_0_i_3_n_0
    SLICE_X18Y194        CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.428    -0.595 r  dds_cordic_inst/dds_out[4]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.430    -0.166    dds_cordic_inst/dds_out10_in[4]
    SLICE_X16Y196        LUT4 (Prop_lut4_I0_O)        0.120    -0.046 r  dds_cordic_inst/dds_out[4]_INST_0/O
                         net (fo=2, routed)           3.192     3.146    dac_ch1_OBUF[2]
    D16                  OBUF (Prop_obuf_I_O)         2.719     5.865 r  dac_ch1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.865    dac_ch1[2]
    D16                                                               r  dac_ch1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_x_out.round/gen_round_pos_inf.adder/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_ch1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.406ns  (logic 3.154ns (37.516%)  route 5.253ns (62.484%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.291    -2.542    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_x_out.round/gen_round_pos_inf.adder/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X18Y202        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_x_out.round/gen_round_pos_inf.adder/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y202        FDRE (Prop_fdre_C_Q)         0.259    -2.283 r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.output_stage/gen_x_out.round/gen_round_pos_inf.adder/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/Q
                         net (fo=37, routed)          0.890    -1.394    dds_cordic_inst/sin_symbol
    SLICE_X17Y197        LUT5 (Prop_lut5_I3_O)        0.043    -1.351 f  dds_cordic_inst/dds_out[15]_INST_0_i_11/O
                         net (fo=1, routed)           0.352    -0.999    dds_cordic_inst/dds_out[15]_INST_0_i_11_n_0
    SLICE_X16Y197        LUT6 (Prop_lut6_I0_O)        0.043    -0.956 f  dds_cordic_inst/dds_out[15]_INST_0_i_10/O
                         net (fo=1, routed)           0.459    -0.497    dds_cordic_inst/dds_out[15]_INST_0_i_10_n_0
    SLICE_X16Y197        LUT4 (Prop_lut4_I1_O)        0.043    -0.454 r  dds_cordic_inst/dds_out[15]_INST_0_i_3/O
                         net (fo=14, routed)          0.359    -0.095    dds_cordic_inst/dds_out2
    SLICE_X16Y196        LUT4 (Prop_lut4_I3_O)        0.043    -0.052 r  dds_cordic_inst/dds_out[3]_INST_0/O
                         net (fo=2, routed)           3.193     3.141    dac_ch1_OBUF[1]
    B17                  OBUF (Prop_obuf_I_O)         2.723     5.864 r  dac_ch1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.864    dac_ch1[1]
    B17                                                               r  dac_ch1[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dds_cordic_inst/phase_accum_reg[17]_fret__7/C
                            (rising edge-triggered cell FDCE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/phase_input_reg[6]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.627ns  (logic 0.214ns (34.111%)  route 0.413ns (65.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.164    -2.207    dds_cordic_inst/clk
    SLICE_X19Y190        FDCE                                         r  dds_cordic_inst/phase_accum_reg[17]_fret__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y190        FDCE (Prop_fdce_C_Q)         0.178    -2.029 r  dds_cordic_inst/phase_accum_reg[17]_fret__7/Q
                         net (fo=4, routed)           0.234    -1.795    dds_cordic_inst/phase_accum_reg[17]_fret__7_n_0
    SLICE_X20Y190        LUT2 (Prop_lut2_I0_O)        0.036    -1.759 f  dds_cordic_inst/phase_input_reg[6]_LDC_i_2/O
                         net (fo=4, routed)           0.180    -1.579    dds_cordic_inst/phase_input_reg[6]_LDC_i_2_n_0
    SLICE_X21Y189        LDCE                                         f  dds_cordic_inst/phase_input_reg[6]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dds_cordic_inst/phase_accum_reg[17]_fret__0/C
                            (rising edge-triggered cell FDPE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/phase_input_reg[15]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.727ns  (logic 0.218ns (29.995%)  route 0.509ns (70.005%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.163    -2.208    dds_cordic_inst/clk
    SLICE_X21Y191        FDPE                                         r  dds_cordic_inst/phase_accum_reg[17]_fret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y191        FDPE (Prop_fdpe_C_Q)         0.178    -2.030 r  dds_cordic_inst/phase_accum_reg[17]_fret__0/Q
                         net (fo=7, routed)           0.222    -1.808    dds_cordic_inst/phase_accum_reg[17]_fret__0_n_0
    SLICE_X21Y193        LUT4 (Prop_lut4_I0_O)        0.040    -1.768 f  dds_cordic_inst/phase_input_reg[15]_LDC_i_2/O
                         net (fo=4, routed)           0.287    -1.481    dds_cordic_inst/phase_input_reg[15]_LDC_i_2_n_0
    SLICE_X18Y193        LDCE                                         f  dds_cordic_inst/phase_input_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dds_cordic_inst/phase_accum_reg[17]_fret__13/C
                            (rising edge-triggered cell FDCE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/phase_input_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.728ns  (logic 0.242ns (33.225%)  route 0.486ns (66.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.163    -2.208    dds_cordic_inst/clk
    SLICE_X10Y186        FDCE                                         r  dds_cordic_inst/phase_accum_reg[17]_fret__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y186        FDCE (Prop_fdce_C_Q)         0.206    -2.002 r  dds_cordic_inst/phase_accum_reg[17]_fret__13/Q
                         net (fo=4, routed)           0.242    -1.759    dds_cordic_inst/phase_accum_reg[17]_fret__13_n_0
    SLICE_X10Y186        LUT2 (Prop_lut2_I0_O)        0.036    -1.723 f  dds_cordic_inst/phase_input_reg[4]_LDC_i_2/O
                         net (fo=4, routed)           0.244    -1.479    dds_cordic_inst/phase_input_reg[4]_LDC_i_2_n_0
    SLICE_X11Y184        LDCE                                         f  dds_cordic_inst/phase_input_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dds_cordic_inst/phase_accum_reg[17]_fret__4/C
                            (rising edge-triggered cell FDCE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/phase_input_reg[11]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.803ns  (logic 0.242ns (30.134%)  route 0.561ns (69.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.164    -2.207    dds_cordic_inst/clk
    SLICE_X10Y189        FDCE                                         r  dds_cordic_inst/phase_accum_reg[17]_fret__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y189        FDCE (Prop_fdce_C_Q)         0.206    -2.001 r  dds_cordic_inst/phase_accum_reg[17]_fret__4/Q
                         net (fo=4, routed)           0.291    -1.710    dds_cordic_inst/phase_accum_reg[17]_fret__4_n_0
    SLICE_X9Y187         LUT2 (Prop_lut2_I0_O)        0.036    -1.674 f  dds_cordic_inst/phase_input_reg[11]_LDC_i_2/O
                         net (fo=4, routed)           0.270    -1.403    dds_cordic_inst/phase_input_reg[11]_LDC_i_2_n_0
    SLICE_X8Y187         LDCE                                         f  dds_cordic_inst/phase_input_reg[11]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dds_cordic_inst/phase_accum_reg[17]_fret__47_fret__4/C
                            (rising edge-triggered cell FDCE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/phase_input_reg[16]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.815ns  (logic 0.242ns (29.682%)  route 0.573ns (70.318%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.163    -2.208    dds_cordic_inst/clk
    SLICE_X20Y191        FDCE                                         r  dds_cordic_inst/phase_accum_reg[17]_fret__47_fret__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y191        FDCE (Prop_fdce_C_Q)         0.206    -2.002 r  dds_cordic_inst/phase_accum_reg[17]_fret__47_fret__4/Q
                         net (fo=5, routed)           0.297    -1.704    dds_cordic_inst/phase_accum_reg[17]_fret__47_fret__4_n_0
    SLICE_X21Y195        LUT4 (Prop_lut4_I2_O)        0.036    -1.668 f  dds_cordic_inst/phase_input_reg[16]_LDC_i_2/O
                         net (fo=4, routed)           0.276    -1.392    dds_cordic_inst/phase_input_reg[16]_LDC_i_2_n_0
    SLICE_X20Y197        LDCE                                         f  dds_cordic_inst/phase_input_reg[16]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dds_cordic_inst/phase_accum_reg[17]_fret__12/C
                            (rising edge-triggered cell FDCE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/phase_input_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.824ns  (logic 0.242ns (29.370%)  route 0.582ns (70.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.161    -2.210    dds_cordic_inst/clk
    SLICE_X20Y186        FDCE                                         r  dds_cordic_inst/phase_accum_reg[17]_fret__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y186        FDCE (Prop_fdce_C_Q)         0.206    -2.004 r  dds_cordic_inst/phase_accum_reg[17]_fret__12/Q
                         net (fo=4, routed)           0.234    -1.769    dds_cordic_inst/phase_accum_reg[17]_fret__12_n_0
    SLICE_X20Y186        LUT2 (Prop_lut2_I0_O)        0.036    -1.733 f  dds_cordic_inst/phase_input_reg[3]_LDC_i_2/O
                         net (fo=4, routed)           0.348    -1.386    dds_cordic_inst/phase_input_reg[3]_LDC_i_2_n_0
    SLICE_X21Y186        LDCE                                         f  dds_cordic_inst/phase_input_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dds_cordic_inst/phase_accum_reg[17]_fret__10/C
                            (rising edge-triggered cell FDCE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/phase_input_reg[9]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.830ns  (logic 0.289ns (34.827%)  route 0.541ns (65.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.163    -2.208    dds_cordic_inst/clk
    SLICE_X20Y190        FDCE                                         r  dds_cordic_inst/phase_accum_reg[17]_fret__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y190        FDCE (Prop_fdce_C_Q)         0.189    -2.019 r  dds_cordic_inst/phase_accum_reg[17]_fret__10/Q
                         net (fo=4, routed)           0.275    -1.744    dds_cordic_inst/phase_accum_reg[17]_fret__10_n_0
    SLICE_X23Y190        LUT2 (Prop_lut2_I0_O)        0.100    -1.644 f  dds_cordic_inst/phase_input_reg[9]_LDC_i_2/O
                         net (fo=4, routed)           0.266    -1.378    dds_cordic_inst/phase_input_reg[9]_LDC_i_2_n_0
    SLICE_X23Y190        LDCE                                         f  dds_cordic_inst/phase_input_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dds_cordic_inst/phase_accum_reg[17]_fret__14/C
                            (rising edge-triggered cell FDCE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/phase_input_reg[5]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.840ns  (logic 0.214ns (25.475%)  route 0.626ns (74.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.163    -2.208    dds_cordic_inst/clk
    SLICE_X13Y189        FDCE                                         r  dds_cordic_inst/phase_accum_reg[17]_fret__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y189        FDCE (Prop_fdce_C_Q)         0.178    -2.030 r  dds_cordic_inst/phase_accum_reg[17]_fret__14/Q
                         net (fo=4, routed)           0.292    -1.737    dds_cordic_inst/phase_accum_reg[17]_fret__14_n_0
    SLICE_X9Y189         LUT2 (Prop_lut2_I0_O)        0.036    -1.701 f  dds_cordic_inst/phase_input_reg[5]_LDC_i_2/O
                         net (fo=4, routed)           0.334    -1.368    dds_cordic_inst/phase_input_reg[5]_LDC_i_2_n_0
    SLICE_X8Y190         LDCE                                         f  dds_cordic_inst/phase_input_reg[5]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dds_cordic_inst/phase_accum_reg[17]_fret__5/C
                            (rising edge-triggered cell FDCE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/phase_input_reg[12]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.842ns  (logic 0.242ns (28.737%)  route 0.600ns (71.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.163    -2.208    dds_cordic_inst/clk
    SLICE_X22Y192        FDCE                                         r  dds_cordic_inst/phase_accum_reg[17]_fret__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y192        FDCE (Prop_fdce_C_Q)         0.206    -2.002 r  dds_cordic_inst/phase_accum_reg[17]_fret__5/Q
                         net (fo=4, routed)           0.215    -1.787    dds_cordic_inst/phase_accum_reg[17]_fret__5_n_0
    SLICE_X22Y193        LUT2 (Prop_lut2_I0_O)        0.036    -1.751 f  dds_cordic_inst/phase_input_reg[12]_LDC_i_2/O
                         net (fo=4, routed)           0.385    -1.365    dds_cordic_inst/phase_input_reg[12]_LDC_i_2_n_0
    SLICE_X22Y195        LDCE                                         f  dds_cordic_inst/phase_input_reg[12]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dds_cordic_inst/phase_accum_reg[17]_fret__8/C
                            (rising edge-triggered cell FDCE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_cordic_inst/phase_input_reg[7]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.849ns  (logic 0.242ns (28.491%)  route 0.607ns (71.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.161    -2.210    dds_cordic_inst/clk
    SLICE_X20Y186        FDCE                                         r  dds_cordic_inst/phase_accum_reg[17]_fret__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y186        FDCE (Prop_fdce_C_Q)         0.206    -2.004 r  dds_cordic_inst/phase_accum_reg[17]_fret__8/Q
                         net (fo=4, routed)           0.290    -1.714    dds_cordic_inst/phase_accum_reg[17]_fret__8_n_0
    SLICE_X22Y186        LUT2 (Prop_lut2_I0_O)        0.036    -1.678 f  dds_cordic_inst/phase_input_reg[7]_LDC_i_2/O
                         net (fo=4, routed)           0.318    -1.360    dds_cordic_inst/phase_input_reg[7]_LDC_i_2_n_0
    SLICE_X23Y188        LDCE                                         f  dds_cordic_inst/phase_input_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_pll
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_pll_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_pll_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.022ns  (logic 0.030ns (1.484%)  route 1.992ns (98.516%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     5.470 f  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     6.024    clk_pll_inst/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.524     2.500 f  clk_pll_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.027     3.527    clk_pll_inst/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.557 f  clk_pll_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.965     4.522    clk_pll_inst/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  clk_pll_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_pll_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_pll_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.712ns  (logic 0.083ns (2.236%)  route 3.629ns (97.764%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    clk_pll_inst/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.261    -5.457 r  clk_pll_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.003    -3.454    clk_pll_inst/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  clk_pll_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.626    -1.745    clk_pll_inst/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  clk_pll_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out_100_clk_pll

Max Delay           418 Endpoints
Min Delay           418 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_rst
                            (input port)
  Destination:            dds_cordic_inst/phase_accum_reg[17]_fret__2/PRE
                            (recovery check against rising-edge clock clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.764ns  (logic 0.795ns (11.749%)  route 5.969ns (88.251%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        -2.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.207ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 f  sw_rst (IN)
                         net (fo=0)                   0.000     0.000    sw_rst
    AB7                  IBUF (Prop_ibuf_I_O)         0.709     0.709 f  sw_rst_IBUF_inst/O
                         net (fo=5, routed)           0.713     1.422    sw_rst_IBUF
    SLICE_X152Y100       LUT2 (Prop_lut2_I1_O)        0.043     1.465 r  dds_cordic_inst_i_1/O
                         net (fo=40, routed)          3.374     4.839    dds_cordic_inst/rstn
    SLICE_X20Y184        LUT1 (Prop_lut1_I0_O)        0.043     4.882 f  dds_cordic_inst/phase_tvalid_i_1/O
                         net (fo=297, routed)         1.882     6.764    dds_cordic_inst/phase_tvalid_i_1_n_0
    SLICE_X20Y192        FDPE                                         f  dds_cordic_inst/phase_accum_reg[17]_fret__2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.164    -2.207    dds_cordic_inst/clk
    SLICE_X20Y192        FDPE                                         r  dds_cordic_inst/phase_accum_reg[17]_fret__2/C

Slack:                    inf
  Source:                 sw_rst
                            (input port)
  Destination:            dds_cordic_inst/phase_accum_reg[17]_fret__47_fret__1/PRE
                            (recovery check against rising-edge clock clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.764ns  (logic 0.795ns (11.749%)  route 5.969ns (88.251%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        -2.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.207ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 f  sw_rst (IN)
                         net (fo=0)                   0.000     0.000    sw_rst
    AB7                  IBUF (Prop_ibuf_I_O)         0.709     0.709 f  sw_rst_IBUF_inst/O
                         net (fo=5, routed)           0.713     1.422    sw_rst_IBUF
    SLICE_X152Y100       LUT2 (Prop_lut2_I1_O)        0.043     1.465 r  dds_cordic_inst_i_1/O
                         net (fo=40, routed)          3.374     4.839    dds_cordic_inst/rstn
    SLICE_X20Y184        LUT1 (Prop_lut1_I0_O)        0.043     4.882 f  dds_cordic_inst/phase_tvalid_i_1/O
                         net (fo=297, routed)         1.882     6.764    dds_cordic_inst/phase_tvalid_i_1_n_0
    SLICE_X20Y192        FDPE                                         f  dds_cordic_inst/phase_accum_reg[17]_fret__47_fret__1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.164    -2.207    dds_cordic_inst/clk
    SLICE_X20Y192        FDPE                                         r  dds_cordic_inst/phase_accum_reg[17]_fret__47_fret__1/C

Slack:                    inf
  Source:                 sw_rst
                            (input port)
  Destination:            dds_cordic_inst/phase_accum_reg[1]_fret__18/PRE
                            (recovery check against rising-edge clock clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.764ns  (logic 0.795ns (11.749%)  route 5.969ns (88.251%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        -2.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.207ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 f  sw_rst (IN)
                         net (fo=0)                   0.000     0.000    sw_rst
    AB7                  IBUF (Prop_ibuf_I_O)         0.709     0.709 f  sw_rst_IBUF_inst/O
                         net (fo=5, routed)           0.713     1.422    sw_rst_IBUF
    SLICE_X152Y100       LUT2 (Prop_lut2_I1_O)        0.043     1.465 r  dds_cordic_inst_i_1/O
                         net (fo=40, routed)          3.374     4.839    dds_cordic_inst/rstn
    SLICE_X20Y184        LUT1 (Prop_lut1_I0_O)        0.043     4.882 f  dds_cordic_inst/phase_tvalid_i_1/O
                         net (fo=297, routed)         1.882     6.764    dds_cordic_inst/phase_tvalid_i_1_n_0
    SLICE_X20Y192        FDPE                                         f  dds_cordic_inst/phase_accum_reg[1]_fret__18/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.164    -2.207    dds_cordic_inst/clk
    SLICE_X20Y192        FDPE                                         r  dds_cordic_inst/phase_accum_reg[1]_fret__18/C

Slack:                    inf
  Source:                 sw_rst
                            (input port)
  Destination:            dds_cordic_inst/phase_accum_reg[62]/CLR
                            (recovery check against rising-edge clock clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.764ns  (logic 0.795ns (11.749%)  route 5.969ns (88.251%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        -2.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.207ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 f  sw_rst (IN)
                         net (fo=0)                   0.000     0.000    sw_rst
    AB7                  IBUF (Prop_ibuf_I_O)         0.709     0.709 f  sw_rst_IBUF_inst/O
                         net (fo=5, routed)           0.713     1.422    sw_rst_IBUF
    SLICE_X152Y100       LUT2 (Prop_lut2_I1_O)        0.043     1.465 r  dds_cordic_inst_i_1/O
                         net (fo=40, routed)          3.374     4.839    dds_cordic_inst/rstn
    SLICE_X20Y184        LUT1 (Prop_lut1_I0_O)        0.043     4.882 f  dds_cordic_inst/phase_tvalid_i_1/O
                         net (fo=297, routed)         1.882     6.764    dds_cordic_inst/phase_tvalid_i_1_n_0
    SLICE_X21Y192        FDCE                                         f  dds_cordic_inst/phase_accum_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.164    -2.207    dds_cordic_inst/clk
    SLICE_X21Y192        FDCE                                         r  dds_cordic_inst/phase_accum_reg[62]/C

Slack:                    inf
  Source:                 sw_rst
                            (input port)
  Destination:            dds_cordic_inst/phase_accum_reg[63]/PRE
                            (recovery check against rising-edge clock clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.764ns  (logic 0.795ns (11.749%)  route 5.969ns (88.251%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        -2.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.207ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 f  sw_rst (IN)
                         net (fo=0)                   0.000     0.000    sw_rst
    AB7                  IBUF (Prop_ibuf_I_O)         0.709     0.709 f  sw_rst_IBUF_inst/O
                         net (fo=5, routed)           0.713     1.422    sw_rst_IBUF
    SLICE_X152Y100       LUT2 (Prop_lut2_I1_O)        0.043     1.465 r  dds_cordic_inst_i_1/O
                         net (fo=40, routed)          3.374     4.839    dds_cordic_inst/rstn
    SLICE_X20Y184        LUT1 (Prop_lut1_I0_O)        0.043     4.882 f  dds_cordic_inst/phase_tvalid_i_1/O
                         net (fo=297, routed)         1.882     6.764    dds_cordic_inst/phase_tvalid_i_1_n_0
    SLICE_X21Y192        FDPE                                         f  dds_cordic_inst/phase_accum_reg[63]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.164    -2.207    dds_cordic_inst/clk
    SLICE_X21Y192        FDPE                                         r  dds_cordic_inst/phase_accum_reg[63]/C

Slack:                    inf
  Source:                 sw_rst
                            (input port)
  Destination:            dds_cordic_inst/phase_accum_reg[64]/PRE
                            (recovery check against rising-edge clock clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.764ns  (logic 0.795ns (11.749%)  route 5.969ns (88.251%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        -2.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.207ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 f  sw_rst (IN)
                         net (fo=0)                   0.000     0.000    sw_rst
    AB7                  IBUF (Prop_ibuf_I_O)         0.709     0.709 f  sw_rst_IBUF_inst/O
                         net (fo=5, routed)           0.713     1.422    sw_rst_IBUF
    SLICE_X152Y100       LUT2 (Prop_lut2_I1_O)        0.043     1.465 r  dds_cordic_inst_i_1/O
                         net (fo=40, routed)          3.374     4.839    dds_cordic_inst/rstn
    SLICE_X20Y184        LUT1 (Prop_lut1_I0_O)        0.043     4.882 f  dds_cordic_inst/phase_tvalid_i_1/O
                         net (fo=297, routed)         1.882     6.764    dds_cordic_inst/phase_tvalid_i_1_n_0
    SLICE_X21Y192        FDPE                                         f  dds_cordic_inst/phase_accum_reg[64]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.164    -2.207    dds_cordic_inst/clk
    SLICE_X21Y192        FDPE                                         r  dds_cordic_inst/phase_accum_reg[64]/C

Slack:                    inf
  Source:                 sw_rst
                            (input port)
  Destination:            dds_cordic_inst/phase_accum_reg[65]/PRE
                            (recovery check against rising-edge clock clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.764ns  (logic 0.795ns (11.749%)  route 5.969ns (88.251%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        -2.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.207ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 f  sw_rst (IN)
                         net (fo=0)                   0.000     0.000    sw_rst
    AB7                  IBUF (Prop_ibuf_I_O)         0.709     0.709 f  sw_rst_IBUF_inst/O
                         net (fo=5, routed)           0.713     1.422    sw_rst_IBUF
    SLICE_X152Y100       LUT2 (Prop_lut2_I1_O)        0.043     1.465 r  dds_cordic_inst_i_1/O
                         net (fo=40, routed)          3.374     4.839    dds_cordic_inst/rstn
    SLICE_X20Y184        LUT1 (Prop_lut1_I0_O)        0.043     4.882 f  dds_cordic_inst/phase_tvalid_i_1/O
                         net (fo=297, routed)         1.882     6.764    dds_cordic_inst/phase_tvalid_i_1_n_0
    SLICE_X21Y192        FDPE                                         f  dds_cordic_inst/phase_accum_reg[65]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.164    -2.207    dds_cordic_inst/clk
    SLICE_X21Y192        FDPE                                         r  dds_cordic_inst/phase_accum_reg[65]/C

Slack:                    inf
  Source:                 sw_rst
                            (input port)
  Destination:            dds_cordic_inst/phase_accum_reg[17]_fret__47_fret__26/PRE
                            (recovery check against rising-edge clock clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.751ns  (logic 0.795ns (11.772%)  route 5.956ns (88.228%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        -2.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.209ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 f  sw_rst (IN)
                         net (fo=0)                   0.000     0.000    sw_rst
    AB7                  IBUF (Prop_ibuf_I_O)         0.709     0.709 f  sw_rst_IBUF_inst/O
                         net (fo=5, routed)           0.713     1.422    sw_rst_IBUF
    SLICE_X152Y100       LUT2 (Prop_lut2_I1_O)        0.043     1.465 r  dds_cordic_inst_i_1/O
                         net (fo=40, routed)          3.374     4.839    dds_cordic_inst/rstn
    SLICE_X20Y184        LUT1 (Prop_lut1_I0_O)        0.043     4.882 f  dds_cordic_inst/phase_tvalid_i_1/O
                         net (fo=297, routed)         1.869     6.751    dds_cordic_inst/phase_tvalid_i_1_n_0
    SLICE_X15Y186        FDPE                                         f  dds_cordic_inst/phase_accum_reg[17]_fret__47_fret__26/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.162    -2.209    dds_cordic_inst/clk
    SLICE_X15Y186        FDPE                                         r  dds_cordic_inst/phase_accum_reg[17]_fret__47_fret__26/C

Slack:                    inf
  Source:                 sw_rst
                            (input port)
  Destination:            dds_cordic_inst/phase_accum_reg[17]_fret__47_fret__27/PRE
                            (recovery check against rising-edge clock clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.751ns  (logic 0.795ns (11.772%)  route 5.956ns (88.228%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        -2.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.209ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 f  sw_rst (IN)
                         net (fo=0)                   0.000     0.000    sw_rst
    AB7                  IBUF (Prop_ibuf_I_O)         0.709     0.709 f  sw_rst_IBUF_inst/O
                         net (fo=5, routed)           0.713     1.422    sw_rst_IBUF
    SLICE_X152Y100       LUT2 (Prop_lut2_I1_O)        0.043     1.465 r  dds_cordic_inst_i_1/O
                         net (fo=40, routed)          3.374     4.839    dds_cordic_inst/rstn
    SLICE_X20Y184        LUT1 (Prop_lut1_I0_O)        0.043     4.882 f  dds_cordic_inst/phase_tvalid_i_1/O
                         net (fo=297, routed)         1.869     6.751    dds_cordic_inst/phase_tvalid_i_1_n_0
    SLICE_X15Y186        FDPE                                         f  dds_cordic_inst/phase_accum_reg[17]_fret__47_fret__27/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.162    -2.209    dds_cordic_inst/clk
    SLICE_X15Y186        FDPE                                         r  dds_cordic_inst/phase_accum_reg[17]_fret__47_fret__27/C

Slack:                    inf
  Source:                 sw_rst
                            (input port)
  Destination:            dds_cordic_inst/phase_accum_reg[17]_fret__47_fret__28/CLR
                            (recovery check against rising-edge clock clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.751ns  (logic 0.795ns (11.772%)  route 5.956ns (88.228%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        -2.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.209ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 f  sw_rst (IN)
                         net (fo=0)                   0.000     0.000    sw_rst
    AB7                  IBUF (Prop_ibuf_I_O)         0.709     0.709 f  sw_rst_IBUF_inst/O
                         net (fo=5, routed)           0.713     1.422    sw_rst_IBUF
    SLICE_X152Y100       LUT2 (Prop_lut2_I1_O)        0.043     1.465 r  dds_cordic_inst_i_1/O
                         net (fo=40, routed)          3.374     4.839    dds_cordic_inst/rstn
    SLICE_X20Y184        LUT1 (Prop_lut1_I0_O)        0.043     4.882 f  dds_cordic_inst/phase_tvalid_i_1/O
                         net (fo=297, routed)         1.869     6.751    dds_cordic_inst/phase_tvalid_i_1_n_0
    SLICE_X15Y186        FDCE                                         f  dds_cordic_inst/phase_accum_reg[17]_fret__47_fret__28/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        1.162    -2.209    dds_cordic_inst/clk
    SLICE_X15Y186        FDCE                                         r  dds_cordic_inst/phase_accum_reg[17]_fret__47_fret__28/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dds_cordic_inst/phase_input_reg[16]_LDC/G
                            (positive level-sensitive latch)
  Destination:            dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.212ns (73.476%)  route 0.077ns (26.524%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y197        LDCE                         0.000     0.000 r  dds_cordic_inst/phase_input_reg[16]_LDC/G
    SLICE_X20Y197        LDCE (EnToQ_ldce_G_Q)        0.184     0.184 r  dds_cordic_inst/phase_input_reg[16]_LDC/Q
                         net (fo=1, routed)           0.077     0.261    dds_cordic_inst/phase_input_reg[16]_LDC_n_0
    SLICE_X21Y197        LUT5 (Prop_lut5_I4_O)        0.028     0.289 r  dds_cordic_inst/sine_cordic_inst_i_2/O
                         net (fo=1, routed)           0.000     0.289    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/s_axis_phase_tdata[16]
    SLICE_X21Y197        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.791    -0.652    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/aclk
    SLICE_X21Y197        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[19]/C

Slack:                    inf
  Source:                 dds_cordic_inst/phase_input_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.212ns (64.109%)  route 0.119ns (35.891%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y190         LDCE                         0.000     0.000 r  dds_cordic_inst/phase_input_reg[5]_LDC/G
    SLICE_X8Y190         LDCE (EnToQ_ldce_G_Q)        0.184     0.184 r  dds_cordic_inst/phase_input_reg[5]_LDC/Q
                         net (fo=1, routed)           0.119     0.303    dds_cordic_inst/phase_input_reg[5]_LDC_n_0
    SLICE_X9Y191         LUT5 (Prop_lut5_I4_O)        0.028     0.331 r  dds_cordic_inst/sine_cordic_inst_i_13/O
                         net (fo=1, routed)           0.000     0.331    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/s_axis_phase_tdata[5]
    SLICE_X9Y191         FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.791    -0.652    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/aclk
    SLICE_X9Y191         FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[8]/C

Slack:                    inf
  Source:                 dds_cordic_inst/phase_input_reg[12]_LDC/G
                            (positive level-sensitive latch)
  Destination:            dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.338ns  (logic 0.211ns (62.481%)  route 0.127ns (37.519%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y195        LDCE                         0.000     0.000 r  dds_cordic_inst/phase_input_reg[12]_LDC/G
    SLICE_X22Y195        LDCE (EnToQ_ldce_G_Q)        0.183     0.183 r  dds_cordic_inst/phase_input_reg[12]_LDC/Q
                         net (fo=1, routed)           0.127     0.310    dds_cordic_inst/phase_input_reg[12]_LDC_n_0
    SLICE_X21Y194        LUT5 (Prop_lut5_I4_O)        0.028     0.338 r  dds_cordic_inst/sine_cordic_inst_i_6/O
                         net (fo=1, routed)           0.000     0.338    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/s_axis_phase_tdata[12]
    SLICE_X21Y194        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.790    -0.653    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/aclk
    SLICE_X21Y194        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[15]/C

Slack:                    inf
  Source:                 dds_cordic_inst/phase_input_reg[14]_LDC/G
                            (positive level-sensitive latch)
  Destination:            dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.212ns (59.430%)  route 0.145ns (40.570%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y196        LDCE                         0.000     0.000 r  dds_cordic_inst/phase_input_reg[14]_LDC/G
    SLICE_X18Y196        LDCE (EnToQ_ldce_G_Q)        0.184     0.184 r  dds_cordic_inst/phase_input_reg[14]_LDC/Q
                         net (fo=1, routed)           0.145     0.329    dds_cordic_inst/phase_input_reg[14]_LDC_n_0
    SLICE_X20Y195        LUT3 (Prop_lut3_I1_O)        0.028     0.357 r  dds_cordic_inst/sine_cordic_inst_i_4/O
                         net (fo=1, routed)           0.000     0.357    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/s_axis_phase_tdata[14]
    SLICE_X20Y195        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.790    -0.653    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/aclk
    SLICE_X20Y195        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[17]/C

Slack:                    inf
  Source:                 dds_cordic_inst/phase_input_reg[4]_LDC/G
                            (positive level-sensitive latch)
  Destination:            dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.362ns  (logic 0.199ns (54.976%)  route 0.163ns (45.024%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y184        LDCE                         0.000     0.000 r  dds_cordic_inst/phase_input_reg[4]_LDC/G
    SLICE_X11Y184        LDCE (EnToQ_ldce_G_Q)        0.171     0.171 r  dds_cordic_inst/phase_input_reg[4]_LDC/Q
                         net (fo=1, routed)           0.163     0.334    dds_cordic_inst/phase_input_reg[4]_LDC_n_0
    SLICE_X9Y184         LUT5 (Prop_lut5_I4_O)        0.028     0.362 r  dds_cordic_inst/sine_cordic_inst_i_14/O
                         net (fo=1, routed)           0.000     0.362    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/s_axis_phase_tdata[4]
    SLICE_X9Y184         FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.786    -0.657    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/aclk
    SLICE_X9Y184         FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[7]/C

Slack:                    inf
  Source:                 dds_cordic_inst/phase_input_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.196ns (52.311%)  route 0.179ns (47.689%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y186        LDCE                         0.000     0.000 r  dds_cordic_inst/phase_input_reg[3]_LDC/G
    SLICE_X21Y186        LDCE (EnToQ_ldce_G_Q)        0.168     0.168 r  dds_cordic_inst/phase_input_reg[3]_LDC/Q
                         net (fo=1, routed)           0.179     0.347    dds_cordic_inst/phase_input_reg[3]_LDC_n_0
    SLICE_X20Y185        LUT5 (Prop_lut5_I4_O)        0.028     0.375 r  dds_cordic_inst/sine_cordic_inst_i_15/O
                         net (fo=1, routed)           0.000     0.375    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/s_axis_phase_tdata[3]
    SLICE_X20Y185        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.785    -0.658    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/aclk
    SLICE_X20Y185        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[6]/C

Slack:                    inf
  Source:                 dds_cordic_inst/phase_input_reg[17]_LDC/G
                            (positive level-sensitive latch)
  Destination:            dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.211ns (55.572%)  route 0.169ns (44.428%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y198        LDCE                         0.000     0.000 r  dds_cordic_inst/phase_input_reg[17]_LDC/G
    SLICE_X22Y198        LDCE (EnToQ_ldce_G_Q)        0.183     0.183 r  dds_cordic_inst/phase_input_reg[17]_LDC/Q
                         net (fo=1, routed)           0.169     0.352    dds_cordic_inst/phase_input_reg[17]_LDC_n_0
    SLICE_X23Y197        LUT5 (Prop_lut5_I4_O)        0.028     0.380 r  dds_cordic_inst/sine_cordic_inst_i_1/O
                         net (fo=1, routed)           0.000     0.380    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/s_axis_phase_tdata[17]
    SLICE_X23Y197        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.790    -0.653    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/aclk
    SLICE_X23Y197        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[20]/C

Slack:                    inf
  Source:                 dds_cordic_inst/phase_input_reg[2]_LDC/G
                            (positive level-sensitive latch)
  Destination:            dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.383ns  (logic 0.211ns (55.137%)  route 0.172ns (44.863%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y186        LDCE                         0.000     0.000 r  dds_cordic_inst/phase_input_reg[2]_LDC/G
    SLICE_X22Y186        LDCE (EnToQ_ldce_G_Q)        0.183     0.183 r  dds_cordic_inst/phase_input_reg[2]_LDC/Q
                         net (fo=1, routed)           0.172     0.355    dds_cordic_inst/phase_input_reg[2]_LDC_n_0
    SLICE_X23Y187        LUT5 (Prop_lut5_I4_O)        0.028     0.383 r  dds_cordic_inst/sine_cordic_inst_i_16/O
                         net (fo=1, routed)           0.000     0.383    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/s_axis_phase_tdata[2]
    SLICE_X23Y187        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.785    -0.658    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/aclk
    SLICE_X23Y187        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[5]/C

Slack:                    inf
  Source:                 dds_cordic_inst/phase_input_reg[11]_LDC/G
                            (positive level-sensitive latch)
  Destination:            dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.391ns  (logic 0.212ns (54.264%)  route 0.179ns (45.736%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y187         LDCE                         0.000     0.000 r  dds_cordic_inst/phase_input_reg[11]_LDC/G
    SLICE_X8Y187         LDCE (EnToQ_ldce_G_Q)        0.184     0.184 r  dds_cordic_inst/phase_input_reg[11]_LDC/Q
                         net (fo=1, routed)           0.179     0.363    dds_cordic_inst/phase_input_reg[11]_LDC_n_0
    SLICE_X8Y186         LUT5 (Prop_lut5_I4_O)        0.028     0.391 r  dds_cordic_inst/sine_cordic_inst_i_7/O
                         net (fo=1, routed)           0.000     0.391    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/s_axis_phase_tdata[11]
    SLICE_X8Y186         FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.787    -0.656    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/aclk
    SLICE_X8Y186         FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[14]/C

Slack:                    inf
  Source:                 dds_cordic_inst/phase_input_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.391ns  (logic 0.196ns (50.075%)  route 0.195ns (49.925%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y185        LDCE                         0.000     0.000 r  dds_cordic_inst/phase_input_reg[1]_LDC/G
    SLICE_X11Y185        LDCE (EnToQ_ldce_G_Q)        0.168     0.168 r  dds_cordic_inst/phase_input_reg[1]_LDC/Q
                         net (fo=1, routed)           0.195     0.363    dds_cordic_inst/phase_input_reg[1]_LDC_n_0
    SLICE_X11Y186        LUT5 (Prop_lut5_I4_O)        0.028     0.391 r  dds_cordic_inst/sine_cordic_inst_i_17/O
                         net (fo=1, routed)           0.000     0.391    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/s_axis_phase_tdata[1]
    SLICE_X11Y186        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    clk_pll_inst/inst/clk_out_100_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=1508, routed)        0.787    -0.656    dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/aclk
    SLICE_X11Y186        FDRE                                         r  dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[4]/C





