$date
	Sat Oct 22 22:07:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#227112
b10000 !
1"
#227114
b10000 &
b10000 %
1$
#227115
0"
#227118
b1000 &
b1000 %
#227122
b100 &
b100 %
#227126
b10 &
b10 %
#227130
b1 &
b1 %
1#
#227134
b0 &
0#
b0 %
0$
#1239711
b10101 !
1"
#1239714
b10101 &
b10101 %
1$
#1239715
0"
#1239718
b1000000 &
b1000000 %
#1239722
b100000 &
b100000 %
#1239726
b10000 &
b10000 %
#1239730
b1000 &
b1000 %
#1239734
b100 &
b100 %
#1239738
b10 &
b10 %
#1239742
b1 &
1#
b1 %
#1239746
b0 &
b0 %
0#
0$
#2248570
b10110 &
b10110 %
1$
b10110 !
1"
#2248571
0"
#2248574
b1011 &
b1011 %
#2248578
b100010 &
b100010 %
#2248582
b10001 &
b10001 %
#2248586
b110100 &
b110100 %
#2248590
b11010 &
b11010 %
#2248594
b1101 &
b1101 %
#2248598
b101000 &
b101000 %
#2248602
b10100 &
b10100 %
#2248606
b1010 &
b1010 %
#2248610
b101 &
b101 %
#2248614
b10000 &
b10000 %
#2248618
b1000 &
b1000 %
#2248622
b100 &
b100 %
#2248626
b10 &
b10 %
#2248630
b1 &
1#
b1 %
#2248634
b0 &
b0 %
0#
0$
#4500012
