#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Jun 19 10:32:39 2022
# Process ID: 9432
# Current directory: C:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.runs/synth_1
# Command line: vivado.exe -log FIFO_stream_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FIFO_stream_wrapper.tcl
# Log file: C:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.runs/synth_1/FIFO_stream_wrapper.vds
# Journal file: C:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source FIFO_stream_wrapper.tcl -notrace
Command: synth_design -top FIFO_stream_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9696
WARNING: [Synth 8-2507] parameter declaration becomes local in UART with formal parameter declaration list [C:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/UART.v:59]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1137.027 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FIFO_stream_wrapper' [C:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/FIFO_stream_wrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'FFT_FIFO' [C:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/FFT_FIFO.v:21]
INFO: [Synth 8-6157] synthesizing module 'xfft_0' [C:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.runs/synth_1/.Xil/Vivado-9432-TRISERVERi7/realtime/xfft_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xfft_0' (1#1) [C:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.runs/synth_1/.Xil/Vivado-9432-TRISERVERi7/realtime/xfft_0_stub.v:6]
WARNING: [Synth 8-7071] port 's_axis_data_tlast' of module 'xfft_0' is unconnected for instance 'FFT' [C:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/FFT_FIFO.v:41]
WARNING: [Synth 8-7071] port 'm_axis_data_tlast' of module 'xfft_0' is unconnected for instance 'FFT' [C:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/FFT_FIFO.v:41]
WARNING: [Synth 8-7071] port 'event_frame_started' of module 'xfft_0' is unconnected for instance 'FFT' [C:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/FFT_FIFO.v:41]
WARNING: [Synth 8-7071] port 'event_tlast_unexpected' of module 'xfft_0' is unconnected for instance 'FFT' [C:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/FFT_FIFO.v:41]
WARNING: [Synth 8-7071] port 'event_tlast_missing' of module 'xfft_0' is unconnected for instance 'FFT' [C:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/FFT_FIFO.v:41]
WARNING: [Synth 8-7071] port 'event_status_channel_halt' of module 'xfft_0' is unconnected for instance 'FFT' [C:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/FFT_FIFO.v:41]
WARNING: [Synth 8-7071] port 'event_data_in_channel_halt' of module 'xfft_0' is unconnected for instance 'FFT' [C:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/FFT_FIFO.v:41]
WARNING: [Synth 8-7071] port 'event_data_out_channel_halt' of module 'xfft_0' is unconnected for instance 'FFT' [C:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/FFT_FIFO.v:41]
WARNING: [Synth 8-7023] instance 'FFT' of module 'xfft_0' has 19 connections declared, but only 11 given [C:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/FFT_FIFO.v:41]
INFO: [Synth 8-6157] synthesizing module 'I_input_data' [C:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.runs/synth_1/.Xil/Vivado-9432-TRISERVERi7/realtime/I_input_data_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'I_input_data' (2#1) [C:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.runs/synth_1/.Xil/Vivado-9432-TRISERVERi7/realtime/I_input_data_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Q_input_data' [C:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.runs/synth_1/.Xil/Vivado-9432-TRISERVERi7/realtime/Q_input_data_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Q_input_data' (3#1) [C:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.runs/synth_1/.Xil/Vivado-9432-TRISERVERi7/realtime/Q_input_data_stub.v:6]
INFO: [Synth 8-226] default block is never used [C:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/FFT_FIFO.v:101]
INFO: [Synth 8-6155] done synthesizing module 'FFT_FIFO' (4#1) [C:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/FFT_FIFO.v:21]
INFO: [Synth 8-6157] synthesizing module 'FIFO_custom' [C:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/FIFO_custom.v:23]
INFO: [Synth 8-6157] synthesizing module 'FIFO_BRAM_gen' [C:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.runs/synth_1/.Xil/Vivado-9432-TRISERVERi7/realtime/FIFO_BRAM_gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_BRAM_gen' (5#1) [C:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.runs/synth_1/.Xil/Vivado-9432-TRISERVERi7/realtime/FIFO_BRAM_gen_stub.v:6]
WARNING: [Synth 8-689] width (9) of port connection 'addra' does not match port width (8) of module 'FIFO_BRAM_gen' [C:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/FIFO_custom.v:52]
WARNING: [Synth 8-689] width (9) of port connection 'addrb' does not match port width (8) of module 'FIFO_BRAM_gen' [C:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/FIFO_custom.v:58]
WARNING: [Synth 8-7071] port 'douta' of module 'FIFO_BRAM_gen' is unconnected for instance 'BRAM' [C:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/FIFO_custom.v:47]
WARNING: [Synth 8-7071] port 'dinb' of module 'FIFO_BRAM_gen' is unconnected for instance 'BRAM' [C:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/FIFO_custom.v:47]
WARNING: [Synth 8-7023] instance 'BRAM' of module 'FIFO_BRAM_gen' has 12 connections declared, but only 10 given [C:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/FIFO_custom.v:47]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_custom' (6#1) [C:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/FIFO_custom.v:23]
INFO: [Synth 8-6157] synthesizing module 'UART_Packetiser' [C:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/UART_Packetiser.v:41]
INFO: [Synth 8-6157] synthesizing module 'UART' [C:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/UART.v:41]
INFO: [Synth 8-6155] done synthesizing module 'UART' (7#1) [C:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/UART.v:41]
INFO: [Synth 8-6155] done synthesizing module 'UART_Packetiser' (8#1) [C:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/UART_Packetiser.v:41]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_stream_wrapper' (9#1) [C:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/sources_1/new/FIFO_stream_wrapper.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1137.027 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1137.027 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1137.027 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1137.027 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.gen/sources_1/ip/Q_input_data/Q_input_data/Q_input_data_in_context.xdc] for cell 'FFT/Q_input'
Finished Parsing XDC File [c:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.gen/sources_1/ip/Q_input_data/Q_input_data/Q_input_data_in_context.xdc] for cell 'FFT/Q_input'
Parsing XDC File [c:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.gen/sources_1/ip/I_input_data/I_input_data/I_input_data_in_context.xdc] for cell 'FFT/I_input'
Finished Parsing XDC File [c:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.gen/sources_1/ip/I_input_data/I_input_data/I_input_data_in_context.xdc] for cell 'FFT/I_input'
Parsing XDC File [c:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.gen/sources_1/ip/xfft_0/xfft_0/xfft_0_in_context.xdc] for cell 'FFT/FFT'
Finished Parsing XDC File [c:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.gen/sources_1/ip/xfft_0/xfft_0/xfft_0_in_context.xdc] for cell 'FFT/FFT'
Parsing XDC File [c:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.gen/sources_1/ip/FIFO_BRAM_gen/FIFO_BRAM_gen/FIFO_BRAM_gen_in_context.xdc] for cell 'FIFO/BRAM'
Finished Parsing XDC File [c:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.gen/sources_1/ip/FIFO_BRAM_gen/FIFO_BRAM_gen/FIFO_BRAM_gen_in_context.xdc] for cell 'FIFO/BRAM'
Parsing XDC File [C:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/constrs_1/new/NexysA7.xdc]
Finished Parsing XDC File [C:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/constrs_1/new/NexysA7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.srcs/constrs_1/new/NexysA7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FIFO_stream_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FIFO_stream_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1156.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1156.098 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'FFT/I_input' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'FFT/Q_input' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'FIFO/BRAM' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1163.051 ; gain = 26.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1163.051 ; gain = 26.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for FFT/Q_input. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FFT/I_input. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FFT/FFT. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FIFO/BRAM. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1163.051 ; gain = 26.023
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'UART'
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'UART'
INFO: [Synth 8-802] inferred FSM for state register 'tx_packet_reg' in module 'UART_Packetiser'
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'UART_Packetiser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     off |                               00 | 00000000000000000000000000000000
                   start |                               01 | 00000000000000000000000000000010
                      on |                               10 | 00000000000000000000000000000001
                    stop |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'UART'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     off |                               00 | 00000000000000000000000000000000
                   start |                               01 | 00000000000000000000000000000010
                      on |                               10 | 00000000000000000000000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'UART'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    dest |                               00 | 00000000000000000000000000000001
                     src |                               01 | 00000000000000000000000000000000
                    lgth |                               10 | 00000000000000000000000000000010
                    data |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_packet_reg' using encoding 'sequential' in module 'UART_Packetiser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                                0 | 00000000000000000000000000000000
                      on |                                1 | 00000000000000000000000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'UART_Packetiser'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1163.051 ; gain = 26.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 4     
	   4 Input   10 Bit        Muxes := 1     
	   3 Input   10 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 8     
	   5 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 46    
	   3 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1163.051 ; gain = 26.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1163.051 ; gain = 26.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1163.051 ; gain = 26.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1163.051 ; gain = 26.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FFT/FFT  has unconnected pin s_axis_data_tlast
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[63]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[62]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[61]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[60]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[59]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[58]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[57]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[56]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[55]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[54]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[53]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[52]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[51]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[50]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[49]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[48]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[47]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[46]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[45]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[44]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[43]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[42]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[41]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[40]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[39]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[38]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[37]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[36]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[35]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[34]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[33]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[32]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \FIFO/BRAM  has unconnected pin dinb[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1163.051 ; gain = 26.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1163.051 ; gain = 26.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1163.051 ; gain = 26.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1163.051 ; gain = 26.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1163.051 ; gain = 26.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1163.051 ; gain = 26.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xfft_0        |         1|
|2     |I_input_data  |         1|
|3     |Q_input_data  |         1|
|4     |FIFO_BRAM_gen |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |FIFO_BRAM_gen |     1|
|2     |I_input_data  |     1|
|3     |Q_input_data  |     1|
|4     |xfft          |     1|
|5     |BUFG          |     1|
|6     |LUT1          |     4|
|7     |LUT2          |    18|
|8     |LUT3          |    27|
|9     |LUT4          |    15|
|10    |LUT5          |    31|
|11    |LUT6          |    97|
|12    |FDRE          |   180|
|13    |FDSE          |     4|
|14    |IBUF          |     3|
|15    |OBUF          |     1|
|16    |OBUFT         |    16|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1163.051 ; gain = 26.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 65 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 1163.051 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1163.051 ; gain = 26.023
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1163.051 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1163.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b89461e0
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 18 Warnings, 65 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1163.051 ; gain = 26.023
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dayalan/Desktop/FMCW_FFT_Radar/FMCW_FFT_Radar.runs/synth_1/FIFO_stream_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FIFO_stream_wrapper_utilization_synth.rpt -pb FIFO_stream_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 19 10:33:32 2022...
