INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 02:34:58 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : mvt_float
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.698ns  (required time - arrival time)
  Source:                 mulf0/operator/sigProdExt_c2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Destination:            addf0/operator/expDiff_c1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.700ns  (clk rise@2.700ns - clk rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 2.335ns (43.136%)  route 3.078ns (56.864%))
  Logic Levels:           25  (CARRY4=15 LUT2=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.183 - 2.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2343, unset)         0.508     0.508    mulf0/operator/clk
    SLICE_X12Y40         FDRE                                         r  mulf0/operator/sigProdExt_c2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  mulf0/operator/sigProdExt_c2_reg[23]/Q
                         net (fo=1, routed)           0.407     1.169    mulf0/operator/sigProdExt_c2[23]
    SLICE_X15Y40         LUT6 (Prop_lut6_I1_O)        0.043     1.212 r  mulf0/operator/newY_c1[4]_i_10/O
                         net (fo=1, routed)           0.180     1.392    mulf0/operator/newY_c1[4]_i_10_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I3_O)        0.043     1.435 r  mulf0/operator/newY_c1[4]_i_6/O
                         net (fo=1, routed)           0.246     1.681    mulf0/operator/newY_c1[4]_i_6_n_0
    SLICE_X13Y41         LUT5 (Prop_lut5_I1_O)        0.043     1.724 r  mulf0/operator/newY_c1[4]_i_5/O
                         net (fo=1, routed)           0.000     1.724    mulf0/operator/RoundingAdder/S[0]
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.975 r  mulf0/operator/RoundingAdder/newY_c1_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.975    mulf0/operator/RoundingAdder/newY_c1_reg[4]_i_4_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.024 r  mulf0/operator/RoundingAdder/newY_c1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.024    mulf0/operator/RoundingAdder/newY_c1_reg[8]_i_4_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.073 r  mulf0/operator/RoundingAdder/newY_c1_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.073    mulf0/operator/RoundingAdder/newY_c1_reg[12]_i_4_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.122 r  mulf0/operator/RoundingAdder/newY_c1_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.122    mulf0/operator/RoundingAdder/newY_c1_reg[16]_i_4_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.171 r  mulf0/operator/RoundingAdder/expX_c1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.171    mulf0/operator/RoundingAdder/expX_c1_reg[0]_i_4_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.220 r  mulf0/operator/RoundingAdder/expX_c1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.220    mulf0/operator/RoundingAdder/expX_c1_reg[0]_i_2_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.269 r  mulf0/operator/RoundingAdder/expX_c1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.269    mulf0/operator/RoundingAdder/expX_c1_reg[4]_i_2_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     2.414 f  mulf0/operator/RoundingAdder/expX_c1_reg[7]_i_2/O[3]
                         net (fo=26, routed)          0.331     2.745    mulf0/operator/RoundingAdder/p_0_in[31]
    SLICE_X14Y48         LUT4 (Prop_lut4_I0_O)        0.120     2.865 f  mulf0/operator/RoundingAdder/ltOp_carry__2_i_10/O
                         net (fo=8, routed)           0.190     3.055    mulf0/operator/RoundingAdder/ltOp_carry__2_i_10_n_0
    SLICE_X16Y47         LUT6 (Prop_lut6_I4_O)        0.043     3.098 f  mulf0/operator/RoundingAdder/newY_c1[22]_i_15/O
                         net (fo=1, routed)           0.251     3.349    mulf0/operator/RoundingAdder/newY_c1[22]_i_15_n_0
    SLICE_X17Y47         LUT5 (Prop_lut5_I4_O)        0.043     3.392 r  mulf0/operator/RoundingAdder/newY_c1[22]_i_8/O
                         net (fo=4, routed)           0.173     3.565    mulf0/operator/RoundingAdder/addf0/ieee2nfloat_1/eqOp1_in
    SLICE_X16Y46         LUT4 (Prop_lut4_I0_O)        0.043     3.608 r  mulf0/operator/RoundingAdder/newY_c1[0]_i_3/O
                         net (fo=25, routed)          0.378     3.986    mulf0/operator/RoundingAdder/exc_c2_reg[1]_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I1_O)        0.043     4.029 r  mulf0/operator/RoundingAdder/newY_c1[6]_i_3/O
                         net (fo=4, routed)           0.217     4.245    buffer6/control/excExpFracY_c0[5]
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.043     4.288 r  buffer6/control/ltOp_carry_i_1/O
                         net (fo=1, routed)           0.185     4.473    addf0/operator/DI[3]
    SLICE_X15Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     4.657 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.657    addf0/operator/ltOp_carry_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.706 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.706    addf0/operator/ltOp_carry__0_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.755 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.755    addf0/operator/ltOp_carry__1_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.804 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.804    addf0/operator/ltOp_carry__2_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.931 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.191     5.122    buffer6/control/CO[0]
    SLICE_X12Y49         LUT2 (Prop_lut2_I0_O)        0.130     5.252 r  buffer6/control/i__carry_i_1/O
                         net (fo=1, routed)           0.329     5.581    addf0/operator/expDiff_c1_reg[3]_0[3]
    SLICE_X14Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     5.768 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001     5.769    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     5.921 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     5.921    addf0/operator/expDiff_c0[5]
    SLICE_X14Y50         FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.700     2.700 r  
                                                      0.000     2.700 r  clk (IN)
                         net (fo=2343, unset)         0.483     3.183    addf0/operator/clk
    SLICE_X14Y50         FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/C
                         clock pessimism              0.000     3.183    
                         clock uncertainty           -0.035     3.147    
    SLICE_X14Y50         FDRE (Setup_fdre_C_D)        0.076     3.223    addf0/operator/expDiff_c1_reg[5]
  -------------------------------------------------------------------
                         required time                          3.223    
                         arrival time                          -5.921    
  -------------------------------------------------------------------
                         slack                                 -2.698    




