\hypertarget{struct_e_x_t_i___type_def}{}\doxysection{EXTI\+\_\+\+Type\+Def Struct Reference}
\label{struct_e_x_t_i___type_def}\index{EXTI\_TypeDef@{EXTI\_TypeDef}}


External Interrupt/\+Event Controller.  




{\ttfamily \#include $<$stm32l476xx.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_a6cf1565b24de1454ab65ed4fe87ca5aa}{IMR1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_a44c50101751493e6620e2bc91d98d183}{EMR1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_af99061804746af139249d9d85b513cbb}{RTSR1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_a3f716a769d6f26f1c31197671829026c}{FTSR1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_af56898c09c0706ab0b5c19348396f5dd}{SWIER1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_a4f3ada5d312a15ad5faa8d47f7834b50}{PR1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_a022f7a6ab98b1cf66443e0af882122ef}{RESERVED1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_ae89cc25b732d7992ed136ee137ddd7d4}{RESERVED2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_a0d6bf1df9ad8ca71ac21d19a1a9c9375}{IMR2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_a36eec4d67b3fb7a34fe555be763e2347}{EMR2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_a9670b69baeb2f676b54403a6fd7482dc}{RTSR2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_a518a0f964908240ac335bf137c2097f3}{FTSR2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_ac537696dafad0997c5ebc4f4d21abd16}{SWIER2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___type_def_a70a4f12449826cb6aeceed7ee6253752}{PR2}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
External Interrupt/\+Event Controller. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_e_x_t_i___type_def_a44c50101751493e6620e2bc91d98d183}\label{struct_e_x_t_i___type_def_a44c50101751493e6620e2bc91d98d183}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!EMR1@{EMR1}}
\index{EMR1@{EMR1}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EMR1}{EMR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EXTI\+\_\+\+Type\+Def\+::\+EMR1}

EXTI Event mask register 1, Address offset\+: 0x04 \mbox{\Hypertarget{struct_e_x_t_i___type_def_a36eec4d67b3fb7a34fe555be763e2347}\label{struct_e_x_t_i___type_def_a36eec4d67b3fb7a34fe555be763e2347}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!EMR2@{EMR2}}
\index{EMR2@{EMR2}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EMR2}{EMR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EXTI\+\_\+\+Type\+Def\+::\+EMR2}

EXTI Event mask register 2, Address offset\+: 0x24 \mbox{\Hypertarget{struct_e_x_t_i___type_def_a3f716a769d6f26f1c31197671829026c}\label{struct_e_x_t_i___type_def_a3f716a769d6f26f1c31197671829026c}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!FTSR1@{FTSR1}}
\index{FTSR1@{FTSR1}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FTSR1}{FTSR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EXTI\+\_\+\+Type\+Def\+::\+FTSR1}

EXTI Falling trigger selection register 1, Address offset\+: 0x0C \mbox{\Hypertarget{struct_e_x_t_i___type_def_a518a0f964908240ac335bf137c2097f3}\label{struct_e_x_t_i___type_def_a518a0f964908240ac335bf137c2097f3}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!FTSR2@{FTSR2}}
\index{FTSR2@{FTSR2}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FTSR2}{FTSR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EXTI\+\_\+\+Type\+Def\+::\+FTSR2}

EXTI Falling trigger selection register 2, Address offset\+: 0x2C \mbox{\Hypertarget{struct_e_x_t_i___type_def_a6cf1565b24de1454ab65ed4fe87ca5aa}\label{struct_e_x_t_i___type_def_a6cf1565b24de1454ab65ed4fe87ca5aa}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!IMR1@{IMR1}}
\index{IMR1@{IMR1}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IMR1}{IMR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EXTI\+\_\+\+Type\+Def\+::\+IMR1}

EXTI Interrupt mask register 1, Address offset\+: 0x00 \mbox{\Hypertarget{struct_e_x_t_i___type_def_a0d6bf1df9ad8ca71ac21d19a1a9c9375}\label{struct_e_x_t_i___type_def_a0d6bf1df9ad8ca71ac21d19a1a9c9375}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!IMR2@{IMR2}}
\index{IMR2@{IMR2}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IMR2}{IMR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EXTI\+\_\+\+Type\+Def\+::\+IMR2}

EXTI Interrupt mask register 2, Address offset\+: 0x20 \mbox{\Hypertarget{struct_e_x_t_i___type_def_a4f3ada5d312a15ad5faa8d47f7834b50}\label{struct_e_x_t_i___type_def_a4f3ada5d312a15ad5faa8d47f7834b50}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!PR1@{PR1}}
\index{PR1@{PR1}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PR1}{PR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EXTI\+\_\+\+Type\+Def\+::\+PR1}

EXTI Pending register 1, Address offset\+: 0x14 \mbox{\Hypertarget{struct_e_x_t_i___type_def_a70a4f12449826cb6aeceed7ee6253752}\label{struct_e_x_t_i___type_def_a70a4f12449826cb6aeceed7ee6253752}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!PR2@{PR2}}
\index{PR2@{PR2}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PR2}{PR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EXTI\+\_\+\+Type\+Def\+::\+PR2}

EXTI Pending register 2, Address offset\+: 0x34 \mbox{\Hypertarget{struct_e_x_t_i___type_def_a022f7a6ab98b1cf66443e0af882122ef}\label{struct_e_x_t_i___type_def_a022f7a6ab98b1cf66443e0af882122ef}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t EXTI\+\_\+\+Type\+Def\+::\+RESERVED1}

Reserved, 0x18 ~\newline
 \mbox{\Hypertarget{struct_e_x_t_i___type_def_ae89cc25b732d7992ed136ee137ddd7d4}\label{struct_e_x_t_i___type_def_ae89cc25b732d7992ed136ee137ddd7d4}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t EXTI\+\_\+\+Type\+Def\+::\+RESERVED2}

Reserved, 0x1C ~\newline
 \mbox{\Hypertarget{struct_e_x_t_i___type_def_af99061804746af139249d9d85b513cbb}\label{struct_e_x_t_i___type_def_af99061804746af139249d9d85b513cbb}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!RTSR1@{RTSR1}}
\index{RTSR1@{RTSR1}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RTSR1}{RTSR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EXTI\+\_\+\+Type\+Def\+::\+RTSR1}

EXTI Rising trigger selection register 1, Address offset\+: 0x08 \mbox{\Hypertarget{struct_e_x_t_i___type_def_a9670b69baeb2f676b54403a6fd7482dc}\label{struct_e_x_t_i___type_def_a9670b69baeb2f676b54403a6fd7482dc}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!RTSR2@{RTSR2}}
\index{RTSR2@{RTSR2}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RTSR2}{RTSR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EXTI\+\_\+\+Type\+Def\+::\+RTSR2}

EXTI Rising trigger selection register 2, Address offset\+: 0x28 \mbox{\Hypertarget{struct_e_x_t_i___type_def_af56898c09c0706ab0b5c19348396f5dd}\label{struct_e_x_t_i___type_def_af56898c09c0706ab0b5c19348396f5dd}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!SWIER1@{SWIER1}}
\index{SWIER1@{SWIER1}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SWIER1}{SWIER1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EXTI\+\_\+\+Type\+Def\+::\+SWIER1}

EXTI Software interrupt event register 1, Address offset\+: 0x10 \mbox{\Hypertarget{struct_e_x_t_i___type_def_ac537696dafad0997c5ebc4f4d21abd16}\label{struct_e_x_t_i___type_def_ac537696dafad0997c5ebc4f4d21abd16}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!SWIER2@{SWIER2}}
\index{SWIER2@{SWIER2}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SWIER2}{SWIER2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EXTI\+\_\+\+Type\+Def\+::\+SWIER2}

EXTI Software interrupt event register 2, Address offset\+: 0x30 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Core/\+Src/system/\mbox{\hyperlink{stm32l476xx_8h}{stm32l476xx.\+h}}\end{DoxyCompactItemize}
