// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "06/02/2020 00:07:50"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module TP2_E5 (
	Pipe_Hold,
	Clock,
	FromToW,
	Pipe_K_Reg,
	W_ENABLE,
	CARRY_IN,
	Jump_Flag,
	RET,
	BSR,
	PL,
	A_ALUN_IN,
	A_LATCH,
	ALU_OUT,
	B_ALU_IN,
	B_LATCH,
	C_To_RGank,
	DEC_A_Addr,
	DEC_ALU_SH,
	DEC_B,
	DEC_C,
	DEC_JMP_OPCODE,
	DEC_Jump_PC,
	DEC_K_VAL,
	DEC_TYPE,
	Mem_Out,
	New_PC,
	Pipe_A_Addr,
	Pipe_ALU_SH,
	Pipe_B_Reg,
	Pipe_C_Reg,
	Pipe_Mem_Reg,
	Pipe_Type_Reg,
	Shft_Out,
	W_OUT,
	W_REAL);
output 	Pipe_Hold;
input 	Clock;
inout 	[15:0] FromToW;
output 	Pipe_K_Reg;
output 	W_ENABLE;
output 	CARRY_IN;
output 	Jump_Flag;
output 	RET;
output 	BSR;
output 	PL;
output 	[15:0] A_ALUN_IN;
output 	[15:0] A_LATCH;
output 	[15:0] ALU_OUT;
output 	[15:0] B_ALU_IN;
output 	[15:0] B_LATCH;
output 	[15:0] C_To_RGank;
output 	[9:0] DEC_A_Addr;
output 	[5:0] DEC_ALU_SH;
output 	[5:0] DEC_B;
output 	[5:0] DEC_C;
output 	[2:0] DEC_JMP_OPCODE;
output 	[10:0] DEC_Jump_PC;
output 	[15:0] DEC_K_VAL;
output 	[6:0] DEC_TYPE;
output 	[21:0] Mem_Out;
output 	[10:0] New_PC;
output 	[9:0] Pipe_A_Addr;
output 	[5:0] Pipe_ALU_SH;
output 	[5:0] Pipe_B_Reg;
output 	[5:0] Pipe_C_Reg;
output 	[1:0] Pipe_Mem_Reg;
output 	[6:0] Pipe_Type_Reg;
output 	[15:0] Shft_Out;
output 	[15:0] W_OUT;
output 	[15:0] W_REAL;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \B_LATCH[15]~output_o ;
wire \B_LATCH[14]~output_o ;
wire \B_LATCH[13]~output_o ;
wire \B_LATCH[12]~output_o ;
wire \B_LATCH[11]~output_o ;
wire \B_LATCH[10]~output_o ;
wire \B_LATCH[9]~output_o ;
wire \B_LATCH[8]~output_o ;
wire \B_LATCH[7]~output_o ;
wire \B_LATCH[6]~output_o ;
wire \B_LATCH[5]~output_o ;
wire \B_LATCH[4]~output_o ;
wire \B_LATCH[3]~output_o ;
wire \B_LATCH[2]~output_o ;
wire \B_LATCH[1]~output_o ;
wire \B_LATCH[0]~output_o ;
wire \FromToW[15]~output_o ;
wire \FromToW[14]~output_o ;
wire \FromToW[13]~output_o ;
wire \FromToW[12]~output_o ;
wire \FromToW[11]~output_o ;
wire \FromToW[10]~output_o ;
wire \FromToW[9]~output_o ;
wire \FromToW[8]~output_o ;
wire \FromToW[7]~output_o ;
wire \FromToW[6]~output_o ;
wire \FromToW[5]~output_o ;
wire \FromToW[4]~output_o ;
wire \FromToW[3]~output_o ;
wire \FromToW[2]~output_o ;
wire \FromToW[1]~output_o ;
wire \FromToW[0]~output_o ;
wire \Pipe_Hold~output_o ;
wire \Pipe_K_Reg~output_o ;
wire \W_ENABLE~output_o ;
wire \CARRY_IN~output_o ;
wire \Jump_Flag~output_o ;
wire \RET~output_o ;
wire \BSR~output_o ;
wire \PL~output_o ;
wire \A_ALUN_IN[15]~output_o ;
wire \A_ALUN_IN[14]~output_o ;
wire \A_ALUN_IN[13]~output_o ;
wire \A_ALUN_IN[12]~output_o ;
wire \A_ALUN_IN[11]~output_o ;
wire \A_ALUN_IN[10]~output_o ;
wire \A_ALUN_IN[9]~output_o ;
wire \A_ALUN_IN[8]~output_o ;
wire \A_ALUN_IN[7]~output_o ;
wire \A_ALUN_IN[6]~output_o ;
wire \A_ALUN_IN[5]~output_o ;
wire \A_ALUN_IN[4]~output_o ;
wire \A_ALUN_IN[3]~output_o ;
wire \A_ALUN_IN[2]~output_o ;
wire \A_ALUN_IN[1]~output_o ;
wire \A_ALUN_IN[0]~output_o ;
wire \A_LATCH[15]~output_o ;
wire \A_LATCH[14]~output_o ;
wire \A_LATCH[13]~output_o ;
wire \A_LATCH[12]~output_o ;
wire \A_LATCH[11]~output_o ;
wire \A_LATCH[10]~output_o ;
wire \A_LATCH[9]~output_o ;
wire \A_LATCH[8]~output_o ;
wire \A_LATCH[7]~output_o ;
wire \A_LATCH[6]~output_o ;
wire \A_LATCH[5]~output_o ;
wire \A_LATCH[4]~output_o ;
wire \A_LATCH[3]~output_o ;
wire \A_LATCH[2]~output_o ;
wire \A_LATCH[1]~output_o ;
wire \A_LATCH[0]~output_o ;
wire \ALU_OUT[15]~output_o ;
wire \ALU_OUT[14]~output_o ;
wire \ALU_OUT[13]~output_o ;
wire \ALU_OUT[12]~output_o ;
wire \ALU_OUT[11]~output_o ;
wire \ALU_OUT[10]~output_o ;
wire \ALU_OUT[9]~output_o ;
wire \ALU_OUT[8]~output_o ;
wire \ALU_OUT[7]~output_o ;
wire \ALU_OUT[6]~output_o ;
wire \ALU_OUT[5]~output_o ;
wire \ALU_OUT[4]~output_o ;
wire \ALU_OUT[3]~output_o ;
wire \ALU_OUT[2]~output_o ;
wire \ALU_OUT[1]~output_o ;
wire \ALU_OUT[0]~output_o ;
wire \B_ALU_IN[15]~output_o ;
wire \B_ALU_IN[14]~output_o ;
wire \B_ALU_IN[13]~output_o ;
wire \B_ALU_IN[12]~output_o ;
wire \B_ALU_IN[11]~output_o ;
wire \B_ALU_IN[10]~output_o ;
wire \B_ALU_IN[9]~output_o ;
wire \B_ALU_IN[8]~output_o ;
wire \B_ALU_IN[7]~output_o ;
wire \B_ALU_IN[6]~output_o ;
wire \B_ALU_IN[5]~output_o ;
wire \B_ALU_IN[4]~output_o ;
wire \B_ALU_IN[3]~output_o ;
wire \B_ALU_IN[2]~output_o ;
wire \B_ALU_IN[1]~output_o ;
wire \B_ALU_IN[0]~output_o ;
wire \C_To_RGank[15]~output_o ;
wire \C_To_RGank[14]~output_o ;
wire \C_To_RGank[13]~output_o ;
wire \C_To_RGank[12]~output_o ;
wire \C_To_RGank[11]~output_o ;
wire \C_To_RGank[10]~output_o ;
wire \C_To_RGank[9]~output_o ;
wire \C_To_RGank[8]~output_o ;
wire \C_To_RGank[7]~output_o ;
wire \C_To_RGank[6]~output_o ;
wire \C_To_RGank[5]~output_o ;
wire \C_To_RGank[4]~output_o ;
wire \C_To_RGank[3]~output_o ;
wire \C_To_RGank[2]~output_o ;
wire \C_To_RGank[1]~output_o ;
wire \C_To_RGank[0]~output_o ;
wire \DEC_A_Addr[9]~output_o ;
wire \DEC_A_Addr[8]~output_o ;
wire \DEC_A_Addr[7]~output_o ;
wire \DEC_A_Addr[6]~output_o ;
wire \DEC_A_Addr[5]~output_o ;
wire \DEC_A_Addr[4]~output_o ;
wire \DEC_A_Addr[3]~output_o ;
wire \DEC_A_Addr[2]~output_o ;
wire \DEC_A_Addr[1]~output_o ;
wire \DEC_A_Addr[0]~output_o ;
wire \DEC_ALU_SH[5]~output_o ;
wire \DEC_ALU_SH[4]~output_o ;
wire \DEC_ALU_SH[3]~output_o ;
wire \DEC_ALU_SH[2]~output_o ;
wire \DEC_ALU_SH[1]~output_o ;
wire \DEC_ALU_SH[0]~output_o ;
wire \DEC_B[5]~output_o ;
wire \DEC_B[4]~output_o ;
wire \DEC_B[3]~output_o ;
wire \DEC_B[2]~output_o ;
wire \DEC_B[1]~output_o ;
wire \DEC_B[0]~output_o ;
wire \DEC_C[5]~output_o ;
wire \DEC_C[4]~output_o ;
wire \DEC_C[3]~output_o ;
wire \DEC_C[2]~output_o ;
wire \DEC_C[1]~output_o ;
wire \DEC_C[0]~output_o ;
wire \DEC_JMP_OPCODE[2]~output_o ;
wire \DEC_JMP_OPCODE[1]~output_o ;
wire \DEC_JMP_OPCODE[0]~output_o ;
wire \DEC_Jump_PC[10]~output_o ;
wire \DEC_Jump_PC[9]~output_o ;
wire \DEC_Jump_PC[8]~output_o ;
wire \DEC_Jump_PC[7]~output_o ;
wire \DEC_Jump_PC[6]~output_o ;
wire \DEC_Jump_PC[5]~output_o ;
wire \DEC_Jump_PC[4]~output_o ;
wire \DEC_Jump_PC[3]~output_o ;
wire \DEC_Jump_PC[2]~output_o ;
wire \DEC_Jump_PC[1]~output_o ;
wire \DEC_Jump_PC[0]~output_o ;
wire \DEC_K_VAL[15]~output_o ;
wire \DEC_K_VAL[14]~output_o ;
wire \DEC_K_VAL[13]~output_o ;
wire \DEC_K_VAL[12]~output_o ;
wire \DEC_K_VAL[11]~output_o ;
wire \DEC_K_VAL[10]~output_o ;
wire \DEC_K_VAL[9]~output_o ;
wire \DEC_K_VAL[8]~output_o ;
wire \DEC_K_VAL[7]~output_o ;
wire \DEC_K_VAL[6]~output_o ;
wire \DEC_K_VAL[5]~output_o ;
wire \DEC_K_VAL[4]~output_o ;
wire \DEC_K_VAL[3]~output_o ;
wire \DEC_K_VAL[2]~output_o ;
wire \DEC_K_VAL[1]~output_o ;
wire \DEC_K_VAL[0]~output_o ;
wire \DEC_TYPE[6]~output_o ;
wire \DEC_TYPE[5]~output_o ;
wire \DEC_TYPE[4]~output_o ;
wire \DEC_TYPE[3]~output_o ;
wire \DEC_TYPE[2]~output_o ;
wire \DEC_TYPE[1]~output_o ;
wire \DEC_TYPE[0]~output_o ;
wire \Mem_Out[21]~output_o ;
wire \Mem_Out[20]~output_o ;
wire \Mem_Out[19]~output_o ;
wire \Mem_Out[18]~output_o ;
wire \Mem_Out[17]~output_o ;
wire \Mem_Out[16]~output_o ;
wire \Mem_Out[15]~output_o ;
wire \Mem_Out[14]~output_o ;
wire \Mem_Out[13]~output_o ;
wire \Mem_Out[12]~output_o ;
wire \Mem_Out[11]~output_o ;
wire \Mem_Out[10]~output_o ;
wire \Mem_Out[9]~output_o ;
wire \Mem_Out[8]~output_o ;
wire \Mem_Out[7]~output_o ;
wire \Mem_Out[6]~output_o ;
wire \Mem_Out[5]~output_o ;
wire \Mem_Out[4]~output_o ;
wire \Mem_Out[3]~output_o ;
wire \Mem_Out[2]~output_o ;
wire \Mem_Out[1]~output_o ;
wire \Mem_Out[0]~output_o ;
wire \New_PC[10]~output_o ;
wire \New_PC[9]~output_o ;
wire \New_PC[8]~output_o ;
wire \New_PC[7]~output_o ;
wire \New_PC[6]~output_o ;
wire \New_PC[5]~output_o ;
wire \New_PC[4]~output_o ;
wire \New_PC[3]~output_o ;
wire \New_PC[2]~output_o ;
wire \New_PC[1]~output_o ;
wire \New_PC[0]~output_o ;
wire \Pipe_A_Addr[9]~output_o ;
wire \Pipe_A_Addr[8]~output_o ;
wire \Pipe_A_Addr[7]~output_o ;
wire \Pipe_A_Addr[6]~output_o ;
wire \Pipe_A_Addr[5]~output_o ;
wire \Pipe_A_Addr[4]~output_o ;
wire \Pipe_A_Addr[3]~output_o ;
wire \Pipe_A_Addr[2]~output_o ;
wire \Pipe_A_Addr[1]~output_o ;
wire \Pipe_A_Addr[0]~output_o ;
wire \Pipe_ALU_SH[5]~output_o ;
wire \Pipe_ALU_SH[4]~output_o ;
wire \Pipe_ALU_SH[3]~output_o ;
wire \Pipe_ALU_SH[2]~output_o ;
wire \Pipe_ALU_SH[1]~output_o ;
wire \Pipe_ALU_SH[0]~output_o ;
wire \Pipe_B_Reg[5]~output_o ;
wire \Pipe_B_Reg[4]~output_o ;
wire \Pipe_B_Reg[3]~output_o ;
wire \Pipe_B_Reg[2]~output_o ;
wire \Pipe_B_Reg[1]~output_o ;
wire \Pipe_B_Reg[0]~output_o ;
wire \Pipe_C_Reg[5]~output_o ;
wire \Pipe_C_Reg[4]~output_o ;
wire \Pipe_C_Reg[3]~output_o ;
wire \Pipe_C_Reg[2]~output_o ;
wire \Pipe_C_Reg[1]~output_o ;
wire \Pipe_C_Reg[0]~output_o ;
wire \Pipe_Mem_Reg[1]~output_o ;
wire \Pipe_Mem_Reg[0]~output_o ;
wire \Pipe_Type_Reg[6]~output_o ;
wire \Pipe_Type_Reg[5]~output_o ;
wire \Pipe_Type_Reg[4]~output_o ;
wire \Pipe_Type_Reg[3]~output_o ;
wire \Pipe_Type_Reg[2]~output_o ;
wire \Pipe_Type_Reg[1]~output_o ;
wire \Pipe_Type_Reg[0]~output_o ;
wire \Shft_Out[15]~output_o ;
wire \Shft_Out[14]~output_o ;
wire \Shft_Out[13]~output_o ;
wire \Shft_Out[12]~output_o ;
wire \Shft_Out[11]~output_o ;
wire \Shft_Out[10]~output_o ;
wire \Shft_Out[9]~output_o ;
wire \Shft_Out[8]~output_o ;
wire \Shft_Out[7]~output_o ;
wire \Shft_Out[6]~output_o ;
wire \Shft_Out[5]~output_o ;
wire \Shft_Out[4]~output_o ;
wire \Shft_Out[3]~output_o ;
wire \Shft_Out[2]~output_o ;
wire \Shft_Out[1]~output_o ;
wire \Shft_Out[0]~output_o ;
wire \W_OUT[15]~output_o ;
wire \W_OUT[14]~output_o ;
wire \W_OUT[13]~output_o ;
wire \W_OUT[12]~output_o ;
wire \W_OUT[11]~output_o ;
wire \W_OUT[10]~output_o ;
wire \W_OUT[9]~output_o ;
wire \W_OUT[8]~output_o ;
wire \W_OUT[7]~output_o ;
wire \W_OUT[6]~output_o ;
wire \W_OUT[5]~output_o ;
wire \W_OUT[4]~output_o ;
wire \W_OUT[3]~output_o ;
wire \W_OUT[2]~output_o ;
wire \W_OUT[1]~output_o ;
wire \W_OUT[0]~output_o ;
wire \W_REAL[15]~output_o ;
wire \W_REAL[14]~output_o ;
wire \W_REAL[13]~output_o ;
wire \W_REAL[12]~output_o ;
wire \W_REAL[11]~output_o ;
wire \W_REAL[10]~output_o ;
wire \W_REAL[9]~output_o ;
wire \W_REAL[8]~output_o ;
wire \W_REAL[7]~output_o ;
wire \W_REAL[6]~output_o ;
wire \W_REAL[5]~output_o ;
wire \W_REAL[4]~output_o ;
wire \W_REAL[3]~output_o ;
wire \W_REAL[2]~output_o ;
wire \W_REAL[1]~output_o ;
wire \W_REAL[0]~output_o ;
wire \Clock~input_o ;
wire \inst14|altsyncram_component|auto_generated|rden_a_store~0_combout ;
wire \inst14|altsyncram_component|auto_generated|rden_a_store~q ;
wire \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ;
wire \inst13|inst2|Add4~0_combout ;
wire \inst13|inst2|Add4~1 ;
wire \inst13|inst2|Add4~3 ;
wire \inst13|inst2|Add4~4_combout ;
wire \inst13|inst2|Add4~5 ;
wire \inst13|inst2|Add4~7 ;
wire \inst13|inst2|Add4~8_combout ;
wire \inst13|inst2|SHFT3[1]~11 ;
wire \inst13|inst2|SHFT3[2]~13 ;
wire \inst13|inst2|SHFT3[3]~15 ;
wire \inst13|inst2|SHFT3[4]~17 ;
wire \inst13|inst2|SHFT3[5]~19 ;
wire \inst13|inst2|SHFT3[6]~20_combout ;
wire \inst13|inst2|SHFT3[6]~21 ;
wire \inst13|inst2|SHFT3[7]~23 ;
wire \inst13|inst2|SHFT3[8]~24_combout ;
wire \inst13|inst5|inst3~q ;
wire \inst13|inst5|inst~combout ;
wire \inst13|inst5|inst2~q ;
wire \inst13|inst5|inst9~1_combout ;
wire \inst13|inst2|SHFT0~2_combout ;
wire \inst13|inst2|SHFT3[8]~25 ;
wire \inst13|inst2|SHFT3[9]~27 ;
wire \inst13|inst2|SHFT3[10]~28_combout ;
wire \inst13|inst2|SHFT0~0_combout ;
wire \inst13|inst2|SHFT1~0_combout ;
wire \inst13|inst2|SHFT2~0_combout ;
wire \inst13|inst2|SHFT3[9]~26_combout ;
wire \inst13|inst2|SHFT0~1_combout ;
wire \inst13|inst2|SHFT1~1_combout ;
wire \inst13|inst2|SHFT2~1_combout ;
wire \inst13|inst2|SHFT3[7]~22_combout ;
wire \inst13|inst2|SHFT0~3_combout ;
wire \inst13|inst2|SHFT1~3_combout ;
wire \inst13|inst2|SHFT2~3_combout ;
wire \inst13|inst2|SHFT3[5]~18_combout ;
wire \inst13|inst2|SHFT0~5_combout ;
wire \inst13|inst2|SHFT1~5_combout ;
wire \inst13|inst2|SHFT2~5_combout ;
wire \inst13|inst2|SHFT3[4]~16_combout ;
wire \inst13|inst2|SHFT0~6_combout ;
wire \inst13|inst2|SHFT1~6_combout ;
wire \inst13|inst2|SHFT2~6_combout ;
wire \inst13|inst2|SHFT3[3]~14_combout ;
wire \inst13|inst2|SHFT0~7_combout ;
wire \inst13|inst2|SHFT1~7_combout ;
wire \inst13|inst2|SHFT2~7_combout ;
wire \inst13|inst2|SHFT3[2]~12_combout ;
wire \inst13|inst2|SHFT0~8_combout ;
wire \inst13|inst2|SHFT1~8_combout ;
wire \inst13|inst2|SHFT2~8_combout ;
wire \inst13|inst2|SHFT3[1]~10_combout ;
wire \inst13|inst2|SHFT0~9_combout ;
wire \inst13|inst2|SHFT1~9_combout ;
wire \inst13|inst2|SHFT2~9_combout ;
wire \inst13|inst2|SHFT0~10_combout ;
wire \inst13|inst2|SHFT1~10_combout ;
wire \inst13|inst2|SHFT2~10_combout ;
wire \inst13|inst2|SHFT3~33_combout ;
wire \inst13|inst2|Add3~1 ;
wire \inst13|inst2|Add3~3 ;
wire \inst13|inst2|Add3~5 ;
wire \inst13|inst2|Add3~7 ;
wire \inst13|inst2|Add3~9 ;
wire \inst13|inst2|Add3~11 ;
wire \inst13|inst2|Add3~13 ;
wire \inst13|inst2|Add3~15 ;
wire \inst13|inst2|Add3~17 ;
wire \inst13|inst2|Add3~19 ;
wire \inst13|inst2|Add3~20_combout ;
wire \inst13|inst5|inst9~combout ;
wire \inst13|inst7|inst~0_combout ;
wire \inst13|inst2|new_PC[5]~4_combout ;
wire \inst13|inst2|Add1~15 ;
wire \inst13|inst2|Add1~17 ;
wire \inst13|inst2|Add1~19 ;
wire \inst13|inst2|Add1~20_combout ;
wire \inst13|inst2|Add1~18_combout ;
wire \inst13|inst2|Add1~16_combout ;
wire \inst13|inst2|Add1~1 ;
wire \inst13|inst2|Add1~3 ;
wire \inst13|inst2|Add1~5 ;
wire \inst13|inst2|Add1~7 ;
wire \inst13|inst2|Add1~9 ;
wire \inst13|inst2|Add1~11 ;
wire \inst13|inst2|Add1~12_combout ;
wire \inst13|inst2|Add1~10_combout ;
wire \inst13|inst2|Add1~8_combout ;
wire \inst13|inst2|Add1~6_combout ;
wire \inst13|inst2|Add1~4_combout ;
wire \inst13|inst2|Add1~2_combout ;
wire \inst13|inst2|Add2~1 ;
wire \inst13|inst2|Add2~3 ;
wire \inst13|inst2|Add2~5 ;
wire \inst13|inst2|Add2~7 ;
wire \inst13|inst2|Add2~9 ;
wire \inst13|inst2|Add2~11 ;
wire \inst13|inst2|Add2~13 ;
wire \inst13|inst2|Add2~15 ;
wire \inst13|inst2|Add2~17 ;
wire \inst13|inst2|Add2~18_combout ;
wire \inst13|inst2|Add4~9 ;
wire \inst13|inst2|Add4~11 ;
wire \inst13|inst2|Add4~13 ;
wire \inst13|inst2|Add4~15 ;
wire \inst13|inst2|Add4~17 ;
wire \inst13|inst2|Add4~19 ;
wire \inst13|inst2|Add4~20_combout ;
wire \inst13|inst2|new_PC~8_combout ;
wire \inst13|inst2|new_PC~9_combout ;
wire \inst13|inst2|Add2~16_combout ;
wire \inst13|inst2|Add3~18_combout ;
wire \inst13|inst2|Add4~18_combout ;
wire \inst13|inst2|new_PC~10_combout ;
wire \inst13|inst2|new_PC~11_combout ;
wire \inst13|inst6|inst9~0_combout ;
wire \inst13|inst6|inst9~1_combout ;
wire \inst13|inst6|inst~combout ;
wire \inst13|inst6|inst2~0_combout ;
wire \inst13|inst6|inst2~q ;
wire \inst13|inst6|inst3~q ;
wire \inst13|inst6|inst9~2_combout ;
wire \inst13|inst2|new_PC[5]~30_combout ;
wire \inst13|inst7|inst~2_combout ;
wire \inst13|inst7|inst2~q ;
wire \inst13|inst7|inst3~q ;
wire \inst13|inst7|inst~1_combout ;
wire \inst13|inst2|SHFT3[10]~30_combout ;
wire \inst13|inst2|SHFT3[10]~31_combout ;
wire \inst13|inst2|SHFT3[10]~32_combout ;
wire \inst13|inst2|SHFT1~2_combout ;
wire \inst13|inst2|SHFT2~2_combout ;
wire \inst13|inst2|Add3~16_combout ;
wire \inst13|inst2|Add2~14_combout ;
wire \inst13|inst2|Add4~16_combout ;
wire \inst13|inst2|new_PC~12_combout ;
wire \inst13|inst2|new_PC~13_combout ;
wire \inst13|inst2|Add1~13 ;
wire \inst13|inst2|Add1~14_combout ;
wire \inst13|inst2|Add2~12_combout ;
wire \inst13|inst2|Add3~14_combout ;
wire \inst13|inst2|Add4~14_combout ;
wire \inst13|inst2|new_PC~14_combout ;
wire \inst13|inst2|new_PC~15_combout ;
wire \inst13|inst5|inst9~0_combout ;
wire \inst13|inst2|SHFT0~4_combout ;
wire \inst13|inst2|SHFT1~4_combout ;
wire \inst13|inst2|SHFT2~4_combout ;
wire \inst13|inst2|Add3~12_combout ;
wire \inst13|inst2|Add2~10_combout ;
wire \inst13|inst2|Add4~12_combout ;
wire \inst13|inst2|new_PC~16_combout ;
wire \inst13|inst2|new_PC~17_combout ;
wire \inst13|inst2|Add2~8_combout ;
wire \inst13|inst2|Add3~10_combout ;
wire \inst13|inst2|Add4~10_combout ;
wire \inst13|inst2|new_PC~18_combout ;
wire \inst13|inst2|new_PC~19_combout ;
wire \inst13|inst2|Add2~6_combout ;
wire \inst13|inst2|new_PC~20_combout ;
wire \inst13|inst2|Add3~8_combout ;
wire \inst13|inst2|new_PC~21_combout ;
wire \inst13|inst2|Add2~4_combout ;
wire \inst13|inst2|Add3~6_combout ;
wire \inst13|inst2|Add4~6_combout ;
wire \inst13|inst2|new_PC~22_combout ;
wire \inst13|inst2|new_PC~23_combout ;
wire \inst13|inst2|Add2~2_combout ;
wire \inst13|inst2|new_PC~24_combout ;
wire \inst13|inst2|Add3~4_combout ;
wire \inst13|inst2|new_PC~25_combout ;
wire \inst13|inst2|Add2~0_combout ;
wire \inst13|inst2|Add3~2_combout ;
wire \inst13|inst2|Add4~2_combout ;
wire \inst13|inst2|new_PC~26_combout ;
wire \inst13|inst2|new_PC~27_combout ;
wire \inst13|inst1|inst~combout ;
wire \inst13|inst1|inst2~0_combout ;
wire \inst13|inst1|inst2~q ;
wire \inst13|inst1|inst3~q ;
wire \inst13|inst1|inst9~0_combout ;
wire \inst21|inst3|inst7~0_combout ;
wire \inst21|inst3|inst6~q ;
wire \inst15|inst161|inst71~q ;
wire \inst15|inst161|inst7~0_combout ;
wire \inst15|inst161|inst70~q ;
wire \inst15|inst162|inst10~combout ;
wire \inst15|inst29~q ;
wire \inst15|inst151|inst10~combout ;
wire \inst15|inst94~q ;
wire \inst15|inst107~q ;
wire \inst15|inst162|inst13~combout ;
wire \inst15|inst31~q ;
wire \inst15|inst151|inst13~combout ;
wire \inst15|inst96~q ;
wire \inst15|inst109~q ;
wire \inst15|inst162|inst12~combout ;
wire \inst15|inst26~q ;
wire \inst15|inst151|inst12~combout ;
wire \inst15|inst91~q ;
wire \inst15|inst104~q ;
wire \inst15|inst162|inst15~combout ;
wire \inst15|inst27~q ;
wire \inst15|inst151|inst15~combout ;
wire \inst15|inst92~q ;
wire \inst15|inst105~q ;
wire \inst15|inst162|inst9~combout ;
wire \inst15|inst28~q ;
wire \inst15|inst151|inst9~combout ;
wire \inst15|inst93~q ;
wire \inst15|inst106~q ;
wire \inst6|inst70|inst|auto_generated|w_anode58w[1]~0_combout ;
wire \inst6|inst12|inst~q ;
wire \inst6|inst70|inst|auto_generated|w_anode68w[3]~0_combout ;
wire \inst6|inst70|inst|auto_generated|w_anode88w[3]~0_combout ;
wire \inst6|inst7|inst~q ;
wire \inst15|inst3~q ;
wire \inst15|inst1~q ;
wire \inst15|inst~q ;
wire \inst15|inst65~q ;
wire \inst15|inst2~q ;
wire \inst6|inst71|to_BUS_A[15]~13_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[15]~16_combout ;
wire \inst6|inst2|inst~q ;
wire \inst6|inst|inst~q ;
wire \inst6|inst71|to_BUS_A[15]~12_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[15]~15_combout ;
wire \inst6|inst70|inst|auto_generated|w_anode110w[2]~1_combout ;
wire \inst6|inst47|inst~q ;
wire \inst6|inst46|inst~q ;
wire \inst6|inst71|to_BUS_A[15]~8_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[15]~10_combout ;
wire \inst6|inst70|inst|auto_generated|w_anode110w[2]~0_combout ;
wire \inst6|inst52|inst~q ;
wire \inst6|inst51|inst~q ;
wire \inst6|inst71|to_BUS_A[15]~9_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[15]~11_combout ;
wire \inst6|inst6|inst~q ;
wire \inst6|inst70|inst|auto_generated|w_anode68w[3]~1_combout ;
wire \inst6|inst5|inst~q ;
wire \inst6|inst71|to_BUS_A[15]~10_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[15]~12_combout ;
wire \inst6|inst4|inst~q ;
wire \inst6|inst71|to_BUS_A[15]~11_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[15]~13_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[15]~14_combout ;
wire \inst6|inst70|inst|auto_generated|w_anode133w[3]~4_combout ;
wire \inst6|inst50|inst~q ;
wire \inst6|inst49|inst~q ;
wire \inst6|inst71|to_BUS_A[15]~4_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[15]~5_combout ;
wire \inst6|inst45|inst~q ;
wire \inst6|inst44|inst~q ;
wire \inst6|inst71|to_BUS_A[15]~5_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[15]~6_combout ;
wire \inst6|inst42|inst~q ;
wire \inst6|inst71|to_BUS_A[15]~6_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[15]~7_combout ;
wire \inst6|inst41|inst~q ;
wire \inst6|inst13|inst~q ;
wire \inst6|inst71|to_BUS_A[15]~7_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[15]~8_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[15]~9_combout ;
wire \inst6|inst70|inst|auto_generated|w_anode321w[3]~4_combout ;
wire \inst6|inst70|inst|auto_generated|w_anode341w[3]~0_combout ;
wire \inst6|inst60|inst~q ;
wire \inst6|inst70|inst|auto_generated|w_anode331w[3]~0_combout ;
wire \inst6|inst59|inst~q ;
wire \inst6|inst71|to_BUS_A[15]~0_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[15]~0_combout ;
wire \inst6|inst54|inst~q ;
wire \inst6|inst53|inst~q ;
wire \inst6|inst71|to_BUS_A[15]~1_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[15]~1_combout ;
wire \inst6|inst56|inst~q ;
wire \inst6|inst55|inst~q ;
wire \inst6|inst71|to_BUS_A[15]~2_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[15]~2_combout ;
wire \inst6|inst70|inst|auto_generated|w_anode321w[3]~5_combout ;
wire \inst6|inst58|inst~q ;
wire \inst6|inst70|inst|auto_generated|w_anode310w[3]~0_combout ;
wire \inst6|inst57|inst~q ;
wire \inst6|inst71|to_BUS_A[15]~3_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[15]~3_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[15]~4_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[15]~302_combout ;
wire \inst|inst|inst~q ;
wire \inst15|inst19~q ;
wire \inst|inst2|$00000|auto_generated|result_node[15]~303_combout ;
wire \inst1|inst15~q ;
wire \inst6|inst12|inst18~q ;
wire \inst6|inst7|inst18~q ;
wire \inst|inst2|$00000|auto_generated|result_node[14]~33_combout ;
wire \inst6|inst2|inst18~q ;
wire \inst6|inst|inst18~q ;
wire \inst|inst2|$00000|auto_generated|result_node[14]~32_combout ;
wire \inst6|inst47|inst18~q ;
wire \inst6|inst46|inst18~q ;
wire \inst|inst2|$00000|auto_generated|result_node[14]~27_combout ;
wire \inst6|inst52|inst18~q ;
wire \inst6|inst51|inst18~q ;
wire \inst|inst2|$00000|auto_generated|result_node[14]~28_combout ;
wire \inst6|inst6|inst18~q ;
wire \inst6|inst5|inst18~q ;
wire \inst|inst2|$00000|auto_generated|result_node[14]~29_combout ;
wire \inst6|inst4|inst18~q ;
wire \inst|inst2|$00000|auto_generated|result_node[14]~30_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[14]~31_combout ;
wire \inst6|inst50|inst18~q ;
wire \inst6|inst49|inst18~q ;
wire \inst|inst2|$00000|auto_generated|result_node[14]~22_combout ;
wire \inst6|inst45|inst18~q ;
wire \inst6|inst44|inst18~q ;
wire \inst|inst2|$00000|auto_generated|result_node[14]~23_combout ;
wire \inst6|inst43|inst18~q ;
wire \inst6|inst42|inst18~q ;
wire \inst|inst2|$00000|auto_generated|result_node[14]~24_combout ;
wire \inst6|inst41|inst18~q ;
wire \inst6|inst13|inst18~q ;
wire \inst|inst2|$00000|auto_generated|result_node[14]~25_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[14]~26_combout ;
wire \inst6|inst60|inst18~q ;
wire \inst6|inst59|inst18~q ;
wire \inst|inst2|$00000|auto_generated|result_node[14]~17_combout ;
wire \inst6|inst54|inst18~q ;
wire \inst6|inst53|inst18~q ;
wire \inst|inst2|$00000|auto_generated|result_node[14]~18_combout ;
wire \inst6|inst56|inst18~q ;
wire \inst6|inst55|inst18~q ;
wire \inst|inst2|$00000|auto_generated|result_node[14]~19_combout ;
wire \inst6|inst58|inst18~q ;
wire \inst6|inst57|inst18~q ;
wire \inst|inst2|$00000|auto_generated|result_node[14]~20_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[14]~21_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[14]~300_combout ;
wire \inst|inst|inst18~q ;
wire \inst|inst2|$00000|auto_generated|result_node[14]~301_combout ;
wire \inst1|inst14~q ;
wire \inst6|inst12|inst19~q ;
wire \inst6|inst7|inst19~q ;
wire \inst|inst2|$00000|auto_generated|result_node[13]~50_combout ;
wire \inst6|inst2|inst19~q ;
wire \inst6|inst|inst19~q ;
wire \inst|inst2|$00000|auto_generated|result_node[13]~49_combout ;
wire \inst6|inst47|inst19~q ;
wire \inst6|inst46|inst19~q ;
wire \inst|inst2|$00000|auto_generated|result_node[13]~44_combout ;
wire \inst6|inst52|inst19~q ;
wire \inst6|inst51|inst19~q ;
wire \inst|inst2|$00000|auto_generated|result_node[13]~45_combout ;
wire \inst6|inst6|inst19~q ;
wire \inst6|inst5|inst19~q ;
wire \inst|inst2|$00000|auto_generated|result_node[13]~46_combout ;
wire \inst6|inst4|inst19~q ;
wire \inst|inst2|$00000|auto_generated|result_node[13]~47_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[13]~48_combout ;
wire \inst6|inst50|inst19~q ;
wire \inst6|inst49|inst19~q ;
wire \inst|inst2|$00000|auto_generated|result_node[13]~39_combout ;
wire \inst6|inst45|inst19~q ;
wire \inst6|inst44|inst19~q ;
wire \inst|inst2|$00000|auto_generated|result_node[13]~40_combout ;
wire \inst6|inst43|inst19~q ;
wire \inst6|inst42|inst19~q ;
wire \inst|inst2|$00000|auto_generated|result_node[13]~41_combout ;
wire \inst6|inst41|inst19~q ;
wire \inst6|inst13|inst19~q ;
wire \inst|inst2|$00000|auto_generated|result_node[13]~42_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[13]~43_combout ;
wire \inst6|inst60|inst19~q ;
wire \inst6|inst59|inst19~q ;
wire \inst|inst2|$00000|auto_generated|result_node[13]~34_combout ;
wire \inst6|inst54|inst19~q ;
wire \inst6|inst53|inst19~q ;
wire \inst|inst2|$00000|auto_generated|result_node[13]~35_combout ;
wire \inst6|inst56|inst19~q ;
wire \inst6|inst55|inst19~q ;
wire \inst|inst2|$00000|auto_generated|result_node[13]~36_combout ;
wire \inst6|inst58|inst19~q ;
wire \inst6|inst57|inst19~q ;
wire \inst|inst2|$00000|auto_generated|result_node[13]~37_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[13]~38_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[13]~298_combout ;
wire \inst|inst|inst19~q ;
wire \inst|inst2|$00000|auto_generated|result_node[13]~299_combout ;
wire \inst1|inst13~q ;
wire \inst6|inst12|inst20~q ;
wire \inst6|inst7|inst20~q ;
wire \inst|inst2|$00000|auto_generated|result_node[12]~67_combout ;
wire \inst6|inst2|inst20~q ;
wire \inst6|inst|inst20~q ;
wire \inst|inst2|$00000|auto_generated|result_node[12]~66_combout ;
wire \inst6|inst47|inst20~q ;
wire \inst6|inst46|inst20~q ;
wire \inst|inst2|$00000|auto_generated|result_node[12]~61_combout ;
wire \inst6|inst52|inst20~q ;
wire \inst6|inst51|inst20~q ;
wire \inst|inst2|$00000|auto_generated|result_node[12]~62_combout ;
wire \inst6|inst6|inst20~q ;
wire \inst6|inst5|inst20~q ;
wire \inst|inst2|$00000|auto_generated|result_node[12]~63_combout ;
wire \inst6|inst4|inst20~q ;
wire \inst|inst2|$00000|auto_generated|result_node[12]~64_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[12]~65_combout ;
wire \inst6|inst50|inst20~q ;
wire \inst6|inst49|inst20~q ;
wire \inst|inst2|$00000|auto_generated|result_node[12]~56_combout ;
wire \inst6|inst45|inst20~q ;
wire \inst6|inst44|inst20~q ;
wire \inst|inst2|$00000|auto_generated|result_node[12]~57_combout ;
wire \inst6|inst43|inst20~q ;
wire \inst6|inst42|inst20~q ;
wire \inst|inst2|$00000|auto_generated|result_node[12]~58_combout ;
wire \inst6|inst41|inst20~q ;
wire \inst6|inst13|inst20~q ;
wire \inst|inst2|$00000|auto_generated|result_node[12]~59_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[12]~60_combout ;
wire \inst6|inst60|inst20~q ;
wire \inst6|inst59|inst20~q ;
wire \inst|inst2|$00000|auto_generated|result_node[12]~51_combout ;
wire \inst6|inst54|inst20~q ;
wire \inst6|inst53|inst20~q ;
wire \inst|inst2|$00000|auto_generated|result_node[12]~52_combout ;
wire \inst6|inst56|inst20~q ;
wire \inst6|inst55|inst20~q ;
wire \inst|inst2|$00000|auto_generated|result_node[12]~53_combout ;
wire \inst6|inst58|inst20~q ;
wire \inst6|inst57|inst20~q ;
wire \inst|inst2|$00000|auto_generated|result_node[12]~54_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[12]~55_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[12]~296_combout ;
wire \inst|inst|inst20~q ;
wire \inst|inst2|$00000|auto_generated|result_node[12]~297_combout ;
wire \inst1|inst12~q ;
wire \inst15|inst161|inst11~combout ;
wire \inst15|inst20~q ;
wire \inst15|inst76~q ;
wire \inst6|inst12|inst22~q ;
wire \inst6|inst7|inst22~q ;
wire \inst|inst2|$00000|auto_generated|result_node[11]~84_combout ;
wire \inst6|inst2|inst22~q ;
wire \inst6|inst|inst22~q ;
wire \inst|inst2|$00000|auto_generated|result_node[11]~83_combout ;
wire \inst6|inst47|inst22~q ;
wire \inst6|inst46|inst22~q ;
wire \inst|inst2|$00000|auto_generated|result_node[11]~78_combout ;
wire \inst6|inst52|inst22~q ;
wire \inst6|inst51|inst22~q ;
wire \inst|inst2|$00000|auto_generated|result_node[11]~79_combout ;
wire \inst6|inst6|inst22~q ;
wire \inst6|inst5|inst22~q ;
wire \inst|inst2|$00000|auto_generated|result_node[11]~80_combout ;
wire \inst6|inst4|inst22~q ;
wire \inst|inst2|$00000|auto_generated|result_node[11]~81_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[11]~82_combout ;
wire \inst6|inst50|inst22~q ;
wire \inst6|inst49|inst22~q ;
wire \inst|inst2|$00000|auto_generated|result_node[11]~73_combout ;
wire \inst6|inst45|inst22~q ;
wire \inst6|inst44|inst22~q ;
wire \inst|inst2|$00000|auto_generated|result_node[11]~74_combout ;
wire \inst6|inst43|inst22~q ;
wire \inst6|inst42|inst22~q ;
wire \inst|inst2|$00000|auto_generated|result_node[11]~75_combout ;
wire \inst6|inst41|inst22~q ;
wire \inst6|inst13|inst22~q ;
wire \inst|inst2|$00000|auto_generated|result_node[11]~76_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[11]~77_combout ;
wire \inst6|inst60|inst22~q ;
wire \inst6|inst59|inst22~q ;
wire \inst|inst2|$00000|auto_generated|result_node[11]~68_combout ;
wire \inst6|inst54|inst22~q ;
wire \inst6|inst53|inst22~q ;
wire \inst|inst2|$00000|auto_generated|result_node[11]~69_combout ;
wire \inst6|inst56|inst22~q ;
wire \inst6|inst55|inst22~q ;
wire \inst|inst2|$00000|auto_generated|result_node[11]~70_combout ;
wire \inst6|inst58|inst22~q ;
wire \inst6|inst57|inst22~q ;
wire \inst|inst2|$00000|auto_generated|result_node[11]~71_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[11]~72_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[11]~294_combout ;
wire \inst|inst|inst22~q ;
wire \inst|inst2|$00000|auto_generated|result_node[11]~295_combout ;
wire \inst1|inst11~q ;
wire \inst15|inst12~q ;
wire \inst15|inst13~q ;
wire \inst15|inst14~q ;
wire \inst15|inst15~q ;
wire \inst6|inst71|inst73|auto_generated|w_anode287w[3]~0_combout ;
wire \inst15|inst11~q ;
wire \inst6|inst71|inst38|inst15~21_combout ;
wire \inst6|inst71|inst73|auto_generated|w_anode425w[3]~0_combout ;
wire \inst15|inst16~q ;
wire \inst6|inst71|inst38|inst15~22_combout ;
wire \inst15|inst161|inst2~combout ;
wire \inst15|inst21~q ;
wire \inst15|inst80~q ;
wire \inst15|inst161|inst3~combout ;
wire \inst15|inst22~q ;
wire \inst15|inst81~q ;
wire \inst3|ALU_Result[12]~61_combout ;
wire \inst6|inst12|inst23~q ;
wire \inst6|inst7|inst23~q ;
wire \inst|inst2|$00000|auto_generated|result_node[10]~101_combout ;
wire \inst6|inst2|inst23~q ;
wire \inst6|inst|inst23~q ;
wire \inst|inst2|$00000|auto_generated|result_node[10]~100_combout ;
wire \inst6|inst47|inst23~q ;
wire \inst6|inst46|inst23~q ;
wire \inst|inst2|$00000|auto_generated|result_node[10]~95_combout ;
wire \inst6|inst52|inst23~q ;
wire \inst6|inst51|inst23~q ;
wire \inst|inst2|$00000|auto_generated|result_node[10]~96_combout ;
wire \inst6|inst6|inst23~q ;
wire \inst6|inst5|inst23~q ;
wire \inst|inst2|$00000|auto_generated|result_node[10]~97_combout ;
wire \inst6|inst70|inst|auto_generated|w_anode48w[3]~0_combout ;
wire \inst6|inst3|inst23~q ;
wire \inst|inst2|$00000|auto_generated|result_node[10]~98_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[10]~99_combout ;
wire \inst6|inst50|inst23~q ;
wire \inst6|inst49|inst23~q ;
wire \inst|inst2|$00000|auto_generated|result_node[10]~90_combout ;
wire \inst6|inst45|inst23~q ;
wire \inst6|inst44|inst23~q ;
wire \inst|inst2|$00000|auto_generated|result_node[10]~91_combout ;
wire \inst6|inst43|inst23~q ;
wire \inst6|inst42|inst23~q ;
wire \inst|inst2|$00000|auto_generated|result_node[10]~92_combout ;
wire \inst6|inst41|inst23~q ;
wire \inst6|inst13|inst23~q ;
wire \inst|inst2|$00000|auto_generated|result_node[10]~93_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[10]~94_combout ;
wire \inst6|inst60|inst23~q ;
wire \inst6|inst59|inst23~q ;
wire \inst|inst2|$00000|auto_generated|result_node[10]~85_combout ;
wire \inst6|inst54|inst23~q ;
wire \inst6|inst53|inst23~q ;
wire \inst|inst2|$00000|auto_generated|result_node[10]~86_combout ;
wire \inst6|inst56|inst23~q ;
wire \inst6|inst55|inst23~q ;
wire \inst|inst2|$00000|auto_generated|result_node[10]~87_combout ;
wire \inst6|inst58|inst23~q ;
wire \inst6|inst57|inst23~q ;
wire \inst|inst2|$00000|auto_generated|result_node[10]~88_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[10]~89_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[10]~292_combout ;
wire \inst|inst|inst23~q ;
wire \inst|inst2|$00000|auto_generated|result_node[10]~293_combout ;
wire \inst1|inst10~q ;
wire \inst6|inst12|inst24~q ;
wire \inst6|inst7|inst24~q ;
wire \inst|inst2|$00000|auto_generated|result_node[9]~118_combout ;
wire \inst6|inst2|inst24~q ;
wire \inst6|inst|inst24~q ;
wire \inst|inst2|$00000|auto_generated|result_node[9]~117_combout ;
wire \inst6|inst47|inst24~q ;
wire \inst6|inst46|inst24~q ;
wire \inst|inst2|$00000|auto_generated|result_node[9]~112_combout ;
wire \inst6|inst52|inst24~q ;
wire \inst6|inst51|inst24~q ;
wire \inst|inst2|$00000|auto_generated|result_node[9]~113_combout ;
wire \inst6|inst6|inst24~q ;
wire \inst6|inst5|inst24~q ;
wire \inst|inst2|$00000|auto_generated|result_node[9]~114_combout ;
wire \inst6|inst4|inst24~q ;
wire \inst|inst2|$00000|auto_generated|result_node[9]~115_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[9]~116_combout ;
wire \inst6|inst50|inst24~q ;
wire \inst6|inst49|inst24~q ;
wire \inst|inst2|$00000|auto_generated|result_node[9]~107_combout ;
wire \inst6|inst45|inst24~q ;
wire \inst6|inst44|inst24~q ;
wire \inst|inst2|$00000|auto_generated|result_node[9]~108_combout ;
wire \inst6|inst43|inst24~q ;
wire \inst6|inst42|inst24~q ;
wire \inst|inst2|$00000|auto_generated|result_node[9]~109_combout ;
wire \inst6|inst41|inst24~q ;
wire \inst6|inst13|inst24~q ;
wire \inst|inst2|$00000|auto_generated|result_node[9]~110_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[9]~111_combout ;
wire \inst6|inst60|inst24~q ;
wire \inst6|inst59|inst24~q ;
wire \inst|inst2|$00000|auto_generated|result_node[9]~102_combout ;
wire \inst6|inst54|inst24~q ;
wire \inst6|inst53|inst24~q ;
wire \inst|inst2|$00000|auto_generated|result_node[9]~103_combout ;
wire \inst6|inst56|inst24~q ;
wire \inst6|inst55|inst24~q ;
wire \inst|inst2|$00000|auto_generated|result_node[9]~104_combout ;
wire \inst6|inst58|inst24~q ;
wire \inst6|inst57|inst24~q ;
wire \inst|inst2|$00000|auto_generated|result_node[9]~105_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[9]~106_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[9]~290_combout ;
wire \inst|inst|inst24~q ;
wire \inst|inst2|$00000|auto_generated|result_node[9]~291_combout ;
wire \inst1|inst9_~q ;
wire \inst6|inst12|inst25~q ;
wire \inst6|inst7|inst25~q ;
wire \inst|inst2|$00000|auto_generated|result_node[8]~135_combout ;
wire \inst6|inst2|inst25~q ;
wire \inst6|inst|inst25~q ;
wire \inst|inst2|$00000|auto_generated|result_node[8]~134_combout ;
wire \inst6|inst47|inst25~q ;
wire \inst6|inst46|inst25~q ;
wire \inst|inst2|$00000|auto_generated|result_node[8]~129_combout ;
wire \inst6|inst52|inst25~q ;
wire \inst6|inst51|inst25~q ;
wire \inst|inst2|$00000|auto_generated|result_node[8]~130_combout ;
wire \inst6|inst6|inst25~q ;
wire \inst6|inst5|inst25~q ;
wire \inst|inst2|$00000|auto_generated|result_node[8]~131_combout ;
wire \inst6|inst4|inst25~q ;
wire \inst6|inst3|inst25~q ;
wire \inst|inst2|$00000|auto_generated|result_node[8]~132_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[8]~133_combout ;
wire \inst6|inst50|inst25~q ;
wire \inst6|inst49|inst25~q ;
wire \inst|inst2|$00000|auto_generated|result_node[8]~124_combout ;
wire \inst6|inst45|inst25~q ;
wire \inst6|inst44|inst25~q ;
wire \inst|inst2|$00000|auto_generated|result_node[8]~125_combout ;
wire \inst6|inst42|inst25~q ;
wire \inst|inst2|$00000|auto_generated|result_node[8]~126_combout ;
wire \inst6|inst41|inst25~q ;
wire \inst6|inst13|inst25~q ;
wire \inst|inst2|$00000|auto_generated|result_node[8]~127_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[8]~128_combout ;
wire \inst6|inst60|inst25~q ;
wire \inst6|inst59|inst25~q ;
wire \inst|inst2|$00000|auto_generated|result_node[8]~119_combout ;
wire \inst6|inst54|inst25~q ;
wire \inst6|inst53|inst25~q ;
wire \inst|inst2|$00000|auto_generated|result_node[8]~120_combout ;
wire \inst6|inst56|inst25~q ;
wire \inst6|inst55|inst25~q ;
wire \inst|inst2|$00000|auto_generated|result_node[8]~121_combout ;
wire \inst6|inst58|inst25~q ;
wire \inst6|inst57|inst25~q ;
wire \inst|inst2|$00000|auto_generated|result_node[8]~122_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[8]~123_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[8]~288_combout ;
wire \inst|inst|inst25~q ;
wire \inst|inst2|$00000|auto_generated|result_node[8]~289_combout ;
wire \inst1|inst8~q ;
wire \inst6|inst12|inst26~q ;
wire \inst6|inst7|inst26~q ;
wire \inst|inst2|$00000|auto_generated|result_node[7]~152_combout ;
wire \inst6|inst2|inst26~q ;
wire \inst6|inst|inst26~q ;
wire \inst|inst2|$00000|auto_generated|result_node[7]~151_combout ;
wire \inst6|inst47|inst26~q ;
wire \inst6|inst46|inst26~q ;
wire \inst|inst2|$00000|auto_generated|result_node[7]~146_combout ;
wire \inst6|inst52|inst26~q ;
wire \inst6|inst51|inst26~q ;
wire \inst|inst2|$00000|auto_generated|result_node[7]~147_combout ;
wire \inst6|inst6|inst26~q ;
wire \inst6|inst5|inst26~q ;
wire \inst|inst2|$00000|auto_generated|result_node[7]~148_combout ;
wire \inst6|inst4|inst26~q ;
wire \inst|inst2|$00000|auto_generated|result_node[7]~149_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[7]~150_combout ;
wire \inst6|inst50|inst26~q ;
wire \inst6|inst49|inst26~q ;
wire \inst|inst2|$00000|auto_generated|result_node[7]~141_combout ;
wire \inst6|inst45|inst26~q ;
wire \inst6|inst44|inst26~q ;
wire \inst|inst2|$00000|auto_generated|result_node[7]~142_combout ;
wire \inst6|inst43|inst26~q ;
wire \inst6|inst42|inst26~q ;
wire \inst|inst2|$00000|auto_generated|result_node[7]~143_combout ;
wire \inst6|inst41|inst26~q ;
wire \inst6|inst13|inst26~q ;
wire \inst|inst2|$00000|auto_generated|result_node[7]~144_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[7]~145_combout ;
wire \inst6|inst60|inst26~q ;
wire \inst6|inst59|inst26~q ;
wire \inst|inst2|$00000|auto_generated|result_node[7]~136_combout ;
wire \inst6|inst54|inst26~q ;
wire \inst6|inst53|inst26~q ;
wire \inst|inst2|$00000|auto_generated|result_node[7]~137_combout ;
wire \inst6|inst56|inst26~q ;
wire \inst6|inst55|inst26~q ;
wire \inst|inst2|$00000|auto_generated|result_node[7]~138_combout ;
wire \inst6|inst58|inst26~q ;
wire \inst6|inst57|inst26~q ;
wire \inst|inst2|$00000|auto_generated|result_node[7]~139_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[7]~140_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[7]~286_combout ;
wire \inst|inst|inst26~q ;
wire \inst|inst2|$00000|auto_generated|result_node[7]~287_combout ;
wire \inst1|inst7~q ;
wire \inst6|inst12|inst27~q ;
wire \inst6|inst7|inst27~q ;
wire \inst|inst2|$00000|auto_generated|result_node[6]~169_combout ;
wire \inst6|inst2|inst27~q ;
wire \inst6|inst|inst27~q ;
wire \inst|inst2|$00000|auto_generated|result_node[6]~168_combout ;
wire \inst6|inst47|inst27~q ;
wire \inst6|inst46|inst27~q ;
wire \inst|inst2|$00000|auto_generated|result_node[6]~163_combout ;
wire \inst6|inst52|inst27~q ;
wire \inst6|inst51|inst27~q ;
wire \inst|inst2|$00000|auto_generated|result_node[6]~164_combout ;
wire \inst6|inst6|inst27~q ;
wire \inst6|inst5|inst27~q ;
wire \inst|inst2|$00000|auto_generated|result_node[6]~165_combout ;
wire \inst6|inst4|inst27~q ;
wire \inst|inst2|$00000|auto_generated|result_node[6]~166_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[6]~167_combout ;
wire \inst6|inst50|inst27~q ;
wire \inst6|inst49|inst27~q ;
wire \inst|inst2|$00000|auto_generated|result_node[6]~158_combout ;
wire \inst6|inst45|inst27~q ;
wire \inst6|inst44|inst27~q ;
wire \inst|inst2|$00000|auto_generated|result_node[6]~159_combout ;
wire \inst6|inst43|inst27~q ;
wire \inst6|inst42|inst27~q ;
wire \inst|inst2|$00000|auto_generated|result_node[6]~160_combout ;
wire \inst6|inst41|inst27~q ;
wire \inst6|inst13|inst27~q ;
wire \inst|inst2|$00000|auto_generated|result_node[6]~161_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[6]~162_combout ;
wire \inst6|inst60|inst27~q ;
wire \inst6|inst59|inst27~q ;
wire \inst|inst2|$00000|auto_generated|result_node[6]~153_combout ;
wire \inst6|inst54|inst27~q ;
wire \inst6|inst53|inst27~q ;
wire \inst|inst2|$00000|auto_generated|result_node[6]~154_combout ;
wire \inst6|inst56|inst27~q ;
wire \inst6|inst55|inst27~q ;
wire \inst|inst2|$00000|auto_generated|result_node[6]~155_combout ;
wire \inst6|inst58|inst27~q ;
wire \inst6|inst57|inst27~q ;
wire \inst|inst2|$00000|auto_generated|result_node[6]~156_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[6]~157_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[6]~284_combout ;
wire \inst|inst|inst27~q ;
wire \inst|inst2|$00000|auto_generated|result_node[6]~285_combout ;
wire \inst1|inst6~q ;
wire \inst6|inst12|inst28~q ;
wire \inst6|inst7|inst28~q ;
wire \inst|inst2|$00000|auto_generated|result_node[5]~186_combout ;
wire \inst6|inst2|inst28~q ;
wire \inst6|inst|inst28~q ;
wire \inst|inst2|$00000|auto_generated|result_node[5]~185_combout ;
wire \inst6|inst47|inst28~q ;
wire \inst6|inst46|inst28~q ;
wire \inst|inst2|$00000|auto_generated|result_node[5]~180_combout ;
wire \inst6|inst52|inst28~q ;
wire \inst6|inst51|inst28~q ;
wire \inst|inst2|$00000|auto_generated|result_node[5]~181_combout ;
wire \inst6|inst6|inst28~q ;
wire \inst6|inst5|inst28~q ;
wire \inst|inst2|$00000|auto_generated|result_node[5]~182_combout ;
wire \inst6|inst4|inst28~q ;
wire \inst|inst2|$00000|auto_generated|result_node[5]~183_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[5]~184_combout ;
wire \inst6|inst50|inst28~q ;
wire \inst6|inst49|inst28~q ;
wire \inst|inst2|$00000|auto_generated|result_node[5]~175_combout ;
wire \inst6|inst45|inst28~q ;
wire \inst6|inst44|inst28~q ;
wire \inst|inst2|$00000|auto_generated|result_node[5]~176_combout ;
wire \inst6|inst43|inst28~q ;
wire \inst6|inst42|inst28~q ;
wire \inst|inst2|$00000|auto_generated|result_node[5]~177_combout ;
wire \inst6|inst41|inst28~q ;
wire \inst6|inst13|inst28~q ;
wire \inst|inst2|$00000|auto_generated|result_node[5]~178_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[5]~179_combout ;
wire \inst6|inst60|inst28~q ;
wire \inst6|inst59|inst28~q ;
wire \inst|inst2|$00000|auto_generated|result_node[5]~170_combout ;
wire \inst6|inst54|inst28~q ;
wire \inst6|inst53|inst28~q ;
wire \inst|inst2|$00000|auto_generated|result_node[5]~171_combout ;
wire \inst6|inst56|inst28~q ;
wire \inst6|inst55|inst28~q ;
wire \inst|inst2|$00000|auto_generated|result_node[5]~172_combout ;
wire \inst6|inst58|inst28~q ;
wire \inst6|inst57|inst28~q ;
wire \inst|inst2|$00000|auto_generated|result_node[5]~173_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[5]~174_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[5]~282_combout ;
wire \inst|inst|inst28~q ;
wire \inst|inst2|$00000|auto_generated|result_node[5]~283_combout ;
wire \inst1|inst5~q ;
wire \inst15|inst161|inst4~combout ;
wire \inst15|inst23~q ;
wire \inst15|inst82~q ;
wire \inst6|inst12|inst29~q ;
wire \inst6|inst7|inst29~q ;
wire \inst|inst2|$00000|auto_generated|result_node[4]~203_combout ;
wire \inst6|inst2|inst29~q ;
wire \inst6|inst|inst29~q ;
wire \inst|inst2|$00000|auto_generated|result_node[4]~202_combout ;
wire \inst6|inst47|inst29~q ;
wire \inst6|inst46|inst29~q ;
wire \inst|inst2|$00000|auto_generated|result_node[4]~197_combout ;
wire \inst6|inst52|inst29~q ;
wire \inst6|inst51|inst29~q ;
wire \inst|inst2|$00000|auto_generated|result_node[4]~198_combout ;
wire \inst6|inst6|inst29~q ;
wire \inst6|inst5|inst29~q ;
wire \inst|inst2|$00000|auto_generated|result_node[4]~199_combout ;
wire \inst6|inst4|inst29~q ;
wire \inst|inst2|$00000|auto_generated|result_node[4]~200_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[4]~201_combout ;
wire \inst6|inst50|inst29~q ;
wire \inst6|inst49|inst29~q ;
wire \inst|inst2|$00000|auto_generated|result_node[4]~192_combout ;
wire \inst6|inst45|inst29~q ;
wire \inst6|inst44|inst29~q ;
wire \inst|inst2|$00000|auto_generated|result_node[4]~193_combout ;
wire \inst6|inst43|inst29~q ;
wire \inst6|inst42|inst29~q ;
wire \inst|inst2|$00000|auto_generated|result_node[4]~194_combout ;
wire \inst6|inst41|inst29~q ;
wire \inst6|inst13|inst29~q ;
wire \inst|inst2|$00000|auto_generated|result_node[4]~195_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[4]~196_combout ;
wire \inst6|inst60|inst29~q ;
wire \inst6|inst59|inst29~q ;
wire \inst|inst2|$00000|auto_generated|result_node[4]~187_combout ;
wire \inst6|inst54|inst29~q ;
wire \inst6|inst53|inst29~q ;
wire \inst|inst2|$00000|auto_generated|result_node[4]~188_combout ;
wire \inst6|inst56|inst29~q ;
wire \inst6|inst55|inst29~q ;
wire \inst|inst2|$00000|auto_generated|result_node[4]~189_combout ;
wire \inst6|inst58|inst29~q ;
wire \inst6|inst57|inst29~q ;
wire \inst|inst2|$00000|auto_generated|result_node[4]~190_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[4]~191_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[4]~280_combout ;
wire \inst|inst|inst29~q ;
wire \inst|inst2|$00000|auto_generated|result_node[4]~281_combout ;
wire \inst1|inst4~q ;
wire \inst6|inst12|inst30~q ;
wire \inst6|inst7|inst30~q ;
wire \inst|inst2|$00000|auto_generated|result_node[3]~220_combout ;
wire \inst6|inst2|inst30~q ;
wire \inst6|inst|inst30~q ;
wire \inst|inst2|$00000|auto_generated|result_node[3]~219_combout ;
wire \inst6|inst47|inst30~q ;
wire \inst6|inst46|inst30~q ;
wire \inst|inst2|$00000|auto_generated|result_node[3]~214_combout ;
wire \inst6|inst52|inst30~q ;
wire \inst6|inst51|inst30~q ;
wire \inst|inst2|$00000|auto_generated|result_node[3]~215_combout ;
wire \inst6|inst6|inst30~q ;
wire \inst6|inst5|inst30~q ;
wire \inst|inst2|$00000|auto_generated|result_node[3]~216_combout ;
wire \inst6|inst4|inst30~q ;
wire \inst|inst2|$00000|auto_generated|result_node[3]~217_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[3]~218_combout ;
wire \inst6|inst50|inst30~q ;
wire \inst6|inst49|inst30~q ;
wire \inst|inst2|$00000|auto_generated|result_node[3]~209_combout ;
wire \inst6|inst45|inst30~q ;
wire \inst6|inst44|inst30~q ;
wire \inst|inst2|$00000|auto_generated|result_node[3]~210_combout ;
wire \inst6|inst43|inst30~q ;
wire \inst6|inst42|inst30~q ;
wire \inst|inst2|$00000|auto_generated|result_node[3]~211_combout ;
wire \inst6|inst41|inst30~q ;
wire \inst6|inst13|inst30~q ;
wire \inst|inst2|$00000|auto_generated|result_node[3]~212_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[3]~213_combout ;
wire \inst6|inst60|inst30~q ;
wire \inst6|inst59|inst30~q ;
wire \inst|inst2|$00000|auto_generated|result_node[3]~204_combout ;
wire \inst6|inst54|inst30~q ;
wire \inst6|inst53|inst30~q ;
wire \inst|inst2|$00000|auto_generated|result_node[3]~205_combout ;
wire \inst6|inst56|inst30~q ;
wire \inst6|inst55|inst30~q ;
wire \inst|inst2|$00000|auto_generated|result_node[3]~206_combout ;
wire \inst6|inst58|inst30~q ;
wire \inst6|inst57|inst30~q ;
wire \inst|inst2|$00000|auto_generated|result_node[3]~207_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[3]~208_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[3]~278_combout ;
wire \inst|inst|inst30~q ;
wire \inst|inst2|$00000|auto_generated|result_node[3]~279_combout ;
wire \inst1|inst3~q ;
wire \inst6|inst12|inst31~q ;
wire \inst6|inst7|inst31~q ;
wire \inst|inst2|$00000|auto_generated|result_node[2]~237_combout ;
wire \inst6|inst2|inst31~q ;
wire \inst6|inst|inst31~q ;
wire \inst|inst2|$00000|auto_generated|result_node[2]~236_combout ;
wire \inst6|inst47|inst31~q ;
wire \inst6|inst46|inst31~q ;
wire \inst|inst2|$00000|auto_generated|result_node[2]~231_combout ;
wire \inst6|inst52|inst31~q ;
wire \inst6|inst51|inst31~q ;
wire \inst|inst2|$00000|auto_generated|result_node[2]~232_combout ;
wire \inst6|inst6|inst31~q ;
wire \inst6|inst5|inst31~q ;
wire \inst|inst2|$00000|auto_generated|result_node[2]~233_combout ;
wire \inst6|inst4|inst31~q ;
wire \inst|inst2|$00000|auto_generated|result_node[2]~234_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[2]~235_combout ;
wire \inst6|inst50|inst31~q ;
wire \inst6|inst49|inst31~q ;
wire \inst|inst2|$00000|auto_generated|result_node[2]~226_combout ;
wire \inst6|inst45|inst31~q ;
wire \inst6|inst44|inst31~q ;
wire \inst|inst2|$00000|auto_generated|result_node[2]~227_combout ;
wire \inst6|inst43|inst31~q ;
wire \inst6|inst42|inst31~q ;
wire \inst|inst2|$00000|auto_generated|result_node[2]~228_combout ;
wire \inst6|inst41|inst31~q ;
wire \inst6|inst13|inst31~q ;
wire \inst|inst2|$00000|auto_generated|result_node[2]~229_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[2]~230_combout ;
wire \inst6|inst60|inst31~q ;
wire \inst6|inst59|inst31~q ;
wire \inst|inst2|$00000|auto_generated|result_node[2]~221_combout ;
wire \inst6|inst54|inst31~q ;
wire \inst6|inst53|inst31~q ;
wire \inst|inst2|$00000|auto_generated|result_node[2]~222_combout ;
wire \inst6|inst56|inst31~q ;
wire \inst6|inst55|inst31~q ;
wire \inst|inst2|$00000|auto_generated|result_node[2]~223_combout ;
wire \inst6|inst58|inst31~q ;
wire \inst6|inst57|inst31~q ;
wire \inst|inst2|$00000|auto_generated|result_node[2]~224_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[2]~225_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[2]~276_combout ;
wire \inst|inst|inst31~q ;
wire \inst|inst2|$00000|auto_generated|result_node[2]~277_combout ;
wire \inst1|inst2~q ;
wire \inst6|inst12|inst32~q ;
wire \inst6|inst7|inst32~q ;
wire \inst|inst2|$00000|auto_generated|result_node[1]~254_combout ;
wire \inst6|inst2|inst32~q ;
wire \inst6|inst|inst32~q ;
wire \inst|inst2|$00000|auto_generated|result_node[1]~253_combout ;
wire \inst6|inst47|inst32~q ;
wire \inst6|inst46|inst32~q ;
wire \inst|inst2|$00000|auto_generated|result_node[1]~248_combout ;
wire \inst6|inst52|inst32~q ;
wire \inst6|inst51|inst32~q ;
wire \inst|inst2|$00000|auto_generated|result_node[1]~249_combout ;
wire \inst6|inst6|inst32~q ;
wire \inst6|inst5|inst32~q ;
wire \inst|inst2|$00000|auto_generated|result_node[1]~250_combout ;
wire \inst6|inst4|inst32~q ;
wire \inst|inst2|$00000|auto_generated|result_node[1]~251_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[1]~252_combout ;
wire \inst6|inst50|inst32~q ;
wire \inst6|inst49|inst32~q ;
wire \inst|inst2|$00000|auto_generated|result_node[1]~243_combout ;
wire \inst6|inst45|inst32~q ;
wire \inst6|inst44|inst32~q ;
wire \inst|inst2|$00000|auto_generated|result_node[1]~244_combout ;
wire \inst6|inst43|inst32~q ;
wire \inst6|inst42|inst32~q ;
wire \inst|inst2|$00000|auto_generated|result_node[1]~245_combout ;
wire \inst6|inst41|inst32~q ;
wire \inst6|inst13|inst32~q ;
wire \inst|inst2|$00000|auto_generated|result_node[1]~246_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[1]~247_combout ;
wire \inst6|inst60|inst32~q ;
wire \inst6|inst59|inst32~q ;
wire \inst|inst2|$00000|auto_generated|result_node[1]~238_combout ;
wire \inst6|inst54|inst32~q ;
wire \inst6|inst53|inst32~q ;
wire \inst|inst2|$00000|auto_generated|result_node[1]~239_combout ;
wire \inst6|inst56|inst32~q ;
wire \inst6|inst55|inst32~q ;
wire \inst|inst2|$00000|auto_generated|result_node[1]~240_combout ;
wire \inst6|inst58|inst32~q ;
wire \inst6|inst57|inst32~q ;
wire \inst|inst2|$00000|auto_generated|result_node[1]~241_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[1]~242_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[1]~274_combout ;
wire \inst|inst|inst32~q ;
wire \inst|inst2|$00000|auto_generated|result_node[1]~275_combout ;
wire \inst1|inst1~q ;
wire \inst6|inst12|inst33~q ;
wire \inst6|inst7|inst33~q ;
wire \inst|inst2|$00000|auto_generated|result_node[0]~271_combout ;
wire \inst6|inst2|inst33~q ;
wire \inst6|inst|inst33~q ;
wire \inst|inst2|$00000|auto_generated|result_node[0]~270_combout ;
wire \inst6|inst47|inst33~q ;
wire \inst6|inst46|inst33~q ;
wire \inst|inst2|$00000|auto_generated|result_node[0]~265_combout ;
wire \inst6|inst52|inst33~q ;
wire \inst6|inst51|inst33~q ;
wire \inst|inst2|$00000|auto_generated|result_node[0]~266_combout ;
wire \inst6|inst6|inst33~q ;
wire \inst6|inst5|inst33~q ;
wire \inst|inst2|$00000|auto_generated|result_node[0]~267_combout ;
wire \inst6|inst4|inst33~q ;
wire \inst|inst2|$00000|auto_generated|result_node[0]~268_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[0]~269_combout ;
wire \inst6|inst50|inst33~q ;
wire \inst6|inst49|inst33~q ;
wire \inst|inst2|$00000|auto_generated|result_node[0]~260_combout ;
wire \inst6|inst45|inst33~q ;
wire \inst6|inst44|inst33~q ;
wire \inst|inst2|$00000|auto_generated|result_node[0]~261_combout ;
wire \inst6|inst43|inst33~q ;
wire \inst6|inst42|inst33~q ;
wire \inst|inst2|$00000|auto_generated|result_node[0]~262_combout ;
wire \inst6|inst41|inst33~q ;
wire \inst6|inst13|inst33~q ;
wire \inst|inst2|$00000|auto_generated|result_node[0]~263_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[0]~264_combout ;
wire \inst6|inst60|inst33~q ;
wire \inst6|inst59|inst33~q ;
wire \inst|inst2|$00000|auto_generated|result_node[0]~255_combout ;
wire \inst6|inst54|inst33~q ;
wire \inst6|inst53|inst33~q ;
wire \inst|inst2|$00000|auto_generated|result_node[0]~256_combout ;
wire \inst6|inst56|inst33~q ;
wire \inst6|inst55|inst33~q ;
wire \inst|inst2|$00000|auto_generated|result_node[0]~257_combout ;
wire \inst6|inst58|inst33~q ;
wire \inst6|inst57|inst33~q ;
wire \inst|inst2|$00000|auto_generated|result_node[0]~258_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[0]~259_combout ;
wire \inst|inst2|$00000|auto_generated|result_node[0]~272_combout ;
wire \inst|inst|inst33~q ;
wire \inst|inst2|$00000|auto_generated|result_node[0]~273_combout ;
wire \inst1|inst~q ;
wire \inst3|Add1~0_combout ;
wire \inst3|Add0~0_combout ;
wire \inst3|ALU_Result[12]~60_combout ;
wire \inst3|Mux16~0_combout ;
wire \inst3|Mux16~1_combout ;
wire \inst3|Mux16~2_combout ;
wire \inst3|Mux0~0_combout ;
wire \inst3|ALU_Result[0]~15_combout ;
wire \inst3|ALU_Result[12]~64_combout ;
wire \inst3|ALU_Result[12]~65_combout ;
wire \inst15|inst161|inst5~combout ;
wire \inst15|inst25~q ;
wire \inst15|inst84~q ;
wire \inst15|inst161|inst6~combout ;
wire \inst15|inst24~q ;
wire \inst15|inst83~q ;
wire \inst4|inst15|$00001|auto_generated|result_node[0]~0_combout ;
wire \inst6|inst3|inst33~q ;
wire \inst6|inst71|inst73|auto_generated|w_anode48w[3]~0_combout ;
wire \inst6|inst71|inst38|inst~1_combout ;
wire \FromToW[0]~input_o ;
wire \inst15|inst17~q ;
wire \inst6|inst70|inst1|result[0]~15_combout ;
wire \inst6|inst70|inst|auto_generated|w_anode404w[3]~0_combout ;
wire \inst6|inst70|inst3~combout ;
wire \inst6|inst1|inst33~q ;
wire \inst6|inst70|inst|auto_generated|w_anode404w[3]~1_combout ;
wire \inst6|inst65|inst33~q ;
wire \inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout ;
wire \inst6|inst71|inst73|auto_generated|w_anode425w[3]~1_combout ;
wire \inst6|inst71|inst38|inst~2_combout ;
wire \inst6|inst71|inst73|auto_generated|w_anode38w[1]~0_combout ;
wire \inst6|inst71|inst73|auto_generated|w_anode110w[2]~0_combout ;
wire \inst6|inst71|inst38|inst~3_combout ;
wire \inst6|inst71|inst38|inst~4_combout ;
wire \inst6|inst71|inst38|inst~5_combout ;
wire \inst6|inst71|inst38|inst~6_combout ;
wire \inst6|inst71|inst38|inst~7_combout ;
wire \inst6|inst71|inst73|auto_generated|w_anode110w[2]~1_combout ;
wire \inst6|inst71|inst38|inst~8_combout ;
wire \inst6|inst71|inst73|auto_generated|w_anode88w[3]~2_combout ;
wire \inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout ;
wire \inst6|inst71|inst38|inst~9_combout ;
wire \inst6|inst71|inst38|inst~10_combout ;
wire \inst6|inst71|inst38|inst~11_combout ;
wire \inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout ;
wire \inst6|inst71|inst73|auto_generated|w_anode110w[2]~2_combout ;
wire \inst6|inst71|inst38|inst~12_combout ;
wire \inst6|inst70|inst|auto_generated|w_anode415w[3]~0_combout ;
wire \inst6|inst66|inst33~q ;
wire \inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout ;
wire \inst6|inst71|inst38|inst~13_combout ;
wire \inst6|inst71|inst38|inst~14_combout ;
wire \inst6|inst71|inst38|inst~15_combout ;
wire \inst6|inst71|inst38|inst~16_combout ;
wire \inst6|inst71|inst38|inst~17_combout ;
wire \inst6|inst71|inst73|auto_generated|w_anode247w[3]~0_combout ;
wire \inst6|inst71|inst50|inst~2_combout ;
wire \inst6|inst71|inst38|inst~18_combout ;
wire \inst6|inst71|inst38|inst~19_combout ;
wire \inst6|inst71|inst38|inst~20_combout ;
wire \inst6|inst71|inst38|inst~21_combout ;
wire \inst11|inst~q ;
wire \inst3|Add1~1 ;
wire \inst3|Add1~2_combout ;
wire \inst3|Add0~1 ;
wire \inst3|Add0~2_combout ;
wire \inst3|ALU_Result~86_combout ;
wire \inst3|Mux15~0_combout ;
wire \inst3|Mux15~1_combout ;
wire \inst3|ALU_Result~87_combout ;
wire \inst3|Mux15~2_combout ;
wire \inst3|ALU_Result[1]~14_combout ;
wire \inst4|inst14|$00001|auto_generated|result_node[0]~0_combout ;
wire \inst4|inst14|$00001|auto_generated|result_node[0]~1_combout ;
wire \inst6|inst3|inst32~q ;
wire \inst6|inst71|inst38|inst1~1_combout ;
wire \FromToW[1]~input_o ;
wire \inst6|inst70|inst1|result[1]~14_combout ;
wire \inst6|inst1|inst32~q ;
wire \inst6|inst65|inst32~q ;
wire \inst6|inst71|inst38|inst1~2_combout ;
wire \inst6|inst71|inst38|inst1~3_combout ;
wire \inst6|inst71|inst38|inst1~4_combout ;
wire \inst6|inst71|inst38|inst1~5_combout ;
wire \inst6|inst71|inst38|inst1~6_combout ;
wire \inst6|inst71|inst38|inst1~7_combout ;
wire \inst6|inst71|inst38|inst1~8_combout ;
wire \inst6|inst71|inst38|inst1~9_combout ;
wire \inst6|inst71|inst38|inst1~10_combout ;
wire \inst6|inst71|inst38|inst1~11_combout ;
wire \inst6|inst71|inst38|inst1~12_combout ;
wire \inst6|inst66|inst32~q ;
wire \inst6|inst71|inst38|inst1~13_combout ;
wire \inst6|inst71|inst38|inst1~14_combout ;
wire \inst6|inst71|inst38|inst1~15_combout ;
wire \inst6|inst71|inst38|inst1~16_combout ;
wire \inst6|inst71|inst38|inst1~17_combout ;
wire \inst6|inst71|inst73|auto_generated|w_anode257w[3]~0_combout ;
wire \inst6|inst71|inst50|inst1~0_combout ;
wire \inst6|inst71|inst38|inst1~18_combout ;
wire \inst6|inst71|inst38|inst1~19_combout ;
wire \inst6|inst71|inst38|inst1~20_combout ;
wire \inst6|inst71|inst38|inst1~21_combout ;
wire \inst11|inst1~q ;
wire \inst3|Add1~3 ;
wire \inst3|Add1~4_combout ;
wire \inst3|Add0~3 ;
wire \inst3|Add0~4_combout ;
wire \inst3|Mux14~0_combout ;
wire \inst3|Mux14~1_combout ;
wire \inst3|Mux14~2_combout ;
wire \inst3|ALU_Result[2]~13_combout ;
wire \inst4|inst13|$00001|auto_generated|result_node[0]~0_combout ;
wire \inst4|inst13|$00001|auto_generated|result_node[0]~1_combout ;
wire \inst6|inst3|inst31~q ;
wire \inst6|inst71|inst38|inst2~1_combout ;
wire \FromToW[2]~input_o ;
wire \inst6|inst70|inst1|result[2]~13_combout ;
wire \inst6|inst1|inst31~q ;
wire \inst6|inst65|inst31~q ;
wire \inst6|inst71|inst38|inst2~2_combout ;
wire \inst6|inst71|inst38|inst2~3_combout ;
wire \inst6|inst71|inst38|inst2~4_combout ;
wire \inst6|inst71|inst38|inst2~5_combout ;
wire \inst6|inst71|inst38|inst2~6_combout ;
wire \inst6|inst71|inst38|inst2~7_combout ;
wire \inst6|inst71|inst38|inst2~8_combout ;
wire \inst6|inst71|inst38|inst2~9_combout ;
wire \inst6|inst71|inst38|inst2~10_combout ;
wire \inst6|inst71|inst38|inst2~11_combout ;
wire \inst6|inst71|inst38|inst2~12_combout ;
wire \inst6|inst66|inst31~q ;
wire \inst6|inst71|inst38|inst2~13_combout ;
wire \inst6|inst71|inst38|inst2~14_combout ;
wire \inst6|inst71|inst38|inst2~15_combout ;
wire \inst6|inst71|inst38|inst2~16_combout ;
wire \inst6|inst71|inst38|inst2~17_combout ;
wire \inst6|inst71|inst50|inst2~2_combout ;
wire \inst6|inst71|inst38|inst2~18_combout ;
wire \inst6|inst71|inst38|inst2~19_combout ;
wire \inst6|inst71|inst38|inst2~20_combout ;
wire \inst6|inst71|inst38|inst2~21_combout ;
wire \inst11|inst2~q ;
wire \inst3|Add1~5 ;
wire \inst3|Add1~6_combout ;
wire \inst3|Add0~5 ;
wire \inst3|Add0~6_combout ;
wire \inst3|ALU_Result~84_combout ;
wire \inst3|Mux13~0_combout ;
wire \inst3|Mux13~1_combout ;
wire \inst3|ALU_Result~85_combout ;
wire \inst3|Mux13~2_combout ;
wire \inst3|ALU_Result[3]~12_combout ;
wire \inst4|inst12|$00001|auto_generated|result_node[0]~0_combout ;
wire \inst4|inst12|$00001|auto_generated|result_node[0]~1_combout ;
wire \inst6|inst3|inst30~q ;
wire \inst6|inst71|inst38|inst3~1_combout ;
wire \FromToW[3]~input_o ;
wire \inst6|inst70|inst1|result[3]~12_combout ;
wire \inst6|inst1|inst30~q ;
wire \inst6|inst65|inst30~q ;
wire \inst6|inst71|inst38|inst3~2_combout ;
wire \inst6|inst71|inst38|inst3~3_combout ;
wire \inst6|inst71|inst38|inst3~4_combout ;
wire \inst6|inst71|inst38|inst3~5_combout ;
wire \inst6|inst71|inst38|inst3~6_combout ;
wire \inst6|inst71|inst38|inst3~7_combout ;
wire \inst6|inst71|inst38|inst3~8_combout ;
wire \inst6|inst71|inst38|inst3~9_combout ;
wire \inst6|inst71|inst38|inst3~10_combout ;
wire \inst6|inst71|inst38|inst3~11_combout ;
wire \inst6|inst71|inst38|inst3~12_combout ;
wire \inst6|inst66|inst30~q ;
wire \inst6|inst71|inst38|inst3~13_combout ;
wire \inst6|inst71|inst38|inst3~14_combout ;
wire \inst6|inst71|inst38|inst3~15_combout ;
wire \inst6|inst71|inst38|inst3~16_combout ;
wire \inst6|inst71|inst38|inst3~17_combout ;
wire \inst6|inst71|inst50|inst3~2_combout ;
wire \inst6|inst71|inst38|inst3~18_combout ;
wire \inst6|inst71|inst38|inst3~19_combout ;
wire \inst6|inst71|inst38|inst3~20_combout ;
wire \inst6|inst71|inst38|inst3~21_combout ;
wire \inst11|inst3~q ;
wire \inst3|Add1~7 ;
wire \inst3|Add1~8_combout ;
wire \inst3|Add0~7 ;
wire \inst3|Add0~8_combout ;
wire \inst3|Mux12~5_combout ;
wire \inst3|Mux12~2_combout ;
wire \inst3|Mux12~3_combout ;
wire \inst3|Mux12~4_combout ;
wire \inst3|ALU_Result[4]~11_combout ;
wire \inst4|inst11|$00001|auto_generated|result_node[0]~0_combout ;
wire \inst4|inst11|$00001|auto_generated|result_node[0]~1_combout ;
wire \inst6|inst3|inst29~q ;
wire \inst6|inst71|inst38|inst4~1_combout ;
wire \FromToW[4]~input_o ;
wire \inst6|inst70|inst1|result[4]~11_combout ;
wire \inst6|inst1|inst29~q ;
wire \inst6|inst65|inst29~q ;
wire \inst6|inst71|inst38|inst4~2_combout ;
wire \inst6|inst71|inst38|inst4~3_combout ;
wire \inst6|inst71|inst38|inst4~4_combout ;
wire \inst6|inst71|inst38|inst4~5_combout ;
wire \inst6|inst71|inst38|inst4~6_combout ;
wire \inst6|inst71|inst38|inst4~7_combout ;
wire \inst6|inst71|inst38|inst4~8_combout ;
wire \inst6|inst71|inst38|inst4~9_combout ;
wire \inst6|inst71|inst38|inst4~10_combout ;
wire \inst6|inst71|inst38|inst4~11_combout ;
wire \inst6|inst71|inst38|inst4~12_combout ;
wire \inst6|inst66|inst29~q ;
wire \inst6|inst71|inst38|inst4~13_combout ;
wire \inst6|inst71|inst38|inst4~14_combout ;
wire \inst6|inst71|inst38|inst4~15_combout ;
wire \inst6|inst71|inst38|inst4~16_combout ;
wire \inst6|inst71|inst38|inst4~17_combout ;
wire \inst6|inst71|inst50|inst4~0_combout ;
wire \inst6|inst71|inst38|inst4~18_combout ;
wire \inst6|inst71|inst38|inst4~19_combout ;
wire \inst6|inst71|inst38|inst4~20_combout ;
wire \inst6|inst71|inst38|inst4~21_combout ;
wire \inst11|inst4~q ;
wire \inst3|Add1~9 ;
wire \inst3|Add1~10_combout ;
wire \inst3|Add0~9 ;
wire \inst3|Add0~10_combout ;
wire \inst3|Mux11~0_combout ;
wire \inst3|Mux11~1_combout ;
wire \inst3|Mux11~2_combout ;
wire \inst3|ALU_Result[5]~10_combout ;
wire \inst4|inst10|$00001|auto_generated|result_node[0]~0_combout ;
wire \inst4|inst10|$00001|auto_generated|result_node[0]~1_combout ;
wire \inst6|inst3|inst28~q ;
wire \inst6|inst71|inst38|inst5~1_combout ;
wire \FromToW[5]~input_o ;
wire \inst6|inst70|inst1|result[5]~10_combout ;
wire \inst6|inst1|inst28~q ;
wire \inst6|inst65|inst28~q ;
wire \inst6|inst71|inst38|inst5~2_combout ;
wire \inst6|inst71|inst38|inst5~3_combout ;
wire \inst6|inst71|inst38|inst5~4_combout ;
wire \inst6|inst71|inst38|inst5~5_combout ;
wire \inst6|inst71|inst38|inst5~6_combout ;
wire \inst6|inst71|inst38|inst5~7_combout ;
wire \inst6|inst71|inst38|inst5~8_combout ;
wire \inst6|inst71|inst38|inst5~9_combout ;
wire \inst6|inst71|inst38|inst5~10_combout ;
wire \inst6|inst71|inst38|inst5~11_combout ;
wire \inst6|inst71|inst38|inst5~12_combout ;
wire \inst6|inst66|inst28~q ;
wire \inst6|inst71|inst38|inst5~13_combout ;
wire \inst6|inst71|inst38|inst5~14_combout ;
wire \inst6|inst71|inst38|inst5~15_combout ;
wire \inst6|inst71|inst38|inst5~16_combout ;
wire \inst6|inst71|inst38|inst5~17_combout ;
wire \inst6|inst71|inst50|inst5~0_combout ;
wire \inst6|inst71|inst38|inst5~18_combout ;
wire \inst6|inst71|inst38|inst5~19_combout ;
wire \inst6|inst71|inst38|inst5~20_combout ;
wire \inst6|inst71|inst38|inst5~21_combout ;
wire \inst11|inst5~q ;
wire \inst3|Add1~11 ;
wire \inst3|Add1~12_combout ;
wire \inst3|Add0~11 ;
wire \inst3|Add0~12_combout ;
wire \inst3|Mux10~4_combout ;
wire \inst3|Mux10~7_combout ;
wire \inst3|Mux10~5_combout ;
wire \inst3|Mux10~6_combout ;
wire \inst3|ALU_Result[6]~9_combout ;
wire \inst4|inst9|$00001|auto_generated|result_node[0]~0_combout ;
wire \inst4|inst9|$00001|auto_generated|result_node[0]~1_combout ;
wire \inst6|inst3|inst27~q ;
wire \inst6|inst71|inst38|inst6~1_combout ;
wire \FromToW[6]~input_o ;
wire \inst6|inst70|inst1|result[6]~9_combout ;
wire \inst6|inst1|inst27~q ;
wire \inst6|inst65|inst27~q ;
wire \inst6|inst71|inst38|inst6~2_combout ;
wire \inst6|inst71|inst38|inst6~3_combout ;
wire \inst6|inst71|inst38|inst6~4_combout ;
wire \inst6|inst71|inst38|inst6~5_combout ;
wire \inst6|inst71|inst38|inst6~6_combout ;
wire \inst6|inst71|inst38|inst6~7_combout ;
wire \inst6|inst71|inst38|inst6~8_combout ;
wire \inst6|inst71|inst38|inst6~9_combout ;
wire \inst6|inst71|inst38|inst6~10_combout ;
wire \inst6|inst71|inst38|inst6~11_combout ;
wire \inst6|inst71|inst38|inst6~12_combout ;
wire \inst6|inst66|inst27~q ;
wire \inst6|inst71|inst38|inst6~13_combout ;
wire \inst6|inst71|inst38|inst6~14_combout ;
wire \inst6|inst71|inst38|inst6~15_combout ;
wire \inst6|inst71|inst38|inst6~16_combout ;
wire \inst6|inst71|inst38|inst6~17_combout ;
wire \inst6|inst71|inst50|inst6~2_combout ;
wire \inst6|inst71|inst38|inst6~18_combout ;
wire \inst6|inst71|inst38|inst6~19_combout ;
wire \inst6|inst71|inst38|inst6~20_combout ;
wire \inst6|inst71|inst38|inst6~21_combout ;
wire \inst11|inst6~q ;
wire \inst3|Add1~13 ;
wire \inst3|Add1~14_combout ;
wire \inst3|Add0~13 ;
wire \inst3|Add0~14_combout ;
wire \inst3|ALU_Result[7]~100_combout ;
wire \inst3|ALU_Result[7]~82_combout ;
wire \inst3|ALU_Result[7]~101_combout ;
wire \inst3|ALU_Result[7]~83_combout ;
wire \inst3|ALU_Result[14]~92_combout ;
wire \inst3|ALU_Result[7]~8_combout ;
wire \inst4|inst8|$00001|auto_generated|result_node[0]~0_combout ;
wire \inst4|inst8|$00001|auto_generated|result_node[0]~1_combout ;
wire \inst6|inst3|inst26~q ;
wire \inst6|inst71|inst38|inst7~1_combout ;
wire \FromToW[7]~input_o ;
wire \inst6|inst70|inst1|result[7]~8_combout ;
wire \inst6|inst1|inst26~q ;
wire \inst6|inst65|inst26~q ;
wire \inst6|inst71|inst38|inst7~2_combout ;
wire \inst6|inst71|inst38|inst7~3_combout ;
wire \inst6|inst71|inst38|inst7~4_combout ;
wire \inst6|inst71|inst38|inst7~5_combout ;
wire \inst6|inst71|inst38|inst7~6_combout ;
wire \inst6|inst71|inst38|inst7~7_combout ;
wire \inst6|inst71|inst38|inst7~8_combout ;
wire \inst6|inst71|inst38|inst7~9_combout ;
wire \inst6|inst71|inst38|inst7~10_combout ;
wire \inst6|inst71|inst38|inst7~11_combout ;
wire \inst6|inst71|inst38|inst7~12_combout ;
wire \inst6|inst66|inst26~q ;
wire \inst6|inst71|inst38|inst7~13_combout ;
wire \inst6|inst71|inst38|inst7~14_combout ;
wire \inst6|inst71|inst38|inst7~15_combout ;
wire \inst6|inst71|inst38|inst7~16_combout ;
wire \inst6|inst71|inst38|inst7~17_combout ;
wire \inst6|inst71|inst50|inst7~2_combout ;
wire \inst6|inst71|inst38|inst7~18_combout ;
wire \inst6|inst71|inst38|inst7~19_combout ;
wire \inst6|inst71|inst38|inst7~20_combout ;
wire \inst6|inst71|inst38|inst7~21_combout ;
wire \inst11|inst7~q ;
wire \inst3|Add1~15 ;
wire \inst3|Add1~16_combout ;
wire \inst3|Add0~15 ;
wire \inst3|Add0~16_combout ;
wire \inst3|Mux8~4_combout ;
wire \inst3|Mux8~7_combout ;
wire \inst3|Mux8~5_combout ;
wire \inst3|Mux8~6_combout ;
wire \inst3|ALU_Result[8]~7_combout ;
wire \inst4|inst7|$00001|auto_generated|result_node[0]~0_combout ;
wire \inst4|inst7|$00001|auto_generated|result_node[0]~1_combout ;
wire \inst6|inst43|inst25~q ;
wire \inst6|inst71|inst38|inst8~1_combout ;
wire \inst6|inst71|inst38|inst8~2_combout ;
wire \inst6|inst71|inst38|inst8~3_combout ;
wire \inst6|inst71|inst38|inst8~4_combout ;
wire \inst6|inst71|inst38|inst8~5_combout ;
wire \inst6|inst71|inst38|inst8~6_combout ;
wire \inst6|inst71|inst38|inst8~7_combout ;
wire \inst6|inst66|inst25~q ;
wire \inst6|inst71|inst38|inst8~8_combout ;
wire \inst6|inst71|inst38|inst8~9_combout ;
wire \inst6|inst71|inst38|inst8~10_combout ;
wire \inst6|inst71|inst38|inst8~11_combout ;
wire \FromToW[8]~input_o ;
wire \inst6|inst70|inst1|result[8]~7_combout ;
wire \inst6|inst1|inst25~q ;
wire \inst6|inst65|inst25~q ;
wire \inst6|inst71|inst38|inst8~12_combout ;
wire \inst6|inst71|inst38|inst8~13_combout ;
wire \inst6|inst71|inst38|inst8~14_combout ;
wire \inst6|inst71|inst38|inst8~15_combout ;
wire \inst6|inst71|inst38|inst8~16_combout ;
wire \inst6|inst71|inst38|inst8~17_combout ;
wire \inst6|inst71|inst50|inst8~2_combout ;
wire \inst6|inst71|inst38|inst8~18_combout ;
wire \inst6|inst71|inst38|inst8~19_combout ;
wire \inst6|inst71|inst38|inst8~20_combout ;
wire \inst6|inst71|inst38|inst8~21_combout ;
wire \inst11|inst8~q ;
wire \inst3|Add1~17 ;
wire \inst3|Add1~18_combout ;
wire \inst3|Add0~17 ;
wire \inst3|Add0~18_combout ;
wire \inst3|ALU_Result[9]~98_combout ;
wire \inst3|ALU_Result[9]~80_combout ;
wire \inst3|ALU_Result[9]~99_combout ;
wire \inst3|ALU_Result[9]~81_combout ;
wire \inst3|ALU_Result[9]~6_combout ;
wire \inst4|inst6|$00001|auto_generated|result_node[0]~0_combout ;
wire \inst4|inst6|$00001|auto_generated|result_node[0]~1_combout ;
wire \inst6|inst3|inst24~q ;
wire \inst6|inst71|inst38|inst9~1_combout ;
wire \FromToW[9]~input_o ;
wire \inst6|inst70|inst1|result[9]~6_combout ;
wire \inst6|inst1|inst24~q ;
wire \inst6|inst65|inst24~q ;
wire \inst6|inst71|inst38|inst9~2_combout ;
wire \inst6|inst71|inst38|inst9~3_combout ;
wire \inst6|inst71|inst38|inst9~4_combout ;
wire \inst6|inst71|inst38|inst9~5_combout ;
wire \inst6|inst71|inst38|inst9~6_combout ;
wire \inst6|inst71|inst38|inst9~7_combout ;
wire \inst6|inst71|inst38|inst9~8_combout ;
wire \inst6|inst71|inst38|inst9~9_combout ;
wire \inst6|inst71|inst38|inst9~10_combout ;
wire \inst6|inst71|inst38|inst9~11_combout ;
wire \inst6|inst71|inst38|inst9~12_combout ;
wire \inst6|inst66|inst24~q ;
wire \inst6|inst71|inst38|inst9~13_combout ;
wire \inst6|inst71|inst38|inst9~14_combout ;
wire \inst6|inst71|inst38|inst9~15_combout ;
wire \inst6|inst71|inst38|inst9~16_combout ;
wire \inst6|inst71|inst38|inst9~17_combout ;
wire \inst6|inst71|inst50|inst9~0_combout ;
wire \inst6|inst71|inst38|inst9~18_combout ;
wire \inst6|inst71|inst38|inst9~19_combout ;
wire \inst6|inst71|inst38|inst9~20_combout ;
wire \inst6|inst71|inst38|inst9~21_combout ;
wire \inst11|inst9_~q ;
wire \inst3|Add1~19 ;
wire \inst3|Add1~20_combout ;
wire \inst3|Add0~19 ;
wire \inst3|Add0~20_combout ;
wire \inst3|Mux6~4_combout ;
wire \inst3|Mux6~7_combout ;
wire \inst3|Mux6~5_combout ;
wire \inst3|Mux6~6_combout ;
wire \inst3|ALU_Result[10]~5_combout ;
wire \inst4|inst5|$00001|auto_generated|result_node[0]~0_combout ;
wire \inst4|inst5|$00001|auto_generated|result_node[0]~1_combout ;
wire \inst6|inst4|inst23~q ;
wire \inst6|inst71|inst38|inst10~1_combout ;
wire \inst6|inst71|inst38|inst10~2_combout ;
wire \inst6|inst66|inst23~q ;
wire \inst6|inst71|inst38|inst10~3_combout ;
wire \inst6|inst71|inst38|inst10~4_combout ;
wire \inst6|inst71|inst38|inst10~5_combout ;
wire \inst6|inst71|inst38|inst10~6_combout ;
wire \inst6|inst71|inst38|inst10~7_combout ;
wire \inst6|inst71|inst50|inst10~0_combout ;
wire \inst6|inst71|inst38|inst10~8_combout ;
wire \inst6|inst71|inst38|inst10~9_combout ;
wire \inst6|inst71|inst38|inst10~10_combout ;
wire \FromToW[10]~input_o ;
wire \inst6|inst70|inst1|result[10]~5_combout ;
wire \inst6|inst1|inst23~q ;
wire \inst6|inst65|inst23~q ;
wire \inst6|inst71|inst38|inst10~11_combout ;
wire \inst6|inst71|inst38|inst10~12_combout ;
wire \inst6|inst71|inst38|inst10~13_combout ;
wire \inst6|inst71|inst38|inst10~14_combout ;
wire \inst6|inst71|inst38|inst10~15_combout ;
wire \inst6|inst71|inst38|inst10~16_combout ;
wire \inst6|inst71|inst38|inst10~17_combout ;
wire \inst6|inst71|inst38|inst10~18_combout ;
wire \inst6|inst71|inst38|inst10~19_combout ;
wire \inst6|inst71|inst38|inst10~20_combout ;
wire \inst6|inst71|inst38|inst10~21_combout ;
wire \inst11|inst10~q ;
wire \inst3|Add1~21 ;
wire \inst3|Add1~22_combout ;
wire \inst3|Add0~21 ;
wire \inst3|Add0~22_combout ;
wire \inst3|ALU_Result[11]~96_combout ;
wire \inst3|ALU_Result[11]~78_combout ;
wire \inst3|ALU_Result[11]~97_combout ;
wire \inst3|ALU_Result[11]~79_combout ;
wire \inst3|ALU_Result[11]~102_combout ;
wire \inst3|ALU_Result[11]~4_combout ;
wire \inst4|inst4|$00001|auto_generated|result_node[0]~0_combout ;
wire \inst4|inst4|$00001|auto_generated|result_node[0]~1_combout ;
wire \inst6|inst3|inst22~q ;
wire \inst6|inst71|inst38|inst11~1_combout ;
wire \FromToW[11]~input_o ;
wire \inst6|inst70|inst1|result[11]~4_combout ;
wire \inst6|inst1|inst22~q ;
wire \inst6|inst65|inst22~q ;
wire \inst6|inst71|inst38|inst11~2_combout ;
wire \inst6|inst71|inst38|inst11~3_combout ;
wire \inst6|inst71|inst38|inst11~4_combout ;
wire \inst6|inst71|inst38|inst11~5_combout ;
wire \inst6|inst71|inst38|inst11~6_combout ;
wire \inst6|inst71|inst38|inst11~7_combout ;
wire \inst6|inst71|inst38|inst11~8_combout ;
wire \inst6|inst71|inst38|inst11~9_combout ;
wire \inst6|inst71|inst38|inst11~10_combout ;
wire \inst6|inst71|inst38|inst11~11_combout ;
wire \inst6|inst71|inst38|inst11~12_combout ;
wire \inst6|inst66|inst22~q ;
wire \inst6|inst71|inst38|inst11~13_combout ;
wire \inst6|inst71|inst38|inst11~14_combout ;
wire \inst6|inst71|inst38|inst11~15_combout ;
wire \inst6|inst71|inst38|inst11~16_combout ;
wire \inst6|inst71|inst38|inst11~17_combout ;
wire \inst6|inst71|inst50|inst11~2_combout ;
wire \inst6|inst71|inst38|inst11~18_combout ;
wire \inst6|inst71|inst38|inst11~19_combout ;
wire \inst6|inst71|inst38|inst11~20_combout ;
wire \inst6|inst71|inst38|inst11~21_combout ;
wire \inst11|inst11~q ;
wire \inst3|Add1~23 ;
wire \inst3|Add1~24_combout ;
wire \inst3|Add0~23 ;
wire \inst3|Add0~24_combout ;
wire \inst3|ALU_Result[12]~73_combout ;
wire \inst3|ALU_Result[12]~74_combout ;
wire \inst3|ALU_Result[12]~75_combout ;
wire \inst3|ALU_Result[12]~76_combout ;
wire \inst3|ALU_Result[12]~95_combout ;
wire \inst3|ALU_Result[12]~77_combout ;
wire \inst3|ALU_Result[12]~3_combout ;
wire \inst4|inst3|$00001|auto_generated|result_node[0]~0_combout ;
wire \inst4|inst3|$00001|auto_generated|result_node[0]~1_combout ;
wire \inst6|inst3|inst20~q ;
wire \inst6|inst71|inst38|inst12~1_combout ;
wire \FromToW[12]~input_o ;
wire \inst6|inst70|inst1|result[12]~3_combout ;
wire \inst6|inst1|inst20~q ;
wire \inst6|inst65|inst20~q ;
wire \inst6|inst71|inst38|inst12~2_combout ;
wire \inst6|inst71|inst38|inst12~3_combout ;
wire \inst6|inst71|inst38|inst12~4_combout ;
wire \inst6|inst71|inst38|inst12~5_combout ;
wire \inst6|inst71|inst38|inst12~6_combout ;
wire \inst6|inst71|inst38|inst12~7_combout ;
wire \inst6|inst71|inst38|inst12~8_combout ;
wire \inst6|inst71|inst38|inst12~9_combout ;
wire \inst6|inst71|inst38|inst12~10_combout ;
wire \inst6|inst71|inst38|inst12~11_combout ;
wire \inst6|inst71|inst38|inst12~12_combout ;
wire \inst6|inst66|inst20~q ;
wire \inst6|inst71|inst38|inst12~13_combout ;
wire \inst6|inst71|inst38|inst12~14_combout ;
wire \inst6|inst71|inst38|inst12~15_combout ;
wire \inst6|inst71|inst38|inst12~16_combout ;
wire \inst6|inst71|inst38|inst12~17_combout ;
wire \inst6|inst71|inst50|inst12~0_combout ;
wire \inst6|inst71|inst38|inst12~18_combout ;
wire \inst6|inst71|inst38|inst12~19_combout ;
wire \inst6|inst71|inst38|inst12~20_combout ;
wire \inst6|inst71|inst38|inst12~21_combout ;
wire \inst11|inst12~q ;
wire \inst3|Add1~25 ;
wire \inst3|Add1~26_combout ;
wire \inst3|Add0~25 ;
wire \inst3|Add0~26_combout ;
wire \inst3|ALU_Result[13]~93_combout ;
wire \inst3|ALU_Result[13]~71_combout ;
wire \inst3|ALU_Result[13]~94_combout ;
wire \inst3|ALU_Result[13]~72_combout ;
wire \inst3|ALU_Result[15]~90_combout ;
wire \inst3|ALU_Result[13]~2_combout ;
wire \inst4|inst2|$00001|auto_generated|result_node[0]~0_combout ;
wire \inst4|inst2|$00001|auto_generated|result_node[0]~1_combout ;
wire \inst6|inst3|inst19~q ;
wire \inst6|inst71|inst38|inst13~1_combout ;
wire \FromToW[13]~input_o ;
wire \inst6|inst70|inst1|result[13]~2_combout ;
wire \inst6|inst1|inst19~q ;
wire \inst6|inst65|inst19~q ;
wire \inst6|inst71|inst38|inst13~2_combout ;
wire \inst6|inst71|inst38|inst13~3_combout ;
wire \inst6|inst71|inst38|inst13~4_combout ;
wire \inst6|inst71|inst38|inst13~5_combout ;
wire \inst6|inst71|inst38|inst13~6_combout ;
wire \inst6|inst71|inst38|inst13~7_combout ;
wire \inst6|inst71|inst38|inst13~8_combout ;
wire \inst6|inst71|inst38|inst13~9_combout ;
wire \inst6|inst71|inst38|inst13~10_combout ;
wire \inst6|inst71|inst38|inst13~11_combout ;
wire \inst6|inst71|inst38|inst13~12_combout ;
wire \inst6|inst71|inst38|inst13~13_combout ;
wire \inst6|inst66|inst19~q ;
wire \inst6|inst71|inst38|inst13~14_combout ;
wire \inst6|inst71|inst38|inst13~15_combout ;
wire \inst6|inst71|inst38|inst13~16_combout ;
wire \inst6|inst71|inst38|inst13~17_combout ;
wire \inst6|inst71|inst54|inst13~0_combout ;
wire \inst6|inst71|inst38|inst13~18_combout ;
wire \inst6|inst71|inst38|inst13~19_combout ;
wire \inst6|inst71|inst38|inst13~20_combout ;
wire \inst6|inst71|inst38|inst13~21_combout ;
wire \inst11|inst13~q ;
wire \inst3|Add1~27 ;
wire \inst3|Add1~29 ;
wire \inst3|Add1~31 ;
wire \inst3|Add1~32_combout ;
wire \inst3|Add0~27 ;
wire \inst3|Add0~29 ;
wire \inst3|Add0~31 ;
wire \inst3|Add0~32_combout ;
wire \inst3|Mux0~1_combout ;
wire \inst3|Mux0~2_combout ;
wire \inst3|Mux0~3_combout ;
wire \inst3|Mux0~4_combout ;
wire \inst5|inst3~0_combout ;
wire \inst5|inst~q ;
wire \FromToW[15]~input_o ;
wire \inst6|inst70|inst1|result[15]~0_combout ;
wire \inst6|inst1|inst~q ;
wire \inst13|inst10|inst2|$00001|auto_generated|result_node[0]~0_combout ;
wire \inst13|inst10|inst2|$00001|auto_generated|result_node[0]~1_combout ;
wire \inst13|inst10|inst2|$00001|auto_generated|result_node[0]~2_combout ;
wire \inst13|inst10|inst2|$00001|auto_generated|result_node[0]~3_combout ;
wire \FromToW[14]~input_o ;
wire \inst6|inst70|inst1|result[14]~1_combout ;
wire \inst6|inst1|inst18~q ;
wire \inst13|inst10|inst2|$00001|auto_generated|result_node[0]~4_combout ;
wire \inst13|inst10|inst2|$00001|auto_generated|result_node[0]~5_combout ;
wire \inst13|inst1|inst9~combout ;
wire \inst13|inst2|new_PC[5]~5_combout ;
wire \inst13|inst2|new_PC[5]~6_combout ;
wire \inst13|inst2|new_PC[5]~7_combout ;
wire \inst13|inst2|Add1~0_combout ;
wire \inst13|inst2|new_PC~28_combout ;
wire \inst13|inst2|Add3~0_combout ;
wire \inst13|inst2|new_PC~29_combout ;
wire \inst15|inst146|inst11~8_combout ;
wire \inst15|inst146|inst11~9_combout ;
wire \inst15|inst146|inst11~10_combout ;
wire \inst15|inst163|inst3~combout ;
wire \inst15|inst7~q ;
wire \inst15|inst151|inst3~combout ;
wire \inst15|inst119~q ;
wire \inst15|inst146|inst11~11_combout ;
wire \inst15|inst134~q ;
wire \inst15|inst146|inst11~12_combout ;
wire \inst15|inst146|inst11~13_combout ;
wire \inst15|inst146|inst11~14_combout ;
wire \inst15|inst146|inst11~15_combout ;
wire \inst15|inst146|inst11~24_combout ;
wire \inst15|inst146|inst11~16_combout ;
wire \inst15|inst163|inst5~combout ;
wire \inst15|inst10~q ;
wire \inst15|inst151|inst5~combout ;
wire \inst15|inst122~q ;
wire \inst15|inst137~q ;
wire \inst15|inst146|inst11~17_combout ;
wire \inst15|inst146|inst11~18_combout ;
wire \inst15|inst146|inst11~25_combout ;
wire \inst15|inst146|inst11~19_combout ;
wire \inst15|inst146|inst11~26_combout ;
wire \inst15|inst163|inst6~combout ;
wire \inst15|inst9~q ;
wire \inst15|inst151|inst6~combout ;
wire \inst15|inst121~q ;
wire \inst15|inst136~q ;
wire \inst15|inst146|inst11~20_combout ;
wire \inst15|inst163|inst2~combout ;
wire \inst15|inst163|inst11~combout ;
wire \inst15|inst5~q ;
wire \inst15|inst151|inst11~combout ;
wire \inst15|inst117~q ;
wire \inst15|inst146|inst11~21_combout ;
wire \inst15|inst146|inst11~22_combout ;
wire \inst15|inst146|inst11~23_combout ;
wire \inst15|inst147~q ;
wire \inst15|inst149~combout ;
wire \inst15|inst162|inst8~combout ;
wire \inst15|inst30~q ;
wire \inst15|inst151|inst8~combout ;
wire \inst15|inst95~q ;
wire \inst15|inst108~q ;
wire \inst6|inst43|inst~q ;
wire \inst6|inst71|inst38|inst15~6_combout ;
wire \inst6|inst71|inst38|inst15~7_combout ;
wire \inst6|inst71|inst38|inst15~8_combout ;
wire \inst6|inst71|inst38|inst15~9_combout ;
wire \inst6|inst71|inst38|inst15~10_combout ;
wire \inst6|inst71|inst38|inst15~11_combout ;
wire \inst6|inst71|inst38|inst15~12_combout ;
wire \inst6|inst71|inst38|inst15~13_combout ;
wire \inst6|inst66|inst~q ;
wire \inst6|inst71|inst38|inst15~14_combout ;
wire \inst6|inst71|inst38|inst15~15_combout ;
wire \inst6|inst71|inst38|inst15~16_combout ;
wire \inst6|inst71|inst38|inst15~17_combout ;
wire \inst6|inst71|inst54|inst15~0_combout ;
wire \inst6|inst71|inst38|inst15~18_combout ;
wire \inst6|inst71|inst38|inst15~19_combout ;
wire \inst6|inst71|inst38|inst15~20_combout ;
wire \inst6|inst71|inst38|inst15~23_combout ;
wire \inst11|inst15~q ;
wire \inst3|Add1~30_combout ;
wire \inst3|Add0~30_combout ;
wire \inst3|ALU_Result[15]~88_combout ;
wire \inst3|ALU_Result[15]~62_combout ;
wire \inst3|ALU_Result[15]~89_combout ;
wire \inst3|ALU_Result[15]~63_combout ;
wire \inst3|ALU_Result[15]~0_combout ;
wire \inst4|inst1|$00001|auto_generated|result_node[0]~0_combout ;
wire \inst4|inst1|$00001|auto_generated|result_node[0]~1_combout ;
wire \inst6|inst3|inst18~q ;
wire \inst6|inst71|inst38|inst14~1_combout ;
wire \inst6|inst65|inst18~q ;
wire \inst6|inst71|inst38|inst14~2_combout ;
wire \inst6|inst71|inst38|inst14~3_combout ;
wire \inst6|inst71|inst38|inst14~4_combout ;
wire \inst6|inst71|inst38|inst14~5_combout ;
wire \inst6|inst71|inst38|inst14~6_combout ;
wire \inst6|inst71|inst38|inst14~7_combout ;
wire \inst6|inst71|inst38|inst14~8_combout ;
wire \inst6|inst71|inst38|inst14~9_combout ;
wire \inst6|inst71|inst38|inst14~10_combout ;
wire \inst6|inst71|inst38|inst14~11_combout ;
wire \inst6|inst71|inst38|inst14~12_combout ;
wire \inst6|inst66|inst18~q ;
wire \inst6|inst71|inst38|inst14~13_combout ;
wire \inst6|inst71|inst38|inst14~14_combout ;
wire \inst6|inst71|inst38|inst14~15_combout ;
wire \inst6|inst71|inst38|inst14~16_combout ;
wire \inst6|inst71|inst38|inst14~17_combout ;
wire \inst6|inst71|inst50|inst14~2_combout ;
wire \inst6|inst71|inst38|inst14~18_combout ;
wire \inst6|inst71|inst38|inst14~19_combout ;
wire \inst6|inst71|inst38|inst14~20_combout ;
wire \inst6|inst71|inst38|inst14~21_combout ;
wire \inst11|inst14~q ;
wire \inst3|Add1~28_combout ;
wire \inst3|Add0~28_combout ;
wire \inst3|ALU_Result[14]~66_combout ;
wire \inst3|ALU_Result[14]~67_combout ;
wire \inst3|ALU_Result[14]~68_combout ;
wire \inst3|ALU_Result[14]~69_combout ;
wire \inst3|ALU_Result[14]~91_combout ;
wire \inst3|ALU_Result[14]~70_combout ;
wire \inst3|ALU_Result[14]~1_combout ;
wire \inst4|inst|$00001|auto_generated|result_node[0]~0_combout ;
wire \inst6|inst3|inst~q ;
wire \inst6|inst71|inst38|inst15~1_combout ;
wire \inst6|inst65|inst~q ;
wire \inst6|inst71|inst38|inst15~2_combout ;
wire \inst6|inst71|inst38|inst15~3_combout ;
wire \inst6|inst71|inst38|inst15~4_combout ;
wire \inst6|inst71|inst38|inst15~5_combout ;
wire \inst6|inst71|inst38|inst15~24_combout ;
wire \inst6|inst71|inst38|inst13~22_combout ;
wire \inst6|inst71|inst38|inst10~22_combout ;
wire \inst6|inst71|inst38|inst8~22_combout ;
wire \inst15|inst18~q ;
wire \inst15|inst66~q ;
wire \inst15|inst67~q ;
wire \inst15|inst68~q ;
wire \inst15|inst69~q ;
wire \inst15|inst70~q ;
wire \inst8|inst15~1_combout ;
wire \inst8|inst15~2_combout ;
wire \inst8|inst14~1_combout ;
wire \inst8|inst13~1_combout ;
wire \inst8|inst12~1_combout ;
wire \inst8|inst11~1_combout ;
wire \inst8|inst10~1_combout ;
wire \inst8|inst9~1_combout ;
wire \inst8|inst8~1_combout ;
wire \inst8|inst7~1_combout ;
wire \inst8|inst6~1_combout ;
wire \inst8|inst5~1_combout ;
wire \inst8|inst4~1_combout ;
wire \inst8|inst3~1_combout ;
wire \inst8|inst2~1_combout ;
wire \inst8|inst1~1_combout ;
wire \inst8|inst~1_combout ;
wire \inst21|inst3|inst5|$00000|auto_generated|result_node[5]~0_combout ;
wire \inst21|inst3|inst5|$00000|auto_generated|result_node[4]~1_combout ;
wire \inst21|inst3|inst5|$00000|auto_generated|result_node[3]~2_combout ;
wire \inst21|inst3|inst5|$00000|auto_generated|result_node[2]~3_combout ;
wire \inst21|inst3|inst5|$00000|auto_generated|result_node[1]~4_combout ;
wire \inst21|inst3|inst5|$00000|auto_generated|result_node[0]~5_combout ;
wire \inst15|inst163|inst1~combout ;
wire \inst15|inst4~q ;
wire \inst15|inst151|inst1~combout ;
wire \inst15|inst116~q ;
wire \inst15|inst131~q ;
wire \inst15|inst132~q ;
wire \inst15|inst6~q ;
wire \inst15|inst151|inst2~combout ;
wire \inst15|inst118~q ;
wire \inst15|inst133~q ;
wire \inst15|inst163|inst4~combout ;
wire \inst15|inst8~q ;
wire \inst15|inst151|inst4~combout ;
wire \inst15|inst120~q ;
wire \inst15|inst135~q ;
wire [3:0] \inst6|inst71|inst73|auto_generated|w_anode98w ;
wire [3:0] \inst6|inst70|inst|auto_generated|w_anode133w ;
wire [10:0] \inst13|inst2|SHFT0 ;
wire [10:0] \inst13|inst2|SHFT1 ;
wire [10:0] \inst13|inst2|SHFT2 ;
wire [3:0] \inst6|inst70|inst|auto_generated|w_anode193w ;
wire [3:0] \inst6|inst71|inst73|auto_generated|w_anode122w ;
wire [3:0] \inst6|inst71|inst73|auto_generated|w_anode257w ;
wire [3:0] \inst6|inst70|inst|auto_generated|w_anode122w ;
wire [3:0] \inst6|inst71|inst73|auto_generated|w_anode267w ;
wire [3:0] \inst6|inst70|inst|auto_generated|w_anode143w ;
wire [3:0] \inst6|inst70|inst|auto_generated|w_anode153w ;
wire [3:0] \inst6|inst70|inst|auto_generated|w_anode173w ;
wire [3:0] \inst6|inst71|inst73|auto_generated|w_anode310w ;
wire [3:0] \inst6|inst70|inst|auto_generated|w_anode216w ;
wire [3:0] \inst6|inst71|inst73|auto_generated|w_anode38w ;
wire [3:0] \inst6|inst70|inst|auto_generated|w_anode287w ;
wire [3:0] \inst6|inst71|inst73|auto_generated|w_anode331w ;
wire [3:0] \inst6|inst70|inst|auto_generated|w_anode247w ;
wire [10:0] \inst13|inst2|new_PC ;
wire [6:0] \inst21|inst6|out ;
wire [3:0] \inst6|inst71|inst73|auto_generated|w_anode247w ;
wire [3:0] \inst6|inst70|inst|auto_generated|w_anode257w ;
wire [3:0] \inst6|inst71|inst73|auto_generated|w_anode153w ;
wire [15:0] \inst2|altsyncram_component|auto_generated|q_a ;
wire [3:0] \inst6|inst71|inst73|auto_generated|w_anode287w ;
wire [3:0] \inst6|inst70|inst|auto_generated|w_anode183w ;
wire [27:0] \inst21|inst3|inst|altsyncram_component|auto_generated|q_a ;
wire [16:0] \inst3|ALU_Result ;
wire [3:0] \inst6|inst70|inst|auto_generated|w_anode277w ;
wire [3:0] \inst6|inst71|inst73|auto_generated|w_anode163w ;
wire [15:0] \inst21|inst|inst1|out ;
wire [3:0] \inst6|inst71|inst73|auto_generated|w_anode277w ;
wire [3:0] \inst6|inst70|inst|auto_generated|w_anode163w ;
wire [3:0] \inst5|inst6|out ;
wire [10:0] \inst13|inst2|SHFT3 ;
wire [3:0] \inst6|inst70|inst|auto_generated|w_anode237w ;
wire [3:0] \inst6|inst71|inst73|auto_generated|w_anode143w ;
wire [3:0] \inst6|inst71|inst73|auto_generated|w_anode341w ;
wire [3:0] \inst6|inst70|inst|auto_generated|w_anode267w ;
wire [3:0] \inst6|inst71|inst73|auto_generated|w_anode58w ;
wire [3:0] \inst6|inst70|inst|auto_generated|w_anode78w ;
wire [3:0] \inst6|inst71|inst73|auto_generated|w_anode227w ;
wire [21:0] \inst14|altsyncram_component|auto_generated|q_a ;
wire [3:0] \inst6|inst70|inst|auto_generated|w_anode58w ;
wire [3:0] \inst6|inst71|inst73|auto_generated|w_anode21w ;
wire [3:0] \inst6|inst70|inst|auto_generated|w_anode38w ;
wire [3:0] \inst6|inst71|inst73|auto_generated|w_anode193w ;
wire [3:0] \inst6|inst70|inst|auto_generated|w_anode21w ;
wire [3:0] \inst6|inst71|inst73|auto_generated|w_anode133w ;
wire [3:0] \inst6|inst70|inst|auto_generated|w_anode98w ;
wire [3:0] \inst6|inst71|inst73|auto_generated|w_anode237w ;
wire [3:0] \inst6|inst71|inst73|auto_generated|w_anode173w ;
wire [3:0] \inst6|inst71|inst73|auto_generated|w_anode78w ;
wire [3:0] \inst6|inst71|inst73|auto_generated|w_anode216w ;
wire [3:0] \inst6|inst71|inst73|auto_generated|w_anode183w ;
wire [3:0] \inst6|inst70|inst|auto_generated|w_anode227w ;
wire [3:0] \inst6|inst71|inst73|auto_generated|w_anode321w ;

wire [0:0] \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \inst21|inst3|inst|altsyncram_component|auto_generated|q_a [27] = \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \inst21|inst3|inst|altsyncram_component|auto_generated|q_a [26] = \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \inst21|inst3|inst|altsyncram_component|auto_generated|q_a [25] = \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \inst21|inst3|inst|altsyncram_component|auto_generated|q_a [24] = \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \inst21|inst3|inst|altsyncram_component|auto_generated|q_a [23] = \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \inst21|inst3|inst|altsyncram_component|auto_generated|q_a [22] = \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \inst21|inst3|inst|altsyncram_component|auto_generated|q_a [18] = \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \inst21|inst3|inst|altsyncram_component|auto_generated|q_a [17] = \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \inst21|inst3|inst|altsyncram_component|auto_generated|q_a [16] = \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \inst21|inst3|inst|altsyncram_component|auto_generated|q_a [15] = \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst21|inst3|inst|altsyncram_component|auto_generated|q_a [14] = \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst21|inst3|inst|altsyncram_component|auto_generated|q_a [13] = \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst21|inst3|inst|altsyncram_component|auto_generated|q_a [5] = \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst21|inst3|inst|altsyncram_component|auto_generated|q_a [4] = \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst21|inst3|inst|altsyncram_component|auto_generated|q_a [3] = \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst21|inst3|inst|altsyncram_component|auto_generated|q_a [2] = \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst21|inst3|inst|altsyncram_component|auto_generated|q_a [1] = \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst21|inst3|inst|altsyncram_component|auto_generated|q_a [0] = \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst21|inst3|inst|altsyncram_component|auto_generated|q_a [12] = \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst21|inst3|inst|altsyncram_component|auto_generated|q_a [11] = \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst21|inst3|inst|altsyncram_component|auto_generated|q_a [10] = \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst21|inst3|inst|altsyncram_component|auto_generated|q_a [9] = \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst21|inst3|inst|altsyncram_component|auto_generated|q_a [8] = \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst21|inst3|inst|altsyncram_component|auto_generated|q_a [7] = \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst21|inst3|inst|altsyncram_component|auto_generated|q_a [6] = \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [21] = \inst14|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [20] = \inst14|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [19] = \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [18] = \inst14|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [17] = \inst14|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [16] = \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [15] = \inst14|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [14] = \inst14|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [13] = \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [12] = \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [11] = \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [10] = \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [9] = \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [8] = \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [7] = \inst14|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [6] = \inst14|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [5] = \inst14|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [4] = \inst14|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [3] = \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [2] = \inst14|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [1] = \inst14|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [0] = \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst21|inst3|inst|altsyncram_component|auto_generated|q_a [20] = \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \inst21|inst3|inst|altsyncram_component|auto_generated|q_a [21] = \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \inst21|inst3|inst|altsyncram_component|auto_generated|q_a [19] = \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [15] = \inst2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [14] = \inst2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [13] = \inst2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [12] = \inst2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [11] = \inst2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [10] = \inst2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [9] = \inst2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [8] = \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [7] = \inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [6] = \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [5] = \inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [4] = \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [3] = \inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [2] = \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [1] = \inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [0] = \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

cycloneive_io_obuf \B_LATCH[15]~output (
	.i(\inst6|inst71|inst38|inst15~24_combout ),
	.oe(\inst6|inst71|inst38|inst15~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_LATCH[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_LATCH[15]~output .bus_hold = "false";
defparam \B_LATCH[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B_LATCH[14]~output (
	.i(\inst6|inst71|inst38|inst14~20_combout ),
	.oe(\inst6|inst71|inst38|inst15~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_LATCH[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_LATCH[14]~output .bus_hold = "false";
defparam \B_LATCH[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B_LATCH[13]~output (
	.i(\inst6|inst71|inst38|inst13~22_combout ),
	.oe(\inst6|inst71|inst38|inst15~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_LATCH[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_LATCH[13]~output .bus_hold = "false";
defparam \B_LATCH[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B_LATCH[12]~output (
	.i(\inst6|inst71|inst38|inst12~20_combout ),
	.oe(\inst6|inst71|inst38|inst15~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_LATCH[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_LATCH[12]~output .bus_hold = "false";
defparam \B_LATCH[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B_LATCH[11]~output (
	.i(\inst6|inst71|inst38|inst11~20_combout ),
	.oe(\inst6|inst71|inst38|inst15~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_LATCH[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_LATCH[11]~output .bus_hold = "false";
defparam \B_LATCH[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B_LATCH[10]~output (
	.i(\inst6|inst71|inst38|inst10~22_combout ),
	.oe(\inst6|inst71|inst38|inst15~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_LATCH[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_LATCH[10]~output .bus_hold = "false";
defparam \B_LATCH[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B_LATCH[9]~output (
	.i(\inst6|inst71|inst38|inst9~20_combout ),
	.oe(\inst6|inst71|inst38|inst15~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_LATCH[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_LATCH[9]~output .bus_hold = "false";
defparam \B_LATCH[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B_LATCH[8]~output (
	.i(\inst6|inst71|inst38|inst8~22_combout ),
	.oe(\inst6|inst71|inst38|inst15~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_LATCH[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_LATCH[8]~output .bus_hold = "false";
defparam \B_LATCH[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B_LATCH[7]~output (
	.i(\inst6|inst71|inst38|inst7~20_combout ),
	.oe(\inst6|inst71|inst38|inst15~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_LATCH[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_LATCH[7]~output .bus_hold = "false";
defparam \B_LATCH[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B_LATCH[6]~output (
	.i(\inst6|inst71|inst38|inst6~20_combout ),
	.oe(\inst6|inst71|inst38|inst15~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_LATCH[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_LATCH[6]~output .bus_hold = "false";
defparam \B_LATCH[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B_LATCH[5]~output (
	.i(\inst6|inst71|inst38|inst5~20_combout ),
	.oe(\inst6|inst71|inst38|inst15~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_LATCH[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_LATCH[5]~output .bus_hold = "false";
defparam \B_LATCH[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B_LATCH[4]~output (
	.i(\inst6|inst71|inst38|inst4~20_combout ),
	.oe(\inst6|inst71|inst38|inst15~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_LATCH[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_LATCH[4]~output .bus_hold = "false";
defparam \B_LATCH[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B_LATCH[3]~output (
	.i(\inst6|inst71|inst38|inst3~20_combout ),
	.oe(\inst6|inst71|inst38|inst15~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_LATCH[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_LATCH[3]~output .bus_hold = "false";
defparam \B_LATCH[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B_LATCH[2]~output (
	.i(\inst6|inst71|inst38|inst2~20_combout ),
	.oe(\inst6|inst71|inst38|inst15~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_LATCH[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_LATCH[2]~output .bus_hold = "false";
defparam \B_LATCH[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B_LATCH[1]~output (
	.i(\inst6|inst71|inst38|inst1~20_combout ),
	.oe(\inst6|inst71|inst38|inst15~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_LATCH[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_LATCH[1]~output .bus_hold = "false";
defparam \B_LATCH[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B_LATCH[0]~output (
	.i(\inst6|inst71|inst38|inst~20_combout ),
	.oe(\inst6|inst71|inst38|inst15~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_LATCH[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_LATCH[0]~output .bus_hold = "false";
defparam \B_LATCH[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \FromToW[15]~output (
	.i(\inst8|inst15~1_combout ),
	.oe(\inst8|inst15~2_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FromToW[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \FromToW[15]~output .bus_hold = "false";
defparam \FromToW[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \FromToW[14]~output (
	.i(\inst8|inst14~1_combout ),
	.oe(\inst8|inst15~2_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FromToW[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \FromToW[14]~output .bus_hold = "false";
defparam \FromToW[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \FromToW[13]~output (
	.i(\inst8|inst13~1_combout ),
	.oe(\inst8|inst15~2_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FromToW[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \FromToW[13]~output .bus_hold = "false";
defparam \FromToW[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \FromToW[12]~output (
	.i(\inst8|inst12~1_combout ),
	.oe(\inst8|inst15~2_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FromToW[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \FromToW[12]~output .bus_hold = "false";
defparam \FromToW[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \FromToW[11]~output (
	.i(\inst8|inst11~1_combout ),
	.oe(\inst8|inst15~2_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FromToW[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \FromToW[11]~output .bus_hold = "false";
defparam \FromToW[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \FromToW[10]~output (
	.i(\inst8|inst10~1_combout ),
	.oe(\inst8|inst15~2_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FromToW[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \FromToW[10]~output .bus_hold = "false";
defparam \FromToW[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \FromToW[9]~output (
	.i(\inst8|inst9~1_combout ),
	.oe(\inst8|inst15~2_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FromToW[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \FromToW[9]~output .bus_hold = "false";
defparam \FromToW[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \FromToW[8]~output (
	.i(\inst8|inst8~1_combout ),
	.oe(\inst8|inst15~2_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FromToW[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \FromToW[8]~output .bus_hold = "false";
defparam \FromToW[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \FromToW[7]~output (
	.i(\inst8|inst7~1_combout ),
	.oe(\inst8|inst15~2_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FromToW[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \FromToW[7]~output .bus_hold = "false";
defparam \FromToW[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \FromToW[6]~output (
	.i(\inst8|inst6~1_combout ),
	.oe(\inst8|inst15~2_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FromToW[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \FromToW[6]~output .bus_hold = "false";
defparam \FromToW[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \FromToW[5]~output (
	.i(\inst8|inst5~1_combout ),
	.oe(\inst8|inst15~2_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FromToW[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \FromToW[5]~output .bus_hold = "false";
defparam \FromToW[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \FromToW[4]~output (
	.i(\inst8|inst4~1_combout ),
	.oe(\inst8|inst15~2_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FromToW[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \FromToW[4]~output .bus_hold = "false";
defparam \FromToW[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \FromToW[3]~output (
	.i(\inst8|inst3~1_combout ),
	.oe(\inst8|inst15~2_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FromToW[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \FromToW[3]~output .bus_hold = "false";
defparam \FromToW[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \FromToW[2]~output (
	.i(\inst8|inst2~1_combout ),
	.oe(\inst8|inst15~2_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FromToW[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \FromToW[2]~output .bus_hold = "false";
defparam \FromToW[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \FromToW[1]~output (
	.i(\inst8|inst1~1_combout ),
	.oe(\inst8|inst15~2_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FromToW[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \FromToW[1]~output .bus_hold = "false";
defparam \FromToW[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \FromToW[0]~output (
	.i(\inst8|inst~1_combout ),
	.oe(\inst8|inst15~2_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FromToW[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \FromToW[0]~output .bus_hold = "false";
defparam \FromToW[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_Hold~output (
	.i(\inst15|inst147~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_Hold~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_Hold~output .bus_hold = "false";
defparam \Pipe_Hold~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_K_Reg~output (
	.i(\inst15|inst19~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_K_Reg~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_K_Reg~output .bus_hold = "false";
defparam \Pipe_K_Reg~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \W_ENABLE~output (
	.i(\inst6|inst70|inst3~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_ENABLE~output_o ),
	.obar());
// synopsys translate_off
defparam \W_ENABLE~output .bus_hold = "false";
defparam \W_ENABLE~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CARRY_IN~output (
	.i(\inst5|inst~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CARRY_IN~output_o ),
	.obar());
// synopsys translate_off
defparam \CARRY_IN~output .bus_hold = "false";
defparam \CARRY_IN~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Jump_Flag~output (
	.i(\inst13|inst7|inst~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Jump_Flag~output_o ),
	.obar());
// synopsys translate_off
defparam \Jump_Flag~output .bus_hold = "false";
defparam \Jump_Flag~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RET~output (
	.i(\inst13|inst6|inst~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RET~output_o ),
	.obar());
// synopsys translate_off
defparam \RET~output .bus_hold = "false";
defparam \RET~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BSR~output (
	.i(!\inst13|inst5|inst~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BSR~output_o ),
	.obar());
// synopsys translate_off
defparam \BSR~output .bus_hold = "false";
defparam \BSR~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PL~output (
	.i(\inst13|inst1|inst~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PL~output_o ),
	.obar());
// synopsys translate_off
defparam \PL~output .bus_hold = "false";
defparam \PL~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \A_ALUN_IN[15]~output (
	.i(\inst1|inst15~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_ALUN_IN[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_ALUN_IN[15]~output .bus_hold = "false";
defparam \A_ALUN_IN[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \A_ALUN_IN[14]~output (
	.i(\inst1|inst14~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_ALUN_IN[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_ALUN_IN[14]~output .bus_hold = "false";
defparam \A_ALUN_IN[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \A_ALUN_IN[13]~output (
	.i(\inst1|inst13~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_ALUN_IN[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_ALUN_IN[13]~output .bus_hold = "false";
defparam \A_ALUN_IN[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \A_ALUN_IN[12]~output (
	.i(\inst1|inst12~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_ALUN_IN[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_ALUN_IN[12]~output .bus_hold = "false";
defparam \A_ALUN_IN[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \A_ALUN_IN[11]~output (
	.i(\inst1|inst11~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_ALUN_IN[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_ALUN_IN[11]~output .bus_hold = "false";
defparam \A_ALUN_IN[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \A_ALUN_IN[10]~output (
	.i(\inst1|inst10~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_ALUN_IN[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_ALUN_IN[10]~output .bus_hold = "false";
defparam \A_ALUN_IN[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \A_ALUN_IN[9]~output (
	.i(\inst1|inst9_~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_ALUN_IN[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_ALUN_IN[9]~output .bus_hold = "false";
defparam \A_ALUN_IN[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \A_ALUN_IN[8]~output (
	.i(\inst1|inst8~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_ALUN_IN[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_ALUN_IN[8]~output .bus_hold = "false";
defparam \A_ALUN_IN[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \A_ALUN_IN[7]~output (
	.i(\inst1|inst7~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_ALUN_IN[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_ALUN_IN[7]~output .bus_hold = "false";
defparam \A_ALUN_IN[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \A_ALUN_IN[6]~output (
	.i(\inst1|inst6~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_ALUN_IN[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_ALUN_IN[6]~output .bus_hold = "false";
defparam \A_ALUN_IN[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \A_ALUN_IN[5]~output (
	.i(\inst1|inst5~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_ALUN_IN[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_ALUN_IN[5]~output .bus_hold = "false";
defparam \A_ALUN_IN[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \A_ALUN_IN[4]~output (
	.i(\inst1|inst4~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_ALUN_IN[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_ALUN_IN[4]~output .bus_hold = "false";
defparam \A_ALUN_IN[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \A_ALUN_IN[3]~output (
	.i(\inst1|inst3~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_ALUN_IN[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_ALUN_IN[3]~output .bus_hold = "false";
defparam \A_ALUN_IN[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \A_ALUN_IN[2]~output (
	.i(\inst1|inst2~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_ALUN_IN[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_ALUN_IN[2]~output .bus_hold = "false";
defparam \A_ALUN_IN[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \A_ALUN_IN[1]~output (
	.i(\inst1|inst1~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_ALUN_IN[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_ALUN_IN[1]~output .bus_hold = "false";
defparam \A_ALUN_IN[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \A_ALUN_IN[0]~output (
	.i(\inst1|inst~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_ALUN_IN[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_ALUN_IN[0]~output .bus_hold = "false";
defparam \A_ALUN_IN[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \A_LATCH[15]~output (
	.i(\inst|inst2|$00000|auto_generated|result_node[15]~303_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_LATCH[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_LATCH[15]~output .bus_hold = "false";
defparam \A_LATCH[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \A_LATCH[14]~output (
	.i(\inst|inst2|$00000|auto_generated|result_node[14]~301_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_LATCH[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_LATCH[14]~output .bus_hold = "false";
defparam \A_LATCH[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \A_LATCH[13]~output (
	.i(\inst|inst2|$00000|auto_generated|result_node[13]~299_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_LATCH[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_LATCH[13]~output .bus_hold = "false";
defparam \A_LATCH[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \A_LATCH[12]~output (
	.i(\inst|inst2|$00000|auto_generated|result_node[12]~297_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_LATCH[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_LATCH[12]~output .bus_hold = "false";
defparam \A_LATCH[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \A_LATCH[11]~output (
	.i(\inst|inst2|$00000|auto_generated|result_node[11]~295_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_LATCH[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_LATCH[11]~output .bus_hold = "false";
defparam \A_LATCH[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \A_LATCH[10]~output (
	.i(\inst|inst2|$00000|auto_generated|result_node[10]~293_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_LATCH[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_LATCH[10]~output .bus_hold = "false";
defparam \A_LATCH[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \A_LATCH[9]~output (
	.i(\inst|inst2|$00000|auto_generated|result_node[9]~291_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_LATCH[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_LATCH[9]~output .bus_hold = "false";
defparam \A_LATCH[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \A_LATCH[8]~output (
	.i(\inst|inst2|$00000|auto_generated|result_node[8]~289_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_LATCH[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_LATCH[8]~output .bus_hold = "false";
defparam \A_LATCH[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \A_LATCH[7]~output (
	.i(\inst|inst2|$00000|auto_generated|result_node[7]~287_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_LATCH[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_LATCH[7]~output .bus_hold = "false";
defparam \A_LATCH[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \A_LATCH[6]~output (
	.i(\inst|inst2|$00000|auto_generated|result_node[6]~285_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_LATCH[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_LATCH[6]~output .bus_hold = "false";
defparam \A_LATCH[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \A_LATCH[5]~output (
	.i(\inst|inst2|$00000|auto_generated|result_node[5]~283_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_LATCH[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_LATCH[5]~output .bus_hold = "false";
defparam \A_LATCH[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \A_LATCH[4]~output (
	.i(\inst|inst2|$00000|auto_generated|result_node[4]~281_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_LATCH[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_LATCH[4]~output .bus_hold = "false";
defparam \A_LATCH[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \A_LATCH[3]~output (
	.i(\inst|inst2|$00000|auto_generated|result_node[3]~279_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_LATCH[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_LATCH[3]~output .bus_hold = "false";
defparam \A_LATCH[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \A_LATCH[2]~output (
	.i(\inst|inst2|$00000|auto_generated|result_node[2]~277_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_LATCH[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_LATCH[2]~output .bus_hold = "false";
defparam \A_LATCH[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \A_LATCH[1]~output (
	.i(\inst|inst2|$00000|auto_generated|result_node[1]~275_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_LATCH[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_LATCH[1]~output .bus_hold = "false";
defparam \A_LATCH[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \A_LATCH[0]~output (
	.i(\inst|inst2|$00000|auto_generated|result_node[0]~273_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_LATCH[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_LATCH[0]~output .bus_hold = "false";
defparam \A_LATCH[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ALU_OUT[15]~output (
	.i(\inst3|ALU_Result [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_OUT[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_OUT[15]~output .bus_hold = "false";
defparam \ALU_OUT[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ALU_OUT[14]~output (
	.i(\inst3|ALU_Result [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_OUT[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_OUT[14]~output .bus_hold = "false";
defparam \ALU_OUT[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ALU_OUT[13]~output (
	.i(\inst3|ALU_Result [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_OUT[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_OUT[13]~output .bus_hold = "false";
defparam \ALU_OUT[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ALU_OUT[12]~output (
	.i(\inst3|ALU_Result [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_OUT[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_OUT[12]~output .bus_hold = "false";
defparam \ALU_OUT[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ALU_OUT[11]~output (
	.i(\inst3|ALU_Result [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_OUT[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_OUT[11]~output .bus_hold = "false";
defparam \ALU_OUT[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ALU_OUT[10]~output (
	.i(\inst3|ALU_Result [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_OUT[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_OUT[10]~output .bus_hold = "false";
defparam \ALU_OUT[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ALU_OUT[9]~output (
	.i(\inst3|ALU_Result [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_OUT[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_OUT[9]~output .bus_hold = "false";
defparam \ALU_OUT[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ALU_OUT[8]~output (
	.i(\inst3|ALU_Result [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_OUT[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_OUT[8]~output .bus_hold = "false";
defparam \ALU_OUT[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ALU_OUT[7]~output (
	.i(\inst3|ALU_Result [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_OUT[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_OUT[7]~output .bus_hold = "false";
defparam \ALU_OUT[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ALU_OUT[6]~output (
	.i(\inst3|ALU_Result [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_OUT[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_OUT[6]~output .bus_hold = "false";
defparam \ALU_OUT[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ALU_OUT[5]~output (
	.i(\inst3|ALU_Result [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_OUT[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_OUT[5]~output .bus_hold = "false";
defparam \ALU_OUT[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ALU_OUT[4]~output (
	.i(\inst3|ALU_Result [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_OUT[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_OUT[4]~output .bus_hold = "false";
defparam \ALU_OUT[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ALU_OUT[3]~output (
	.i(\inst3|ALU_Result [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_OUT[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_OUT[3]~output .bus_hold = "false";
defparam \ALU_OUT[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ALU_OUT[2]~output (
	.i(\inst3|ALU_Result [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_OUT[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_OUT[2]~output .bus_hold = "false";
defparam \ALU_OUT[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ALU_OUT[1]~output (
	.i(\inst3|ALU_Result [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_OUT[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_OUT[1]~output .bus_hold = "false";
defparam \ALU_OUT[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ALU_OUT[0]~output (
	.i(\inst3|ALU_Result [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_OUT[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_OUT[0]~output .bus_hold = "false";
defparam \ALU_OUT[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B_ALU_IN[15]~output (
	.i(\inst11|inst15~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_ALU_IN[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_ALU_IN[15]~output .bus_hold = "false";
defparam \B_ALU_IN[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B_ALU_IN[14]~output (
	.i(\inst11|inst14~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_ALU_IN[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_ALU_IN[14]~output .bus_hold = "false";
defparam \B_ALU_IN[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B_ALU_IN[13]~output (
	.i(\inst11|inst13~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_ALU_IN[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_ALU_IN[13]~output .bus_hold = "false";
defparam \B_ALU_IN[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B_ALU_IN[12]~output (
	.i(\inst11|inst12~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_ALU_IN[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_ALU_IN[12]~output .bus_hold = "false";
defparam \B_ALU_IN[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B_ALU_IN[11]~output (
	.i(\inst11|inst11~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_ALU_IN[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_ALU_IN[11]~output .bus_hold = "false";
defparam \B_ALU_IN[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B_ALU_IN[10]~output (
	.i(\inst11|inst10~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_ALU_IN[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_ALU_IN[10]~output .bus_hold = "false";
defparam \B_ALU_IN[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B_ALU_IN[9]~output (
	.i(\inst11|inst9_~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_ALU_IN[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_ALU_IN[9]~output .bus_hold = "false";
defparam \B_ALU_IN[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B_ALU_IN[8]~output (
	.i(\inst11|inst8~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_ALU_IN[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_ALU_IN[8]~output .bus_hold = "false";
defparam \B_ALU_IN[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B_ALU_IN[7]~output (
	.i(\inst11|inst7~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_ALU_IN[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_ALU_IN[7]~output .bus_hold = "false";
defparam \B_ALU_IN[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B_ALU_IN[6]~output (
	.i(\inst11|inst6~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_ALU_IN[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_ALU_IN[6]~output .bus_hold = "false";
defparam \B_ALU_IN[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B_ALU_IN[5]~output (
	.i(\inst11|inst5~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_ALU_IN[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_ALU_IN[5]~output .bus_hold = "false";
defparam \B_ALU_IN[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B_ALU_IN[4]~output (
	.i(\inst11|inst4~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_ALU_IN[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_ALU_IN[4]~output .bus_hold = "false";
defparam \B_ALU_IN[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B_ALU_IN[3]~output (
	.i(\inst11|inst3~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_ALU_IN[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_ALU_IN[3]~output .bus_hold = "false";
defparam \B_ALU_IN[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B_ALU_IN[2]~output (
	.i(\inst11|inst2~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_ALU_IN[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_ALU_IN[2]~output .bus_hold = "false";
defparam \B_ALU_IN[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B_ALU_IN[1]~output (
	.i(\inst11|inst1~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_ALU_IN[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_ALU_IN[1]~output .bus_hold = "false";
defparam \B_ALU_IN[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B_ALU_IN[0]~output (
	.i(\inst11|inst~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_ALU_IN[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_ALU_IN[0]~output .bus_hold = "false";
defparam \B_ALU_IN[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \C_To_RGank[15]~output (
	.i(\inst4|inst|$00001|auto_generated|result_node[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C_To_RGank[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \C_To_RGank[15]~output .bus_hold = "false";
defparam \C_To_RGank[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \C_To_RGank[14]~output (
	.i(\inst4|inst1|$00001|auto_generated|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C_To_RGank[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \C_To_RGank[14]~output .bus_hold = "false";
defparam \C_To_RGank[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \C_To_RGank[13]~output (
	.i(\inst4|inst2|$00001|auto_generated|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C_To_RGank[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \C_To_RGank[13]~output .bus_hold = "false";
defparam \C_To_RGank[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \C_To_RGank[12]~output (
	.i(\inst4|inst3|$00001|auto_generated|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C_To_RGank[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \C_To_RGank[12]~output .bus_hold = "false";
defparam \C_To_RGank[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \C_To_RGank[11]~output (
	.i(\inst4|inst4|$00001|auto_generated|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C_To_RGank[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \C_To_RGank[11]~output .bus_hold = "false";
defparam \C_To_RGank[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \C_To_RGank[10]~output (
	.i(\inst4|inst5|$00001|auto_generated|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C_To_RGank[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \C_To_RGank[10]~output .bus_hold = "false";
defparam \C_To_RGank[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \C_To_RGank[9]~output (
	.i(\inst4|inst6|$00001|auto_generated|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C_To_RGank[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \C_To_RGank[9]~output .bus_hold = "false";
defparam \C_To_RGank[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \C_To_RGank[8]~output (
	.i(\inst4|inst7|$00001|auto_generated|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C_To_RGank[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \C_To_RGank[8]~output .bus_hold = "false";
defparam \C_To_RGank[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \C_To_RGank[7]~output (
	.i(\inst4|inst8|$00001|auto_generated|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C_To_RGank[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \C_To_RGank[7]~output .bus_hold = "false";
defparam \C_To_RGank[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \C_To_RGank[6]~output (
	.i(\inst4|inst9|$00001|auto_generated|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C_To_RGank[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \C_To_RGank[6]~output .bus_hold = "false";
defparam \C_To_RGank[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \C_To_RGank[5]~output (
	.i(\inst4|inst10|$00001|auto_generated|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C_To_RGank[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \C_To_RGank[5]~output .bus_hold = "false";
defparam \C_To_RGank[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \C_To_RGank[4]~output (
	.i(\inst4|inst11|$00001|auto_generated|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C_To_RGank[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \C_To_RGank[4]~output .bus_hold = "false";
defparam \C_To_RGank[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \C_To_RGank[3]~output (
	.i(\inst4|inst12|$00001|auto_generated|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C_To_RGank[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \C_To_RGank[3]~output .bus_hold = "false";
defparam \C_To_RGank[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \C_To_RGank[2]~output (
	.i(\inst4|inst13|$00001|auto_generated|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C_To_RGank[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \C_To_RGank[2]~output .bus_hold = "false";
defparam \C_To_RGank[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \C_To_RGank[1]~output (
	.i(\inst4|inst14|$00001|auto_generated|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C_To_RGank[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \C_To_RGank[1]~output .bus_hold = "false";
defparam \C_To_RGank[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \C_To_RGank[0]~output (
	.i(\inst4|inst15|$00001|auto_generated|result_node[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C_To_RGank[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \C_To_RGank[0]~output .bus_hold = "false";
defparam \C_To_RGank[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_A_Addr[9]~output (
	.i(\inst21|inst6|out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_A_Addr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_A_Addr[9]~output .bus_hold = "false";
defparam \DEC_A_Addr[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_A_Addr[8]~output (
	.i(\inst21|inst6|out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_A_Addr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_A_Addr[8]~output .bus_hold = "false";
defparam \DEC_A_Addr[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_A_Addr[7]~output (
	.i(\inst21|inst6|out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_A_Addr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_A_Addr[7]~output .bus_hold = "false";
defparam \DEC_A_Addr[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_A_Addr[6]~output (
	.i(\inst21|inst|inst1|out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_A_Addr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_A_Addr[6]~output .bus_hold = "false";
defparam \DEC_A_Addr[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_A_Addr[5]~output (
	.i(\inst21|inst|inst1|out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_A_Addr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_A_Addr[5]~output .bus_hold = "false";
defparam \DEC_A_Addr[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_A_Addr[4]~output (
	.i(\inst21|inst|inst1|out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_A_Addr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_A_Addr[4]~output .bus_hold = "false";
defparam \DEC_A_Addr[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_A_Addr[3]~output (
	.i(\inst21|inst|inst1|out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_A_Addr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_A_Addr[3]~output .bus_hold = "false";
defparam \DEC_A_Addr[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_A_Addr[2]~output (
	.i(\inst21|inst|inst1|out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_A_Addr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_A_Addr[2]~output .bus_hold = "false";
defparam \DEC_A_Addr[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_A_Addr[1]~output (
	.i(\inst21|inst|inst1|out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_A_Addr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_A_Addr[1]~output .bus_hold = "false";
defparam \DEC_A_Addr[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_A_Addr[0]~output (
	.i(\inst21|inst|inst1|out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_A_Addr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_A_Addr[0]~output .bus_hold = "false";
defparam \DEC_A_Addr[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_ALU_SH[5]~output (
	.i(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_ALU_SH[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_ALU_SH[5]~output .bus_hold = "false";
defparam \DEC_ALU_SH[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_ALU_SH[4]~output (
	.i(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_ALU_SH[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_ALU_SH[4]~output .bus_hold = "false";
defparam \DEC_ALU_SH[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_ALU_SH[3]~output (
	.i(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_ALU_SH[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_ALU_SH[3]~output .bus_hold = "false";
defparam \DEC_ALU_SH[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_ALU_SH[2]~output (
	.i(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_ALU_SH[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_ALU_SH[2]~output .bus_hold = "false";
defparam \DEC_ALU_SH[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_ALU_SH[1]~output (
	.i(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_ALU_SH[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_ALU_SH[1]~output .bus_hold = "false";
defparam \DEC_ALU_SH[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_ALU_SH[0]~output (
	.i(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_ALU_SH[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_ALU_SH[0]~output .bus_hold = "false";
defparam \DEC_ALU_SH[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_B[5]~output (
	.i(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_B[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_B[5]~output .bus_hold = "false";
defparam \DEC_B[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_B[4]~output (
	.i(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_B[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_B[4]~output .bus_hold = "false";
defparam \DEC_B[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_B[3]~output (
	.i(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_B[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_B[3]~output .bus_hold = "false";
defparam \DEC_B[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_B[2]~output (
	.i(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_B[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_B[2]~output .bus_hold = "false";
defparam \DEC_B[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_B[1]~output (
	.i(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_B[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_B[1]~output .bus_hold = "false";
defparam \DEC_B[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_B[0]~output (
	.i(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_B[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_B[0]~output .bus_hold = "false";
defparam \DEC_B[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_C[5]~output (
	.i(\inst21|inst3|inst5|$00000|auto_generated|result_node[5]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_C[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_C[5]~output .bus_hold = "false";
defparam \DEC_C[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_C[4]~output (
	.i(\inst21|inst3|inst5|$00000|auto_generated|result_node[4]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_C[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_C[4]~output .bus_hold = "false";
defparam \DEC_C[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_C[3]~output (
	.i(\inst21|inst3|inst5|$00000|auto_generated|result_node[3]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_C[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_C[3]~output .bus_hold = "false";
defparam \DEC_C[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_C[2]~output (
	.i(\inst21|inst3|inst5|$00000|auto_generated|result_node[2]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_C[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_C[2]~output .bus_hold = "false";
defparam \DEC_C[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_C[1]~output (
	.i(\inst21|inst3|inst5|$00000|auto_generated|result_node[1]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_C[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_C[1]~output .bus_hold = "false";
defparam \DEC_C[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_C[0]~output (
	.i(\inst21|inst3|inst5|$00000|auto_generated|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_C[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_C[0]~output .bus_hold = "false";
defparam \DEC_C[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_JMP_OPCODE[2]~output (
	.i(\inst21|inst6|out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_JMP_OPCODE[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_JMP_OPCODE[2]~output .bus_hold = "false";
defparam \DEC_JMP_OPCODE[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_JMP_OPCODE[1]~output (
	.i(\inst21|inst6|out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_JMP_OPCODE[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_JMP_OPCODE[1]~output .bus_hold = "false";
defparam \DEC_JMP_OPCODE[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_JMP_OPCODE[0]~output (
	.i(\inst21|inst6|out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_JMP_OPCODE[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_JMP_OPCODE[0]~output .bus_hold = "false";
defparam \DEC_JMP_OPCODE[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_Jump_PC[10]~output (
	.i(\inst21|inst6|out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_Jump_PC[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_Jump_PC[10]~output .bus_hold = "false";
defparam \DEC_Jump_PC[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_Jump_PC[9]~output (
	.i(\inst21|inst6|out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_Jump_PC[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_Jump_PC[9]~output .bus_hold = "false";
defparam \DEC_Jump_PC[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_Jump_PC[8]~output (
	.i(\inst21|inst6|out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_Jump_PC[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_Jump_PC[8]~output .bus_hold = "false";
defparam \DEC_Jump_PC[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_Jump_PC[7]~output (
	.i(\inst21|inst6|out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_Jump_PC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_Jump_PC[7]~output .bus_hold = "false";
defparam \DEC_Jump_PC[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_Jump_PC[6]~output (
	.i(\inst21|inst|inst1|out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_Jump_PC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_Jump_PC[6]~output .bus_hold = "false";
defparam \DEC_Jump_PC[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_Jump_PC[5]~output (
	.i(\inst21|inst|inst1|out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_Jump_PC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_Jump_PC[5]~output .bus_hold = "false";
defparam \DEC_Jump_PC[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_Jump_PC[4]~output (
	.i(\inst21|inst|inst1|out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_Jump_PC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_Jump_PC[4]~output .bus_hold = "false";
defparam \DEC_Jump_PC[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_Jump_PC[3]~output (
	.i(\inst21|inst|inst1|out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_Jump_PC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_Jump_PC[3]~output .bus_hold = "false";
defparam \DEC_Jump_PC[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_Jump_PC[2]~output (
	.i(\inst21|inst|inst1|out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_Jump_PC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_Jump_PC[2]~output .bus_hold = "false";
defparam \DEC_Jump_PC[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_Jump_PC[1]~output (
	.i(\inst21|inst|inst1|out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_Jump_PC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_Jump_PC[1]~output .bus_hold = "false";
defparam \DEC_Jump_PC[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_Jump_PC[0]~output (
	.i(\inst21|inst|inst1|out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_Jump_PC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_Jump_PC[0]~output .bus_hold = "false";
defparam \DEC_Jump_PC[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_K_VAL[15]~output (
	.i(\inst21|inst6|out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_K_VAL[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_K_VAL[15]~output .bus_hold = "false";
defparam \DEC_K_VAL[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_K_VAL[14]~output (
	.i(\inst21|inst|inst1|out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_K_VAL[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_K_VAL[14]~output .bus_hold = "false";
defparam \DEC_K_VAL[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_K_VAL[13]~output (
	.i(\inst21|inst|inst1|out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_K_VAL[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_K_VAL[13]~output .bus_hold = "false";
defparam \DEC_K_VAL[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_K_VAL[12]~output (
	.i(\inst21|inst|inst1|out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_K_VAL[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_K_VAL[12]~output .bus_hold = "false";
defparam \DEC_K_VAL[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_K_VAL[11]~output (
	.i(\inst21|inst|inst1|out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_K_VAL[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_K_VAL[11]~output .bus_hold = "false";
defparam \DEC_K_VAL[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_K_VAL[10]~output (
	.i(\inst21|inst|inst1|out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_K_VAL[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_K_VAL[10]~output .bus_hold = "false";
defparam \DEC_K_VAL[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_K_VAL[9]~output (
	.i(\inst21|inst|inst1|out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_K_VAL[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_K_VAL[9]~output .bus_hold = "false";
defparam \DEC_K_VAL[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_K_VAL[8]~output (
	.i(\inst21|inst|inst1|out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_K_VAL[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_K_VAL[8]~output .bus_hold = "false";
defparam \DEC_K_VAL[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_K_VAL[7]~output (
	.i(\inst21|inst|inst1|out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_K_VAL[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_K_VAL[7]~output .bus_hold = "false";
defparam \DEC_K_VAL[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_K_VAL[6]~output (
	.i(\inst21|inst|inst1|out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_K_VAL[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_K_VAL[6]~output .bus_hold = "false";
defparam \DEC_K_VAL[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_K_VAL[5]~output (
	.i(\inst21|inst|inst1|out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_K_VAL[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_K_VAL[5]~output .bus_hold = "false";
defparam \DEC_K_VAL[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_K_VAL[4]~output (
	.i(\inst21|inst|inst1|out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_K_VAL[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_K_VAL[4]~output .bus_hold = "false";
defparam \DEC_K_VAL[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_K_VAL[3]~output (
	.i(\inst21|inst|inst1|out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_K_VAL[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_K_VAL[3]~output .bus_hold = "false";
defparam \DEC_K_VAL[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_K_VAL[2]~output (
	.i(\inst21|inst|inst1|out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_K_VAL[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_K_VAL[2]~output .bus_hold = "false";
defparam \DEC_K_VAL[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_K_VAL[1]~output (
	.i(\inst21|inst|inst1|out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_K_VAL[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_K_VAL[1]~output .bus_hold = "false";
defparam \DEC_K_VAL[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_K_VAL[0]~output (
	.i(\inst21|inst|inst1|out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_K_VAL[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_K_VAL[0]~output .bus_hold = "false";
defparam \DEC_K_VAL[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_TYPE[6]~output (
	.i(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_TYPE[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_TYPE[6]~output .bus_hold = "false";
defparam \DEC_TYPE[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_TYPE[5]~output (
	.i(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_TYPE[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_TYPE[5]~output .bus_hold = "false";
defparam \DEC_TYPE[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_TYPE[4]~output (
	.i(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_TYPE[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_TYPE[4]~output .bus_hold = "false";
defparam \DEC_TYPE[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_TYPE[3]~output (
	.i(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_TYPE[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_TYPE[3]~output .bus_hold = "false";
defparam \DEC_TYPE[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_TYPE[2]~output (
	.i(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_TYPE[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_TYPE[2]~output .bus_hold = "false";
defparam \DEC_TYPE[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_TYPE[1]~output (
	.i(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_TYPE[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_TYPE[1]~output .bus_hold = "false";
defparam \DEC_TYPE[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_TYPE[0]~output (
	.i(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_TYPE[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_TYPE[0]~output .bus_hold = "false";
defparam \DEC_TYPE[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[21]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[21]~output .bus_hold = "false";
defparam \Mem_Out[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[20]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[20]~output .bus_hold = "false";
defparam \Mem_Out[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[19]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[19]~output .bus_hold = "false";
defparam \Mem_Out[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[18]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[18]~output .bus_hold = "false";
defparam \Mem_Out[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[17]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[17]~output .bus_hold = "false";
defparam \Mem_Out[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[16]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[16]~output .bus_hold = "false";
defparam \Mem_Out[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[15]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[15]~output .bus_hold = "false";
defparam \Mem_Out[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[14]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[14]~output .bus_hold = "false";
defparam \Mem_Out[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[13]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[13]~output .bus_hold = "false";
defparam \Mem_Out[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[12]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[12]~output .bus_hold = "false";
defparam \Mem_Out[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[11]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[11]~output .bus_hold = "false";
defparam \Mem_Out[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[10]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[10]~output .bus_hold = "false";
defparam \Mem_Out[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[9]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[9]~output .bus_hold = "false";
defparam \Mem_Out[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[8]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[8]~output .bus_hold = "false";
defparam \Mem_Out[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[7]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[7]~output .bus_hold = "false";
defparam \Mem_Out[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[6]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[6]~output .bus_hold = "false";
defparam \Mem_Out[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[5]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[5]~output .bus_hold = "false";
defparam \Mem_Out[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[4]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[4]~output .bus_hold = "false";
defparam \Mem_Out[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[3]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[3]~output .bus_hold = "false";
defparam \Mem_Out[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[2]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[2]~output .bus_hold = "false";
defparam \Mem_Out[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[1]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[1]~output .bus_hold = "false";
defparam \Mem_Out[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[0]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[0]~output .bus_hold = "false";
defparam \Mem_Out[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \New_PC[10]~output (
	.i(\inst13|inst2|new_PC [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\New_PC[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \New_PC[10]~output .bus_hold = "false";
defparam \New_PC[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \New_PC[9]~output (
	.i(\inst13|inst2|new_PC [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\New_PC[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \New_PC[9]~output .bus_hold = "false";
defparam \New_PC[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \New_PC[8]~output (
	.i(\inst13|inst2|new_PC [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\New_PC[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \New_PC[8]~output .bus_hold = "false";
defparam \New_PC[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \New_PC[7]~output (
	.i(\inst13|inst2|new_PC [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\New_PC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \New_PC[7]~output .bus_hold = "false";
defparam \New_PC[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \New_PC[6]~output (
	.i(\inst13|inst2|new_PC [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\New_PC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \New_PC[6]~output .bus_hold = "false";
defparam \New_PC[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \New_PC[5]~output (
	.i(\inst13|inst2|new_PC [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\New_PC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \New_PC[5]~output .bus_hold = "false";
defparam \New_PC[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \New_PC[4]~output (
	.i(\inst13|inst2|new_PC [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\New_PC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \New_PC[4]~output .bus_hold = "false";
defparam \New_PC[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \New_PC[3]~output (
	.i(\inst13|inst2|new_PC [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\New_PC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \New_PC[3]~output .bus_hold = "false";
defparam \New_PC[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \New_PC[2]~output (
	.i(\inst13|inst2|new_PC [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\New_PC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \New_PC[2]~output .bus_hold = "false";
defparam \New_PC[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \New_PC[1]~output (
	.i(\inst13|inst2|new_PC [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\New_PC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \New_PC[1]~output .bus_hold = "false";
defparam \New_PC[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \New_PC[0]~output (
	.i(\inst13|inst2|new_PC [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\New_PC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \New_PC[0]~output .bus_hold = "false";
defparam \New_PC[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_A_Addr[9]~output (
	.i(\inst15|inst70~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_A_Addr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_A_Addr[9]~output .bus_hold = "false";
defparam \Pipe_A_Addr[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_A_Addr[8]~output (
	.i(\inst15|inst69~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_A_Addr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_A_Addr[8]~output .bus_hold = "false";
defparam \Pipe_A_Addr[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_A_Addr[7]~output (
	.i(\inst15|inst68~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_A_Addr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_A_Addr[7]~output .bus_hold = "false";
defparam \Pipe_A_Addr[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_A_Addr[6]~output (
	.i(\inst15|inst67~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_A_Addr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_A_Addr[6]~output .bus_hold = "false";
defparam \Pipe_A_Addr[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_A_Addr[5]~output (
	.i(\inst15|inst66~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_A_Addr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_A_Addr[5]~output .bus_hold = "false";
defparam \Pipe_A_Addr[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_A_Addr[4]~output (
	.i(\inst15|inst65~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_A_Addr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_A_Addr[4]~output .bus_hold = "false";
defparam \Pipe_A_Addr[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_A_Addr[3]~output (
	.i(\inst15|inst~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_A_Addr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_A_Addr[3]~output .bus_hold = "false";
defparam \Pipe_A_Addr[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_A_Addr[2]~output (
	.i(\inst15|inst1~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_A_Addr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_A_Addr[2]~output .bus_hold = "false";
defparam \Pipe_A_Addr[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_A_Addr[1]~output (
	.i(\inst15|inst2~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_A_Addr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_A_Addr[1]~output .bus_hold = "false";
defparam \Pipe_A_Addr[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_A_Addr[0]~output (
	.i(\inst15|inst3~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_A_Addr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_A_Addr[0]~output .bus_hold = "false";
defparam \Pipe_A_Addr[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_ALU_SH[5]~output (
	.i(\inst15|inst76~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_ALU_SH[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_ALU_SH[5]~output .bus_hold = "false";
defparam \Pipe_ALU_SH[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_ALU_SH[4]~output (
	.i(\inst15|inst80~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_ALU_SH[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_ALU_SH[4]~output .bus_hold = "false";
defparam \Pipe_ALU_SH[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_ALU_SH[3]~output (
	.i(\inst15|inst81~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_ALU_SH[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_ALU_SH[3]~output .bus_hold = "false";
defparam \Pipe_ALU_SH[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_ALU_SH[2]~output (
	.i(\inst15|inst82~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_ALU_SH[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_ALU_SH[2]~output .bus_hold = "false";
defparam \Pipe_ALU_SH[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_ALU_SH[1]~output (
	.i(\inst15|inst83~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_ALU_SH[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_ALU_SH[1]~output .bus_hold = "false";
defparam \Pipe_ALU_SH[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_ALU_SH[0]~output (
	.i(\inst15|inst84~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_ALU_SH[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_ALU_SH[0]~output .bus_hold = "false";
defparam \Pipe_ALU_SH[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_B_Reg[5]~output (
	.i(\inst15|inst11~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_B_Reg[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_B_Reg[5]~output .bus_hold = "false";
defparam \Pipe_B_Reg[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_B_Reg[4]~output (
	.i(\inst15|inst12~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_B_Reg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_B_Reg[4]~output .bus_hold = "false";
defparam \Pipe_B_Reg[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_B_Reg[3]~output (
	.i(\inst15|inst13~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_B_Reg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_B_Reg[3]~output .bus_hold = "false";
defparam \Pipe_B_Reg[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_B_Reg[2]~output (
	.i(\inst15|inst14~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_B_Reg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_B_Reg[2]~output .bus_hold = "false";
defparam \Pipe_B_Reg[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_B_Reg[1]~output (
	.i(\inst15|inst15~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_B_Reg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_B_Reg[1]~output .bus_hold = "false";
defparam \Pipe_B_Reg[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_B_Reg[0]~output (
	.i(\inst15|inst16~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_B_Reg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_B_Reg[0]~output .bus_hold = "false";
defparam \Pipe_B_Reg[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_C_Reg[5]~output (
	.i(\inst15|inst104~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_C_Reg[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_C_Reg[5]~output .bus_hold = "false";
defparam \Pipe_C_Reg[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_C_Reg[4]~output (
	.i(\inst15|inst105~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_C_Reg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_C_Reg[4]~output .bus_hold = "false";
defparam \Pipe_C_Reg[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_C_Reg[3]~output (
	.i(\inst15|inst106~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_C_Reg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_C_Reg[3]~output .bus_hold = "false";
defparam \Pipe_C_Reg[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_C_Reg[2]~output (
	.i(\inst15|inst107~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_C_Reg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_C_Reg[2]~output .bus_hold = "false";
defparam \Pipe_C_Reg[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_C_Reg[1]~output (
	.i(\inst15|inst108~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_C_Reg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_C_Reg[1]~output .bus_hold = "false";
defparam \Pipe_C_Reg[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_C_Reg[0]~output (
	.i(\inst15|inst109~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_C_Reg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_C_Reg[0]~output .bus_hold = "false";
defparam \Pipe_C_Reg[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_Mem_Reg[1]~output (
	.i(\inst15|inst17~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_Mem_Reg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_Mem_Reg[1]~output .bus_hold = "false";
defparam \Pipe_Mem_Reg[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_Mem_Reg[0]~output (
	.i(\inst15|inst18~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_Mem_Reg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_Mem_Reg[0]~output .bus_hold = "false";
defparam \Pipe_Mem_Reg[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_Type_Reg[6]~output (
	.i(\inst15|inst131~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_Type_Reg[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_Type_Reg[6]~output .bus_hold = "false";
defparam \Pipe_Type_Reg[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_Type_Reg[5]~output (
	.i(\inst15|inst132~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_Type_Reg[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_Type_Reg[5]~output .bus_hold = "false";
defparam \Pipe_Type_Reg[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_Type_Reg[4]~output (
	.i(\inst15|inst133~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_Type_Reg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_Type_Reg[4]~output .bus_hold = "false";
defparam \Pipe_Type_Reg[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_Type_Reg[3]~output (
	.i(\inst15|inst134~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_Type_Reg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_Type_Reg[3]~output .bus_hold = "false";
defparam \Pipe_Type_Reg[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_Type_Reg[2]~output (
	.i(\inst15|inst135~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_Type_Reg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_Type_Reg[2]~output .bus_hold = "false";
defparam \Pipe_Type_Reg[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_Type_Reg[1]~output (
	.i(\inst15|inst136~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_Type_Reg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_Type_Reg[1]~output .bus_hold = "false";
defparam \Pipe_Type_Reg[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_Type_Reg[0]~output (
	.i(\inst15|inst137~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_Type_Reg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_Type_Reg[0]~output .bus_hold = "false";
defparam \Pipe_Type_Reg[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Shft_Out[15]~output (
	.i(\inst4|inst|$00001|auto_generated|result_node[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Shft_Out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Shft_Out[15]~output .bus_hold = "false";
defparam \Shft_Out[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Shft_Out[14]~output (
	.i(\inst4|inst1|$00001|auto_generated|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Shft_Out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Shft_Out[14]~output .bus_hold = "false";
defparam \Shft_Out[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Shft_Out[13]~output (
	.i(\inst4|inst2|$00001|auto_generated|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Shft_Out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Shft_Out[13]~output .bus_hold = "false";
defparam \Shft_Out[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Shft_Out[12]~output (
	.i(\inst4|inst3|$00001|auto_generated|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Shft_Out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Shft_Out[12]~output .bus_hold = "false";
defparam \Shft_Out[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Shft_Out[11]~output (
	.i(\inst4|inst4|$00001|auto_generated|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Shft_Out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Shft_Out[11]~output .bus_hold = "false";
defparam \Shft_Out[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Shft_Out[10]~output (
	.i(\inst4|inst5|$00001|auto_generated|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Shft_Out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Shft_Out[10]~output .bus_hold = "false";
defparam \Shft_Out[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Shft_Out[9]~output (
	.i(\inst4|inst6|$00001|auto_generated|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Shft_Out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Shft_Out[9]~output .bus_hold = "false";
defparam \Shft_Out[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Shft_Out[8]~output (
	.i(\inst4|inst7|$00001|auto_generated|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Shft_Out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Shft_Out[8]~output .bus_hold = "false";
defparam \Shft_Out[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Shft_Out[7]~output (
	.i(\inst4|inst8|$00001|auto_generated|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Shft_Out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Shft_Out[7]~output .bus_hold = "false";
defparam \Shft_Out[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Shft_Out[6]~output (
	.i(\inst4|inst9|$00001|auto_generated|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Shft_Out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Shft_Out[6]~output .bus_hold = "false";
defparam \Shft_Out[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Shft_Out[5]~output (
	.i(\inst4|inst10|$00001|auto_generated|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Shft_Out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Shft_Out[5]~output .bus_hold = "false";
defparam \Shft_Out[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Shft_Out[4]~output (
	.i(\inst4|inst11|$00001|auto_generated|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Shft_Out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Shft_Out[4]~output .bus_hold = "false";
defparam \Shft_Out[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Shft_Out[3]~output (
	.i(\inst4|inst12|$00001|auto_generated|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Shft_Out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Shft_Out[3]~output .bus_hold = "false";
defparam \Shft_Out[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Shft_Out[2]~output (
	.i(\inst4|inst13|$00001|auto_generated|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Shft_Out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Shft_Out[2]~output .bus_hold = "false";
defparam \Shft_Out[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Shft_Out[1]~output (
	.i(\inst4|inst14|$00001|auto_generated|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Shft_Out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Shft_Out[1]~output .bus_hold = "false";
defparam \Shft_Out[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Shft_Out[0]~output (
	.i(\inst4|inst15|$00001|auto_generated|result_node[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Shft_Out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Shft_Out[0]~output .bus_hold = "false";
defparam \Shft_Out[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \W_OUT[15]~output (
	.i(\inst6|inst1|inst~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_OUT[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_OUT[15]~output .bus_hold = "false";
defparam \W_OUT[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \W_OUT[14]~output (
	.i(\inst6|inst1|inst18~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_OUT[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_OUT[14]~output .bus_hold = "false";
defparam \W_OUT[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \W_OUT[13]~output (
	.i(\inst6|inst1|inst19~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_OUT[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_OUT[13]~output .bus_hold = "false";
defparam \W_OUT[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \W_OUT[12]~output (
	.i(\inst6|inst1|inst20~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_OUT[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_OUT[12]~output .bus_hold = "false";
defparam \W_OUT[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \W_OUT[11]~output (
	.i(\inst6|inst1|inst22~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_OUT[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_OUT[11]~output .bus_hold = "false";
defparam \W_OUT[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \W_OUT[10]~output (
	.i(\inst6|inst1|inst23~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_OUT[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_OUT[10]~output .bus_hold = "false";
defparam \W_OUT[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \W_OUT[9]~output (
	.i(\inst6|inst1|inst24~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_OUT[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_OUT[9]~output .bus_hold = "false";
defparam \W_OUT[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \W_OUT[8]~output (
	.i(\inst6|inst1|inst25~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_OUT[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_OUT[8]~output .bus_hold = "false";
defparam \W_OUT[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \W_OUT[7]~output (
	.i(\inst6|inst1|inst26~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_OUT[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_OUT[7]~output .bus_hold = "false";
defparam \W_OUT[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \W_OUT[6]~output (
	.i(\inst6|inst1|inst27~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_OUT[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_OUT[6]~output .bus_hold = "false";
defparam \W_OUT[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \W_OUT[5]~output (
	.i(\inst6|inst1|inst28~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_OUT[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_OUT[5]~output .bus_hold = "false";
defparam \W_OUT[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \W_OUT[4]~output (
	.i(\inst6|inst1|inst29~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_OUT[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_OUT[4]~output .bus_hold = "false";
defparam \W_OUT[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \W_OUT[3]~output (
	.i(\inst6|inst1|inst30~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_OUT[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_OUT[3]~output .bus_hold = "false";
defparam \W_OUT[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \W_OUT[2]~output (
	.i(\inst6|inst1|inst31~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_OUT[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_OUT[2]~output .bus_hold = "false";
defparam \W_OUT[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \W_OUT[1]~output (
	.i(\inst6|inst1|inst32~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_OUT[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_OUT[1]~output .bus_hold = "false";
defparam \W_OUT[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \W_OUT[0]~output (
	.i(\inst6|inst1|inst33~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_OUT[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_OUT[0]~output .bus_hold = "false";
defparam \W_OUT[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \W_REAL[15]~output (
	.i(\inst6|inst70|inst1|result[15]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_REAL[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_REAL[15]~output .bus_hold = "false";
defparam \W_REAL[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \W_REAL[14]~output (
	.i(\inst6|inst70|inst1|result[14]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_REAL[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_REAL[14]~output .bus_hold = "false";
defparam \W_REAL[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \W_REAL[13]~output (
	.i(\inst6|inst70|inst1|result[13]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_REAL[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_REAL[13]~output .bus_hold = "false";
defparam \W_REAL[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \W_REAL[12]~output (
	.i(\inst6|inst70|inst1|result[12]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_REAL[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_REAL[12]~output .bus_hold = "false";
defparam \W_REAL[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \W_REAL[11]~output (
	.i(\inst6|inst70|inst1|result[11]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_REAL[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_REAL[11]~output .bus_hold = "false";
defparam \W_REAL[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \W_REAL[10]~output (
	.i(\inst6|inst70|inst1|result[10]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_REAL[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_REAL[10]~output .bus_hold = "false";
defparam \W_REAL[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \W_REAL[9]~output (
	.i(\inst6|inst70|inst1|result[9]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_REAL[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_REAL[9]~output .bus_hold = "false";
defparam \W_REAL[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \W_REAL[8]~output (
	.i(\inst6|inst70|inst1|result[8]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_REAL[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_REAL[8]~output .bus_hold = "false";
defparam \W_REAL[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \W_REAL[7]~output (
	.i(\inst6|inst70|inst1|result[7]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_REAL[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_REAL[7]~output .bus_hold = "false";
defparam \W_REAL[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \W_REAL[6]~output (
	.i(\inst6|inst70|inst1|result[6]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_REAL[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_REAL[6]~output .bus_hold = "false";
defparam \W_REAL[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \W_REAL[5]~output (
	.i(\inst6|inst70|inst1|result[5]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_REAL[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_REAL[5]~output .bus_hold = "false";
defparam \W_REAL[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \W_REAL[4]~output (
	.i(\inst6|inst70|inst1|result[4]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_REAL[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_REAL[4]~output .bus_hold = "false";
defparam \W_REAL[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \W_REAL[3]~output (
	.i(\inst6|inst70|inst1|result[3]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_REAL[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_REAL[3]~output .bus_hold = "false";
defparam \W_REAL[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \W_REAL[2]~output (
	.i(\inst6|inst70|inst1|result[2]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_REAL[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_REAL[2]~output .bus_hold = "false";
defparam \W_REAL[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \W_REAL[1]~output (
	.i(\inst6|inst70|inst1|result[1]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_REAL[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_REAL[1]~output .bus_hold = "false";
defparam \W_REAL[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \W_REAL[0]~output (
	.i(\inst6|inst70|inst1|result[0]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_REAL[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \W_REAL[0]~output .bus_hold = "false";
defparam \W_REAL[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_ibuf \Clock~input (
	.i(Clock),
	.ibar(gnd),
	.o(\Clock~input_o ));
// synopsys translate_off
defparam \Clock~input .bus_hold = "false";
defparam \Clock~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst14|altsyncram_component|auto_generated|rden_a_store~0 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|rden_a_store~0_combout  = !\inst15|inst147~q 

	.dataa(\inst15|inst147~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|rden_a_store~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|rden_a_store~0 .lut_mask = 16'h5555;
defparam \inst14|altsyncram_component|auto_generated|rden_a_store~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst14|altsyncram_component|auto_generated|rden_a_store (
	.clk(\Clock~input_o ),
	.d(\inst14|altsyncram_component|auto_generated|rden_a_store~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|rden_a_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|rden_a_store .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|rden_a_store .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0 (
// Equation(s):
// \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout  = (\inst14|altsyncram_component|auto_generated|rden_a_store~q ) # (!\inst15|inst147~q )

	.dataa(\inst14|altsyncram_component|auto_generated|rden_a_store~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|inst147~q ),
	.cin(gnd),
	.combout(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0 .lut_mask = 16'hAAFF;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|Add4~0 (
// Equation(s):
// \inst13|inst2|Add4~0_combout  = \inst13|inst2|new_PC [0] $ (VCC)
// \inst13|inst2|Add4~1  = CARRY(\inst13|inst2|new_PC [0])

	.dataa(\inst13|inst2|new_PC [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst13|inst2|Add4~0_combout ),
	.cout(\inst13|inst2|Add4~1 ));
// synopsys translate_off
defparam \inst13|inst2|Add4~0 .lut_mask = 16'h55AA;
defparam \inst13|inst2|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|Add4~2 (
// Equation(s):
// \inst13|inst2|Add4~2_combout  = (\inst13|inst2|new_PC [1] & (!\inst13|inst2|Add4~1 )) # (!\inst13|inst2|new_PC [1] & ((\inst13|inst2|Add4~1 ) # (GND)))
// \inst13|inst2|Add4~3  = CARRY((!\inst13|inst2|Add4~1 ) # (!\inst13|inst2|new_PC [1]))

	.dataa(\inst13|inst2|new_PC [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst2|Add4~1 ),
	.combout(\inst13|inst2|Add4~2_combout ),
	.cout(\inst13|inst2|Add4~3 ));
// synopsys translate_off
defparam \inst13|inst2|Add4~2 .lut_mask = 16'h5A5F;
defparam \inst13|inst2|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|Add4~4 (
// Equation(s):
// \inst13|inst2|Add4~4_combout  = (\inst13|inst2|new_PC [2] & (\inst13|inst2|Add4~3  $ (GND))) # (!\inst13|inst2|new_PC [2] & (!\inst13|inst2|Add4~3  & VCC))
// \inst13|inst2|Add4~5  = CARRY((\inst13|inst2|new_PC [2] & !\inst13|inst2|Add4~3 ))

	.dataa(\inst13|inst2|new_PC [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst2|Add4~3 ),
	.combout(\inst13|inst2|Add4~4_combout ),
	.cout(\inst13|inst2|Add4~5 ));
// synopsys translate_off
defparam \inst13|inst2|Add4~4 .lut_mask = 16'hA50A;
defparam \inst13|inst2|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|Add4~6 (
// Equation(s):
// \inst13|inst2|Add4~6_combout  = (\inst13|inst2|new_PC [3] & (!\inst13|inst2|Add4~5 )) # (!\inst13|inst2|new_PC [3] & ((\inst13|inst2|Add4~5 ) # (GND)))
// \inst13|inst2|Add4~7  = CARRY((!\inst13|inst2|Add4~5 ) # (!\inst13|inst2|new_PC [3]))

	.dataa(\inst13|inst2|new_PC [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst2|Add4~5 ),
	.combout(\inst13|inst2|Add4~6_combout ),
	.cout(\inst13|inst2|Add4~7 ));
// synopsys translate_off
defparam \inst13|inst2|Add4~6 .lut_mask = 16'h5A5F;
defparam \inst13|inst2|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|Add4~8 (
// Equation(s):
// \inst13|inst2|Add4~8_combout  = (\inst13|inst2|new_PC [4] & (\inst13|inst2|Add4~7  $ (GND))) # (!\inst13|inst2|new_PC [4] & (!\inst13|inst2|Add4~7  & VCC))
// \inst13|inst2|Add4~9  = CARRY((\inst13|inst2|new_PC [4] & !\inst13|inst2|Add4~7 ))

	.dataa(\inst13|inst2|new_PC [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst2|Add4~7 ),
	.combout(\inst13|inst2|Add4~8_combout ),
	.cout(\inst13|inst2|Add4~9 ));
// synopsys translate_off
defparam \inst13|inst2|Add4~8 .lut_mask = 16'hA50A;
defparam \inst13|inst2|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT3[1]~10 (
// Equation(s):
// \inst13|inst2|SHFT3[1]~10_combout  = \inst13|inst2|new_PC [1] $ (VCC)
// \inst13|inst2|SHFT3[1]~11  = CARRY(\inst13|inst2|new_PC [1])

	.dataa(\inst13|inst2|new_PC [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst13|inst2|SHFT3[1]~10_combout ),
	.cout(\inst13|inst2|SHFT3[1]~11 ));
// synopsys translate_off
defparam \inst13|inst2|SHFT3[1]~10 .lut_mask = 16'h55AA;
defparam \inst13|inst2|SHFT3[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT3[2]~12 (
// Equation(s):
// \inst13|inst2|SHFT3[2]~12_combout  = (\inst13|inst2|new_PC [2] & (\inst13|inst2|SHFT3[1]~11  & VCC)) # (!\inst13|inst2|new_PC [2] & (!\inst13|inst2|SHFT3[1]~11 ))
// \inst13|inst2|SHFT3[2]~13  = CARRY((!\inst13|inst2|new_PC [2] & !\inst13|inst2|SHFT3[1]~11 ))

	.dataa(\inst13|inst2|new_PC [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst2|SHFT3[1]~11 ),
	.combout(\inst13|inst2|SHFT3[2]~12_combout ),
	.cout(\inst13|inst2|SHFT3[2]~13 ));
// synopsys translate_off
defparam \inst13|inst2|SHFT3[2]~12 .lut_mask = 16'hA505;
defparam \inst13|inst2|SHFT3[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT3[3]~14 (
// Equation(s):
// \inst13|inst2|SHFT3[3]~14_combout  = (\inst13|inst2|new_PC [3] & ((GND) # (!\inst13|inst2|SHFT3[2]~13 ))) # (!\inst13|inst2|new_PC [3] & (\inst13|inst2|SHFT3[2]~13  $ (GND)))
// \inst13|inst2|SHFT3[3]~15  = CARRY((\inst13|inst2|new_PC [3]) # (!\inst13|inst2|SHFT3[2]~13 ))

	.dataa(\inst13|inst2|new_PC [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst2|SHFT3[2]~13 ),
	.combout(\inst13|inst2|SHFT3[3]~14_combout ),
	.cout(\inst13|inst2|SHFT3[3]~15 ));
// synopsys translate_off
defparam \inst13|inst2|SHFT3[3]~14 .lut_mask = 16'h5AAF;
defparam \inst13|inst2|SHFT3[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT3[4]~16 (
// Equation(s):
// \inst13|inst2|SHFT3[4]~16_combout  = (\inst13|inst2|new_PC [4] & (\inst13|inst2|SHFT3[3]~15  & VCC)) # (!\inst13|inst2|new_PC [4] & (!\inst13|inst2|SHFT3[3]~15 ))
// \inst13|inst2|SHFT3[4]~17  = CARRY((!\inst13|inst2|new_PC [4] & !\inst13|inst2|SHFT3[3]~15 ))

	.dataa(\inst13|inst2|new_PC [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst2|SHFT3[3]~15 ),
	.combout(\inst13|inst2|SHFT3[4]~16_combout ),
	.cout(\inst13|inst2|SHFT3[4]~17 ));
// synopsys translate_off
defparam \inst13|inst2|SHFT3[4]~16 .lut_mask = 16'hA505;
defparam \inst13|inst2|SHFT3[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT3[5]~18 (
// Equation(s):
// \inst13|inst2|SHFT3[5]~18_combout  = (\inst13|inst2|new_PC [5] & ((GND) # (!\inst13|inst2|SHFT3[4]~17 ))) # (!\inst13|inst2|new_PC [5] & (\inst13|inst2|SHFT3[4]~17  $ (GND)))
// \inst13|inst2|SHFT3[5]~19  = CARRY((\inst13|inst2|new_PC [5]) # (!\inst13|inst2|SHFT3[4]~17 ))

	.dataa(\inst13|inst2|new_PC [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst2|SHFT3[4]~17 ),
	.combout(\inst13|inst2|SHFT3[5]~18_combout ),
	.cout(\inst13|inst2|SHFT3[5]~19 ));
// synopsys translate_off
defparam \inst13|inst2|SHFT3[5]~18 .lut_mask = 16'h5AAF;
defparam \inst13|inst2|SHFT3[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT3[6]~20 (
// Equation(s):
// \inst13|inst2|SHFT3[6]~20_combout  = (\inst13|inst2|new_PC [6] & (\inst13|inst2|SHFT3[5]~19  & VCC)) # (!\inst13|inst2|new_PC [6] & (!\inst13|inst2|SHFT3[5]~19 ))
// \inst13|inst2|SHFT3[6]~21  = CARRY((!\inst13|inst2|new_PC [6] & !\inst13|inst2|SHFT3[5]~19 ))

	.dataa(\inst13|inst2|new_PC [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst2|SHFT3[5]~19 ),
	.combout(\inst13|inst2|SHFT3[6]~20_combout ),
	.cout(\inst13|inst2|SHFT3[6]~21 ));
// synopsys translate_off
defparam \inst13|inst2|SHFT3[6]~20 .lut_mask = 16'hA505;
defparam \inst13|inst2|SHFT3[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst21|inst6|out[0] (
	.clk(\Clock~input_o ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|inst6|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|inst6|out[0] .is_wysiwyg = "true";
defparam \inst21|inst6|out[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT3[7]~22 (
// Equation(s):
// \inst13|inst2|SHFT3[7]~22_combout  = (\inst13|inst2|new_PC [7] & ((GND) # (!\inst13|inst2|SHFT3[6]~21 ))) # (!\inst13|inst2|new_PC [7] & (\inst13|inst2|SHFT3[6]~21  $ (GND)))
// \inst13|inst2|SHFT3[7]~23  = CARRY((\inst13|inst2|new_PC [7]) # (!\inst13|inst2|SHFT3[6]~21 ))

	.dataa(\inst13|inst2|new_PC [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst2|SHFT3[6]~21 ),
	.combout(\inst13|inst2|SHFT3[7]~22_combout ),
	.cout(\inst13|inst2|SHFT3[7]~23 ));
// synopsys translate_off
defparam \inst13|inst2|SHFT3[7]~22 .lut_mask = 16'h5AAF;
defparam \inst13|inst2|SHFT3[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT3[8]~24 (
// Equation(s):
// \inst13|inst2|SHFT3[8]~24_combout  = (\inst13|inst2|new_PC [8] & (\inst13|inst2|SHFT3[7]~23  & VCC)) # (!\inst13|inst2|new_PC [8] & (!\inst13|inst2|SHFT3[7]~23 ))
// \inst13|inst2|SHFT3[8]~25  = CARRY((!\inst13|inst2|new_PC [8] & !\inst13|inst2|SHFT3[7]~23 ))

	.dataa(\inst13|inst2|new_PC [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst2|SHFT3[7]~23 ),
	.combout(\inst13|inst2|SHFT3[8]~24_combout ),
	.cout(\inst13|inst2|SHFT3[8]~25 ));
// synopsys translate_off
defparam \inst13|inst2|SHFT3[8]~24 .lut_mask = 16'hA505;
defparam \inst13|inst2|SHFT3[8]~24 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst13|inst5|inst3 (
	.clk(\Clock~input_o ),
	.d(\inst13|inst5|inst2~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst5|inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst5|inst3 .is_wysiwyg = "true";
defparam \inst13|inst5|inst3 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst5|inst (
// Equation(s):
// \inst13|inst5|inst~combout  = (\inst15|inst147~q ) # (((!\inst13|inst5|inst3~q ) # (!\inst13|inst5|inst2~q )) # (!\inst13|inst5|inst9~0_combout ))

	.dataa(\inst15|inst147~q ),
	.datab(\inst13|inst5|inst9~0_combout ),
	.datac(\inst13|inst5|inst2~q ),
	.datad(\inst13|inst5|inst3~q ),
	.cin(gnd),
	.combout(\inst13|inst5|inst~combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst5|inst .lut_mask = 16'hBFFF;
defparam \inst13|inst5|inst .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst5|inst2 (
	.clk(\Clock~input_o ),
	.d(\inst13|inst5|inst~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst5|inst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst5|inst2 .is_wysiwyg = "true";
defparam \inst13|inst5|inst2 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst5|inst9~1 (
// Equation(s):
// \inst13|inst5|inst9~1_combout  = (\inst13|inst5|inst2~q  & \inst13|inst5|inst3~q )

	.dataa(\inst13|inst5|inst2~q ),
	.datab(\inst13|inst5|inst3~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst13|inst5|inst9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst5|inst9~1 .lut_mask = 16'h8888;
defparam \inst13|inst5|inst9~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT0~2 (
// Equation(s):
// \inst13|inst2|SHFT0~2_combout  = (\inst13|inst5|inst9~0_combout  & (\inst13|inst5|inst9~1_combout  & (\inst13|inst2|SHFT1 [8] & !\inst15|inst147~q )))

	.dataa(\inst13|inst5|inst9~0_combout ),
	.datab(\inst13|inst5|inst9~1_combout ),
	.datac(\inst13|inst2|SHFT1 [8]),
	.datad(\inst15|inst147~q ),
	.cin(gnd),
	.combout(\inst13|inst2|SHFT0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|SHFT0~2 .lut_mask = 16'h0080;
defparam \inst13|inst2|SHFT0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT3[9]~26 (
// Equation(s):
// \inst13|inst2|SHFT3[9]~26_combout  = (\inst13|inst2|new_PC [9] & ((GND) # (!\inst13|inst2|SHFT3[8]~25 ))) # (!\inst13|inst2|new_PC [9] & (\inst13|inst2|SHFT3[8]~25  $ (GND)))
// \inst13|inst2|SHFT3[9]~27  = CARRY((\inst13|inst2|new_PC [9]) # (!\inst13|inst2|SHFT3[8]~25 ))

	.dataa(\inst13|inst2|new_PC [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst2|SHFT3[8]~25 ),
	.combout(\inst13|inst2|SHFT3[9]~26_combout ),
	.cout(\inst13|inst2|SHFT3[9]~27 ));
// synopsys translate_off
defparam \inst13|inst2|SHFT3[9]~26 .lut_mask = 16'h5AAF;
defparam \inst13|inst2|SHFT3[9]~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT3[10]~28 (
// Equation(s):
// \inst13|inst2|SHFT3[10]~28_combout  = \inst13|inst2|new_PC [10] $ (!\inst13|inst2|SHFT3[9]~27 )

	.dataa(\inst13|inst2|new_PC [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst13|inst2|SHFT3[9]~27 ),
	.combout(\inst13|inst2|SHFT3[10]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|SHFT3[10]~28 .lut_mask = 16'hA5A5;
defparam \inst13|inst2|SHFT3[10]~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT0~0 (
// Equation(s):
// \inst13|inst2|SHFT0~0_combout  = (\inst13|inst5|inst9~0_combout  & (\inst13|inst5|inst9~1_combout  & (\inst13|inst2|SHFT1 [10] & !\inst15|inst147~q )))

	.dataa(\inst13|inst5|inst9~0_combout ),
	.datab(\inst13|inst5|inst9~1_combout ),
	.datac(\inst13|inst2|SHFT1 [10]),
	.datad(\inst15|inst147~q ),
	.cin(gnd),
	.combout(\inst13|inst2|SHFT0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|SHFT0~0 .lut_mask = 16'h0080;
defparam \inst13|inst2|SHFT0~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|SHFT0[10] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT0[10] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT0[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT1~0 (
// Equation(s):
// \inst13|inst2|SHFT1~0_combout  = (\inst13|inst5|inst~combout  & (\inst13|inst2|SHFT0 [10])) # (!\inst13|inst5|inst~combout  & ((\inst13|inst2|SHFT2 [10])))

	.dataa(\inst13|inst2|SHFT0 [10]),
	.datab(\inst13|inst2|SHFT2 [10]),
	.datac(gnd),
	.datad(\inst13|inst5|inst~combout ),
	.cin(gnd),
	.combout(\inst13|inst2|SHFT1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|SHFT1~0 .lut_mask = 16'hAACC;
defparam \inst13|inst2|SHFT1~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|SHFT1[10] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT1[10] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT1[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT2~0 (
// Equation(s):
// \inst13|inst2|SHFT2~0_combout  = (\inst13|inst5|inst~combout  & (\inst13|inst2|SHFT1 [10])) # (!\inst13|inst5|inst~combout  & ((\inst13|inst2|SHFT3 [10])))

	.dataa(\inst13|inst2|SHFT1 [10]),
	.datab(\inst13|inst2|SHFT3 [10]),
	.datac(gnd),
	.datad(\inst13|inst5|inst~combout ),
	.cin(gnd),
	.combout(\inst13|inst2|SHFT2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|SHFT2~0 .lut_mask = 16'hAACC;
defparam \inst13|inst2|SHFT2~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|SHFT2[10] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT2[10] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT2[10] .power_up = "low";
// synopsys translate_on

dffeas \inst13|inst2|SHFT3[10] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT3[10]~28_combout ),
	.asdata(\inst13|inst2|SHFT2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst13|inst5|inst~combout ),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT3[10] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT3[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT0~1 (
// Equation(s):
// \inst13|inst2|SHFT0~1_combout  = (\inst13|inst5|inst9~0_combout  & (\inst13|inst5|inst9~1_combout  & (\inst13|inst2|SHFT1 [9] & !\inst15|inst147~q )))

	.dataa(\inst13|inst5|inst9~0_combout ),
	.datab(\inst13|inst5|inst9~1_combout ),
	.datac(\inst13|inst2|SHFT1 [9]),
	.datad(\inst15|inst147~q ),
	.cin(gnd),
	.combout(\inst13|inst2|SHFT0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|SHFT0~1 .lut_mask = 16'h0080;
defparam \inst13|inst2|SHFT0~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|SHFT0[9] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT0[9] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT0[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT1~1 (
// Equation(s):
// \inst13|inst2|SHFT1~1_combout  = (\inst13|inst5|inst~combout  & (\inst13|inst2|SHFT0 [9])) # (!\inst13|inst5|inst~combout  & ((\inst13|inst2|SHFT2 [9])))

	.dataa(\inst13|inst2|SHFT0 [9]),
	.datab(\inst13|inst2|SHFT2 [9]),
	.datac(gnd),
	.datad(\inst13|inst5|inst~combout ),
	.cin(gnd),
	.combout(\inst13|inst2|SHFT1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|SHFT1~1 .lut_mask = 16'hAACC;
defparam \inst13|inst2|SHFT1~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|SHFT1[9] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT1[9] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT1[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT2~1 (
// Equation(s):
// \inst13|inst2|SHFT2~1_combout  = (\inst13|inst5|inst~combout  & (\inst13|inst2|SHFT1 [9])) # (!\inst13|inst5|inst~combout  & ((\inst13|inst2|SHFT3 [9])))

	.dataa(\inst13|inst2|SHFT1 [9]),
	.datab(\inst13|inst2|SHFT3 [9]),
	.datac(gnd),
	.datad(\inst13|inst5|inst~combout ),
	.cin(gnd),
	.combout(\inst13|inst2|SHFT2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|SHFT2~1 .lut_mask = 16'hAACC;
defparam \inst13|inst2|SHFT2~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|SHFT2[9] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT2[9] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT2[9] .power_up = "low";
// synopsys translate_on

dffeas \inst13|inst2|SHFT3[9] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT3[9]~26_combout ),
	.asdata(\inst13|inst2|SHFT2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst13|inst5|inst~combout ),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT3[9] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT3[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT0~3 (
// Equation(s):
// \inst13|inst2|SHFT0~3_combout  = (\inst13|inst5|inst9~0_combout  & (\inst13|inst5|inst9~1_combout  & (\inst13|inst2|SHFT1 [7] & !\inst15|inst147~q )))

	.dataa(\inst13|inst5|inst9~0_combout ),
	.datab(\inst13|inst5|inst9~1_combout ),
	.datac(\inst13|inst2|SHFT1 [7]),
	.datad(\inst15|inst147~q ),
	.cin(gnd),
	.combout(\inst13|inst2|SHFT0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|SHFT0~3 .lut_mask = 16'h0080;
defparam \inst13|inst2|SHFT0~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|SHFT0[7] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT0[7] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT0[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT1~3 (
// Equation(s):
// \inst13|inst2|SHFT1~3_combout  = (\inst13|inst5|inst~combout  & (\inst13|inst2|SHFT0 [7])) # (!\inst13|inst5|inst~combout  & ((\inst13|inst2|SHFT2 [7])))

	.dataa(\inst13|inst2|SHFT0 [7]),
	.datab(\inst13|inst2|SHFT2 [7]),
	.datac(gnd),
	.datad(\inst13|inst5|inst~combout ),
	.cin(gnd),
	.combout(\inst13|inst2|SHFT1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|SHFT1~3 .lut_mask = 16'hAACC;
defparam \inst13|inst2|SHFT1~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|SHFT1[7] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT1[7] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT1[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT2~3 (
// Equation(s):
// \inst13|inst2|SHFT2~3_combout  = (\inst13|inst5|inst~combout  & (\inst13|inst2|SHFT1 [7])) # (!\inst13|inst5|inst~combout  & ((\inst13|inst2|SHFT3 [7])))

	.dataa(\inst13|inst2|SHFT1 [7]),
	.datab(\inst13|inst2|SHFT3 [7]),
	.datac(gnd),
	.datad(\inst13|inst5|inst~combout ),
	.cin(gnd),
	.combout(\inst13|inst2|SHFT2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|SHFT2~3 .lut_mask = 16'hAACC;
defparam \inst13|inst2|SHFT2~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|SHFT2[7] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT2[7] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT2[7] .power_up = "low";
// synopsys translate_on

dffeas \inst13|inst2|SHFT3[7] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT3[7]~22_combout ),
	.asdata(\inst13|inst2|SHFT2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst13|inst5|inst~combout ),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT3[7] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT3[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT0~5 (
// Equation(s):
// \inst13|inst2|SHFT0~5_combout  = (\inst13|inst5|inst9~0_combout  & (\inst13|inst5|inst9~1_combout  & (\inst13|inst2|SHFT1 [5] & !\inst15|inst147~q )))

	.dataa(\inst13|inst5|inst9~0_combout ),
	.datab(\inst13|inst5|inst9~1_combout ),
	.datac(\inst13|inst2|SHFT1 [5]),
	.datad(\inst15|inst147~q ),
	.cin(gnd),
	.combout(\inst13|inst2|SHFT0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|SHFT0~5 .lut_mask = 16'h0080;
defparam \inst13|inst2|SHFT0~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|SHFT0[5] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT0[5] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT0[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT1~5 (
// Equation(s):
// \inst13|inst2|SHFT1~5_combout  = (\inst13|inst5|inst~combout  & (\inst13|inst2|SHFT0 [5])) # (!\inst13|inst5|inst~combout  & ((\inst13|inst2|SHFT2 [5])))

	.dataa(\inst13|inst2|SHFT0 [5]),
	.datab(\inst13|inst2|SHFT2 [5]),
	.datac(gnd),
	.datad(\inst13|inst5|inst~combout ),
	.cin(gnd),
	.combout(\inst13|inst2|SHFT1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|SHFT1~5 .lut_mask = 16'hAACC;
defparam \inst13|inst2|SHFT1~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|SHFT1[5] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT1[5] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT1[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT2~5 (
// Equation(s):
// \inst13|inst2|SHFT2~5_combout  = (\inst13|inst5|inst~combout  & (\inst13|inst2|SHFT1 [5])) # (!\inst13|inst5|inst~combout  & ((\inst13|inst2|SHFT3 [5])))

	.dataa(\inst13|inst2|SHFT1 [5]),
	.datab(\inst13|inst2|SHFT3 [5]),
	.datac(gnd),
	.datad(\inst13|inst5|inst~combout ),
	.cin(gnd),
	.combout(\inst13|inst2|SHFT2~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|SHFT2~5 .lut_mask = 16'hAACC;
defparam \inst13|inst2|SHFT2~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|SHFT2[5] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT2~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT2[5] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT2[5] .power_up = "low";
// synopsys translate_on

dffeas \inst13|inst2|SHFT3[5] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT3[5]~18_combout ),
	.asdata(\inst13|inst2|SHFT2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst13|inst5|inst~combout ),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT3[5] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT3[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT0~6 (
// Equation(s):
// \inst13|inst2|SHFT0~6_combout  = (\inst13|inst5|inst9~0_combout  & (\inst13|inst5|inst9~1_combout  & (\inst13|inst2|SHFT1 [4] & !\inst15|inst147~q )))

	.dataa(\inst13|inst5|inst9~0_combout ),
	.datab(\inst13|inst5|inst9~1_combout ),
	.datac(\inst13|inst2|SHFT1 [4]),
	.datad(\inst15|inst147~q ),
	.cin(gnd),
	.combout(\inst13|inst2|SHFT0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|SHFT0~6 .lut_mask = 16'h0080;
defparam \inst13|inst2|SHFT0~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|SHFT0[4] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT0[4] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT0[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT1~6 (
// Equation(s):
// \inst13|inst2|SHFT1~6_combout  = (\inst13|inst5|inst~combout  & (\inst13|inst2|SHFT0 [4])) # (!\inst13|inst5|inst~combout  & ((\inst13|inst2|SHFT2 [4])))

	.dataa(\inst13|inst2|SHFT0 [4]),
	.datab(\inst13|inst2|SHFT2 [4]),
	.datac(gnd),
	.datad(\inst13|inst5|inst~combout ),
	.cin(gnd),
	.combout(\inst13|inst2|SHFT1~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|SHFT1~6 .lut_mask = 16'hAACC;
defparam \inst13|inst2|SHFT1~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|SHFT1[4] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT1[4] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT1[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT2~6 (
// Equation(s):
// \inst13|inst2|SHFT2~6_combout  = (\inst13|inst5|inst~combout  & (\inst13|inst2|SHFT1 [4])) # (!\inst13|inst5|inst~combout  & ((\inst13|inst2|SHFT3 [4])))

	.dataa(\inst13|inst2|SHFT1 [4]),
	.datab(\inst13|inst2|SHFT3 [4]),
	.datac(gnd),
	.datad(\inst13|inst5|inst~combout ),
	.cin(gnd),
	.combout(\inst13|inst2|SHFT2~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|SHFT2~6 .lut_mask = 16'hAACC;
defparam \inst13|inst2|SHFT2~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|SHFT2[4] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT2[4] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT2[4] .power_up = "low";
// synopsys translate_on

dffeas \inst13|inst2|SHFT3[4] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT3[4]~16_combout ),
	.asdata(\inst13|inst2|SHFT2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst13|inst5|inst~combout ),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT3[4] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT3[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT0~7 (
// Equation(s):
// \inst13|inst2|SHFT0~7_combout  = (\inst13|inst5|inst9~0_combout  & (\inst13|inst5|inst9~1_combout  & (\inst13|inst2|SHFT1 [3] & !\inst15|inst147~q )))

	.dataa(\inst13|inst5|inst9~0_combout ),
	.datab(\inst13|inst5|inst9~1_combout ),
	.datac(\inst13|inst2|SHFT1 [3]),
	.datad(\inst15|inst147~q ),
	.cin(gnd),
	.combout(\inst13|inst2|SHFT0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|SHFT0~7 .lut_mask = 16'h0080;
defparam \inst13|inst2|SHFT0~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|SHFT0[3] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT0~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT0[3] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT0[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT1~7 (
// Equation(s):
// \inst13|inst2|SHFT1~7_combout  = (\inst13|inst5|inst~combout  & (\inst13|inst2|SHFT0 [3])) # (!\inst13|inst5|inst~combout  & ((\inst13|inst2|SHFT2 [3])))

	.dataa(\inst13|inst2|SHFT0 [3]),
	.datab(\inst13|inst2|SHFT2 [3]),
	.datac(gnd),
	.datad(\inst13|inst5|inst~combout ),
	.cin(gnd),
	.combout(\inst13|inst2|SHFT1~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|SHFT1~7 .lut_mask = 16'hAACC;
defparam \inst13|inst2|SHFT1~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|SHFT1[3] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT1~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT1[3] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT1[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT2~7 (
// Equation(s):
// \inst13|inst2|SHFT2~7_combout  = (\inst13|inst5|inst~combout  & (\inst13|inst2|SHFT1 [3])) # (!\inst13|inst5|inst~combout  & ((\inst13|inst2|SHFT3 [3])))

	.dataa(\inst13|inst2|SHFT1 [3]),
	.datab(\inst13|inst2|SHFT3 [3]),
	.datac(gnd),
	.datad(\inst13|inst5|inst~combout ),
	.cin(gnd),
	.combout(\inst13|inst2|SHFT2~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|SHFT2~7 .lut_mask = 16'hAACC;
defparam \inst13|inst2|SHFT2~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|SHFT2[3] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT2~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT2[3] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT2[3] .power_up = "low";
// synopsys translate_on

dffeas \inst13|inst2|SHFT3[3] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT3[3]~14_combout ),
	.asdata(\inst13|inst2|SHFT2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst13|inst5|inst~combout ),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT3[3] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT3[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT0~8 (
// Equation(s):
// \inst13|inst2|SHFT0~8_combout  = (\inst13|inst5|inst9~0_combout  & (\inst13|inst5|inst9~1_combout  & (\inst13|inst2|SHFT1 [2] & !\inst15|inst147~q )))

	.dataa(\inst13|inst5|inst9~0_combout ),
	.datab(\inst13|inst5|inst9~1_combout ),
	.datac(\inst13|inst2|SHFT1 [2]),
	.datad(\inst15|inst147~q ),
	.cin(gnd),
	.combout(\inst13|inst2|SHFT0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|SHFT0~8 .lut_mask = 16'h0080;
defparam \inst13|inst2|SHFT0~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|SHFT0[2] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT0[2] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT0[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT1~8 (
// Equation(s):
// \inst13|inst2|SHFT1~8_combout  = (\inst13|inst5|inst~combout  & (\inst13|inst2|SHFT0 [2])) # (!\inst13|inst5|inst~combout  & ((\inst13|inst2|SHFT2 [2])))

	.dataa(\inst13|inst2|SHFT0 [2]),
	.datab(\inst13|inst2|SHFT2 [2]),
	.datac(gnd),
	.datad(\inst13|inst5|inst~combout ),
	.cin(gnd),
	.combout(\inst13|inst2|SHFT1~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|SHFT1~8 .lut_mask = 16'hAACC;
defparam \inst13|inst2|SHFT1~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|SHFT1[2] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT1[2] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT1[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT2~8 (
// Equation(s):
// \inst13|inst2|SHFT2~8_combout  = (\inst13|inst5|inst~combout  & (\inst13|inst2|SHFT1 [2])) # (!\inst13|inst5|inst~combout  & ((\inst13|inst2|SHFT3 [2])))

	.dataa(\inst13|inst2|SHFT1 [2]),
	.datab(\inst13|inst2|SHFT3 [2]),
	.datac(gnd),
	.datad(\inst13|inst5|inst~combout ),
	.cin(gnd),
	.combout(\inst13|inst2|SHFT2~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|SHFT2~8 .lut_mask = 16'hAACC;
defparam \inst13|inst2|SHFT2~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|SHFT2[2] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT2~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT2[2] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT2[2] .power_up = "low";
// synopsys translate_on

dffeas \inst13|inst2|SHFT3[2] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT3[2]~12_combout ),
	.asdata(\inst13|inst2|SHFT2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst13|inst5|inst~combout ),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT3[2] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT3[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT0~9 (
// Equation(s):
// \inst13|inst2|SHFT0~9_combout  = (\inst13|inst5|inst9~0_combout  & (\inst13|inst5|inst9~1_combout  & (\inst13|inst2|SHFT1 [1] & !\inst15|inst147~q )))

	.dataa(\inst13|inst5|inst9~0_combout ),
	.datab(\inst13|inst5|inst9~1_combout ),
	.datac(\inst13|inst2|SHFT1 [1]),
	.datad(\inst15|inst147~q ),
	.cin(gnd),
	.combout(\inst13|inst2|SHFT0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|SHFT0~9 .lut_mask = 16'h0080;
defparam \inst13|inst2|SHFT0~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|SHFT0[1] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT0~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT0[1] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT0[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT1~9 (
// Equation(s):
// \inst13|inst2|SHFT1~9_combout  = (\inst13|inst5|inst~combout  & (\inst13|inst2|SHFT0 [1])) # (!\inst13|inst5|inst~combout  & ((\inst13|inst2|SHFT2 [1])))

	.dataa(\inst13|inst2|SHFT0 [1]),
	.datab(\inst13|inst2|SHFT2 [1]),
	.datac(gnd),
	.datad(\inst13|inst5|inst~combout ),
	.cin(gnd),
	.combout(\inst13|inst2|SHFT1~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|SHFT1~9 .lut_mask = 16'hAACC;
defparam \inst13|inst2|SHFT1~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|SHFT1[1] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT1~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT1[1] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT1[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT2~9 (
// Equation(s):
// \inst13|inst2|SHFT2~9_combout  = (\inst13|inst5|inst~combout  & (\inst13|inst2|SHFT1 [1])) # (!\inst13|inst5|inst~combout  & ((\inst13|inst2|SHFT3 [1])))

	.dataa(\inst13|inst2|SHFT1 [1]),
	.datab(\inst13|inst2|SHFT3 [1]),
	.datac(gnd),
	.datad(\inst13|inst5|inst~combout ),
	.cin(gnd),
	.combout(\inst13|inst2|SHFT2~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|SHFT2~9 .lut_mask = 16'hAACC;
defparam \inst13|inst2|SHFT2~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|SHFT2[1] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT2~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT2[1] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT2[1] .power_up = "low";
// synopsys translate_on

dffeas \inst13|inst2|SHFT3[1] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT3[1]~10_combout ),
	.asdata(\inst13|inst2|SHFT2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst13|inst5|inst~combout ),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT3[1] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT3[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT0~10 (
// Equation(s):
// \inst13|inst2|SHFT0~10_combout  = (\inst13|inst5|inst9~0_combout  & (\inst13|inst5|inst9~1_combout  & (\inst13|inst2|SHFT1 [0] & !\inst15|inst147~q )))

	.dataa(\inst13|inst5|inst9~0_combout ),
	.datab(\inst13|inst5|inst9~1_combout ),
	.datac(\inst13|inst2|SHFT1 [0]),
	.datad(\inst15|inst147~q ),
	.cin(gnd),
	.combout(\inst13|inst2|SHFT0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|SHFT0~10 .lut_mask = 16'h0080;
defparam \inst13|inst2|SHFT0~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|SHFT0[0] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT0[0] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT0[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT1~10 (
// Equation(s):
// \inst13|inst2|SHFT1~10_combout  = (\inst13|inst5|inst~combout  & (\inst13|inst2|SHFT0 [0])) # (!\inst13|inst5|inst~combout  & ((\inst13|inst2|SHFT2 [0])))

	.dataa(\inst13|inst2|SHFT0 [0]),
	.datab(\inst13|inst2|SHFT2 [0]),
	.datac(gnd),
	.datad(\inst13|inst5|inst~combout ),
	.cin(gnd),
	.combout(\inst13|inst2|SHFT1~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|SHFT1~10 .lut_mask = 16'hAACC;
defparam \inst13|inst2|SHFT1~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|SHFT1[0] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT1[0] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT1[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT2~10 (
// Equation(s):
// \inst13|inst2|SHFT2~10_combout  = (\inst13|inst5|inst~combout  & (\inst13|inst2|SHFT1 [0])) # (!\inst13|inst5|inst~combout  & ((\inst13|inst2|SHFT3 [0])))

	.dataa(\inst13|inst2|SHFT1 [0]),
	.datab(\inst13|inst2|SHFT3 [0]),
	.datac(gnd),
	.datad(\inst13|inst5|inst~combout ),
	.cin(gnd),
	.combout(\inst13|inst2|SHFT2~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|SHFT2~10 .lut_mask = 16'hAACC;
defparam \inst13|inst2|SHFT2~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|SHFT2[0] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT2~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT2[0] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT2[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT3~33 (
// Equation(s):
// \inst13|inst2|SHFT3~33_combout  = (\inst13|inst5|inst~combout  & (\inst13|inst2|SHFT2 [0])) # (!\inst13|inst5|inst~combout  & ((\inst13|inst2|new_PC [0])))

	.dataa(\inst13|inst2|SHFT2 [0]),
	.datab(\inst13|inst2|new_PC [0]),
	.datac(gnd),
	.datad(\inst13|inst5|inst~combout ),
	.cin(gnd),
	.combout(\inst13|inst2|SHFT3~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|SHFT3~33 .lut_mask = 16'hAACC;
defparam \inst13|inst2|SHFT3~33 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|SHFT3[0] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT3~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT3[0] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT3[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|Add3~0 (
// Equation(s):
// \inst13|inst2|Add3~0_combout  = \inst13|inst2|SHFT3 [0] $ (VCC)
// \inst13|inst2|Add3~1  = CARRY(\inst13|inst2|SHFT3 [0])

	.dataa(\inst13|inst2|SHFT3 [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst13|inst2|Add3~0_combout ),
	.cout(\inst13|inst2|Add3~1 ));
// synopsys translate_off
defparam \inst13|inst2|Add3~0 .lut_mask = 16'h55AA;
defparam \inst13|inst2|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|Add3~2 (
// Equation(s):
// \inst13|inst2|Add3~2_combout  = (\inst13|inst2|SHFT3 [1] & (!\inst13|inst2|Add3~1 )) # (!\inst13|inst2|SHFT3 [1] & ((\inst13|inst2|Add3~1 ) # (GND)))
// \inst13|inst2|Add3~3  = CARRY((!\inst13|inst2|Add3~1 ) # (!\inst13|inst2|SHFT3 [1]))

	.dataa(\inst13|inst2|SHFT3 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst2|Add3~1 ),
	.combout(\inst13|inst2|Add3~2_combout ),
	.cout(\inst13|inst2|Add3~3 ));
// synopsys translate_off
defparam \inst13|inst2|Add3~2 .lut_mask = 16'h5A5F;
defparam \inst13|inst2|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|Add3~4 (
// Equation(s):
// \inst13|inst2|Add3~4_combout  = (\inst13|inst2|SHFT3 [2] & (\inst13|inst2|Add3~3  $ (GND))) # (!\inst13|inst2|SHFT3 [2] & (!\inst13|inst2|Add3~3  & VCC))
// \inst13|inst2|Add3~5  = CARRY((\inst13|inst2|SHFT3 [2] & !\inst13|inst2|Add3~3 ))

	.dataa(\inst13|inst2|SHFT3 [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst2|Add3~3 ),
	.combout(\inst13|inst2|Add3~4_combout ),
	.cout(\inst13|inst2|Add3~5 ));
// synopsys translate_off
defparam \inst13|inst2|Add3~4 .lut_mask = 16'hA50A;
defparam \inst13|inst2|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|Add3~6 (
// Equation(s):
// \inst13|inst2|Add3~6_combout  = (\inst13|inst2|SHFT3 [3] & (!\inst13|inst2|Add3~5 )) # (!\inst13|inst2|SHFT3 [3] & ((\inst13|inst2|Add3~5 ) # (GND)))
// \inst13|inst2|Add3~7  = CARRY((!\inst13|inst2|Add3~5 ) # (!\inst13|inst2|SHFT3 [3]))

	.dataa(\inst13|inst2|SHFT3 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst2|Add3~5 ),
	.combout(\inst13|inst2|Add3~6_combout ),
	.cout(\inst13|inst2|Add3~7 ));
// synopsys translate_off
defparam \inst13|inst2|Add3~6 .lut_mask = 16'h5A5F;
defparam \inst13|inst2|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|Add3~8 (
// Equation(s):
// \inst13|inst2|Add3~8_combout  = (\inst13|inst2|SHFT3 [4] & (\inst13|inst2|Add3~7  $ (GND))) # (!\inst13|inst2|SHFT3 [4] & (!\inst13|inst2|Add3~7  & VCC))
// \inst13|inst2|Add3~9  = CARRY((\inst13|inst2|SHFT3 [4] & !\inst13|inst2|Add3~7 ))

	.dataa(\inst13|inst2|SHFT3 [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst2|Add3~7 ),
	.combout(\inst13|inst2|Add3~8_combout ),
	.cout(\inst13|inst2|Add3~9 ));
// synopsys translate_off
defparam \inst13|inst2|Add3~8 .lut_mask = 16'hA50A;
defparam \inst13|inst2|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|Add3~10 (
// Equation(s):
// \inst13|inst2|Add3~10_combout  = (\inst13|inst2|SHFT3 [5] & (!\inst13|inst2|Add3~9 )) # (!\inst13|inst2|SHFT3 [5] & ((\inst13|inst2|Add3~9 ) # (GND)))
// \inst13|inst2|Add3~11  = CARRY((!\inst13|inst2|Add3~9 ) # (!\inst13|inst2|SHFT3 [5]))

	.dataa(\inst13|inst2|SHFT3 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst2|Add3~9 ),
	.combout(\inst13|inst2|Add3~10_combout ),
	.cout(\inst13|inst2|Add3~11 ));
// synopsys translate_off
defparam \inst13|inst2|Add3~10 .lut_mask = 16'h5A5F;
defparam \inst13|inst2|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|Add3~12 (
// Equation(s):
// \inst13|inst2|Add3~12_combout  = (\inst13|inst2|SHFT3 [6] & (\inst13|inst2|Add3~11  $ (GND))) # (!\inst13|inst2|SHFT3 [6] & (!\inst13|inst2|Add3~11  & VCC))
// \inst13|inst2|Add3~13  = CARRY((\inst13|inst2|SHFT3 [6] & !\inst13|inst2|Add3~11 ))

	.dataa(\inst13|inst2|SHFT3 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst2|Add3~11 ),
	.combout(\inst13|inst2|Add3~12_combout ),
	.cout(\inst13|inst2|Add3~13 ));
// synopsys translate_off
defparam \inst13|inst2|Add3~12 .lut_mask = 16'hA50A;
defparam \inst13|inst2|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|Add3~14 (
// Equation(s):
// \inst13|inst2|Add3~14_combout  = (\inst13|inst2|SHFT3 [7] & (!\inst13|inst2|Add3~13 )) # (!\inst13|inst2|SHFT3 [7] & ((\inst13|inst2|Add3~13 ) # (GND)))
// \inst13|inst2|Add3~15  = CARRY((!\inst13|inst2|Add3~13 ) # (!\inst13|inst2|SHFT3 [7]))

	.dataa(\inst13|inst2|SHFT3 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst2|Add3~13 ),
	.combout(\inst13|inst2|Add3~14_combout ),
	.cout(\inst13|inst2|Add3~15 ));
// synopsys translate_off
defparam \inst13|inst2|Add3~14 .lut_mask = 16'h5A5F;
defparam \inst13|inst2|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|Add3~16 (
// Equation(s):
// \inst13|inst2|Add3~16_combout  = (\inst13|inst2|SHFT3 [8] & (\inst13|inst2|Add3~15  $ (GND))) # (!\inst13|inst2|SHFT3 [8] & (!\inst13|inst2|Add3~15  & VCC))
// \inst13|inst2|Add3~17  = CARRY((\inst13|inst2|SHFT3 [8] & !\inst13|inst2|Add3~15 ))

	.dataa(\inst13|inst2|SHFT3 [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst2|Add3~15 ),
	.combout(\inst13|inst2|Add3~16_combout ),
	.cout(\inst13|inst2|Add3~17 ));
// synopsys translate_off
defparam \inst13|inst2|Add3~16 .lut_mask = 16'hA50A;
defparam \inst13|inst2|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|Add3~18 (
// Equation(s):
// \inst13|inst2|Add3~18_combout  = (\inst13|inst2|SHFT3 [9] & (!\inst13|inst2|Add3~17 )) # (!\inst13|inst2|SHFT3 [9] & ((\inst13|inst2|Add3~17 ) # (GND)))
// \inst13|inst2|Add3~19  = CARRY((!\inst13|inst2|Add3~17 ) # (!\inst13|inst2|SHFT3 [9]))

	.dataa(\inst13|inst2|SHFT3 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst2|Add3~17 ),
	.combout(\inst13|inst2|Add3~18_combout ),
	.cout(\inst13|inst2|Add3~19 ));
// synopsys translate_off
defparam \inst13|inst2|Add3~18 .lut_mask = 16'h5A5F;
defparam \inst13|inst2|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|Add3~20 (
// Equation(s):
// \inst13|inst2|Add3~20_combout  = \inst13|inst2|SHFT3 [10] $ (!\inst13|inst2|Add3~19 )

	.dataa(\inst13|inst2|SHFT3 [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst13|inst2|Add3~19 ),
	.combout(\inst13|inst2|Add3~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|Add3~20 .lut_mask = 16'hA5A5;
defparam \inst13|inst2|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst13|inst2|new_PC [10],\inst13|inst2|new_PC [9],\inst13|inst2|new_PC [8],\inst13|inst2|new_PC [7],\inst13|inst2|new_PC [6],\inst13|inst2|new_PC [5],\inst13|inst2|new_PC [4],\inst13|inst2|new_PC [3],\inst13|inst2|new_PC [2],\inst13|inst2|new_PC [1],\inst13|inst2|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_r7b1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000039;
// synopsys translate_on

dffeas \inst21|inst6|out[3] (
	.clk(\Clock~input_o ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|inst6|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|inst6|out[3] .is_wysiwyg = "true";
defparam \inst21|inst6|out[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst5|inst9 (
// Equation(s):
// \inst13|inst5|inst9~combout  = (\inst13|inst5|inst9~0_combout  & (\inst13|inst5|inst2~q  & \inst13|inst5|inst3~q ))

	.dataa(\inst13|inst5|inst9~0_combout ),
	.datab(\inst13|inst5|inst2~q ),
	.datac(\inst13|inst5|inst3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst13|inst5|inst9~combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst5|inst9 .lut_mask = 16'h8080;
defparam \inst13|inst5|inst9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst7|inst~0 (
// Equation(s):
// \inst13|inst7|inst~0_combout  = (!\inst15|inst147~q  & ((\inst13|inst1|inst9~combout ) # ((\inst13|inst5|inst9~combout ) # (\inst13|inst6|inst9~2_combout ))))

	.dataa(\inst13|inst1|inst9~combout ),
	.datab(\inst13|inst5|inst9~combout ),
	.datac(\inst13|inst6|inst9~2_combout ),
	.datad(\inst15|inst147~q ),
	.cin(gnd),
	.combout(\inst13|inst7|inst~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst7|inst~0 .lut_mask = 16'h00FE;
defparam \inst13|inst7|inst~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|new_PC[5]~4 (
// Equation(s):
// \inst13|inst2|new_PC[5]~4_combout  = (\inst13|inst7|inst~0_combout  & (!\inst13|inst7|inst~1_combout  & ((\inst15|inst147~q ) # (!\inst13|inst5|inst9~combout ))))

	.dataa(\inst13|inst7|inst~0_combout ),
	.datab(\inst15|inst147~q ),
	.datac(\inst13|inst5|inst9~combout ),
	.datad(\inst13|inst7|inst~1_combout ),
	.cin(gnd),
	.combout(\inst13|inst2|new_PC[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|new_PC[5]~4 .lut_mask = 16'h008A;
defparam \inst13|inst2|new_PC[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|Add1~14 (
// Equation(s):
// \inst13|inst2|Add1~14_combout  = (\inst13|inst2|new_PC [7] & ((\inst21|inst6|out [0] & (\inst13|inst2|Add1~13  & VCC)) # (!\inst21|inst6|out [0] & (!\inst13|inst2|Add1~13 )))) # (!\inst13|inst2|new_PC [7] & ((\inst21|inst6|out [0] & 
// (!\inst13|inst2|Add1~13 )) # (!\inst21|inst6|out [0] & ((\inst13|inst2|Add1~13 ) # (GND)))))
// \inst13|inst2|Add1~15  = CARRY((\inst13|inst2|new_PC [7] & (!\inst21|inst6|out [0] & !\inst13|inst2|Add1~13 )) # (!\inst13|inst2|new_PC [7] & ((!\inst13|inst2|Add1~13 ) # (!\inst21|inst6|out [0]))))

	.dataa(\inst13|inst2|new_PC [7]),
	.datab(\inst21|inst6|out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst2|Add1~13 ),
	.combout(\inst13|inst2|Add1~14_combout ),
	.cout(\inst13|inst2|Add1~15 ));
// synopsys translate_off
defparam \inst13|inst2|Add1~14 .lut_mask = 16'h9617;
defparam \inst13|inst2|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|Add1~16 (
// Equation(s):
// \inst13|inst2|Add1~16_combout  = ((\inst13|inst2|new_PC [8] $ (\inst21|inst6|out [1] $ (!\inst13|inst2|Add1~15 )))) # (GND)
// \inst13|inst2|Add1~17  = CARRY((\inst13|inst2|new_PC [8] & ((\inst21|inst6|out [1]) # (!\inst13|inst2|Add1~15 ))) # (!\inst13|inst2|new_PC [8] & (\inst21|inst6|out [1] & !\inst13|inst2|Add1~15 )))

	.dataa(\inst13|inst2|new_PC [8]),
	.datab(\inst21|inst6|out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst2|Add1~15 ),
	.combout(\inst13|inst2|Add1~16_combout ),
	.cout(\inst13|inst2|Add1~17 ));
// synopsys translate_off
defparam \inst13|inst2|Add1~16 .lut_mask = 16'h698E;
defparam \inst13|inst2|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|Add1~18 (
// Equation(s):
// \inst13|inst2|Add1~18_combout  = (\inst13|inst2|new_PC [9] & ((\inst21|inst6|out [2] & (\inst13|inst2|Add1~17  & VCC)) # (!\inst21|inst6|out [2] & (!\inst13|inst2|Add1~17 )))) # (!\inst13|inst2|new_PC [9] & ((\inst21|inst6|out [2] & 
// (!\inst13|inst2|Add1~17 )) # (!\inst21|inst6|out [2] & ((\inst13|inst2|Add1~17 ) # (GND)))))
// \inst13|inst2|Add1~19  = CARRY((\inst13|inst2|new_PC [9] & (!\inst21|inst6|out [2] & !\inst13|inst2|Add1~17 )) # (!\inst13|inst2|new_PC [9] & ((!\inst13|inst2|Add1~17 ) # (!\inst21|inst6|out [2]))))

	.dataa(\inst13|inst2|new_PC [9]),
	.datab(\inst21|inst6|out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst2|Add1~17 ),
	.combout(\inst13|inst2|Add1~18_combout ),
	.cout(\inst13|inst2|Add1~19 ));
// synopsys translate_off
defparam \inst13|inst2|Add1~18 .lut_mask = 16'h9617;
defparam \inst13|inst2|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|Add1~20 (
// Equation(s):
// \inst13|inst2|Add1~20_combout  = \inst13|inst2|new_PC [10] $ (!\inst13|inst2|Add1~19 )

	.dataa(\inst13|inst2|new_PC [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst13|inst2|Add1~19 ),
	.combout(\inst13|inst2|Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|Add1~20 .lut_mask = 16'hA5A5;
defparam \inst13|inst2|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst13|inst2|new_PC [10],\inst13|inst2|new_PC [9],\inst13|inst2|new_PC [8],\inst13|inst2|new_PC [7],\inst13|inst2|new_PC [6],\inst13|inst2|new_PC [5],\inst13|inst2|new_PC [4],\inst13|inst2|new_PC [3],\inst13|inst2|new_PC [2],\inst13|inst2|new_PC [1],\inst13|inst2|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_r7b1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040;
// synopsys translate_on

dffeas \inst21|inst|inst1|out[8] (
	.clk(\Clock~input_o ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|inst|inst1|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|inst|inst1|out[8] .is_wysiwyg = "true";
defparam \inst21|inst|inst1|out[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|Add1~0 (
// Equation(s):
// \inst13|inst2|Add1~0_combout  = (\inst13|inst2|new_PC [0] & (\inst21|inst|inst1|out [8] $ (VCC))) # (!\inst13|inst2|new_PC [0] & (\inst21|inst|inst1|out [8] & VCC))
// \inst13|inst2|Add1~1  = CARRY((\inst13|inst2|new_PC [0] & \inst21|inst|inst1|out [8]))

	.dataa(\inst13|inst2|new_PC [0]),
	.datab(\inst21|inst|inst1|out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst13|inst2|Add1~0_combout ),
	.cout(\inst13|inst2|Add1~1 ));
// synopsys translate_off
defparam \inst13|inst2|Add1~0 .lut_mask = 16'h6688;
defparam \inst13|inst2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|Add1~2 (
// Equation(s):
// \inst13|inst2|Add1~2_combout  = (\inst13|inst2|new_PC [1] & ((\inst21|inst|inst1|out [9] & (\inst13|inst2|Add1~1  & VCC)) # (!\inst21|inst|inst1|out [9] & (!\inst13|inst2|Add1~1 )))) # (!\inst13|inst2|new_PC [1] & ((\inst21|inst|inst1|out [9] & 
// (!\inst13|inst2|Add1~1 )) # (!\inst21|inst|inst1|out [9] & ((\inst13|inst2|Add1~1 ) # (GND)))))
// \inst13|inst2|Add1~3  = CARRY((\inst13|inst2|new_PC [1] & (!\inst21|inst|inst1|out [9] & !\inst13|inst2|Add1~1 )) # (!\inst13|inst2|new_PC [1] & ((!\inst13|inst2|Add1~1 ) # (!\inst21|inst|inst1|out [9]))))

	.dataa(\inst13|inst2|new_PC [1]),
	.datab(\inst21|inst|inst1|out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst2|Add1~1 ),
	.combout(\inst13|inst2|Add1~2_combout ),
	.cout(\inst13|inst2|Add1~3 ));
// synopsys translate_off
defparam \inst13|inst2|Add1~2 .lut_mask = 16'h9617;
defparam \inst13|inst2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|Add1~4 (
// Equation(s):
// \inst13|inst2|Add1~4_combout  = ((\inst13|inst2|new_PC [2] $ (\inst21|inst|inst1|out [10] $ (!\inst13|inst2|Add1~3 )))) # (GND)
// \inst13|inst2|Add1~5  = CARRY((\inst13|inst2|new_PC [2] & ((\inst21|inst|inst1|out [10]) # (!\inst13|inst2|Add1~3 ))) # (!\inst13|inst2|new_PC [2] & (\inst21|inst|inst1|out [10] & !\inst13|inst2|Add1~3 )))

	.dataa(\inst13|inst2|new_PC [2]),
	.datab(\inst21|inst|inst1|out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst2|Add1~3 ),
	.combout(\inst13|inst2|Add1~4_combout ),
	.cout(\inst13|inst2|Add1~5 ));
// synopsys translate_off
defparam \inst13|inst2|Add1~4 .lut_mask = 16'h698E;
defparam \inst13|inst2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|Add1~6 (
// Equation(s):
// \inst13|inst2|Add1~6_combout  = (\inst13|inst2|new_PC [3] & ((\inst21|inst|inst1|out [11] & (\inst13|inst2|Add1~5  & VCC)) # (!\inst21|inst|inst1|out [11] & (!\inst13|inst2|Add1~5 )))) # (!\inst13|inst2|new_PC [3] & ((\inst21|inst|inst1|out [11] & 
// (!\inst13|inst2|Add1~5 )) # (!\inst21|inst|inst1|out [11] & ((\inst13|inst2|Add1~5 ) # (GND)))))
// \inst13|inst2|Add1~7  = CARRY((\inst13|inst2|new_PC [3] & (!\inst21|inst|inst1|out [11] & !\inst13|inst2|Add1~5 )) # (!\inst13|inst2|new_PC [3] & ((!\inst13|inst2|Add1~5 ) # (!\inst21|inst|inst1|out [11]))))

	.dataa(\inst13|inst2|new_PC [3]),
	.datab(\inst21|inst|inst1|out [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst2|Add1~5 ),
	.combout(\inst13|inst2|Add1~6_combout ),
	.cout(\inst13|inst2|Add1~7 ));
// synopsys translate_off
defparam \inst13|inst2|Add1~6 .lut_mask = 16'h9617;
defparam \inst13|inst2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|Add1~8 (
// Equation(s):
// \inst13|inst2|Add1~8_combout  = ((\inst13|inst2|new_PC [4] $ (\inst21|inst|inst1|out [12] $ (!\inst13|inst2|Add1~7 )))) # (GND)
// \inst13|inst2|Add1~9  = CARRY((\inst13|inst2|new_PC [4] & ((\inst21|inst|inst1|out [12]) # (!\inst13|inst2|Add1~7 ))) # (!\inst13|inst2|new_PC [4] & (\inst21|inst|inst1|out [12] & !\inst13|inst2|Add1~7 )))

	.dataa(\inst13|inst2|new_PC [4]),
	.datab(\inst21|inst|inst1|out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst2|Add1~7 ),
	.combout(\inst13|inst2|Add1~8_combout ),
	.cout(\inst13|inst2|Add1~9 ));
// synopsys translate_off
defparam \inst13|inst2|Add1~8 .lut_mask = 16'h698E;
defparam \inst13|inst2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|Add1~10 (
// Equation(s):
// \inst13|inst2|Add1~10_combout  = (\inst13|inst2|new_PC [5] & ((\inst21|inst|inst1|out [13] & (\inst13|inst2|Add1~9  & VCC)) # (!\inst21|inst|inst1|out [13] & (!\inst13|inst2|Add1~9 )))) # (!\inst13|inst2|new_PC [5] & ((\inst21|inst|inst1|out [13] & 
// (!\inst13|inst2|Add1~9 )) # (!\inst21|inst|inst1|out [13] & ((\inst13|inst2|Add1~9 ) # (GND)))))
// \inst13|inst2|Add1~11  = CARRY((\inst13|inst2|new_PC [5] & (!\inst21|inst|inst1|out [13] & !\inst13|inst2|Add1~9 )) # (!\inst13|inst2|new_PC [5] & ((!\inst13|inst2|Add1~9 ) # (!\inst21|inst|inst1|out [13]))))

	.dataa(\inst13|inst2|new_PC [5]),
	.datab(\inst21|inst|inst1|out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst2|Add1~9 ),
	.combout(\inst13|inst2|Add1~10_combout ),
	.cout(\inst13|inst2|Add1~11 ));
// synopsys translate_off
defparam \inst13|inst2|Add1~10 .lut_mask = 16'h9617;
defparam \inst13|inst2|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|Add1~12 (
// Equation(s):
// \inst13|inst2|Add1~12_combout  = ((\inst13|inst2|new_PC [6] $ (\inst21|inst|inst1|out [14] $ (!\inst13|inst2|Add1~11 )))) # (GND)
// \inst13|inst2|Add1~13  = CARRY((\inst13|inst2|new_PC [6] & ((\inst21|inst|inst1|out [14]) # (!\inst13|inst2|Add1~11 ))) # (!\inst13|inst2|new_PC [6] & (\inst21|inst|inst1|out [14] & !\inst13|inst2|Add1~11 )))

	.dataa(\inst13|inst2|new_PC [6]),
	.datab(\inst21|inst|inst1|out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst2|Add1~11 ),
	.combout(\inst13|inst2|Add1~12_combout ),
	.cout(\inst13|inst2|Add1~13 ));
// synopsys translate_off
defparam \inst13|inst2|Add1~12 .lut_mask = 16'h698E;
defparam \inst13|inst2|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|Add2~0 (
// Equation(s):
// \inst13|inst2|Add2~0_combout  = \inst13|inst2|Add1~2_combout  $ (VCC)
// \inst13|inst2|Add2~1  = CARRY(\inst13|inst2|Add1~2_combout )

	.dataa(\inst13|inst2|Add1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst13|inst2|Add2~0_combout ),
	.cout(\inst13|inst2|Add2~1 ));
// synopsys translate_off
defparam \inst13|inst2|Add2~0 .lut_mask = 16'h55AA;
defparam \inst13|inst2|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|Add2~2 (
// Equation(s):
// \inst13|inst2|Add2~2_combout  = (\inst13|inst2|Add1~4_combout  & (\inst13|inst2|Add2~1  & VCC)) # (!\inst13|inst2|Add1~4_combout  & (!\inst13|inst2|Add2~1 ))
// \inst13|inst2|Add2~3  = CARRY((!\inst13|inst2|Add1~4_combout  & !\inst13|inst2|Add2~1 ))

	.dataa(\inst13|inst2|Add1~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst2|Add2~1 ),
	.combout(\inst13|inst2|Add2~2_combout ),
	.cout(\inst13|inst2|Add2~3 ));
// synopsys translate_off
defparam \inst13|inst2|Add2~2 .lut_mask = 16'hA505;
defparam \inst13|inst2|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|Add2~4 (
// Equation(s):
// \inst13|inst2|Add2~4_combout  = (\inst13|inst2|Add1~6_combout  & ((GND) # (!\inst13|inst2|Add2~3 ))) # (!\inst13|inst2|Add1~6_combout  & (\inst13|inst2|Add2~3  $ (GND)))
// \inst13|inst2|Add2~5  = CARRY((\inst13|inst2|Add1~6_combout ) # (!\inst13|inst2|Add2~3 ))

	.dataa(\inst13|inst2|Add1~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst2|Add2~3 ),
	.combout(\inst13|inst2|Add2~4_combout ),
	.cout(\inst13|inst2|Add2~5 ));
// synopsys translate_off
defparam \inst13|inst2|Add2~4 .lut_mask = 16'h5AAF;
defparam \inst13|inst2|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|Add2~6 (
// Equation(s):
// \inst13|inst2|Add2~6_combout  = (\inst13|inst2|Add1~8_combout  & (\inst13|inst2|Add2~5  & VCC)) # (!\inst13|inst2|Add1~8_combout  & (!\inst13|inst2|Add2~5 ))
// \inst13|inst2|Add2~7  = CARRY((!\inst13|inst2|Add1~8_combout  & !\inst13|inst2|Add2~5 ))

	.dataa(\inst13|inst2|Add1~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst2|Add2~5 ),
	.combout(\inst13|inst2|Add2~6_combout ),
	.cout(\inst13|inst2|Add2~7 ));
// synopsys translate_off
defparam \inst13|inst2|Add2~6 .lut_mask = 16'hA505;
defparam \inst13|inst2|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|Add2~8 (
// Equation(s):
// \inst13|inst2|Add2~8_combout  = (\inst13|inst2|Add1~10_combout  & ((GND) # (!\inst13|inst2|Add2~7 ))) # (!\inst13|inst2|Add1~10_combout  & (\inst13|inst2|Add2~7  $ (GND)))
// \inst13|inst2|Add2~9  = CARRY((\inst13|inst2|Add1~10_combout ) # (!\inst13|inst2|Add2~7 ))

	.dataa(\inst13|inst2|Add1~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst2|Add2~7 ),
	.combout(\inst13|inst2|Add2~8_combout ),
	.cout(\inst13|inst2|Add2~9 ));
// synopsys translate_off
defparam \inst13|inst2|Add2~8 .lut_mask = 16'h5AAF;
defparam \inst13|inst2|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|Add2~10 (
// Equation(s):
// \inst13|inst2|Add2~10_combout  = (\inst13|inst2|Add1~12_combout  & (\inst13|inst2|Add2~9  & VCC)) # (!\inst13|inst2|Add1~12_combout  & (!\inst13|inst2|Add2~9 ))
// \inst13|inst2|Add2~11  = CARRY((!\inst13|inst2|Add1~12_combout  & !\inst13|inst2|Add2~9 ))

	.dataa(\inst13|inst2|Add1~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst2|Add2~9 ),
	.combout(\inst13|inst2|Add2~10_combout ),
	.cout(\inst13|inst2|Add2~11 ));
// synopsys translate_off
defparam \inst13|inst2|Add2~10 .lut_mask = 16'hA505;
defparam \inst13|inst2|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|Add2~12 (
// Equation(s):
// \inst13|inst2|Add2~12_combout  = (\inst13|inst2|Add1~14_combout  & ((GND) # (!\inst13|inst2|Add2~11 ))) # (!\inst13|inst2|Add1~14_combout  & (\inst13|inst2|Add2~11  $ (GND)))
// \inst13|inst2|Add2~13  = CARRY((\inst13|inst2|Add1~14_combout ) # (!\inst13|inst2|Add2~11 ))

	.dataa(\inst13|inst2|Add1~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst2|Add2~11 ),
	.combout(\inst13|inst2|Add2~12_combout ),
	.cout(\inst13|inst2|Add2~13 ));
// synopsys translate_off
defparam \inst13|inst2|Add2~12 .lut_mask = 16'h5AAF;
defparam \inst13|inst2|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|Add2~14 (
// Equation(s):
// \inst13|inst2|Add2~14_combout  = (\inst13|inst2|Add1~16_combout  & (\inst13|inst2|Add2~13  & VCC)) # (!\inst13|inst2|Add1~16_combout  & (!\inst13|inst2|Add2~13 ))
// \inst13|inst2|Add2~15  = CARRY((!\inst13|inst2|Add1~16_combout  & !\inst13|inst2|Add2~13 ))

	.dataa(\inst13|inst2|Add1~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst2|Add2~13 ),
	.combout(\inst13|inst2|Add2~14_combout ),
	.cout(\inst13|inst2|Add2~15 ));
// synopsys translate_off
defparam \inst13|inst2|Add2~14 .lut_mask = 16'hA505;
defparam \inst13|inst2|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|Add2~16 (
// Equation(s):
// \inst13|inst2|Add2~16_combout  = (\inst13|inst2|Add1~18_combout  & ((GND) # (!\inst13|inst2|Add2~15 ))) # (!\inst13|inst2|Add1~18_combout  & (\inst13|inst2|Add2~15  $ (GND)))
// \inst13|inst2|Add2~17  = CARRY((\inst13|inst2|Add1~18_combout ) # (!\inst13|inst2|Add2~15 ))

	.dataa(\inst13|inst2|Add1~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst2|Add2~15 ),
	.combout(\inst13|inst2|Add2~16_combout ),
	.cout(\inst13|inst2|Add2~17 ));
// synopsys translate_off
defparam \inst13|inst2|Add2~16 .lut_mask = 16'h5AAF;
defparam \inst13|inst2|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|Add2~18 (
// Equation(s):
// \inst13|inst2|Add2~18_combout  = \inst13|inst2|Add1~20_combout  $ (!\inst13|inst2|Add2~17 )

	.dataa(\inst13|inst2|Add1~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst13|inst2|Add2~17 ),
	.combout(\inst13|inst2|Add2~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|Add2~18 .lut_mask = 16'hA5A5;
defparam \inst13|inst2|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|Add4~10 (
// Equation(s):
// \inst13|inst2|Add4~10_combout  = (\inst13|inst2|new_PC [5] & (!\inst13|inst2|Add4~9 )) # (!\inst13|inst2|new_PC [5] & ((\inst13|inst2|Add4~9 ) # (GND)))
// \inst13|inst2|Add4~11  = CARRY((!\inst13|inst2|Add4~9 ) # (!\inst13|inst2|new_PC [5]))

	.dataa(\inst13|inst2|new_PC [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst2|Add4~9 ),
	.combout(\inst13|inst2|Add4~10_combout ),
	.cout(\inst13|inst2|Add4~11 ));
// synopsys translate_off
defparam \inst13|inst2|Add4~10 .lut_mask = 16'h5A5F;
defparam \inst13|inst2|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|Add4~12 (
// Equation(s):
// \inst13|inst2|Add4~12_combout  = (\inst13|inst2|new_PC [6] & (\inst13|inst2|Add4~11  $ (GND))) # (!\inst13|inst2|new_PC [6] & (!\inst13|inst2|Add4~11  & VCC))
// \inst13|inst2|Add4~13  = CARRY((\inst13|inst2|new_PC [6] & !\inst13|inst2|Add4~11 ))

	.dataa(\inst13|inst2|new_PC [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst2|Add4~11 ),
	.combout(\inst13|inst2|Add4~12_combout ),
	.cout(\inst13|inst2|Add4~13 ));
// synopsys translate_off
defparam \inst13|inst2|Add4~12 .lut_mask = 16'hA50A;
defparam \inst13|inst2|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|Add4~14 (
// Equation(s):
// \inst13|inst2|Add4~14_combout  = (\inst13|inst2|new_PC [7] & (!\inst13|inst2|Add4~13 )) # (!\inst13|inst2|new_PC [7] & ((\inst13|inst2|Add4~13 ) # (GND)))
// \inst13|inst2|Add4~15  = CARRY((!\inst13|inst2|Add4~13 ) # (!\inst13|inst2|new_PC [7]))

	.dataa(\inst13|inst2|new_PC [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst2|Add4~13 ),
	.combout(\inst13|inst2|Add4~14_combout ),
	.cout(\inst13|inst2|Add4~15 ));
// synopsys translate_off
defparam \inst13|inst2|Add4~14 .lut_mask = 16'h5A5F;
defparam \inst13|inst2|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|Add4~16 (
// Equation(s):
// \inst13|inst2|Add4~16_combout  = (\inst13|inst2|new_PC [8] & (\inst13|inst2|Add4~15  $ (GND))) # (!\inst13|inst2|new_PC [8] & (!\inst13|inst2|Add4~15  & VCC))
// \inst13|inst2|Add4~17  = CARRY((\inst13|inst2|new_PC [8] & !\inst13|inst2|Add4~15 ))

	.dataa(\inst13|inst2|new_PC [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst2|Add4~15 ),
	.combout(\inst13|inst2|Add4~16_combout ),
	.cout(\inst13|inst2|Add4~17 ));
// synopsys translate_off
defparam \inst13|inst2|Add4~16 .lut_mask = 16'hA50A;
defparam \inst13|inst2|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|Add4~18 (
// Equation(s):
// \inst13|inst2|Add4~18_combout  = (\inst13|inst2|new_PC [9] & (!\inst13|inst2|Add4~17 )) # (!\inst13|inst2|new_PC [9] & ((\inst13|inst2|Add4~17 ) # (GND)))
// \inst13|inst2|Add4~19  = CARRY((!\inst13|inst2|Add4~17 ) # (!\inst13|inst2|new_PC [9]))

	.dataa(\inst13|inst2|new_PC [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst2|Add4~17 ),
	.combout(\inst13|inst2|Add4~18_combout ),
	.cout(\inst13|inst2|Add4~19 ));
// synopsys translate_off
defparam \inst13|inst2|Add4~18 .lut_mask = 16'h5A5F;
defparam \inst13|inst2|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|Add4~20 (
// Equation(s):
// \inst13|inst2|Add4~20_combout  = \inst13|inst2|new_PC [10] $ (!\inst13|inst2|Add4~19 )

	.dataa(\inst13|inst2|new_PC [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst13|inst2|Add4~19 ),
	.combout(\inst13|inst2|Add4~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|Add4~20 .lut_mask = 16'hA5A5;
defparam \inst13|inst2|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|new_PC~8 (
// Equation(s):
// \inst13|inst2|new_PC~8_combout  = (\inst13|inst2|new_PC[5]~7_combout  & (((\inst13|inst2|Add4~20_combout ) # (\inst13|inst2|new_PC[5]~4_combout )))) # (!\inst13|inst2|new_PC[5]~7_combout  & (\inst13|inst2|Add2~18_combout  & 
// ((!\inst13|inst2|new_PC[5]~4_combout ))))

	.dataa(\inst13|inst2|new_PC[5]~7_combout ),
	.datab(\inst13|inst2|Add2~18_combout ),
	.datac(\inst13|inst2|Add4~20_combout ),
	.datad(\inst13|inst2|new_PC[5]~4_combout ),
	.cin(gnd),
	.combout(\inst13|inst2|new_PC~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|new_PC~8 .lut_mask = 16'hAAE4;
defparam \inst13|inst2|new_PC~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|new_PC~9 (
// Equation(s):
// \inst13|inst2|new_PC~9_combout  = (\inst13|inst2|new_PC[5]~4_combout  & ((\inst13|inst2|new_PC~8_combout  & (\inst13|inst2|Add3~20_combout )) # (!\inst13|inst2|new_PC~8_combout  & ((\inst21|inst6|out [3]))))) # (!\inst13|inst2|new_PC[5]~4_combout  & 
// (((\inst13|inst2|new_PC~8_combout ))))

	.dataa(\inst13|inst2|Add3~20_combout ),
	.datab(\inst21|inst6|out [3]),
	.datac(\inst13|inst2|new_PC[5]~4_combout ),
	.datad(\inst13|inst2|new_PC~8_combout ),
	.cin(gnd),
	.combout(\inst13|inst2|new_PC~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|new_PC~9 .lut_mask = 16'hAFC0;
defparam \inst13|inst2|new_PC~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|new_PC[10] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|new_PC~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|new_PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|new_PC[10] .is_wysiwyg = "true";
defparam \inst13|inst2|new_PC[10] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst13|inst2|new_PC [10],\inst13|inst2|new_PC [9],\inst13|inst2|new_PC [8],\inst13|inst2|new_PC [7],\inst13|inst2|new_PC [6],\inst13|inst2|new_PC [5],\inst13|inst2|new_PC [4],\inst13|inst2|new_PC [3],\inst13|inst2|new_PC [2],\inst13|inst2|new_PC [1],\inst13|inst2|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_r7b1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040;
// synopsys translate_on

dffeas \inst21|inst6|out[2] (
	.clk(\Clock~input_o ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|inst6|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|inst6|out[2] .is_wysiwyg = "true";
defparam \inst21|inst6|out[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|new_PC~10 (
// Equation(s):
// \inst13|inst2|new_PC~10_combout  = (\inst13|inst2|new_PC[5]~7_combout  & ((\inst13|inst2|new_PC[5]~4_combout  & (\inst13|inst2|Add3~18_combout )) # (!\inst13|inst2|new_PC[5]~4_combout  & ((\inst13|inst2|Add4~18_combout ))))) # 
// (!\inst13|inst2|new_PC[5]~7_combout  & (((\inst13|inst2|new_PC[5]~4_combout ))))

	.dataa(\inst13|inst2|Add3~18_combout ),
	.datab(\inst13|inst2|new_PC[5]~7_combout ),
	.datac(\inst13|inst2|Add4~18_combout ),
	.datad(\inst13|inst2|new_PC[5]~4_combout ),
	.cin(gnd),
	.combout(\inst13|inst2|new_PC~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|new_PC~10 .lut_mask = 16'hBBC0;
defparam \inst13|inst2|new_PC~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|new_PC~11 (
// Equation(s):
// \inst13|inst2|new_PC~11_combout  = (\inst13|inst2|new_PC[5]~7_combout  & (((\inst13|inst2|new_PC~10_combout )))) # (!\inst13|inst2|new_PC[5]~7_combout  & ((\inst13|inst2|new_PC~10_combout  & (\inst21|inst6|out [2])) # (!\inst13|inst2|new_PC~10_combout  & 
// ((\inst13|inst2|Add2~16_combout )))))

	.dataa(\inst21|inst6|out [2]),
	.datab(\inst13|inst2|Add2~16_combout ),
	.datac(\inst13|inst2|new_PC[5]~7_combout ),
	.datad(\inst13|inst2|new_PC~10_combout ),
	.cin(gnd),
	.combout(\inst13|inst2|new_PC~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|new_PC~11 .lut_mask = 16'hFA0C;
defparam \inst13|inst2|new_PC~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|new_PC[9] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|new_PC~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|new_PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|new_PC[9] .is_wysiwyg = "true";
defparam \inst13|inst2|new_PC[9] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst13|inst2|new_PC [10],\inst13|inst2|new_PC [9],\inst13|inst2|new_PC [8],\inst13|inst2|new_PC [7],\inst13|inst2|new_PC [6],\inst13|inst2|new_PC [5],\inst13|inst2|new_PC [4],\inst13|inst2|new_PC [3],\inst13|inst2|new_PC [2],\inst13|inst2|new_PC [1],\inst13|inst2|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_r7b1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80;
// synopsys translate_on

dffeas \inst21|inst6|out[1] (
	.clk(\Clock~input_o ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|inst6|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|inst6|out[1] .is_wysiwyg = "true";
defparam \inst21|inst6|out[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst6|inst9~0 (
// Equation(s):
// \inst13|inst6|inst9~0_combout  = (\inst21|inst6|out [1] & (\inst21|inst6|out [0] & (!\inst21|inst6|out [3] & !\inst21|inst6|out [2])))

	.dataa(\inst21|inst6|out [1]),
	.datab(\inst21|inst6|out [0]),
	.datac(\inst21|inst6|out [3]),
	.datad(\inst21|inst6|out [2]),
	.cin(gnd),
	.combout(\inst13|inst6|inst9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst6|inst9~0 .lut_mask = 16'h0008;
defparam \inst13|inst6|inst9~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst13|inst2|new_PC [10],\inst13|inst2|new_PC [9],\inst13|inst2|new_PC [8],\inst13|inst2|new_PC [7],\inst13|inst2|new_PC [6],\inst13|inst2|new_PC [5],\inst13|inst2|new_PC [4],\inst13|inst2|new_PC [3],\inst13|inst2|new_PC [2],\inst13|inst2|new_PC [1],\inst13|inst2|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_r7b1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008;
// synopsys translate_on

dffeas \inst21|inst6|out[4] (
	.clk(\Clock~input_o ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|inst6|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|inst6|out[4] .is_wysiwyg = "true";
defparam \inst21|inst6|out[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst6|inst9~1 (
// Equation(s):
// \inst13|inst6|inst9~1_combout  = (\inst13|inst6|inst2~q  & (!\inst21|inst6|out [5] & (!\inst21|inst6|out [4] & !\inst21|inst6|out [6])))

	.dataa(\inst13|inst6|inst2~q ),
	.datab(\inst21|inst6|out [5]),
	.datac(\inst21|inst6|out [4]),
	.datad(\inst21|inst6|out [6]),
	.cin(gnd),
	.combout(\inst13|inst6|inst9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst6|inst9~1 .lut_mask = 16'h0002;
defparam \inst13|inst6|inst9~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst6|inst (
// Equation(s):
// \inst13|inst6|inst~combout  = (\inst13|inst6|inst9~0_combout  & (\inst13|inst6|inst3~q  & (\inst13|inst6|inst9~1_combout  & !\inst15|inst147~q )))

	.dataa(\inst13|inst6|inst9~0_combout ),
	.datab(\inst13|inst6|inst3~q ),
	.datac(\inst13|inst6|inst9~1_combout ),
	.datad(\inst15|inst147~q ),
	.cin(gnd),
	.combout(\inst13|inst6|inst~combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst6|inst .lut_mask = 16'h0080;
defparam \inst13|inst6|inst .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst6|inst2~0 (
// Equation(s):
// \inst13|inst6|inst2~0_combout  = !\inst13|inst6|inst~combout 

	.dataa(\inst13|inst6|inst~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst13|inst6|inst2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst6|inst2~0 .lut_mask = 16'h5555;
defparam \inst13|inst6|inst2~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst6|inst2 (
	.clk(\Clock~input_o ),
	.d(\inst13|inst6|inst2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst6|inst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst6|inst2 .is_wysiwyg = "true";
defparam \inst13|inst6|inst2 .power_up = "low";
// synopsys translate_on

dffeas \inst13|inst6|inst3 (
	.clk(\Clock~input_o ),
	.d(\inst13|inst6|inst2~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst6|inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst6|inst3 .is_wysiwyg = "true";
defparam \inst13|inst6|inst3 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst6|inst9~2 (
// Equation(s):
// \inst13|inst6|inst9~2_combout  = (\inst13|inst6|inst9~0_combout  & (\inst13|inst6|inst3~q  & \inst13|inst6|inst9~1_combout ))

	.dataa(\inst13|inst6|inst9~0_combout ),
	.datab(\inst13|inst6|inst3~q ),
	.datac(\inst13|inst6|inst9~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst13|inst6|inst9~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst6|inst9~2 .lut_mask = 16'h8080;
defparam \inst13|inst6|inst9~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|new_PC[5]~30 (
// Equation(s):
// \inst13|inst2|new_PC[5]~30_combout  = (!\inst13|inst6|inst9~2_combout  & (((!\inst13|inst5|inst3~q ) # (!\inst13|inst5|inst2~q )) # (!\inst13|inst5|inst9~0_combout )))

	.dataa(\inst13|inst5|inst9~0_combout ),
	.datab(\inst13|inst5|inst2~q ),
	.datac(\inst13|inst5|inst3~q ),
	.datad(\inst13|inst6|inst9~2_combout ),
	.cin(gnd),
	.combout(\inst13|inst2|new_PC[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|new_PC[5]~30 .lut_mask = 16'h007F;
defparam \inst13|inst2|new_PC[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst7|inst~2 (
// Equation(s):
// \inst13|inst7|inst~2_combout  = (\inst15|inst147~q ) # ((\inst13|inst7|inst~1_combout ) # ((\inst13|inst2|new_PC[5]~30_combout  & !\inst13|inst1|inst9~combout )))

	.dataa(\inst15|inst147~q ),
	.datab(\inst13|inst7|inst~1_combout ),
	.datac(\inst13|inst2|new_PC[5]~30_combout ),
	.datad(\inst13|inst1|inst9~combout ),
	.cin(gnd),
	.combout(\inst13|inst7|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst7|inst~2 .lut_mask = 16'hEEFE;
defparam \inst13|inst7|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst7|inst2 (
	.clk(\Clock~input_o ),
	.d(\inst13|inst7|inst~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst7|inst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst7|inst2 .is_wysiwyg = "true";
defparam \inst13|inst7|inst2 .power_up = "low";
// synopsys translate_on

dffeas \inst13|inst7|inst3 (
	.clk(\Clock~input_o ),
	.d(\inst13|inst7|inst2~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst7|inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst7|inst3 .is_wysiwyg = "true";
defparam \inst13|inst7|inst3 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst7|inst~1 (
// Equation(s):
// \inst13|inst7|inst~1_combout  = (!\inst13|inst7|inst3~q ) # (!\inst13|inst7|inst2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst13|inst7|inst2~q ),
	.datad(\inst13|inst7|inst3~q ),
	.cin(gnd),
	.combout(\inst13|inst7|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst7|inst~1 .lut_mask = 16'h0FFF;
defparam \inst13|inst7|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT3[10]~30 (
// Equation(s):
// \inst13|inst2|SHFT3[10]~30_combout  = \inst13|inst5|inst9~combout  $ (((\inst13|inst6|inst9~1_combout  & (\inst13|inst6|inst9~0_combout  & \inst13|inst6|inst3~q ))))

	.dataa(\inst13|inst6|inst9~1_combout ),
	.datab(\inst13|inst6|inst9~0_combout ),
	.datac(\inst13|inst6|inst3~q ),
	.datad(\inst13|inst5|inst9~combout ),
	.cin(gnd),
	.combout(\inst13|inst2|SHFT3[10]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|SHFT3[10]~30 .lut_mask = 16'h7F80;
defparam \inst13|inst2|SHFT3[10]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT3[10]~31 (
// Equation(s):
// \inst13|inst2|SHFT3[10]~31_combout  = (\inst13|inst1|inst9~combout ) # ((\inst13|inst5|inst9~combout ) # (\inst13|inst6|inst9~2_combout ))

	.dataa(\inst13|inst1|inst9~combout ),
	.datab(\inst13|inst5|inst9~combout ),
	.datac(\inst13|inst6|inst9~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst13|inst2|SHFT3[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|SHFT3[10]~31 .lut_mask = 16'hFEFE;
defparam \inst13|inst2|SHFT3[10]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT3[10]~32 (
// Equation(s):
// \inst13|inst2|SHFT3[10]~32_combout  = (!\inst13|inst7|inst~1_combout  & (!\inst15|inst147~q  & (\inst13|inst2|SHFT3[10]~30_combout  & \inst13|inst2|SHFT3[10]~31_combout )))

	.dataa(\inst13|inst7|inst~1_combout ),
	.datab(\inst15|inst147~q ),
	.datac(\inst13|inst2|SHFT3[10]~30_combout ),
	.datad(\inst13|inst2|SHFT3[10]~31_combout ),
	.cin(gnd),
	.combout(\inst13|inst2|SHFT3[10]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|SHFT3[10]~32 .lut_mask = 16'h1000;
defparam \inst13|inst2|SHFT3[10]~32 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|SHFT0[8] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT0[8] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT0[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT1~2 (
// Equation(s):
// \inst13|inst2|SHFT1~2_combout  = (\inst13|inst5|inst~combout  & (\inst13|inst2|SHFT0 [8])) # (!\inst13|inst5|inst~combout  & ((\inst13|inst2|SHFT2 [8])))

	.dataa(\inst13|inst2|SHFT0 [8]),
	.datab(\inst13|inst2|SHFT2 [8]),
	.datac(gnd),
	.datad(\inst13|inst5|inst~combout ),
	.cin(gnd),
	.combout(\inst13|inst2|SHFT1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|SHFT1~2 .lut_mask = 16'hAACC;
defparam \inst13|inst2|SHFT1~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|SHFT1[8] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT1[8] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT1[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT2~2 (
// Equation(s):
// \inst13|inst2|SHFT2~2_combout  = (\inst13|inst5|inst~combout  & (\inst13|inst2|SHFT1 [8])) # (!\inst13|inst5|inst~combout  & ((\inst13|inst2|SHFT3 [8])))

	.dataa(\inst13|inst2|SHFT1 [8]),
	.datab(\inst13|inst2|SHFT3 [8]),
	.datac(gnd),
	.datad(\inst13|inst5|inst~combout ),
	.cin(gnd),
	.combout(\inst13|inst2|SHFT2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|SHFT2~2 .lut_mask = 16'hAACC;
defparam \inst13|inst2|SHFT2~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|SHFT2[8] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT2[8] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT2[8] .power_up = "low";
// synopsys translate_on

dffeas \inst13|inst2|SHFT3[8] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT3[8]~24_combout ),
	.asdata(\inst13|inst2|SHFT2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst13|inst5|inst~combout ),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT3[8] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT3[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|new_PC~12 (
// Equation(s):
// \inst13|inst2|new_PC~12_combout  = (\inst13|inst2|new_PC[5]~7_combout  & (((\inst13|inst2|Add4~16_combout ) # (\inst13|inst2|new_PC[5]~4_combout )))) # (!\inst13|inst2|new_PC[5]~7_combout  & (\inst13|inst2|Add2~14_combout  & 
// ((!\inst13|inst2|new_PC[5]~4_combout ))))

	.dataa(\inst13|inst2|new_PC[5]~7_combout ),
	.datab(\inst13|inst2|Add2~14_combout ),
	.datac(\inst13|inst2|Add4~16_combout ),
	.datad(\inst13|inst2|new_PC[5]~4_combout ),
	.cin(gnd),
	.combout(\inst13|inst2|new_PC~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|new_PC~12 .lut_mask = 16'hAAE4;
defparam \inst13|inst2|new_PC~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|new_PC~13 (
// Equation(s):
// \inst13|inst2|new_PC~13_combout  = (\inst13|inst2|new_PC[5]~4_combout  & ((\inst13|inst2|new_PC~12_combout  & (\inst13|inst2|Add3~16_combout )) # (!\inst13|inst2|new_PC~12_combout  & ((\inst21|inst6|out [1]))))) # (!\inst13|inst2|new_PC[5]~4_combout  & 
// (((\inst13|inst2|new_PC~12_combout ))))

	.dataa(\inst13|inst2|Add3~16_combout ),
	.datab(\inst21|inst6|out [1]),
	.datac(\inst13|inst2|new_PC[5]~4_combout ),
	.datad(\inst13|inst2|new_PC~12_combout ),
	.cin(gnd),
	.combout(\inst13|inst2|new_PC~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|new_PC~13 .lut_mask = 16'hAFC0;
defparam \inst13|inst2|new_PC~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|new_PC[8] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|new_PC~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|new_PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|new_PC[8] .is_wysiwyg = "true";
defparam \inst13|inst2|new_PC[8] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst13|inst2|new_PC [10],\inst13|inst2|new_PC [9],\inst13|inst2|new_PC [8],\inst13|inst2|new_PC [7],\inst13|inst2|new_PC [6],\inst13|inst2|new_PC [5],\inst13|inst2|new_PC [4],\inst13|inst2|new_PC [3],\inst13|inst2|new_PC [2],\inst13|inst2|new_PC [1],\inst13|inst2|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_r7b1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

dffeas \inst21|inst|inst1|out[14] (
	.clk(\Clock~input_o ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|inst|inst1|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|inst|inst1|out[14] .is_wysiwyg = "true";
defparam \inst21|inst|inst1|out[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|new_PC~14 (
// Equation(s):
// \inst13|inst2|new_PC~14_combout  = (\inst13|inst2|new_PC[5]~7_combout  & ((\inst13|inst2|new_PC[5]~4_combout  & (\inst13|inst2|Add3~14_combout )) # (!\inst13|inst2|new_PC[5]~4_combout  & ((\inst13|inst2|Add4~14_combout ))))) # 
// (!\inst13|inst2|new_PC[5]~7_combout  & (((\inst13|inst2|new_PC[5]~4_combout ))))

	.dataa(\inst13|inst2|Add3~14_combout ),
	.datab(\inst13|inst2|new_PC[5]~7_combout ),
	.datac(\inst13|inst2|Add4~14_combout ),
	.datad(\inst13|inst2|new_PC[5]~4_combout ),
	.cin(gnd),
	.combout(\inst13|inst2|new_PC~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|new_PC~14 .lut_mask = 16'hBBC0;
defparam \inst13|inst2|new_PC~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|new_PC~15 (
// Equation(s):
// \inst13|inst2|new_PC~15_combout  = (\inst13|inst2|new_PC[5]~7_combout  & (((\inst13|inst2|new_PC~14_combout )))) # (!\inst13|inst2|new_PC[5]~7_combout  & ((\inst13|inst2|new_PC~14_combout  & (\inst21|inst6|out [0])) # (!\inst13|inst2|new_PC~14_combout  & 
// ((\inst13|inst2|Add2~12_combout )))))

	.dataa(\inst21|inst6|out [0]),
	.datab(\inst13|inst2|Add2~12_combout ),
	.datac(\inst13|inst2|new_PC[5]~7_combout ),
	.datad(\inst13|inst2|new_PC~14_combout ),
	.cin(gnd),
	.combout(\inst13|inst2|new_PC~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|new_PC~15 .lut_mask = 16'hFA0C;
defparam \inst13|inst2|new_PC~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|new_PC[7] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|new_PC~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|new_PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|new_PC[7] .is_wysiwyg = "true";
defparam \inst13|inst2|new_PC[7] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst13|inst2|new_PC [10],\inst13|inst2|new_PC [9],\inst13|inst2|new_PC [8],\inst13|inst2|new_PC [7],\inst13|inst2|new_PC [6],\inst13|inst2|new_PC [5],\inst13|inst2|new_PC [4],\inst13|inst2|new_PC [3],\inst13|inst2|new_PC [2],\inst13|inst2|new_PC [1],\inst13|inst2|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_r7b1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000012;
// synopsys translate_on

dffeas \inst21|inst6|out[5] (
	.clk(\Clock~input_o ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|inst6|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|inst6|out[5] .is_wysiwyg = "true";
defparam \inst21|inst6|out[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst5|inst9~0 (
// Equation(s):
// \inst13|inst5|inst9~0_combout  = (\inst21|inst6|out [5] & (\inst21|inst6|out [4] & (\inst21|inst6|out [3] & !\inst21|inst6|out [6])))

	.dataa(\inst21|inst6|out [5]),
	.datab(\inst21|inst6|out [4]),
	.datac(\inst21|inst6|out [3]),
	.datad(\inst21|inst6|out [6]),
	.cin(gnd),
	.combout(\inst13|inst5|inst9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst5|inst9~0 .lut_mask = 16'h0080;
defparam \inst13|inst5|inst9~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT0~4 (
// Equation(s):
// \inst13|inst2|SHFT0~4_combout  = (\inst13|inst5|inst9~0_combout  & (\inst13|inst5|inst9~1_combout  & (\inst13|inst2|SHFT1 [6] & !\inst15|inst147~q )))

	.dataa(\inst13|inst5|inst9~0_combout ),
	.datab(\inst13|inst5|inst9~1_combout ),
	.datac(\inst13|inst2|SHFT1 [6]),
	.datad(\inst15|inst147~q ),
	.cin(gnd),
	.combout(\inst13|inst2|SHFT0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|SHFT0~4 .lut_mask = 16'h0080;
defparam \inst13|inst2|SHFT0~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|SHFT0[6] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT0[6] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT0[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT1~4 (
// Equation(s):
// \inst13|inst2|SHFT1~4_combout  = (\inst13|inst5|inst~combout  & (\inst13|inst2|SHFT0 [6])) # (!\inst13|inst5|inst~combout  & ((\inst13|inst2|SHFT2 [6])))

	.dataa(\inst13|inst2|SHFT0 [6]),
	.datab(\inst13|inst2|SHFT2 [6]),
	.datac(gnd),
	.datad(\inst13|inst5|inst~combout ),
	.cin(gnd),
	.combout(\inst13|inst2|SHFT1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|SHFT1~4 .lut_mask = 16'hAACC;
defparam \inst13|inst2|SHFT1~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|SHFT1[6] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT1[6] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT1[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|SHFT2~4 (
// Equation(s):
// \inst13|inst2|SHFT2~4_combout  = (\inst13|inst5|inst~combout  & (\inst13|inst2|SHFT1 [6])) # (!\inst13|inst5|inst~combout  & ((\inst13|inst2|SHFT3 [6])))

	.dataa(\inst13|inst2|SHFT1 [6]),
	.datab(\inst13|inst2|SHFT3 [6]),
	.datac(gnd),
	.datad(\inst13|inst5|inst~combout ),
	.cin(gnd),
	.combout(\inst13|inst2|SHFT2~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|SHFT2~4 .lut_mask = 16'hAACC;
defparam \inst13|inst2|SHFT2~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|SHFT2[6] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT2[6] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT2[6] .power_up = "low";
// synopsys translate_on

dffeas \inst13|inst2|SHFT3[6] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|SHFT3[6]~20_combout ),
	.asdata(\inst13|inst2|SHFT2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst13|inst5|inst~combout ),
	.ena(\inst13|inst2|SHFT3[10]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|SHFT3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|SHFT3[6] .is_wysiwyg = "true";
defparam \inst13|inst2|SHFT3[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|new_PC~16 (
// Equation(s):
// \inst13|inst2|new_PC~16_combout  = (\inst13|inst2|new_PC[5]~7_combout  & (((\inst13|inst2|Add4~12_combout ) # (\inst13|inst2|new_PC[5]~4_combout )))) # (!\inst13|inst2|new_PC[5]~7_combout  & (\inst13|inst2|Add2~10_combout  & 
// ((!\inst13|inst2|new_PC[5]~4_combout ))))

	.dataa(\inst13|inst2|new_PC[5]~7_combout ),
	.datab(\inst13|inst2|Add2~10_combout ),
	.datac(\inst13|inst2|Add4~12_combout ),
	.datad(\inst13|inst2|new_PC[5]~4_combout ),
	.cin(gnd),
	.combout(\inst13|inst2|new_PC~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|new_PC~16 .lut_mask = 16'hAAE4;
defparam \inst13|inst2|new_PC~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|new_PC~17 (
// Equation(s):
// \inst13|inst2|new_PC~17_combout  = (\inst13|inst2|new_PC[5]~4_combout  & ((\inst13|inst2|new_PC~16_combout  & (\inst13|inst2|Add3~12_combout )) # (!\inst13|inst2|new_PC~16_combout  & ((\inst21|inst|inst1|out [14]))))) # (!\inst13|inst2|new_PC[5]~4_combout 
//  & (((\inst13|inst2|new_PC~16_combout ))))

	.dataa(\inst13|inst2|Add3~12_combout ),
	.datab(\inst21|inst|inst1|out [14]),
	.datac(\inst13|inst2|new_PC[5]~4_combout ),
	.datad(\inst13|inst2|new_PC~16_combout ),
	.cin(gnd),
	.combout(\inst13|inst2|new_PC~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|new_PC~17 .lut_mask = 16'hAFC0;
defparam \inst13|inst2|new_PC~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|new_PC[6] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|new_PC~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|new_PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|new_PC[6] .is_wysiwyg = "true";
defparam \inst13|inst2|new_PC[6] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst13|inst2|new_PC [10],\inst13|inst2|new_PC [9],\inst13|inst2|new_PC [8],\inst13|inst2|new_PC [7],\inst13|inst2|new_PC [6],\inst13|inst2|new_PC [5],\inst13|inst2|new_PC [4],\inst13|inst2|new_PC [3],\inst13|inst2|new_PC [2],\inst13|inst2|new_PC [1],\inst13|inst2|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_r7b1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000028;
// synopsys translate_on

dffeas \inst21|inst|inst1|out[13] (
	.clk(\Clock~input_o ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|inst|inst1|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|inst|inst1|out[13] .is_wysiwyg = "true";
defparam \inst21|inst|inst1|out[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|new_PC~18 (
// Equation(s):
// \inst13|inst2|new_PC~18_combout  = (\inst13|inst2|new_PC[5]~7_combout  & ((\inst13|inst2|new_PC[5]~4_combout  & (\inst13|inst2|Add3~10_combout )) # (!\inst13|inst2|new_PC[5]~4_combout  & ((\inst13|inst2|Add4~10_combout ))))) # 
// (!\inst13|inst2|new_PC[5]~7_combout  & (((\inst13|inst2|new_PC[5]~4_combout ))))

	.dataa(\inst13|inst2|Add3~10_combout ),
	.datab(\inst13|inst2|new_PC[5]~7_combout ),
	.datac(\inst13|inst2|Add4~10_combout ),
	.datad(\inst13|inst2|new_PC[5]~4_combout ),
	.cin(gnd),
	.combout(\inst13|inst2|new_PC~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|new_PC~18 .lut_mask = 16'hBBC0;
defparam \inst13|inst2|new_PC~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|new_PC~19 (
// Equation(s):
// \inst13|inst2|new_PC~19_combout  = (\inst13|inst2|new_PC[5]~7_combout  & (((\inst13|inst2|new_PC~18_combout )))) # (!\inst13|inst2|new_PC[5]~7_combout  & ((\inst13|inst2|new_PC~18_combout  & (\inst21|inst|inst1|out [13])) # 
// (!\inst13|inst2|new_PC~18_combout  & ((\inst13|inst2|Add2~8_combout )))))

	.dataa(\inst21|inst|inst1|out [13]),
	.datab(\inst13|inst2|Add2~8_combout ),
	.datac(\inst13|inst2|new_PC[5]~7_combout ),
	.datad(\inst13|inst2|new_PC~18_combout ),
	.cin(gnd),
	.combout(\inst13|inst2|new_PC~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|new_PC~19 .lut_mask = 16'hFA0C;
defparam \inst13|inst2|new_PC~19 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|new_PC[5] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|new_PC~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|new_PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|new_PC[5] .is_wysiwyg = "true";
defparam \inst13|inst2|new_PC[5] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst13|inst2|new_PC [10],\inst13|inst2|new_PC [9],\inst13|inst2|new_PC [8],\inst13|inst2|new_PC [7],\inst13|inst2|new_PC [6],\inst13|inst2|new_PC [5],\inst13|inst2|new_PC [4],\inst13|inst2|new_PC [3],\inst13|inst2|new_PC [2],\inst13|inst2|new_PC [1],\inst13|inst2|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_r7b1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

dffeas \inst21|inst|inst1|out[12] (
	.clk(\Clock~input_o ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|inst|inst1|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|inst|inst1|out[12] .is_wysiwyg = "true";
defparam \inst21|inst|inst1|out[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|new_PC~20 (
// Equation(s):
// \inst13|inst2|new_PC~20_combout  = (\inst13|inst2|new_PC[5]~7_combout  & (((\inst13|inst2|new_PC[5]~4_combout )))) # (!\inst13|inst2|new_PC[5]~7_combout  & ((\inst13|inst2|new_PC[5]~4_combout  & (\inst21|inst|inst1|out [12])) # 
// (!\inst13|inst2|new_PC[5]~4_combout  & ((\inst13|inst2|Add2~6_combout )))))

	.dataa(\inst13|inst2|new_PC[5]~7_combout ),
	.datab(\inst21|inst|inst1|out [12]),
	.datac(\inst13|inst2|new_PC[5]~4_combout ),
	.datad(\inst13|inst2|Add2~6_combout ),
	.cin(gnd),
	.combout(\inst13|inst2|new_PC~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|new_PC~20 .lut_mask = 16'hE5E0;
defparam \inst13|inst2|new_PC~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|new_PC~21 (
// Equation(s):
// \inst13|inst2|new_PC~21_combout  = (\inst13|inst2|new_PC[5]~7_combout  & ((\inst13|inst2|new_PC~20_combout  & ((\inst13|inst2|Add3~8_combout ))) # (!\inst13|inst2|new_PC~20_combout  & (\inst13|inst2|Add4~8_combout )))) # 
// (!\inst13|inst2|new_PC[5]~7_combout  & (((\inst13|inst2|new_PC~20_combout ))))

	.dataa(\inst13|inst2|Add4~8_combout ),
	.datab(\inst13|inst2|new_PC[5]~7_combout ),
	.datac(\inst13|inst2|new_PC~20_combout ),
	.datad(\inst13|inst2|Add3~8_combout ),
	.cin(gnd),
	.combout(\inst13|inst2|new_PC~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|new_PC~21 .lut_mask = 16'hF838;
defparam \inst13|inst2|new_PC~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|new_PC[4] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|new_PC~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|new_PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|new_PC[4] .is_wysiwyg = "true";
defparam \inst13|inst2|new_PC[4] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst13|inst2|new_PC [10],\inst13|inst2|new_PC [9],\inst13|inst2|new_PC [8],\inst13|inst2|new_PC [7],\inst13|inst2|new_PC [6],\inst13|inst2|new_PC [5],\inst13|inst2|new_PC [4],\inst13|inst2|new_PC [3],\inst13|inst2|new_PC [2],\inst13|inst2|new_PC [1],\inst13|inst2|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_r7b1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020;
// synopsys translate_on

dffeas \inst21|inst|inst1|out[11] (
	.clk(\Clock~input_o ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|inst|inst1|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|inst|inst1|out[11] .is_wysiwyg = "true";
defparam \inst21|inst|inst1|out[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|new_PC~22 (
// Equation(s):
// \inst13|inst2|new_PC~22_combout  = (\inst13|inst2|new_PC[5]~7_combout  & ((\inst13|inst2|new_PC[5]~4_combout  & (\inst13|inst2|Add3~6_combout )) # (!\inst13|inst2|new_PC[5]~4_combout  & ((\inst13|inst2|Add4~6_combout ))))) # 
// (!\inst13|inst2|new_PC[5]~7_combout  & (((\inst13|inst2|new_PC[5]~4_combout ))))

	.dataa(\inst13|inst2|Add3~6_combout ),
	.datab(\inst13|inst2|new_PC[5]~7_combout ),
	.datac(\inst13|inst2|Add4~6_combout ),
	.datad(\inst13|inst2|new_PC[5]~4_combout ),
	.cin(gnd),
	.combout(\inst13|inst2|new_PC~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|new_PC~22 .lut_mask = 16'hBBC0;
defparam \inst13|inst2|new_PC~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|new_PC~23 (
// Equation(s):
// \inst13|inst2|new_PC~23_combout  = (\inst13|inst2|new_PC[5]~7_combout  & (((\inst13|inst2|new_PC~22_combout )))) # (!\inst13|inst2|new_PC[5]~7_combout  & ((\inst13|inst2|new_PC~22_combout  & (\inst21|inst|inst1|out [11])) # 
// (!\inst13|inst2|new_PC~22_combout  & ((\inst13|inst2|Add2~4_combout )))))

	.dataa(\inst21|inst|inst1|out [11]),
	.datab(\inst13|inst2|Add2~4_combout ),
	.datac(\inst13|inst2|new_PC[5]~7_combout ),
	.datad(\inst13|inst2|new_PC~22_combout ),
	.cin(gnd),
	.combout(\inst13|inst2|new_PC~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|new_PC~23 .lut_mask = 16'hFA0C;
defparam \inst13|inst2|new_PC~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|new_PC[3] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|new_PC~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|new_PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|new_PC[3] .is_wysiwyg = "true";
defparam \inst13|inst2|new_PC[3] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst13|inst2|new_PC [10],\inst13|inst2|new_PC [9],\inst13|inst2|new_PC [8],\inst13|inst2|new_PC [7],\inst13|inst2|new_PC [6],\inst13|inst2|new_PC [5],\inst13|inst2|new_PC [4],\inst13|inst2|new_PC [3],\inst13|inst2|new_PC [2],\inst13|inst2|new_PC [1],\inst13|inst2|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_r7b1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

dffeas \inst21|inst|inst1|out[10] (
	.clk(\Clock~input_o ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|inst|inst1|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|inst|inst1|out[10] .is_wysiwyg = "true";
defparam \inst21|inst|inst1|out[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|new_PC~24 (
// Equation(s):
// \inst13|inst2|new_PC~24_combout  = (\inst13|inst2|new_PC[5]~7_combout  & (((\inst13|inst2|new_PC[5]~4_combout )))) # (!\inst13|inst2|new_PC[5]~7_combout  & ((\inst13|inst2|new_PC[5]~4_combout  & (\inst21|inst|inst1|out [10])) # 
// (!\inst13|inst2|new_PC[5]~4_combout  & ((\inst13|inst2|Add2~2_combout )))))

	.dataa(\inst13|inst2|new_PC[5]~7_combout ),
	.datab(\inst21|inst|inst1|out [10]),
	.datac(\inst13|inst2|new_PC[5]~4_combout ),
	.datad(\inst13|inst2|Add2~2_combout ),
	.cin(gnd),
	.combout(\inst13|inst2|new_PC~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|new_PC~24 .lut_mask = 16'hE5E0;
defparam \inst13|inst2|new_PC~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|new_PC~25 (
// Equation(s):
// \inst13|inst2|new_PC~25_combout  = (\inst13|inst2|new_PC[5]~7_combout  & ((\inst13|inst2|new_PC~24_combout  & ((\inst13|inst2|Add3~4_combout ))) # (!\inst13|inst2|new_PC~24_combout  & (\inst13|inst2|Add4~4_combout )))) # 
// (!\inst13|inst2|new_PC[5]~7_combout  & (((\inst13|inst2|new_PC~24_combout ))))

	.dataa(\inst13|inst2|Add4~4_combout ),
	.datab(\inst13|inst2|new_PC[5]~7_combout ),
	.datac(\inst13|inst2|new_PC~24_combout ),
	.datad(\inst13|inst2|Add3~4_combout ),
	.cin(gnd),
	.combout(\inst13|inst2|new_PC~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|new_PC~25 .lut_mask = 16'hF838;
defparam \inst13|inst2|new_PC~25 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|new_PC[2] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|new_PC~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|new_PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|new_PC[2] .is_wysiwyg = "true";
defparam \inst13|inst2|new_PC[2] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst13|inst2|new_PC [10],\inst13|inst2|new_PC [9],\inst13|inst2|new_PC [8],\inst13|inst2|new_PC [7],\inst13|inst2|new_PC [6],\inst13|inst2|new_PC [5],\inst13|inst2|new_PC [4],\inst13|inst2|new_PC [3],\inst13|inst2|new_PC [2],\inst13|inst2|new_PC [1],\inst13|inst2|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_r7b1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000032;
// synopsys translate_on

dffeas \inst21|inst|inst1|out[9] (
	.clk(\Clock~input_o ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|inst|inst1|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|inst|inst1|out[9] .is_wysiwyg = "true";
defparam \inst21|inst|inst1|out[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|new_PC~26 (
// Equation(s):
// \inst13|inst2|new_PC~26_combout  = (\inst13|inst2|new_PC[5]~7_combout  & ((\inst13|inst2|new_PC[5]~4_combout  & (\inst13|inst2|Add3~2_combout )) # (!\inst13|inst2|new_PC[5]~4_combout  & ((\inst13|inst2|Add4~2_combout ))))) # 
// (!\inst13|inst2|new_PC[5]~7_combout  & (((\inst13|inst2|new_PC[5]~4_combout ))))

	.dataa(\inst13|inst2|Add3~2_combout ),
	.datab(\inst13|inst2|new_PC[5]~7_combout ),
	.datac(\inst13|inst2|Add4~2_combout ),
	.datad(\inst13|inst2|new_PC[5]~4_combout ),
	.cin(gnd),
	.combout(\inst13|inst2|new_PC~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|new_PC~26 .lut_mask = 16'hBBC0;
defparam \inst13|inst2|new_PC~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|new_PC~27 (
// Equation(s):
// \inst13|inst2|new_PC~27_combout  = (\inst13|inst2|new_PC[5]~7_combout  & (((\inst13|inst2|new_PC~26_combout )))) # (!\inst13|inst2|new_PC[5]~7_combout  & ((\inst13|inst2|new_PC~26_combout  & (\inst21|inst|inst1|out [9])) # 
// (!\inst13|inst2|new_PC~26_combout  & ((\inst13|inst2|Add2~0_combout )))))

	.dataa(\inst21|inst|inst1|out [9]),
	.datab(\inst13|inst2|Add2~0_combout ),
	.datac(\inst13|inst2|new_PC[5]~7_combout ),
	.datad(\inst13|inst2|new_PC~26_combout ),
	.cin(gnd),
	.combout(\inst13|inst2|new_PC~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|new_PC~27 .lut_mask = 16'hFA0C;
defparam \inst13|inst2|new_PC~27 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|new_PC[1] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|new_PC~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|new_PC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|new_PC[1] .is_wysiwyg = "true";
defparam \inst13|inst2|new_PC[1] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst13|inst2|new_PC [10],\inst13|inst2|new_PC [9],\inst13|inst2|new_PC [8],\inst13|inst2|new_PC [7],\inst13|inst2|new_PC [6],\inst13|inst2|new_PC [5],\inst13|inst2|new_PC [4],\inst13|inst2|new_PC [3],\inst13|inst2|new_PC [2],\inst13|inst2|new_PC [1],\inst13|inst2|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_r7b1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

dffeas \inst21|inst6|out[6] (
	.clk(\Clock~input_o ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|inst6|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|inst6|out[6] .is_wysiwyg = "true";
defparam \inst21|inst6|out[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst1|inst (
// Equation(s):
// \inst13|inst1|inst~combout  = (\inst13|inst1|inst9~combout  & !\inst15|inst147~q )

	.dataa(\inst13|inst1|inst9~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|inst147~q ),
	.cin(gnd),
	.combout(\inst13|inst1|inst~combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst1|inst .lut_mask = 16'h00AA;
defparam \inst13|inst1|inst .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst1|inst2~0 (
// Equation(s):
// \inst13|inst1|inst2~0_combout  = !\inst13|inst1|inst~combout 

	.dataa(\inst13|inst1|inst~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst13|inst1|inst2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst1|inst2~0 .lut_mask = 16'h5555;
defparam \inst13|inst1|inst2~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst1|inst2 (
	.clk(\Clock~input_o ),
	.d(\inst13|inst1|inst2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst1|inst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst1|inst2 .is_wysiwyg = "true";
defparam \inst13|inst1|inst2 .power_up = "low";
// synopsys translate_on

dffeas \inst13|inst1|inst3 (
	.clk(\Clock~input_o ),
	.d(\inst13|inst1|inst2~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst1|inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst1|inst3 .is_wysiwyg = "true";
defparam \inst13|inst1|inst3 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst1|inst9~0 (
// Equation(s):
// \inst13|inst1|inst9~0_combout  = (\inst21|inst6|out [6] & (\inst13|inst1|inst2~q  & \inst13|inst1|inst3~q ))

	.dataa(\inst21|inst6|out [6]),
	.datab(\inst13|inst1|inst2~q ),
	.datac(\inst13|inst1|inst3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst13|inst1|inst9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst1|inst9~0 .lut_mask = 16'h8080;
defparam \inst13|inst1|inst9~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "MIR.mif";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "Decode_Unit:inst21|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_laa1:auto_generated|ALTSYNCRAM";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 127;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 128;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 28;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 128'h00000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst21|inst3|inst7~0 (
// Equation(s):
// \inst21|inst3|inst7~0_combout  = (\inst14|altsyncram_component|auto_generated|q_a [19] & (!\inst14|altsyncram_component|auto_generated|q_a [21] & ((!\inst14|altsyncram_component|auto_generated|q_a [18]) # (!\inst14|altsyncram_component|auto_generated|q_a 
// [20]))))

	.dataa(\inst14|altsyncram_component|auto_generated|q_a [19]),
	.datab(\inst14|altsyncram_component|auto_generated|q_a [20]),
	.datac(\inst14|altsyncram_component|auto_generated|q_a [18]),
	.datad(\inst14|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst21|inst3|inst7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|inst3|inst7~0 .lut_mask = 16'h002A;
defparam \inst21|inst3|inst7~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst21|inst3|inst6 (
	.clk(\Clock~input_o ),
	.d(\inst21|inst3|inst7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|inst3|inst6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|inst3|inst6 .is_wysiwyg = "true";
defparam \inst21|inst3|inst6 .power_up = "low";
// synopsys translate_on

dffeas \inst15|inst161|inst71 (
	.clk(\Clock~input_o ),
	.d(\inst13|inst7|inst~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst161|inst71~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst161|inst71 .is_wysiwyg = "true";
defparam \inst15|inst161|inst71 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst161|inst7~0 (
// Equation(s):
// \inst15|inst161|inst7~0_combout  = (\inst15|inst161|inst71~q ) # ((!\inst15|inst147~q  & ((\inst13|inst1|inst9~combout ) # (!\inst13|inst2|new_PC[5]~30_combout ))))

	.dataa(\inst15|inst161|inst71~q ),
	.datab(\inst13|inst1|inst9~combout ),
	.datac(\inst13|inst2|new_PC[5]~30_combout ),
	.datad(\inst15|inst147~q ),
	.cin(gnd),
	.combout(\inst15|inst161|inst7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst161|inst7~0 .lut_mask = 16'hAAEF;
defparam \inst15|inst161|inst7~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst15|inst161|inst70 (
	.clk(\Clock~input_o ),
	.d(\inst15|inst161|inst7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst161|inst70~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst161|inst70 .is_wysiwyg = "true";
defparam \inst15|inst161|inst70 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst162|inst10 (
// Equation(s):
// \inst15|inst162|inst10~combout  = (!\inst15|inst161|inst70~q  & ((\inst21|inst3|inst6~q  & (\inst21|inst6|out [0])) # (!\inst21|inst3|inst6~q  & ((\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [2])))))

	.dataa(\inst21|inst6|out [0]),
	.datab(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst21|inst3|inst6~q ),
	.datad(\inst15|inst161|inst70~q ),
	.cin(gnd),
	.combout(\inst15|inst162|inst10~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst162|inst10 .lut_mask = 16'h00AC;
defparam \inst15|inst162|inst10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst15|inst29 (
	.clk(\inst15|inst149~combout ),
	.d(\inst15|inst162|inst10~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst29 .is_wysiwyg = "true";
defparam \inst15|inst29 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst151|inst10 (
// Equation(s):
// \inst15|inst151|inst10~combout  = (\inst14|altsyncram_component|auto_generated|rden_a_store~q  & \inst15|inst29~q )

	.dataa(\inst14|altsyncram_component|auto_generated|rden_a_store~q ),
	.datab(\inst15|inst29~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|inst151|inst10~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst151|inst10 .lut_mask = 16'h8888;
defparam \inst15|inst151|inst10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst15|inst94 (
	.clk(\Clock~input_o ),
	.d(\inst15|inst151|inst10~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst94~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst94 .is_wysiwyg = "true";
defparam \inst15|inst94 .power_up = "low";
// synopsys translate_on

dffeas \inst15|inst107 (
	.clk(\Clock~input_o ),
	.d(\inst15|inst94~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst107~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst107 .is_wysiwyg = "true";
defparam \inst15|inst107 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "MIR.mif";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Decode_Unit:inst21|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_laa1:auto_generated|ALTSYNCRAM";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 28;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 128'hFFFFFFFFFFFFFFFFFF80FFFF0000000E;
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst162|inst13 (
// Equation(s):
// \inst15|inst162|inst13~combout  = (\inst15|inst161|inst70~q ) # ((\inst21|inst3|inst6~q  & (\inst21|inst|inst1|out [13])) # (!\inst21|inst3|inst6~q  & ((\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(\inst15|inst161|inst70~q ),
	.datab(\inst21|inst|inst1|out [13]),
	.datac(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\inst21|inst3|inst6~q ),
	.cin(gnd),
	.combout(\inst15|inst162|inst13~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst162|inst13 .lut_mask = 16'hEEFA;
defparam \inst15|inst162|inst13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst15|inst31 (
	.clk(\inst15|inst149~combout ),
	.d(\inst15|inst162|inst13~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst31 .is_wysiwyg = "true";
defparam \inst15|inst31 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst151|inst13 (
// Equation(s):
// \inst15|inst151|inst13~combout  = (\inst15|inst31~q ) # (!\inst14|altsyncram_component|auto_generated|rden_a_store~q )

	.dataa(\inst15|inst31~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst14|altsyncram_component|auto_generated|rden_a_store~q ),
	.cin(gnd),
	.combout(\inst15|inst151|inst13~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst151|inst13 .lut_mask = 16'hAAFF;
defparam \inst15|inst151|inst13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst15|inst96 (
	.clk(\Clock~input_o ),
	.d(\inst15|inst151|inst13~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst96~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst96 .is_wysiwyg = "true";
defparam \inst15|inst96 .power_up = "low";
// synopsys translate_on

dffeas \inst15|inst109 (
	.clk(\Clock~input_o ),
	.d(\inst15|inst96~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst109~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst109 .is_wysiwyg = "true";
defparam \inst15|inst109 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "MIR.mif";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "Decode_Unit:inst21|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_laa1:auto_generated|ALTSYNCRAM";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 127;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 128;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 28;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 128'hFFFFFFFFFFFFFFFFFF80FFFF0000FFFF;
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst162|inst12 (
// Equation(s):
// \inst15|inst162|inst12~combout  = (\inst15|inst161|inst70~q ) # ((\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [5] & !\inst21|inst3|inst6~q ))

	.dataa(\inst15|inst161|inst70~q ),
	.datab(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [5]),
	.datac(gnd),
	.datad(\inst21|inst3|inst6~q ),
	.cin(gnd),
	.combout(\inst15|inst162|inst12~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst162|inst12 .lut_mask = 16'hAAEE;
defparam \inst15|inst162|inst12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst15|inst26 (
	.clk(\inst15|inst149~combout ),
	.d(\inst15|inst162|inst12~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst26 .is_wysiwyg = "true";
defparam \inst15|inst26 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst151|inst12 (
// Equation(s):
// \inst15|inst151|inst12~combout  = (\inst15|inst26~q ) # (!\inst14|altsyncram_component|auto_generated|rden_a_store~q )

	.dataa(\inst15|inst26~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst14|altsyncram_component|auto_generated|rden_a_store~q ),
	.cin(gnd),
	.combout(\inst15|inst151|inst12~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst151|inst12 .lut_mask = 16'hAAFF;
defparam \inst15|inst151|inst12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst15|inst91 (
	.clk(\Clock~input_o ),
	.d(\inst15|inst151|inst12~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst91~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst91 .is_wysiwyg = "true";
defparam \inst15|inst91 .power_up = "low";
// synopsys translate_on

dffeas \inst15|inst104 (
	.clk(\Clock~input_o ),
	.d(\inst15|inst91~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst104~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst104 .is_wysiwyg = "true";
defparam \inst15|inst104 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "MIR.mif";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "Decode_Unit:inst21|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_laa1:auto_generated|ALTSYNCRAM";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 127;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 128;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 28;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 128'h00000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst162|inst15 (
// Equation(s):
// \inst15|inst162|inst15~combout  = (!\inst15|inst161|inst70~q  & ((\inst21|inst3|inst6~q  & (\inst21|inst6|out [2])) # (!\inst21|inst3|inst6~q  & ((\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [4])))))

	.dataa(\inst21|inst6|out [2]),
	.datab(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [4]),
	.datac(\inst21|inst3|inst6~q ),
	.datad(\inst15|inst161|inst70~q ),
	.cin(gnd),
	.combout(\inst15|inst162|inst15~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst162|inst15 .lut_mask = 16'h00AC;
defparam \inst15|inst162|inst15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst15|inst27 (
	.clk(\inst15|inst149~combout ),
	.d(\inst15|inst162|inst15~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst27 .is_wysiwyg = "true";
defparam \inst15|inst27 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst151|inst15 (
// Equation(s):
// \inst15|inst151|inst15~combout  = (\inst14|altsyncram_component|auto_generated|rden_a_store~q  & \inst15|inst27~q )

	.dataa(\inst14|altsyncram_component|auto_generated|rden_a_store~q ),
	.datab(\inst15|inst27~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|inst151|inst15~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst151|inst15 .lut_mask = 16'h8888;
defparam \inst15|inst151|inst15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst15|inst92 (
	.clk(\Clock~input_o ),
	.d(\inst15|inst151|inst15~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst92~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst92 .is_wysiwyg = "true";
defparam \inst15|inst92 .power_up = "low";
// synopsys translate_on

dffeas \inst15|inst105 (
	.clk(\Clock~input_o ),
	.d(\inst15|inst92~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst105~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst105 .is_wysiwyg = "true";
defparam \inst15|inst105 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "MIR.mif";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "Decode_Unit:inst21|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_laa1:auto_generated|ALTSYNCRAM";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 127;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 128;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 28;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 128'h00000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst162|inst9 (
// Equation(s):
// \inst15|inst162|inst9~combout  = (!\inst15|inst161|inst70~q  & ((\inst21|inst3|inst6~q  & (\inst21|inst6|out [1])) # (!\inst21|inst3|inst6~q  & ((\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [3])))))

	.dataa(\inst21|inst6|out [1]),
	.datab(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst21|inst3|inst6~q ),
	.datad(\inst15|inst161|inst70~q ),
	.cin(gnd),
	.combout(\inst15|inst162|inst9~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst162|inst9 .lut_mask = 16'h00AC;
defparam \inst15|inst162|inst9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst15|inst28 (
	.clk(\inst15|inst149~combout ),
	.d(\inst15|inst162|inst9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst28 .is_wysiwyg = "true";
defparam \inst15|inst28 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst151|inst9 (
// Equation(s):
// \inst15|inst151|inst9~combout  = (\inst14|altsyncram_component|auto_generated|rden_a_store~q  & \inst15|inst28~q )

	.dataa(\inst14|altsyncram_component|auto_generated|rden_a_store~q ),
	.datab(\inst15|inst28~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|inst151|inst9~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst151|inst9 .lut_mask = 16'h8888;
defparam \inst15|inst151|inst9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst15|inst93 (
	.clk(\Clock~input_o ),
	.d(\inst15|inst151|inst9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst93~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst93 .is_wysiwyg = "true";
defparam \inst15|inst93 .power_up = "low";
// synopsys translate_on

dffeas \inst15|inst106 (
	.clk(\Clock~input_o ),
	.d(\inst15|inst93~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst106~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst106 .is_wysiwyg = "true";
defparam \inst15|inst106 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst|auto_generated|w_anode58w[1]~0 (
// Equation(s):
// \inst6|inst70|inst|auto_generated|w_anode58w[1]~0_combout  = (\inst15|inst109~q  & (!\inst15|inst104~q  & (!\inst15|inst105~q  & !\inst15|inst106~q )))

	.dataa(\inst15|inst109~q ),
	.datab(\inst15|inst104~q ),
	.datac(\inst15|inst105~q ),
	.datad(\inst15|inst106~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst|auto_generated|w_anode58w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst|auto_generated|w_anode58w[1]~0 .lut_mask = 16'h0002;
defparam \inst6|inst70|inst|auto_generated|w_anode58w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst|auto_generated|w_anode98w[3] (
// Equation(s):
// \inst6|inst70|inst|auto_generated|w_anode98w [3] = (\inst15|inst107~q  & (\inst15|inst108~q  & \inst6|inst70|inst|auto_generated|w_anode58w[1]~0_combout ))

	.dataa(\inst15|inst107~q ),
	.datab(\inst15|inst108~q ),
	.datac(\inst6|inst70|inst|auto_generated|w_anode58w[1]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|inst70|inst|auto_generated|w_anode98w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst|auto_generated|w_anode98w[3] .lut_mask = 16'h8080;
defparam \inst6|inst70|inst|auto_generated|w_anode98w[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst12|inst (
	.clk(\Clock~input_o ),
	.d(\inst4|inst|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst12|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst12|inst .is_wysiwyg = "true";
defparam \inst6|inst12|inst .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst|auto_generated|w_anode68w[3]~0 (
// Equation(s):
// \inst6|inst70|inst|auto_generated|w_anode68w[3]~0_combout  = (!\inst15|inst104~q  & (!\inst15|inst109~q  & (!\inst15|inst105~q  & !\inst15|inst106~q )))

	.dataa(\inst15|inst104~q ),
	.datab(\inst15|inst109~q ),
	.datac(\inst15|inst105~q ),
	.datad(\inst15|inst106~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst|auto_generated|w_anode68w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst|auto_generated|w_anode68w[3]~0 .lut_mask = 16'h0001;
defparam \inst6|inst70|inst|auto_generated|w_anode68w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst|auto_generated|w_anode88w[3]~0 (
// Equation(s):
// \inst6|inst70|inst|auto_generated|w_anode88w[3]~0_combout  = (\inst15|inst107~q  & (\inst15|inst108~q  & \inst6|inst70|inst|auto_generated|w_anode68w[3]~0_combout ))

	.dataa(\inst15|inst107~q ),
	.datab(\inst15|inst108~q ),
	.datac(\inst6|inst70|inst|auto_generated|w_anode68w[3]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|inst70|inst|auto_generated|w_anode88w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst|auto_generated|w_anode88w[3]~0 .lut_mask = 16'h8080;
defparam \inst6|inst70|inst|auto_generated|w_anode88w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst7|inst (
	.clk(\Clock~input_o ),
	.d(\inst4|inst|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode88w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst7|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst7|inst .is_wysiwyg = "true";
defparam \inst6|inst7|inst .power_up = "low";
// synopsys translate_on

dffeas \inst15|inst3 (
	.clk(\inst15|inst149~combout ),
	.d(\inst21|inst|inst1|out [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst3 .is_wysiwyg = "true";
defparam \inst15|inst3 .power_up = "low";
// synopsys translate_on

dffeas \inst15|inst1 (
	.clk(\inst15|inst149~combout ),
	.d(\inst21|inst|inst1|out [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst1 .is_wysiwyg = "true";
defparam \inst15|inst1 .power_up = "low";
// synopsys translate_on

dffeas \inst15|inst (
	.clk(\inst15|inst149~combout ),
	.d(\inst21|inst|inst1|out [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst .is_wysiwyg = "true";
defparam \inst15|inst .power_up = "low";
// synopsys translate_on

dffeas \inst15|inst65 (
	.clk(\inst15|inst149~combout ),
	.d(\inst21|inst|inst1|out [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst65~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst65 .is_wysiwyg = "true";
defparam \inst15|inst65 .power_up = "low";
// synopsys translate_on

dffeas \inst15|inst2 (
	.clk(\inst15|inst149~combout ),
	.d(\inst21|inst|inst1|out [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst2 .is_wysiwyg = "true";
defparam \inst15|inst2 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|to_BUS_A[15]~13 (
// Equation(s):
// \inst6|inst71|to_BUS_A[15]~13_combout  = (\inst15|inst1~q  & (!\inst15|inst~q  & (!\inst15|inst65~q  & \inst15|inst2~q )))

	.dataa(\inst15|inst1~q ),
	.datab(\inst15|inst~q ),
	.datac(\inst15|inst65~q ),
	.datad(\inst15|inst2~q ),
	.cin(gnd),
	.combout(\inst6|inst71|to_BUS_A[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|to_BUS_A[15]~13 .lut_mask = 16'h0200;
defparam \inst6|inst71|to_BUS_A[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[15]~16 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[15]~16_combout  = ((\inst15|inst3~q  & (\inst6|inst12|inst~q )) # (!\inst15|inst3~q  & ((\inst6|inst7|inst~q )))) # (!\inst6|inst71|to_BUS_A[15]~13_combout )

	.dataa(\inst6|inst12|inst~q ),
	.datab(\inst6|inst7|inst~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~13_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[15]~16 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst|auto_generated|w_anode38w[3] (
// Equation(s):
// \inst6|inst70|inst|auto_generated|w_anode38w [3] = (\inst6|inst70|inst|auto_generated|w_anode58w[1]~0_combout  & (!\inst15|inst107~q  & !\inst15|inst108~q ))

	.dataa(\inst6|inst70|inst|auto_generated|w_anode58w[1]~0_combout ),
	.datab(gnd),
	.datac(\inst15|inst107~q ),
	.datad(\inst15|inst108~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst|auto_generated|w_anode38w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst|auto_generated|w_anode38w[3] .lut_mask = 16'h000A;
defparam \inst6|inst70|inst|auto_generated|w_anode38w[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst2|inst (
	.clk(\Clock~input_o ),
	.d(\inst4|inst|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst2|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst2|inst .is_wysiwyg = "true";
defparam \inst6|inst2|inst .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst|auto_generated|w_anode21w[3] (
// Equation(s):
// \inst6|inst70|inst|auto_generated|w_anode21w [3] = (!\inst15|inst107~q  & (!\inst15|inst108~q  & \inst6|inst70|inst|auto_generated|w_anode68w[3]~0_combout ))

	.dataa(\inst15|inst107~q ),
	.datab(\inst15|inst108~q ),
	.datac(gnd),
	.datad(\inst6|inst70|inst|auto_generated|w_anode68w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst6|inst70|inst|auto_generated|w_anode21w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst|auto_generated|w_anode21w[3] .lut_mask = 16'h1100;
defparam \inst6|inst70|inst|auto_generated|w_anode21w[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst|inst (
	.clk(\Clock~input_o ),
	.d(\inst4|inst|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode21w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst|inst .is_wysiwyg = "true";
defparam \inst6|inst|inst .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|to_BUS_A[15]~12 (
// Equation(s):
// \inst6|inst71|to_BUS_A[15]~12_combout  = (!\inst15|inst1~q  & (!\inst15|inst~q  & (!\inst15|inst65~q  & !\inst15|inst2~q )))

	.dataa(\inst15|inst1~q ),
	.datab(\inst15|inst~q ),
	.datac(\inst15|inst65~q ),
	.datad(\inst15|inst2~q ),
	.cin(gnd),
	.combout(\inst6|inst71|to_BUS_A[15]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|to_BUS_A[15]~12 .lut_mask = 16'h0001;
defparam \inst6|inst71|to_BUS_A[15]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[15]~15 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[15]~15_combout  = ((\inst15|inst3~q  & (\inst6|inst2|inst~q )) # (!\inst15|inst3~q  & ((\inst6|inst|inst~q )))) # (!\inst6|inst71|to_BUS_A[15]~12_combout )

	.dataa(\inst6|inst2|inst~q ),
	.datab(\inst6|inst|inst~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~12_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[15]~15 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst|auto_generated|w_anode110w[2]~1 (
// Equation(s):
// \inst6|inst70|inst|auto_generated|w_anode110w[2]~1_combout  = (\inst15|inst106~q  & (!\inst15|inst104~q  & !\inst15|inst105~q ))

	.dataa(\inst15|inst106~q ),
	.datab(gnd),
	.datac(\inst15|inst104~q ),
	.datad(\inst15|inst105~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst|auto_generated|w_anode110w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst|auto_generated|w_anode110w[2]~1 .lut_mask = 16'h000A;
defparam \inst6|inst70|inst|auto_generated|w_anode110w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst|auto_generated|w_anode193w[3] (
// Equation(s):
// \inst6|inst70|inst|auto_generated|w_anode193w [3] = (\inst15|inst107~q  & (\inst15|inst108~q  & (\inst15|inst109~q  & \inst6|inst70|inst|auto_generated|w_anode110w[2]~1_combout )))

	.dataa(\inst15|inst107~q ),
	.datab(\inst15|inst108~q ),
	.datac(\inst15|inst109~q ),
	.datad(\inst6|inst70|inst|auto_generated|w_anode110w[2]~1_combout ),
	.cin(gnd),
	.combout(\inst6|inst70|inst|auto_generated|w_anode193w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst|auto_generated|w_anode193w[3] .lut_mask = 16'h8000;
defparam \inst6|inst70|inst|auto_generated|w_anode193w[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst47|inst (
	.clk(\Clock~input_o ),
	.d(\inst4|inst|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst47|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst47|inst .is_wysiwyg = "true";
defparam \inst6|inst47|inst .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst|auto_generated|w_anode183w[3] (
// Equation(s):
// \inst6|inst70|inst|auto_generated|w_anode183w [3] = (\inst15|inst107~q  & (\inst15|inst108~q  & (\inst6|inst70|inst|auto_generated|w_anode110w[2]~1_combout  & !\inst15|inst109~q )))

	.dataa(\inst15|inst107~q ),
	.datab(\inst15|inst108~q ),
	.datac(\inst6|inst70|inst|auto_generated|w_anode110w[2]~1_combout ),
	.datad(\inst15|inst109~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst|auto_generated|w_anode183w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst|auto_generated|w_anode183w[3] .lut_mask = 16'h0080;
defparam \inst6|inst70|inst|auto_generated|w_anode183w[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst46|inst (
	.clk(\Clock~input_o ),
	.d(\inst4|inst|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst46|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst46|inst .is_wysiwyg = "true";
defparam \inst6|inst46|inst .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|to_BUS_A[15]~8 (
// Equation(s):
// \inst6|inst71|to_BUS_A[15]~8_combout  = (\inst15|inst1~q  & (\inst15|inst~q  & (!\inst15|inst65~q  & \inst15|inst2~q )))

	.dataa(\inst15|inst1~q ),
	.datab(\inst15|inst~q ),
	.datac(\inst15|inst65~q ),
	.datad(\inst15|inst2~q ),
	.cin(gnd),
	.combout(\inst6|inst71|to_BUS_A[15]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|to_BUS_A[15]~8 .lut_mask = 16'h0800;
defparam \inst6|inst71|to_BUS_A[15]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[15]~10 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[15]~10_combout  = ((\inst15|inst3~q  & (\inst6|inst47|inst~q )) # (!\inst15|inst3~q  & ((\inst6|inst46|inst~q )))) # (!\inst6|inst71|to_BUS_A[15]~8_combout )

	.dataa(\inst6|inst47|inst~q ),
	.datab(\inst6|inst46|inst~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~8_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[15]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[15]~10 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[15]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst|auto_generated|w_anode110w[2]~0 (
// Equation(s):
// \inst6|inst70|inst|auto_generated|w_anode110w[2]~0_combout  = (\inst15|inst105~q  & (!\inst15|inst104~q  & !\inst15|inst106~q ))

	.dataa(\inst15|inst105~q ),
	.datab(gnd),
	.datac(\inst15|inst104~q ),
	.datad(\inst15|inst106~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst|auto_generated|w_anode110w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst|auto_generated|w_anode110w[2]~0 .lut_mask = 16'h000A;
defparam \inst6|inst70|inst|auto_generated|w_anode110w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst|auto_generated|w_anode247w[3] (
// Equation(s):
// \inst6|inst70|inst|auto_generated|w_anode247w [3] = (\inst15|inst108~q  & (\inst15|inst109~q  & (\inst6|inst70|inst|auto_generated|w_anode110w[2]~0_combout  & !\inst15|inst107~q )))

	.dataa(\inst15|inst108~q ),
	.datab(\inst15|inst109~q ),
	.datac(\inst6|inst70|inst|auto_generated|w_anode110w[2]~0_combout ),
	.datad(\inst15|inst107~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst|auto_generated|w_anode247w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst|auto_generated|w_anode247w[3] .lut_mask = 16'h0080;
defparam \inst6|inst70|inst|auto_generated|w_anode247w[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst52|inst (
	.clk(\Clock~input_o ),
	.d(\inst4|inst|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst52|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst52|inst .is_wysiwyg = "true";
defparam \inst6|inst52|inst .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst|auto_generated|w_anode237w[3] (
// Equation(s):
// \inst6|inst70|inst|auto_generated|w_anode237w [3] = (\inst15|inst108~q  & (\inst6|inst70|inst|auto_generated|w_anode110w[2]~0_combout  & (!\inst15|inst107~q  & !\inst15|inst109~q )))

	.dataa(\inst15|inst108~q ),
	.datab(\inst6|inst70|inst|auto_generated|w_anode110w[2]~0_combout ),
	.datac(\inst15|inst107~q ),
	.datad(\inst15|inst109~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst|auto_generated|w_anode237w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst|auto_generated|w_anode237w[3] .lut_mask = 16'h0008;
defparam \inst6|inst70|inst|auto_generated|w_anode237w[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst51|inst (
	.clk(\Clock~input_o ),
	.d(\inst4|inst|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst51|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst51|inst .is_wysiwyg = "true";
defparam \inst6|inst51|inst .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|to_BUS_A[15]~9 (
// Equation(s):
// \inst6|inst71|to_BUS_A[15]~9_combout  = (!\inst15|inst1~q  & (!\inst15|inst~q  & (\inst15|inst65~q  & \inst15|inst2~q )))

	.dataa(\inst15|inst1~q ),
	.datab(\inst15|inst~q ),
	.datac(\inst15|inst65~q ),
	.datad(\inst15|inst2~q ),
	.cin(gnd),
	.combout(\inst6|inst71|to_BUS_A[15]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|to_BUS_A[15]~9 .lut_mask = 16'h1000;
defparam \inst6|inst71|to_BUS_A[15]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[15]~11 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[15]~11_combout  = ((\inst15|inst3~q  & (\inst6|inst52|inst~q )) # (!\inst15|inst3~q  & ((\inst6|inst51|inst~q )))) # (!\inst6|inst71|to_BUS_A[15]~9_combout )

	.dataa(\inst6|inst52|inst~q ),
	.datab(\inst6|inst51|inst~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~9_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[15]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[15]~11 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[15]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst|auto_generated|w_anode78w[3] (
// Equation(s):
// \inst6|inst70|inst|auto_generated|w_anode78w [3] = (\inst15|inst107~q  & (\inst6|inst70|inst|auto_generated|w_anode58w[1]~0_combout  & !\inst15|inst108~q ))

	.dataa(\inst15|inst107~q ),
	.datab(\inst6|inst70|inst|auto_generated|w_anode58w[1]~0_combout ),
	.datac(gnd),
	.datad(\inst15|inst108~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst|auto_generated|w_anode78w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst|auto_generated|w_anode78w[3] .lut_mask = 16'h0088;
defparam \inst6|inst70|inst|auto_generated|w_anode78w[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst6|inst (
	.clk(\Clock~input_o ),
	.d(\inst4|inst|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst6|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst6|inst .is_wysiwyg = "true";
defparam \inst6|inst6|inst .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst|auto_generated|w_anode68w[3]~1 (
// Equation(s):
// \inst6|inst70|inst|auto_generated|w_anode68w[3]~1_combout  = (\inst15|inst107~q  & (\inst6|inst70|inst|auto_generated|w_anode68w[3]~0_combout  & !\inst15|inst108~q ))

	.dataa(\inst15|inst107~q ),
	.datab(\inst6|inst70|inst|auto_generated|w_anode68w[3]~0_combout ),
	.datac(gnd),
	.datad(\inst15|inst108~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst|auto_generated|w_anode68w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst|auto_generated|w_anode68w[3]~1 .lut_mask = 16'h0088;
defparam \inst6|inst70|inst|auto_generated|w_anode68w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst5|inst (
	.clk(\Clock~input_o ),
	.d(\inst4|inst|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode68w[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst5|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst5|inst .is_wysiwyg = "true";
defparam \inst6|inst5|inst .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|to_BUS_A[15]~10 (
// Equation(s):
// \inst6|inst71|to_BUS_A[15]~10_combout  = (\inst15|inst1~q  & (!\inst15|inst~q  & (!\inst15|inst65~q  & !\inst15|inst2~q )))

	.dataa(\inst15|inst1~q ),
	.datab(\inst15|inst~q ),
	.datac(\inst15|inst65~q ),
	.datad(\inst15|inst2~q ),
	.cin(gnd),
	.combout(\inst6|inst71|to_BUS_A[15]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|to_BUS_A[15]~10 .lut_mask = 16'h0002;
defparam \inst6|inst71|to_BUS_A[15]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[15]~12 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[15]~12_combout  = ((\inst15|inst3~q  & (\inst6|inst6|inst~q )) # (!\inst15|inst3~q  & ((\inst6|inst5|inst~q )))) # (!\inst6|inst71|to_BUS_A[15]~10_combout )

	.dataa(\inst6|inst6|inst~q ),
	.datab(\inst6|inst5|inst~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~10_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[15]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[15]~12 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[15]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst|auto_generated|w_anode58w[3] (
// Equation(s):
// \inst6|inst70|inst|auto_generated|w_anode58w [3] = (\inst15|inst108~q  & (\inst6|inst70|inst|auto_generated|w_anode58w[1]~0_combout  & !\inst15|inst107~q ))

	.dataa(\inst15|inst108~q ),
	.datab(\inst6|inst70|inst|auto_generated|w_anode58w[1]~0_combout ),
	.datac(gnd),
	.datad(\inst15|inst107~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst|auto_generated|w_anode58w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst|auto_generated|w_anode58w[3] .lut_mask = 16'h0088;
defparam \inst6|inst70|inst|auto_generated|w_anode58w[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst4|inst (
	.clk(\Clock~input_o ),
	.d(\inst4|inst|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst4|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst4|inst .is_wysiwyg = "true";
defparam \inst6|inst4|inst .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|to_BUS_A[15]~11 (
// Equation(s):
// \inst6|inst71|to_BUS_A[15]~11_combout  = (!\inst15|inst1~q  & (!\inst15|inst~q  & (!\inst15|inst65~q  & \inst15|inst2~q )))

	.dataa(\inst15|inst1~q ),
	.datab(\inst15|inst~q ),
	.datac(\inst15|inst65~q ),
	.datad(\inst15|inst2~q ),
	.cin(gnd),
	.combout(\inst6|inst71|to_BUS_A[15]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|to_BUS_A[15]~11 .lut_mask = 16'h0100;
defparam \inst6|inst71|to_BUS_A[15]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[15]~13 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[15]~13_combout  = ((\inst15|inst3~q  & (\inst6|inst4|inst~q )) # (!\inst15|inst3~q  & ((\inst6|inst3|inst~q )))) # (!\inst6|inst71|to_BUS_A[15]~11_combout )

	.dataa(\inst6|inst4|inst~q ),
	.datab(\inst6|inst3|inst~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~11_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[15]~13 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[15]~14 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[15]~14_combout  = (\inst|inst2|$00000|auto_generated|result_node[15]~10_combout  & (\inst|inst2|$00000|auto_generated|result_node[15]~11_combout  & (\inst|inst2|$00000|auto_generated|result_node[15]~12_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[15]~13_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[15]~10_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[15]~11_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[15]~12_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[15]~13_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[15]~14 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst|auto_generated|w_anode133w[3]~4 (
// Equation(s):
// \inst6|inst70|inst|auto_generated|w_anode133w[3]~4_combout  = (\inst15|inst109~q  & (!\inst15|inst107~q  & !\inst15|inst108~q ))

	.dataa(\inst15|inst109~q ),
	.datab(gnd),
	.datac(\inst15|inst107~q ),
	.datad(\inst15|inst108~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst|auto_generated|w_anode133w[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst|auto_generated|w_anode133w[3]~4 .lut_mask = 16'h000A;
defparam \inst6|inst70|inst|auto_generated|w_anode133w[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst|auto_generated|w_anode227w[3] (
// Equation(s):
// \inst6|inst70|inst|auto_generated|w_anode227w [3] = (\inst15|inst105~q  & (!\inst15|inst104~q  & (!\inst15|inst106~q  & \inst6|inst70|inst|auto_generated|w_anode133w[3]~4_combout )))

	.dataa(\inst15|inst105~q ),
	.datab(\inst15|inst104~q ),
	.datac(\inst15|inst106~q ),
	.datad(\inst6|inst70|inst|auto_generated|w_anode133w[3]~4_combout ),
	.cin(gnd),
	.combout(\inst6|inst70|inst|auto_generated|w_anode227w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst|auto_generated|w_anode227w[3] .lut_mask = 16'h0200;
defparam \inst6|inst70|inst|auto_generated|w_anode227w[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst50|inst (
	.clk(\Clock~input_o ),
	.d(\inst4|inst|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst50|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst50|inst .is_wysiwyg = "true";
defparam \inst6|inst50|inst .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst|auto_generated|w_anode216w[3] (
// Equation(s):
// \inst6|inst70|inst|auto_generated|w_anode216w [3] = (\inst6|inst70|inst|auto_generated|w_anode110w[2]~0_combout  & (!\inst15|inst107~q  & (!\inst15|inst108~q  & !\inst15|inst109~q )))

	.dataa(\inst6|inst70|inst|auto_generated|w_anode110w[2]~0_combout ),
	.datab(\inst15|inst107~q ),
	.datac(\inst15|inst108~q ),
	.datad(\inst15|inst109~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst|auto_generated|w_anode216w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst|auto_generated|w_anode216w[3] .lut_mask = 16'h0002;
defparam \inst6|inst70|inst|auto_generated|w_anode216w[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst49|inst (
	.clk(\Clock~input_o ),
	.d(\inst4|inst|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst49|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst49|inst .is_wysiwyg = "true";
defparam \inst6|inst49|inst .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|to_BUS_A[15]~4 (
// Equation(s):
// \inst6|inst71|to_BUS_A[15]~4_combout  = (!\inst15|inst1~q  & (!\inst15|inst~q  & (\inst15|inst65~q  & !\inst15|inst2~q )))

	.dataa(\inst15|inst1~q ),
	.datab(\inst15|inst~q ),
	.datac(\inst15|inst65~q ),
	.datad(\inst15|inst2~q ),
	.cin(gnd),
	.combout(\inst6|inst71|to_BUS_A[15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|to_BUS_A[15]~4 .lut_mask = 16'h0010;
defparam \inst6|inst71|to_BUS_A[15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[15]~5 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[15]~5_combout  = ((\inst15|inst3~q  & (\inst6|inst50|inst~q )) # (!\inst15|inst3~q  & ((\inst6|inst49|inst~q )))) # (!\inst6|inst71|to_BUS_A[15]~4_combout )

	.dataa(\inst6|inst50|inst~q ),
	.datab(\inst6|inst49|inst~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~4_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[15]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[15]~5 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[15]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst|auto_generated|w_anode173w[3] (
// Equation(s):
// \inst6|inst70|inst|auto_generated|w_anode173w [3] = (\inst15|inst107~q  & (\inst15|inst109~q  & (\inst6|inst70|inst|auto_generated|w_anode110w[2]~1_combout  & !\inst15|inst108~q )))

	.dataa(\inst15|inst107~q ),
	.datab(\inst15|inst109~q ),
	.datac(\inst6|inst70|inst|auto_generated|w_anode110w[2]~1_combout ),
	.datad(\inst15|inst108~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst|auto_generated|w_anode173w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst|auto_generated|w_anode173w[3] .lut_mask = 16'h0080;
defparam \inst6|inst70|inst|auto_generated|w_anode173w[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst45|inst (
	.clk(\Clock~input_o ),
	.d(\inst4|inst|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst45|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst45|inst .is_wysiwyg = "true";
defparam \inst6|inst45|inst .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst|auto_generated|w_anode163w[3] (
// Equation(s):
// \inst6|inst70|inst|auto_generated|w_anode163w [3] = (\inst15|inst107~q  & (\inst6|inst70|inst|auto_generated|w_anode110w[2]~1_combout  & (!\inst15|inst108~q  & !\inst15|inst109~q )))

	.dataa(\inst15|inst107~q ),
	.datab(\inst6|inst70|inst|auto_generated|w_anode110w[2]~1_combout ),
	.datac(\inst15|inst108~q ),
	.datad(\inst15|inst109~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst|auto_generated|w_anode163w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst|auto_generated|w_anode163w[3] .lut_mask = 16'h0008;
defparam \inst6|inst70|inst|auto_generated|w_anode163w[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst44|inst (
	.clk(\Clock~input_o ),
	.d(\inst4|inst|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst44|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst44|inst .is_wysiwyg = "true";
defparam \inst6|inst44|inst .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|to_BUS_A[15]~5 (
// Equation(s):
// \inst6|inst71|to_BUS_A[15]~5_combout  = (\inst15|inst1~q  & (\inst15|inst~q  & (!\inst15|inst65~q  & !\inst15|inst2~q )))

	.dataa(\inst15|inst1~q ),
	.datab(\inst15|inst~q ),
	.datac(\inst15|inst65~q ),
	.datad(\inst15|inst2~q ),
	.cin(gnd),
	.combout(\inst6|inst71|to_BUS_A[15]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|to_BUS_A[15]~5 .lut_mask = 16'h0008;
defparam \inst6|inst71|to_BUS_A[15]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[15]~6 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[15]~6_combout  = ((\inst15|inst3~q  & (\inst6|inst45|inst~q )) # (!\inst15|inst3~q  & ((\inst6|inst44|inst~q )))) # (!\inst6|inst71|to_BUS_A[15]~5_combout )

	.dataa(\inst6|inst45|inst~q ),
	.datab(\inst6|inst44|inst~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~5_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[15]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[15]~6 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[15]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst|auto_generated|w_anode143w[3] (
// Equation(s):
// \inst6|inst70|inst|auto_generated|w_anode143w [3] = (\inst15|inst108~q  & (\inst6|inst70|inst|auto_generated|w_anode110w[2]~1_combout  & (!\inst15|inst107~q  & !\inst15|inst109~q )))

	.dataa(\inst15|inst108~q ),
	.datab(\inst6|inst70|inst|auto_generated|w_anode110w[2]~1_combout ),
	.datac(\inst15|inst107~q ),
	.datad(\inst15|inst109~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst|auto_generated|w_anode143w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst|auto_generated|w_anode143w[3] .lut_mask = 16'h0008;
defparam \inst6|inst70|inst|auto_generated|w_anode143w[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst42|inst (
	.clk(\Clock~input_o ),
	.d(\inst4|inst|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst42|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst42|inst .is_wysiwyg = "true";
defparam \inst6|inst42|inst .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|to_BUS_A[15]~6 (
// Equation(s):
// \inst6|inst71|to_BUS_A[15]~6_combout  = (!\inst15|inst1~q  & (\inst15|inst~q  & (!\inst15|inst65~q  & \inst15|inst2~q )))

	.dataa(\inst15|inst1~q ),
	.datab(\inst15|inst~q ),
	.datac(\inst15|inst65~q ),
	.datad(\inst15|inst2~q ),
	.cin(gnd),
	.combout(\inst6|inst71|to_BUS_A[15]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|to_BUS_A[15]~6 .lut_mask = 16'h0400;
defparam \inst6|inst71|to_BUS_A[15]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[15]~7 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[15]~7_combout  = ((\inst15|inst3~q  & (\inst6|inst43|inst~q )) # (!\inst15|inst3~q  & ((\inst6|inst42|inst~q )))) # (!\inst6|inst71|to_BUS_A[15]~6_combout )

	.dataa(\inst6|inst43|inst~q ),
	.datab(\inst6|inst42|inst~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~6_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[15]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[15]~7 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[15]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst|auto_generated|w_anode133w[3] (
// Equation(s):
// \inst6|inst70|inst|auto_generated|w_anode133w [3] = (\inst15|inst109~q  & (!\inst15|inst107~q  & (!\inst15|inst108~q  & \inst6|inst70|inst|auto_generated|w_anode110w[2]~1_combout )))

	.dataa(\inst15|inst109~q ),
	.datab(\inst15|inst107~q ),
	.datac(\inst15|inst108~q ),
	.datad(\inst6|inst70|inst|auto_generated|w_anode110w[2]~1_combout ),
	.cin(gnd),
	.combout(\inst6|inst70|inst|auto_generated|w_anode133w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst|auto_generated|w_anode133w[3] .lut_mask = 16'h0200;
defparam \inst6|inst70|inst|auto_generated|w_anode133w[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst41|inst (
	.clk(\Clock~input_o ),
	.d(\inst4|inst|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst41|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst41|inst .is_wysiwyg = "true";
defparam \inst6|inst41|inst .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst|auto_generated|w_anode122w[3] (
// Equation(s):
// \inst6|inst70|inst|auto_generated|w_anode122w [3] = (\inst6|inst70|inst|auto_generated|w_anode110w[2]~1_combout  & (!\inst15|inst107~q  & (!\inst15|inst108~q  & !\inst15|inst109~q )))

	.dataa(\inst6|inst70|inst|auto_generated|w_anode110w[2]~1_combout ),
	.datab(\inst15|inst107~q ),
	.datac(\inst15|inst108~q ),
	.datad(\inst15|inst109~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst|auto_generated|w_anode122w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst|auto_generated|w_anode122w[3] .lut_mask = 16'h0002;
defparam \inst6|inst70|inst|auto_generated|w_anode122w[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst13|inst (
	.clk(\Clock~input_o ),
	.d(\inst4|inst|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst13|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst13|inst .is_wysiwyg = "true";
defparam \inst6|inst13|inst .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|to_BUS_A[15]~7 (
// Equation(s):
// \inst6|inst71|to_BUS_A[15]~7_combout  = (!\inst15|inst1~q  & (\inst15|inst~q  & (!\inst15|inst65~q  & !\inst15|inst2~q )))

	.dataa(\inst15|inst1~q ),
	.datab(\inst15|inst~q ),
	.datac(\inst15|inst65~q ),
	.datad(\inst15|inst2~q ),
	.cin(gnd),
	.combout(\inst6|inst71|to_BUS_A[15]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|to_BUS_A[15]~7 .lut_mask = 16'h0004;
defparam \inst6|inst71|to_BUS_A[15]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[15]~8 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[15]~8_combout  = ((\inst15|inst3~q  & (\inst6|inst41|inst~q )) # (!\inst15|inst3~q  & ((\inst6|inst13|inst~q )))) # (!\inst6|inst71|to_BUS_A[15]~7_combout )

	.dataa(\inst6|inst41|inst~q ),
	.datab(\inst6|inst13|inst~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~7_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[15]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[15]~8 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[15]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[15]~9 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[15]~9_combout  = (\inst|inst2|$00000|auto_generated|result_node[15]~5_combout  & (\inst|inst2|$00000|auto_generated|result_node[15]~6_combout  & (\inst|inst2|$00000|auto_generated|result_node[15]~7_combout  & 
// \inst|inst2|$00000|auto_generated|result_node[15]~8_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[15]~5_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[15]~6_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[15]~7_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[15]~8_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[15]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[15]~9 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[15]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst|auto_generated|w_anode321w[3]~4 (
// Equation(s):
// \inst6|inst70|inst|auto_generated|w_anode321w[3]~4_combout  = (\inst15|inst105~q  & (\inst15|inst106~q  & !\inst15|inst104~q ))

	.dataa(\inst15|inst105~q ),
	.datab(\inst15|inst106~q ),
	.datac(gnd),
	.datad(\inst15|inst104~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst|auto_generated|w_anode321w[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst|auto_generated|w_anode321w[3]~4 .lut_mask = 16'h0088;
defparam \inst6|inst70|inst|auto_generated|w_anode321w[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst|auto_generated|w_anode341w[3]~0 (
// Equation(s):
// \inst6|inst70|inst|auto_generated|w_anode341w[3]~0_combout  = (\inst15|inst108~q  & (\inst15|inst109~q  & (\inst6|inst70|inst|auto_generated|w_anode321w[3]~4_combout  & !\inst15|inst107~q )))

	.dataa(\inst15|inst108~q ),
	.datab(\inst15|inst109~q ),
	.datac(\inst6|inst70|inst|auto_generated|w_anode321w[3]~4_combout ),
	.datad(\inst15|inst107~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst|auto_generated|w_anode341w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst|auto_generated|w_anode341w[3]~0 .lut_mask = 16'h0080;
defparam \inst6|inst70|inst|auto_generated|w_anode341w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst60|inst (
	.clk(\Clock~input_o ),
	.d(\inst4|inst|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode341w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst60|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst60|inst .is_wysiwyg = "true";
defparam \inst6|inst60|inst .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst|auto_generated|w_anode331w[3]~0 (
// Equation(s):
// \inst6|inst70|inst|auto_generated|w_anode331w[3]~0_combout  = (\inst15|inst108~q  & (\inst6|inst70|inst|auto_generated|w_anode321w[3]~4_combout  & (!\inst15|inst107~q  & !\inst15|inst109~q )))

	.dataa(\inst15|inst108~q ),
	.datab(\inst6|inst70|inst|auto_generated|w_anode321w[3]~4_combout ),
	.datac(\inst15|inst107~q ),
	.datad(\inst15|inst109~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst|auto_generated|w_anode331w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst|auto_generated|w_anode331w[3]~0 .lut_mask = 16'h0008;
defparam \inst6|inst70|inst|auto_generated|w_anode331w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst59|inst (
	.clk(\Clock~input_o ),
	.d(\inst4|inst|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode331w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst59|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst59|inst .is_wysiwyg = "true";
defparam \inst6|inst59|inst .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|to_BUS_A[15]~0 (
// Equation(s):
// \inst6|inst71|to_BUS_A[15]~0_combout  = (!\inst15|inst1~q  & (\inst15|inst~q  & (\inst15|inst65~q  & \inst15|inst2~q )))

	.dataa(\inst15|inst1~q ),
	.datab(\inst15|inst~q ),
	.datac(\inst15|inst65~q ),
	.datad(\inst15|inst2~q ),
	.cin(gnd),
	.combout(\inst6|inst71|to_BUS_A[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|to_BUS_A[15]~0 .lut_mask = 16'h4000;
defparam \inst6|inst71|to_BUS_A[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[15]~0 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[15]~0_combout  = ((\inst15|inst3~q  & (\inst6|inst60|inst~q )) # (!\inst15|inst3~q  & ((\inst6|inst59|inst~q )))) # (!\inst6|inst71|to_BUS_A[15]~0_combout )

	.dataa(\inst6|inst60|inst~q ),
	.datab(\inst6|inst59|inst~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~0_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[15]~0 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst|auto_generated|w_anode267w[3] (
// Equation(s):
// \inst6|inst70|inst|auto_generated|w_anode267w [3] = (\inst15|inst107~q  & (\inst15|inst109~q  & (\inst6|inst70|inst|auto_generated|w_anode110w[2]~0_combout  & !\inst15|inst108~q )))

	.dataa(\inst15|inst107~q ),
	.datab(\inst15|inst109~q ),
	.datac(\inst6|inst70|inst|auto_generated|w_anode110w[2]~0_combout ),
	.datad(\inst15|inst108~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst|auto_generated|w_anode267w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst|auto_generated|w_anode267w[3] .lut_mask = 16'h0080;
defparam \inst6|inst70|inst|auto_generated|w_anode267w[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst54|inst (
	.clk(\Clock~input_o ),
	.d(\inst4|inst|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst54|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst54|inst .is_wysiwyg = "true";
defparam \inst6|inst54|inst .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst|auto_generated|w_anode257w[3] (
// Equation(s):
// \inst6|inst70|inst|auto_generated|w_anode257w [3] = (\inst15|inst107~q  & (\inst6|inst70|inst|auto_generated|w_anode110w[2]~0_combout  & (!\inst15|inst108~q  & !\inst15|inst109~q )))

	.dataa(\inst15|inst107~q ),
	.datab(\inst6|inst70|inst|auto_generated|w_anode110w[2]~0_combout ),
	.datac(\inst15|inst108~q ),
	.datad(\inst15|inst109~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst|auto_generated|w_anode257w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst|auto_generated|w_anode257w[3] .lut_mask = 16'h0008;
defparam \inst6|inst70|inst|auto_generated|w_anode257w[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst53|inst (
	.clk(\Clock~input_o ),
	.d(\inst4|inst|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst53|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst53|inst .is_wysiwyg = "true";
defparam \inst6|inst53|inst .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|to_BUS_A[15]~1 (
// Equation(s):
// \inst6|inst71|to_BUS_A[15]~1_combout  = (\inst15|inst1~q  & (!\inst15|inst~q  & (\inst15|inst65~q  & !\inst15|inst2~q )))

	.dataa(\inst15|inst1~q ),
	.datab(\inst15|inst~q ),
	.datac(\inst15|inst65~q ),
	.datad(\inst15|inst2~q ),
	.cin(gnd),
	.combout(\inst6|inst71|to_BUS_A[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|to_BUS_A[15]~1 .lut_mask = 16'h0020;
defparam \inst6|inst71|to_BUS_A[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[15]~1 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[15]~1_combout  = ((\inst15|inst3~q  & (\inst6|inst54|inst~q )) # (!\inst15|inst3~q  & ((\inst6|inst53|inst~q )))) # (!\inst6|inst71|to_BUS_A[15]~1_combout )

	.dataa(\inst6|inst54|inst~q ),
	.datab(\inst6|inst53|inst~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~1_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[15]~1 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst|auto_generated|w_anode287w[3] (
// Equation(s):
// \inst6|inst70|inst|auto_generated|w_anode287w [3] = (\inst15|inst107~q  & (\inst15|inst108~q  & (\inst15|inst109~q  & \inst6|inst70|inst|auto_generated|w_anode110w[2]~0_combout )))

	.dataa(\inst15|inst107~q ),
	.datab(\inst15|inst108~q ),
	.datac(\inst15|inst109~q ),
	.datad(\inst6|inst70|inst|auto_generated|w_anode110w[2]~0_combout ),
	.cin(gnd),
	.combout(\inst6|inst70|inst|auto_generated|w_anode287w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst|auto_generated|w_anode287w[3] .lut_mask = 16'h8000;
defparam \inst6|inst70|inst|auto_generated|w_anode287w[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst56|inst (
	.clk(\Clock~input_o ),
	.d(\inst4|inst|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst56|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst56|inst .is_wysiwyg = "true";
defparam \inst6|inst56|inst .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst|auto_generated|w_anode277w[3] (
// Equation(s):
// \inst6|inst70|inst|auto_generated|w_anode277w [3] = (\inst15|inst107~q  & (\inst15|inst108~q  & (\inst6|inst70|inst|auto_generated|w_anode110w[2]~0_combout  & !\inst15|inst109~q )))

	.dataa(\inst15|inst107~q ),
	.datab(\inst15|inst108~q ),
	.datac(\inst6|inst70|inst|auto_generated|w_anode110w[2]~0_combout ),
	.datad(\inst15|inst109~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst|auto_generated|w_anode277w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst|auto_generated|w_anode277w[3] .lut_mask = 16'h0080;
defparam \inst6|inst70|inst|auto_generated|w_anode277w[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst55|inst (
	.clk(\Clock~input_o ),
	.d(\inst4|inst|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst55|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst55|inst .is_wysiwyg = "true";
defparam \inst6|inst55|inst .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|to_BUS_A[15]~2 (
// Equation(s):
// \inst6|inst71|to_BUS_A[15]~2_combout  = (\inst15|inst1~q  & (!\inst15|inst~q  & (\inst15|inst65~q  & \inst15|inst2~q )))

	.dataa(\inst15|inst1~q ),
	.datab(\inst15|inst~q ),
	.datac(\inst15|inst65~q ),
	.datad(\inst15|inst2~q ),
	.cin(gnd),
	.combout(\inst6|inst71|to_BUS_A[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|to_BUS_A[15]~2 .lut_mask = 16'h2000;
defparam \inst6|inst71|to_BUS_A[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[15]~2 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[15]~2_combout  = ((\inst15|inst3~q  & (\inst6|inst56|inst~q )) # (!\inst15|inst3~q  & ((\inst6|inst55|inst~q )))) # (!\inst6|inst71|to_BUS_A[15]~2_combout )

	.dataa(\inst6|inst56|inst~q ),
	.datab(\inst6|inst55|inst~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~2_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[15]~2 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst|auto_generated|w_anode321w[3]~5 (
// Equation(s):
// \inst6|inst70|inst|auto_generated|w_anode321w[3]~5_combout  = (\inst15|inst105~q  & (\inst15|inst106~q  & (!\inst15|inst104~q  & \inst6|inst70|inst|auto_generated|w_anode133w[3]~4_combout )))

	.dataa(\inst15|inst105~q ),
	.datab(\inst15|inst106~q ),
	.datac(\inst15|inst104~q ),
	.datad(\inst6|inst70|inst|auto_generated|w_anode133w[3]~4_combout ),
	.cin(gnd),
	.combout(\inst6|inst70|inst|auto_generated|w_anode321w[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst|auto_generated|w_anode321w[3]~5 .lut_mask = 16'h0800;
defparam \inst6|inst70|inst|auto_generated|w_anode321w[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst58|inst (
	.clk(\Clock~input_o ),
	.d(\inst4|inst|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode321w[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst58|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst58|inst .is_wysiwyg = "true";
defparam \inst6|inst58|inst .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst|auto_generated|w_anode310w[3]~0 (
// Equation(s):
// \inst6|inst70|inst|auto_generated|w_anode310w[3]~0_combout  = (\inst6|inst70|inst|auto_generated|w_anode321w[3]~4_combout  & (!\inst15|inst107~q  & (!\inst15|inst108~q  & !\inst15|inst109~q )))

	.dataa(\inst6|inst70|inst|auto_generated|w_anode321w[3]~4_combout ),
	.datab(\inst15|inst107~q ),
	.datac(\inst15|inst108~q ),
	.datad(\inst15|inst109~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst|auto_generated|w_anode310w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst|auto_generated|w_anode310w[3]~0 .lut_mask = 16'h0002;
defparam \inst6|inst70|inst|auto_generated|w_anode310w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst57|inst (
	.clk(\Clock~input_o ),
	.d(\inst4|inst|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode310w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst57|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst57|inst .is_wysiwyg = "true";
defparam \inst6|inst57|inst .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|to_BUS_A[15]~3 (
// Equation(s):
// \inst6|inst71|to_BUS_A[15]~3_combout  = (!\inst15|inst1~q  & (\inst15|inst~q  & (\inst15|inst65~q  & !\inst15|inst2~q )))

	.dataa(\inst15|inst1~q ),
	.datab(\inst15|inst~q ),
	.datac(\inst15|inst65~q ),
	.datad(\inst15|inst2~q ),
	.cin(gnd),
	.combout(\inst6|inst71|to_BUS_A[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|to_BUS_A[15]~3 .lut_mask = 16'h0040;
defparam \inst6|inst71|to_BUS_A[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[15]~3 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[15]~3_combout  = ((\inst15|inst3~q  & (\inst6|inst58|inst~q )) # (!\inst15|inst3~q  & ((\inst6|inst57|inst~q )))) # (!\inst6|inst71|to_BUS_A[15]~3_combout )

	.dataa(\inst6|inst58|inst~q ),
	.datab(\inst6|inst57|inst~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~3_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[15]~3 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[15]~4 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[15]~4_combout  = (\inst|inst2|$00000|auto_generated|result_node[15]~0_combout  & (\inst|inst2|$00000|auto_generated|result_node[15]~1_combout  & (\inst|inst2|$00000|auto_generated|result_node[15]~2_combout  & 
// \inst|inst2|$00000|auto_generated|result_node[15]~3_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[15]~0_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[15]~1_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[15]~2_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[15]~3_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[15]~4 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[15]~302 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[15]~302_combout  = (\inst|inst2|$00000|auto_generated|result_node[15]~15_combout  & (\inst|inst2|$00000|auto_generated|result_node[15]~14_combout  & (\inst|inst2|$00000|auto_generated|result_node[15]~9_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[15]~4_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[15]~15_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[15]~14_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[15]~9_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[15]~4_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[15]~302_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[15]~302 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[15]~302 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|inst|inst (
	.clk(\Clock~input_o ),
	.d(\inst21|inst6|out [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst|inst .is_wysiwyg = "true";
defparam \inst|inst|inst .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .init_file = "MIR.mif";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "Decode_Unit:inst21|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_laa1:auto_generated|ALTSYNCRAM";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 127;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 128;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 28;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 128'h0000000000000000000000000000FF00;
// synopsys translate_on

dffeas \inst15|inst19 (
	.clk(\inst15|inst149~combout ),
	.d(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst19 .is_wysiwyg = "true";
defparam \inst15|inst19 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[15]~303 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[15]~303_combout  = (\inst15|inst19~q  & (((\inst|inst|inst~q )))) # (!\inst15|inst19~q  & (\inst|inst2|$00000|auto_generated|result_node[15]~16_combout  & 
// (\inst|inst2|$00000|auto_generated|result_node[15]~302_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[15]~16_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[15]~302_combout ),
	.datac(\inst|inst|inst~q ),
	.datad(\inst15|inst19~q ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[15]~303_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[15]~303 .lut_mask = 16'hF088;
defparam \inst|inst2|$00000|auto_generated|result_node[15]~303 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst1|inst15 (
	.clk(\Clock~input_o ),
	.d(\inst|inst2|$00000|auto_generated|result_node[15]~303_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst15 .is_wysiwyg = "true";
defparam \inst1|inst15 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst12|inst18 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst1|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst12|inst18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst12|inst18 .is_wysiwyg = "true";
defparam \inst6|inst12|inst18 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst7|inst18 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst1|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode88w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst7|inst18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst7|inst18 .is_wysiwyg = "true";
defparam \inst6|inst7|inst18 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[14]~33 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[14]~33_combout  = ((\inst15|inst3~q  & (\inst6|inst12|inst18~q )) # (!\inst15|inst3~q  & ((\inst6|inst7|inst18~q )))) # (!\inst6|inst71|to_BUS_A[15]~13_combout )

	.dataa(\inst6|inst12|inst18~q ),
	.datab(\inst6|inst7|inst18~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~13_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[14]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[14]~33 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[14]~33 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst2|inst18 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst1|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst2|inst18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst2|inst18 .is_wysiwyg = "true";
defparam \inst6|inst2|inst18 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst|inst18 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst1|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode21w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst|inst18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst|inst18 .is_wysiwyg = "true";
defparam \inst6|inst|inst18 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[14]~32 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[14]~32_combout  = ((\inst15|inst3~q  & (\inst6|inst2|inst18~q )) # (!\inst15|inst3~q  & ((\inst6|inst|inst18~q )))) # (!\inst6|inst71|to_BUS_A[15]~12_combout )

	.dataa(\inst6|inst2|inst18~q ),
	.datab(\inst6|inst|inst18~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~12_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[14]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[14]~32 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[14]~32 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst47|inst18 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst1|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst47|inst18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst47|inst18 .is_wysiwyg = "true";
defparam \inst6|inst47|inst18 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst46|inst18 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst1|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst46|inst18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst46|inst18 .is_wysiwyg = "true";
defparam \inst6|inst46|inst18 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[14]~27 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[14]~27_combout  = ((\inst15|inst3~q  & (\inst6|inst47|inst18~q )) # (!\inst15|inst3~q  & ((\inst6|inst46|inst18~q )))) # (!\inst6|inst71|to_BUS_A[15]~8_combout )

	.dataa(\inst6|inst47|inst18~q ),
	.datab(\inst6|inst46|inst18~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~8_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[14]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[14]~27 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[14]~27 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst52|inst18 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst1|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst52|inst18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst52|inst18 .is_wysiwyg = "true";
defparam \inst6|inst52|inst18 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst51|inst18 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst1|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst51|inst18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst51|inst18 .is_wysiwyg = "true";
defparam \inst6|inst51|inst18 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[14]~28 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[14]~28_combout  = ((\inst15|inst3~q  & (\inst6|inst52|inst18~q )) # (!\inst15|inst3~q  & ((\inst6|inst51|inst18~q )))) # (!\inst6|inst71|to_BUS_A[15]~9_combout )

	.dataa(\inst6|inst52|inst18~q ),
	.datab(\inst6|inst51|inst18~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~9_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[14]~28 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst6|inst18 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst1|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst6|inst18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst6|inst18 .is_wysiwyg = "true";
defparam \inst6|inst6|inst18 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst5|inst18 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst1|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode68w[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst5|inst18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst5|inst18 .is_wysiwyg = "true";
defparam \inst6|inst5|inst18 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[14]~29 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[14]~29_combout  = ((\inst15|inst3~q  & (\inst6|inst6|inst18~q )) # (!\inst15|inst3~q  & ((\inst6|inst5|inst18~q )))) # (!\inst6|inst71|to_BUS_A[15]~10_combout )

	.dataa(\inst6|inst6|inst18~q ),
	.datab(\inst6|inst5|inst18~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~10_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[14]~29 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst4|inst18 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst1|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst4|inst18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst4|inst18 .is_wysiwyg = "true";
defparam \inst6|inst4|inst18 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[14]~30 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[14]~30_combout  = ((\inst15|inst3~q  & (\inst6|inst4|inst18~q )) # (!\inst15|inst3~q  & ((\inst6|inst3|inst18~q )))) # (!\inst6|inst71|to_BUS_A[15]~11_combout )

	.dataa(\inst6|inst4|inst18~q ),
	.datab(\inst6|inst3|inst18~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~11_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[14]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[14]~30 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[14]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[14]~31 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[14]~31_combout  = (\inst|inst2|$00000|auto_generated|result_node[14]~27_combout  & (\inst|inst2|$00000|auto_generated|result_node[14]~28_combout  & (\inst|inst2|$00000|auto_generated|result_node[14]~29_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[14]~30_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[14]~27_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[14]~28_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[14]~29_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[14]~30_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[14]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[14]~31 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[14]~31 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst50|inst18 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst1|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst50|inst18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst50|inst18 .is_wysiwyg = "true";
defparam \inst6|inst50|inst18 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst49|inst18 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst1|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst49|inst18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst49|inst18 .is_wysiwyg = "true";
defparam \inst6|inst49|inst18 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[14]~22 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[14]~22_combout  = ((\inst15|inst3~q  & (\inst6|inst50|inst18~q )) # (!\inst15|inst3~q  & ((\inst6|inst49|inst18~q )))) # (!\inst6|inst71|to_BUS_A[15]~4_combout )

	.dataa(\inst6|inst50|inst18~q ),
	.datab(\inst6|inst49|inst18~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~4_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[14]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[14]~22 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[14]~22 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst45|inst18 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst1|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst45|inst18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst45|inst18 .is_wysiwyg = "true";
defparam \inst6|inst45|inst18 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst44|inst18 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst1|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst44|inst18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst44|inst18 .is_wysiwyg = "true";
defparam \inst6|inst44|inst18 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[14]~23 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[14]~23_combout  = ((\inst15|inst3~q  & (\inst6|inst45|inst18~q )) # (!\inst15|inst3~q  & ((\inst6|inst44|inst18~q )))) # (!\inst6|inst71|to_BUS_A[15]~5_combout )

	.dataa(\inst6|inst45|inst18~q ),
	.datab(\inst6|inst44|inst18~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~5_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[14]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[14]~23 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[14]~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst43|inst18 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst1|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst43|inst18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst43|inst18 .is_wysiwyg = "true";
defparam \inst6|inst43|inst18 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst42|inst18 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst1|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst42|inst18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst42|inst18 .is_wysiwyg = "true";
defparam \inst6|inst42|inst18 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[14]~24 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[14]~24_combout  = ((\inst15|inst3~q  & (\inst6|inst43|inst18~q )) # (!\inst15|inst3~q  & ((\inst6|inst42|inst18~q )))) # (!\inst6|inst71|to_BUS_A[15]~6_combout )

	.dataa(\inst6|inst43|inst18~q ),
	.datab(\inst6|inst42|inst18~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~6_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[14]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[14]~24 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[14]~24 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst41|inst18 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst1|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst41|inst18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst41|inst18 .is_wysiwyg = "true";
defparam \inst6|inst41|inst18 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst13|inst18 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst1|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst13|inst18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst13|inst18 .is_wysiwyg = "true";
defparam \inst6|inst13|inst18 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[14]~25 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[14]~25_combout  = ((\inst15|inst3~q  & (\inst6|inst41|inst18~q )) # (!\inst15|inst3~q  & ((\inst6|inst13|inst18~q )))) # (!\inst6|inst71|to_BUS_A[15]~7_combout )

	.dataa(\inst6|inst41|inst18~q ),
	.datab(\inst6|inst13|inst18~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~7_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[14]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[14]~25 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[14]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[14]~26 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[14]~26_combout  = (\inst|inst2|$00000|auto_generated|result_node[14]~22_combout  & (\inst|inst2|$00000|auto_generated|result_node[14]~23_combout  & (\inst|inst2|$00000|auto_generated|result_node[14]~24_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[14]~25_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[14]~22_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[14]~23_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[14]~24_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[14]~25_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[14]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[14]~26 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[14]~26 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst60|inst18 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst1|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode341w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst60|inst18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst60|inst18 .is_wysiwyg = "true";
defparam \inst6|inst60|inst18 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst59|inst18 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst1|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode331w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst59|inst18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst59|inst18 .is_wysiwyg = "true";
defparam \inst6|inst59|inst18 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[14]~17 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[14]~17_combout  = ((\inst15|inst3~q  & (\inst6|inst60|inst18~q )) # (!\inst15|inst3~q  & ((\inst6|inst59|inst18~q )))) # (!\inst6|inst71|to_BUS_A[15]~0_combout )

	.dataa(\inst6|inst60|inst18~q ),
	.datab(\inst6|inst59|inst18~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~0_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[14]~17 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst54|inst18 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst1|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst54|inst18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst54|inst18 .is_wysiwyg = "true";
defparam \inst6|inst54|inst18 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst53|inst18 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst1|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst53|inst18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst53|inst18 .is_wysiwyg = "true";
defparam \inst6|inst53|inst18 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[14]~18 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[14]~18_combout  = ((\inst15|inst3~q  & (\inst6|inst54|inst18~q )) # (!\inst15|inst3~q  & ((\inst6|inst53|inst18~q )))) # (!\inst6|inst71|to_BUS_A[15]~1_combout )

	.dataa(\inst6|inst54|inst18~q ),
	.datab(\inst6|inst53|inst18~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~1_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[14]~18 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst56|inst18 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst1|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst56|inst18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst56|inst18 .is_wysiwyg = "true";
defparam \inst6|inst56|inst18 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst55|inst18 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst1|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst55|inst18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst55|inst18 .is_wysiwyg = "true";
defparam \inst6|inst55|inst18 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[14]~19 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[14]~19_combout  = ((\inst15|inst3~q  & (\inst6|inst56|inst18~q )) # (!\inst15|inst3~q  & ((\inst6|inst55|inst18~q )))) # (!\inst6|inst71|to_BUS_A[15]~2_combout )

	.dataa(\inst6|inst56|inst18~q ),
	.datab(\inst6|inst55|inst18~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~2_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[14]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[14]~19 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[14]~19 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst58|inst18 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst1|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode321w[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst58|inst18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst58|inst18 .is_wysiwyg = "true";
defparam \inst6|inst58|inst18 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst57|inst18 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst1|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode310w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst57|inst18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst57|inst18 .is_wysiwyg = "true";
defparam \inst6|inst57|inst18 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[14]~20 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[14]~20_combout  = ((\inst15|inst3~q  & (\inst6|inst58|inst18~q )) # (!\inst15|inst3~q  & ((\inst6|inst57|inst18~q )))) # (!\inst6|inst71|to_BUS_A[15]~3_combout )

	.dataa(\inst6|inst58|inst18~q ),
	.datab(\inst6|inst57|inst18~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~3_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[14]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[14]~20 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[14]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[14]~21 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[14]~21_combout  = (\inst|inst2|$00000|auto_generated|result_node[14]~17_combout  & (\inst|inst2|$00000|auto_generated|result_node[14]~18_combout  & (\inst|inst2|$00000|auto_generated|result_node[14]~19_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[14]~20_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[14]~17_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[14]~18_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[14]~19_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[14]~20_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[14]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[14]~21 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[14]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[14]~300 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[14]~300_combout  = (\inst|inst2|$00000|auto_generated|result_node[14]~32_combout  & (\inst|inst2|$00000|auto_generated|result_node[14]~31_combout  & 
// (\inst|inst2|$00000|auto_generated|result_node[14]~26_combout  & \inst|inst2|$00000|auto_generated|result_node[14]~21_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[14]~32_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[14]~31_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[14]~26_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[14]~21_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[14]~300_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[14]~300 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[14]~300 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|inst|inst18 (
	.clk(\Clock~input_o ),
	.d(\inst21|inst|inst1|out [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst|inst18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst|inst18 .is_wysiwyg = "true";
defparam \inst|inst|inst18 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[14]~301 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[14]~301_combout  = (\inst15|inst19~q  & (((\inst|inst|inst18~q )))) # (!\inst15|inst19~q  & (\inst|inst2|$00000|auto_generated|result_node[14]~33_combout  & 
// (\inst|inst2|$00000|auto_generated|result_node[14]~300_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[14]~33_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[14]~300_combout ),
	.datac(\inst|inst|inst18~q ),
	.datad(\inst15|inst19~q ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[14]~301_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[14]~301 .lut_mask = 16'hF088;
defparam \inst|inst2|$00000|auto_generated|result_node[14]~301 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst1|inst14 (
	.clk(\Clock~input_o ),
	.d(\inst|inst2|$00000|auto_generated|result_node[14]~301_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst14 .is_wysiwyg = "true";
defparam \inst1|inst14 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst12|inst19 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst2|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst12|inst19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst12|inst19 .is_wysiwyg = "true";
defparam \inst6|inst12|inst19 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst7|inst19 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst2|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode88w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst7|inst19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst7|inst19 .is_wysiwyg = "true";
defparam \inst6|inst7|inst19 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[13]~50 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[13]~50_combout  = ((\inst15|inst3~q  & (\inst6|inst12|inst19~q )) # (!\inst15|inst3~q  & ((\inst6|inst7|inst19~q )))) # (!\inst6|inst71|to_BUS_A[15]~13_combout )

	.dataa(\inst6|inst12|inst19~q ),
	.datab(\inst6|inst7|inst19~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~13_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[13]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[13]~50 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[13]~50 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst2|inst19 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst2|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst2|inst19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst2|inst19 .is_wysiwyg = "true";
defparam \inst6|inst2|inst19 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst|inst19 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst2|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode21w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst|inst19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst|inst19 .is_wysiwyg = "true";
defparam \inst6|inst|inst19 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[13]~49 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[13]~49_combout  = ((\inst15|inst3~q  & (\inst6|inst2|inst19~q )) # (!\inst15|inst3~q  & ((\inst6|inst|inst19~q )))) # (!\inst6|inst71|to_BUS_A[15]~12_combout )

	.dataa(\inst6|inst2|inst19~q ),
	.datab(\inst6|inst|inst19~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~12_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[13]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[13]~49 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[13]~49 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst47|inst19 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst2|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst47|inst19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst47|inst19 .is_wysiwyg = "true";
defparam \inst6|inst47|inst19 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst46|inst19 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst2|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst46|inst19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst46|inst19 .is_wysiwyg = "true";
defparam \inst6|inst46|inst19 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[13]~44 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[13]~44_combout  = ((\inst15|inst3~q  & (\inst6|inst47|inst19~q )) # (!\inst15|inst3~q  & ((\inst6|inst46|inst19~q )))) # (!\inst6|inst71|to_BUS_A[15]~8_combout )

	.dataa(\inst6|inst47|inst19~q ),
	.datab(\inst6|inst46|inst19~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~8_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[13]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[13]~44 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[13]~44 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst52|inst19 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst2|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst52|inst19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst52|inst19 .is_wysiwyg = "true";
defparam \inst6|inst52|inst19 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst51|inst19 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst2|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst51|inst19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst51|inst19 .is_wysiwyg = "true";
defparam \inst6|inst51|inst19 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[13]~45 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[13]~45_combout  = ((\inst15|inst3~q  & (\inst6|inst52|inst19~q )) # (!\inst15|inst3~q  & ((\inst6|inst51|inst19~q )))) # (!\inst6|inst71|to_BUS_A[15]~9_combout )

	.dataa(\inst6|inst52|inst19~q ),
	.datab(\inst6|inst51|inst19~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~9_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[13]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[13]~45 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[13]~45 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst6|inst19 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst2|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst6|inst19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst6|inst19 .is_wysiwyg = "true";
defparam \inst6|inst6|inst19 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst5|inst19 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst2|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode68w[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst5|inst19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst5|inst19 .is_wysiwyg = "true";
defparam \inst6|inst5|inst19 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[13]~46 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[13]~46_combout  = ((\inst15|inst3~q  & (\inst6|inst6|inst19~q )) # (!\inst15|inst3~q  & ((\inst6|inst5|inst19~q )))) # (!\inst6|inst71|to_BUS_A[15]~10_combout )

	.dataa(\inst6|inst6|inst19~q ),
	.datab(\inst6|inst5|inst19~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~10_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[13]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[13]~46 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[13]~46 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst4|inst19 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst2|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst4|inst19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst4|inst19 .is_wysiwyg = "true";
defparam \inst6|inst4|inst19 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[13]~47 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[13]~47_combout  = ((\inst15|inst3~q  & (\inst6|inst4|inst19~q )) # (!\inst15|inst3~q  & ((\inst6|inst3|inst19~q )))) # (!\inst6|inst71|to_BUS_A[15]~11_combout )

	.dataa(\inst6|inst4|inst19~q ),
	.datab(\inst6|inst3|inst19~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~11_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[13]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[13]~47 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[13]~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[13]~48 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[13]~48_combout  = (\inst|inst2|$00000|auto_generated|result_node[13]~44_combout  & (\inst|inst2|$00000|auto_generated|result_node[13]~45_combout  & (\inst|inst2|$00000|auto_generated|result_node[13]~46_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[13]~47_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[13]~44_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[13]~45_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[13]~46_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[13]~47_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[13]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[13]~48 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[13]~48 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst50|inst19 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst2|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst50|inst19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst50|inst19 .is_wysiwyg = "true";
defparam \inst6|inst50|inst19 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst49|inst19 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst2|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst49|inst19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst49|inst19 .is_wysiwyg = "true";
defparam \inst6|inst49|inst19 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[13]~39 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[13]~39_combout  = ((\inst15|inst3~q  & (\inst6|inst50|inst19~q )) # (!\inst15|inst3~q  & ((\inst6|inst49|inst19~q )))) # (!\inst6|inst71|to_BUS_A[15]~4_combout )

	.dataa(\inst6|inst50|inst19~q ),
	.datab(\inst6|inst49|inst19~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~4_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[13]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[13]~39 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[13]~39 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst45|inst19 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst2|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst45|inst19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst45|inst19 .is_wysiwyg = "true";
defparam \inst6|inst45|inst19 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst44|inst19 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst2|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst44|inst19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst44|inst19 .is_wysiwyg = "true";
defparam \inst6|inst44|inst19 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[13]~40 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[13]~40_combout  = ((\inst15|inst3~q  & (\inst6|inst45|inst19~q )) # (!\inst15|inst3~q  & ((\inst6|inst44|inst19~q )))) # (!\inst6|inst71|to_BUS_A[15]~5_combout )

	.dataa(\inst6|inst45|inst19~q ),
	.datab(\inst6|inst44|inst19~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~5_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[13]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[13]~40 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[13]~40 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst43|inst19 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst2|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst43|inst19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst43|inst19 .is_wysiwyg = "true";
defparam \inst6|inst43|inst19 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst42|inst19 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst2|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst42|inst19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst42|inst19 .is_wysiwyg = "true";
defparam \inst6|inst42|inst19 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[13]~41 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[13]~41_combout  = ((\inst15|inst3~q  & (\inst6|inst43|inst19~q )) # (!\inst15|inst3~q  & ((\inst6|inst42|inst19~q )))) # (!\inst6|inst71|to_BUS_A[15]~6_combout )

	.dataa(\inst6|inst43|inst19~q ),
	.datab(\inst6|inst42|inst19~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~6_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[13]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[13]~41 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[13]~41 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst41|inst19 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst2|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst41|inst19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst41|inst19 .is_wysiwyg = "true";
defparam \inst6|inst41|inst19 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst13|inst19 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst2|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst13|inst19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst13|inst19 .is_wysiwyg = "true";
defparam \inst6|inst13|inst19 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[13]~42 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[13]~42_combout  = ((\inst15|inst3~q  & (\inst6|inst41|inst19~q )) # (!\inst15|inst3~q  & ((\inst6|inst13|inst19~q )))) # (!\inst6|inst71|to_BUS_A[15]~7_combout )

	.dataa(\inst6|inst41|inst19~q ),
	.datab(\inst6|inst13|inst19~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~7_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[13]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[13]~42 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[13]~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[13]~43 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[13]~43_combout  = (\inst|inst2|$00000|auto_generated|result_node[13]~39_combout  & (\inst|inst2|$00000|auto_generated|result_node[13]~40_combout  & (\inst|inst2|$00000|auto_generated|result_node[13]~41_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[13]~42_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[13]~39_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[13]~40_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[13]~41_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[13]~42_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[13]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[13]~43 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[13]~43 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst60|inst19 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst2|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode341w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst60|inst19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst60|inst19 .is_wysiwyg = "true";
defparam \inst6|inst60|inst19 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst59|inst19 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst2|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode331w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst59|inst19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst59|inst19 .is_wysiwyg = "true";
defparam \inst6|inst59|inst19 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[13]~34 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[13]~34_combout  = ((\inst15|inst3~q  & (\inst6|inst60|inst19~q )) # (!\inst15|inst3~q  & ((\inst6|inst59|inst19~q )))) # (!\inst6|inst71|to_BUS_A[15]~0_combout )

	.dataa(\inst6|inst60|inst19~q ),
	.datab(\inst6|inst59|inst19~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~0_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[13]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[13]~34 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[13]~34 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst54|inst19 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst2|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst54|inst19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst54|inst19 .is_wysiwyg = "true";
defparam \inst6|inst54|inst19 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst53|inst19 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst2|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst53|inst19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst53|inst19 .is_wysiwyg = "true";
defparam \inst6|inst53|inst19 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[13]~35 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[13]~35_combout  = ((\inst15|inst3~q  & (\inst6|inst54|inst19~q )) # (!\inst15|inst3~q  & ((\inst6|inst53|inst19~q )))) # (!\inst6|inst71|to_BUS_A[15]~1_combout )

	.dataa(\inst6|inst54|inst19~q ),
	.datab(\inst6|inst53|inst19~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~1_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[13]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[13]~35 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[13]~35 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst56|inst19 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst2|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst56|inst19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst56|inst19 .is_wysiwyg = "true";
defparam \inst6|inst56|inst19 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst55|inst19 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst2|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst55|inst19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst55|inst19 .is_wysiwyg = "true";
defparam \inst6|inst55|inst19 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[13]~36 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[13]~36_combout  = ((\inst15|inst3~q  & (\inst6|inst56|inst19~q )) # (!\inst15|inst3~q  & ((\inst6|inst55|inst19~q )))) # (!\inst6|inst71|to_BUS_A[15]~2_combout )

	.dataa(\inst6|inst56|inst19~q ),
	.datab(\inst6|inst55|inst19~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~2_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[13]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[13]~36 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[13]~36 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst58|inst19 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst2|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode321w[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst58|inst19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst58|inst19 .is_wysiwyg = "true";
defparam \inst6|inst58|inst19 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst57|inst19 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst2|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode310w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst57|inst19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst57|inst19 .is_wysiwyg = "true";
defparam \inst6|inst57|inst19 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[13]~37 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[13]~37_combout  = ((\inst15|inst3~q  & (\inst6|inst58|inst19~q )) # (!\inst15|inst3~q  & ((\inst6|inst57|inst19~q )))) # (!\inst6|inst71|to_BUS_A[15]~3_combout )

	.dataa(\inst6|inst58|inst19~q ),
	.datab(\inst6|inst57|inst19~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~3_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[13]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[13]~37 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[13]~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[13]~38 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[13]~38_combout  = (\inst|inst2|$00000|auto_generated|result_node[13]~34_combout  & (\inst|inst2|$00000|auto_generated|result_node[13]~35_combout  & (\inst|inst2|$00000|auto_generated|result_node[13]~36_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[13]~37_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[13]~34_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[13]~35_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[13]~36_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[13]~37_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[13]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[13]~38 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[13]~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[13]~298 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[13]~298_combout  = (\inst|inst2|$00000|auto_generated|result_node[13]~49_combout  & (\inst|inst2|$00000|auto_generated|result_node[13]~48_combout  & 
// (\inst|inst2|$00000|auto_generated|result_node[13]~43_combout  & \inst|inst2|$00000|auto_generated|result_node[13]~38_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[13]~49_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[13]~48_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[13]~43_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[13]~38_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[13]~298_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[13]~298 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[13]~298 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|inst|inst19 (
	.clk(\Clock~input_o ),
	.d(\inst21|inst|inst1|out [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst|inst19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst|inst19 .is_wysiwyg = "true";
defparam \inst|inst|inst19 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[13]~299 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[13]~299_combout  = (\inst15|inst19~q  & (((\inst|inst|inst19~q )))) # (!\inst15|inst19~q  & (\inst|inst2|$00000|auto_generated|result_node[13]~50_combout  & 
// (\inst|inst2|$00000|auto_generated|result_node[13]~298_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[13]~50_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[13]~298_combout ),
	.datac(\inst|inst|inst19~q ),
	.datad(\inst15|inst19~q ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[13]~299_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[13]~299 .lut_mask = 16'hF088;
defparam \inst|inst2|$00000|auto_generated|result_node[13]~299 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst1|inst13 (
	.clk(\Clock~input_o ),
	.d(\inst|inst2|$00000|auto_generated|result_node[13]~299_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst13 .is_wysiwyg = "true";
defparam \inst1|inst13 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst12|inst20 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst3|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst12|inst20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst12|inst20 .is_wysiwyg = "true";
defparam \inst6|inst12|inst20 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst7|inst20 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst3|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode88w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst7|inst20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst7|inst20 .is_wysiwyg = "true";
defparam \inst6|inst7|inst20 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[12]~67 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[12]~67_combout  = ((\inst15|inst3~q  & (\inst6|inst12|inst20~q )) # (!\inst15|inst3~q  & ((\inst6|inst7|inst20~q )))) # (!\inst6|inst71|to_BUS_A[15]~13_combout )

	.dataa(\inst6|inst12|inst20~q ),
	.datab(\inst6|inst7|inst20~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~13_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[12]~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[12]~67 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[12]~67 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst2|inst20 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst3|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst2|inst20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst2|inst20 .is_wysiwyg = "true";
defparam \inst6|inst2|inst20 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst|inst20 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst3|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode21w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst|inst20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst|inst20 .is_wysiwyg = "true";
defparam \inst6|inst|inst20 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[12]~66 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[12]~66_combout  = ((\inst15|inst3~q  & (\inst6|inst2|inst20~q )) # (!\inst15|inst3~q  & ((\inst6|inst|inst20~q )))) # (!\inst6|inst71|to_BUS_A[15]~12_combout )

	.dataa(\inst6|inst2|inst20~q ),
	.datab(\inst6|inst|inst20~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~12_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[12]~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[12]~66 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[12]~66 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst47|inst20 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst3|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst47|inst20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst47|inst20 .is_wysiwyg = "true";
defparam \inst6|inst47|inst20 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst46|inst20 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst3|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst46|inst20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst46|inst20 .is_wysiwyg = "true";
defparam \inst6|inst46|inst20 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[12]~61 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[12]~61_combout  = ((\inst15|inst3~q  & (\inst6|inst47|inst20~q )) # (!\inst15|inst3~q  & ((\inst6|inst46|inst20~q )))) # (!\inst6|inst71|to_BUS_A[15]~8_combout )

	.dataa(\inst6|inst47|inst20~q ),
	.datab(\inst6|inst46|inst20~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~8_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[12]~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[12]~61 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[12]~61 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst52|inst20 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst3|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst52|inst20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst52|inst20 .is_wysiwyg = "true";
defparam \inst6|inst52|inst20 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst51|inst20 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst3|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst51|inst20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst51|inst20 .is_wysiwyg = "true";
defparam \inst6|inst51|inst20 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[12]~62 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[12]~62_combout  = ((\inst15|inst3~q  & (\inst6|inst52|inst20~q )) # (!\inst15|inst3~q  & ((\inst6|inst51|inst20~q )))) # (!\inst6|inst71|to_BUS_A[15]~9_combout )

	.dataa(\inst6|inst52|inst20~q ),
	.datab(\inst6|inst51|inst20~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~9_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[12]~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[12]~62 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[12]~62 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst6|inst20 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst3|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst6|inst20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst6|inst20 .is_wysiwyg = "true";
defparam \inst6|inst6|inst20 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst5|inst20 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst3|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode68w[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst5|inst20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst5|inst20 .is_wysiwyg = "true";
defparam \inst6|inst5|inst20 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[12]~63 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[12]~63_combout  = ((\inst15|inst3~q  & (\inst6|inst6|inst20~q )) # (!\inst15|inst3~q  & ((\inst6|inst5|inst20~q )))) # (!\inst6|inst71|to_BUS_A[15]~10_combout )

	.dataa(\inst6|inst6|inst20~q ),
	.datab(\inst6|inst5|inst20~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~10_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[12]~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[12]~63 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[12]~63 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst4|inst20 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst3|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst4|inst20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst4|inst20 .is_wysiwyg = "true";
defparam \inst6|inst4|inst20 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[12]~64 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[12]~64_combout  = ((\inst15|inst3~q  & (\inst6|inst4|inst20~q )) # (!\inst15|inst3~q  & ((\inst6|inst3|inst20~q )))) # (!\inst6|inst71|to_BUS_A[15]~11_combout )

	.dataa(\inst6|inst4|inst20~q ),
	.datab(\inst6|inst3|inst20~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~11_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[12]~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[12]~64 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[12]~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[12]~65 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[12]~65_combout  = (\inst|inst2|$00000|auto_generated|result_node[12]~61_combout  & (\inst|inst2|$00000|auto_generated|result_node[12]~62_combout  & (\inst|inst2|$00000|auto_generated|result_node[12]~63_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[12]~64_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[12]~61_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[12]~62_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[12]~63_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[12]~64_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[12]~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[12]~65 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[12]~65 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst50|inst20 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst3|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst50|inst20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst50|inst20 .is_wysiwyg = "true";
defparam \inst6|inst50|inst20 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst49|inst20 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst3|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst49|inst20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst49|inst20 .is_wysiwyg = "true";
defparam \inst6|inst49|inst20 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[12]~56 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[12]~56_combout  = ((\inst15|inst3~q  & (\inst6|inst50|inst20~q )) # (!\inst15|inst3~q  & ((\inst6|inst49|inst20~q )))) # (!\inst6|inst71|to_BUS_A[15]~4_combout )

	.dataa(\inst6|inst50|inst20~q ),
	.datab(\inst6|inst49|inst20~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~4_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[12]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[12]~56 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[12]~56 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst45|inst20 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst3|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst45|inst20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst45|inst20 .is_wysiwyg = "true";
defparam \inst6|inst45|inst20 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst44|inst20 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst3|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst44|inst20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst44|inst20 .is_wysiwyg = "true";
defparam \inst6|inst44|inst20 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[12]~57 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[12]~57_combout  = ((\inst15|inst3~q  & (\inst6|inst45|inst20~q )) # (!\inst15|inst3~q  & ((\inst6|inst44|inst20~q )))) # (!\inst6|inst71|to_BUS_A[15]~5_combout )

	.dataa(\inst6|inst45|inst20~q ),
	.datab(\inst6|inst44|inst20~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~5_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[12]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[12]~57 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[12]~57 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst43|inst20 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst3|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst43|inst20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst43|inst20 .is_wysiwyg = "true";
defparam \inst6|inst43|inst20 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst42|inst20 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst3|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst42|inst20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst42|inst20 .is_wysiwyg = "true";
defparam \inst6|inst42|inst20 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[12]~58 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[12]~58_combout  = ((\inst15|inst3~q  & (\inst6|inst43|inst20~q )) # (!\inst15|inst3~q  & ((\inst6|inst42|inst20~q )))) # (!\inst6|inst71|to_BUS_A[15]~6_combout )

	.dataa(\inst6|inst43|inst20~q ),
	.datab(\inst6|inst42|inst20~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~6_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[12]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[12]~58 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[12]~58 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst41|inst20 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst3|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst41|inst20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst41|inst20 .is_wysiwyg = "true";
defparam \inst6|inst41|inst20 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst13|inst20 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst3|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst13|inst20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst13|inst20 .is_wysiwyg = "true";
defparam \inst6|inst13|inst20 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[12]~59 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[12]~59_combout  = ((\inst15|inst3~q  & (\inst6|inst41|inst20~q )) # (!\inst15|inst3~q  & ((\inst6|inst13|inst20~q )))) # (!\inst6|inst71|to_BUS_A[15]~7_combout )

	.dataa(\inst6|inst41|inst20~q ),
	.datab(\inst6|inst13|inst20~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~7_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[12]~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[12]~59 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[12]~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[12]~60 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[12]~60_combout  = (\inst|inst2|$00000|auto_generated|result_node[12]~56_combout  & (\inst|inst2|$00000|auto_generated|result_node[12]~57_combout  & (\inst|inst2|$00000|auto_generated|result_node[12]~58_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[12]~59_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[12]~56_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[12]~57_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[12]~58_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[12]~59_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[12]~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[12]~60 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[12]~60 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst60|inst20 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst3|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode341w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst60|inst20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst60|inst20 .is_wysiwyg = "true";
defparam \inst6|inst60|inst20 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst59|inst20 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst3|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode331w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst59|inst20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst59|inst20 .is_wysiwyg = "true";
defparam \inst6|inst59|inst20 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[12]~51 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[12]~51_combout  = ((\inst15|inst3~q  & (\inst6|inst60|inst20~q )) # (!\inst15|inst3~q  & ((\inst6|inst59|inst20~q )))) # (!\inst6|inst71|to_BUS_A[15]~0_combout )

	.dataa(\inst6|inst60|inst20~q ),
	.datab(\inst6|inst59|inst20~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~0_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[12]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[12]~51 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[12]~51 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst54|inst20 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst3|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst54|inst20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst54|inst20 .is_wysiwyg = "true";
defparam \inst6|inst54|inst20 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst53|inst20 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst3|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst53|inst20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst53|inst20 .is_wysiwyg = "true";
defparam \inst6|inst53|inst20 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[12]~52 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[12]~52_combout  = ((\inst15|inst3~q  & (\inst6|inst54|inst20~q )) # (!\inst15|inst3~q  & ((\inst6|inst53|inst20~q )))) # (!\inst6|inst71|to_BUS_A[15]~1_combout )

	.dataa(\inst6|inst54|inst20~q ),
	.datab(\inst6|inst53|inst20~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~1_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[12]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[12]~52 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[12]~52 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst56|inst20 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst3|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst56|inst20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst56|inst20 .is_wysiwyg = "true";
defparam \inst6|inst56|inst20 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst55|inst20 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst3|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst55|inst20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst55|inst20 .is_wysiwyg = "true";
defparam \inst6|inst55|inst20 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[12]~53 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[12]~53_combout  = ((\inst15|inst3~q  & (\inst6|inst56|inst20~q )) # (!\inst15|inst3~q  & ((\inst6|inst55|inst20~q )))) # (!\inst6|inst71|to_BUS_A[15]~2_combout )

	.dataa(\inst6|inst56|inst20~q ),
	.datab(\inst6|inst55|inst20~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~2_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[12]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[12]~53 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[12]~53 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst58|inst20 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst3|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode321w[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst58|inst20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst58|inst20 .is_wysiwyg = "true";
defparam \inst6|inst58|inst20 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst57|inst20 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst3|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode310w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst57|inst20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst57|inst20 .is_wysiwyg = "true";
defparam \inst6|inst57|inst20 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[12]~54 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[12]~54_combout  = ((\inst15|inst3~q  & (\inst6|inst58|inst20~q )) # (!\inst15|inst3~q  & ((\inst6|inst57|inst20~q )))) # (!\inst6|inst71|to_BUS_A[15]~3_combout )

	.dataa(\inst6|inst58|inst20~q ),
	.datab(\inst6|inst57|inst20~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~3_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[12]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[12]~54 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[12]~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[12]~55 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[12]~55_combout  = (\inst|inst2|$00000|auto_generated|result_node[12]~51_combout  & (\inst|inst2|$00000|auto_generated|result_node[12]~52_combout  & (\inst|inst2|$00000|auto_generated|result_node[12]~53_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[12]~54_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[12]~51_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[12]~52_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[12]~53_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[12]~54_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[12]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[12]~55 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[12]~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[12]~296 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[12]~296_combout  = (\inst|inst2|$00000|auto_generated|result_node[12]~66_combout  & (\inst|inst2|$00000|auto_generated|result_node[12]~65_combout  & 
// (\inst|inst2|$00000|auto_generated|result_node[12]~60_combout  & \inst|inst2|$00000|auto_generated|result_node[12]~55_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[12]~66_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[12]~65_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[12]~60_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[12]~55_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[12]~296_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[12]~296 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[12]~296 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|inst|inst20 (
	.clk(\Clock~input_o ),
	.d(\inst21|inst|inst1|out [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst|inst20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst|inst20 .is_wysiwyg = "true";
defparam \inst|inst|inst20 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[12]~297 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[12]~297_combout  = (\inst15|inst19~q  & (((\inst|inst|inst20~q )))) # (!\inst15|inst19~q  & (\inst|inst2|$00000|auto_generated|result_node[12]~67_combout  & 
// (\inst|inst2|$00000|auto_generated|result_node[12]~296_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[12]~67_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[12]~296_combout ),
	.datac(\inst|inst|inst20~q ),
	.datad(\inst15|inst19~q ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[12]~297_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[12]~297 .lut_mask = 16'hF088;
defparam \inst|inst2|$00000|auto_generated|result_node[12]~297 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst1|inst12 (
	.clk(\Clock~input_o ),
	.d(\inst|inst2|$00000|auto_generated|result_node[12]~297_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst12 .is_wysiwyg = "true";
defparam \inst1|inst12 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "MIR.mif";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "Decode_Unit:inst21|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_laa1:auto_generated|ALTSYNCRAM";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 127;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 128;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 28;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 128'h00000000000000000000000000000006;
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst161|inst11 (
// Equation(s):
// \inst15|inst161|inst11~combout  = (\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [27] & !\inst15|inst161|inst70~q )

	.dataa(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|inst161|inst70~q ),
	.cin(gnd),
	.combout(\inst15|inst161|inst11~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst161|inst11 .lut_mask = 16'h00AA;
defparam \inst15|inst161|inst11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst15|inst20 (
	.clk(\inst15|inst149~combout ),
	.d(\inst15|inst161|inst11~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst20 .is_wysiwyg = "true";
defparam \inst15|inst20 .power_up = "low";
// synopsys translate_on

dffeas \inst15|inst76 (
	.clk(\Clock~input_o ),
	.d(\inst15|inst20~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst76~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst76 .is_wysiwyg = "true";
defparam \inst15|inst76 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst12|inst22 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst4|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst12|inst22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst12|inst22 .is_wysiwyg = "true";
defparam \inst6|inst12|inst22 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst7|inst22 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst4|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode88w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst7|inst22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst7|inst22 .is_wysiwyg = "true";
defparam \inst6|inst7|inst22 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[11]~84 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[11]~84_combout  = ((\inst15|inst3~q  & (\inst6|inst12|inst22~q )) # (!\inst15|inst3~q  & ((\inst6|inst7|inst22~q )))) # (!\inst6|inst71|to_BUS_A[15]~13_combout )

	.dataa(\inst6|inst12|inst22~q ),
	.datab(\inst6|inst7|inst22~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~13_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[11]~84_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[11]~84 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[11]~84 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst2|inst22 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst4|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst2|inst22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst2|inst22 .is_wysiwyg = "true";
defparam \inst6|inst2|inst22 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst|inst22 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst4|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode21w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst|inst22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst|inst22 .is_wysiwyg = "true";
defparam \inst6|inst|inst22 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[11]~83 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[11]~83_combout  = ((\inst15|inst3~q  & (\inst6|inst2|inst22~q )) # (!\inst15|inst3~q  & ((\inst6|inst|inst22~q )))) # (!\inst6|inst71|to_BUS_A[15]~12_combout )

	.dataa(\inst6|inst2|inst22~q ),
	.datab(\inst6|inst|inst22~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~12_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[11]~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[11]~83 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[11]~83 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst47|inst22 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst4|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst47|inst22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst47|inst22 .is_wysiwyg = "true";
defparam \inst6|inst47|inst22 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst46|inst22 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst4|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst46|inst22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst46|inst22 .is_wysiwyg = "true";
defparam \inst6|inst46|inst22 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[11]~78 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[11]~78_combout  = ((\inst15|inst3~q  & (\inst6|inst47|inst22~q )) # (!\inst15|inst3~q  & ((\inst6|inst46|inst22~q )))) # (!\inst6|inst71|to_BUS_A[15]~8_combout )

	.dataa(\inst6|inst47|inst22~q ),
	.datab(\inst6|inst46|inst22~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~8_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[11]~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[11]~78 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[11]~78 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst52|inst22 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst4|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst52|inst22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst52|inst22 .is_wysiwyg = "true";
defparam \inst6|inst52|inst22 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst51|inst22 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst4|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst51|inst22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst51|inst22 .is_wysiwyg = "true";
defparam \inst6|inst51|inst22 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[11]~79 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[11]~79_combout  = ((\inst15|inst3~q  & (\inst6|inst52|inst22~q )) # (!\inst15|inst3~q  & ((\inst6|inst51|inst22~q )))) # (!\inst6|inst71|to_BUS_A[15]~9_combout )

	.dataa(\inst6|inst52|inst22~q ),
	.datab(\inst6|inst51|inst22~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~9_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[11]~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[11]~79 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[11]~79 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst6|inst22 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst4|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst6|inst22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst6|inst22 .is_wysiwyg = "true";
defparam \inst6|inst6|inst22 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst5|inst22 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst4|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode68w[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst5|inst22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst5|inst22 .is_wysiwyg = "true";
defparam \inst6|inst5|inst22 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[11]~80 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[11]~80_combout  = ((\inst15|inst3~q  & (\inst6|inst6|inst22~q )) # (!\inst15|inst3~q  & ((\inst6|inst5|inst22~q )))) # (!\inst6|inst71|to_BUS_A[15]~10_combout )

	.dataa(\inst6|inst6|inst22~q ),
	.datab(\inst6|inst5|inst22~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~10_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[11]~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[11]~80 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[11]~80 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst4|inst22 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst4|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst4|inst22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst4|inst22 .is_wysiwyg = "true";
defparam \inst6|inst4|inst22 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[11]~81 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[11]~81_combout  = ((\inst15|inst3~q  & (\inst6|inst4|inst22~q )) # (!\inst15|inst3~q  & ((\inst6|inst3|inst22~q )))) # (!\inst6|inst71|to_BUS_A[15]~11_combout )

	.dataa(\inst6|inst4|inst22~q ),
	.datab(\inst6|inst3|inst22~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~11_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[11]~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[11]~81 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[11]~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[11]~82 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[11]~82_combout  = (\inst|inst2|$00000|auto_generated|result_node[11]~78_combout  & (\inst|inst2|$00000|auto_generated|result_node[11]~79_combout  & (\inst|inst2|$00000|auto_generated|result_node[11]~80_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[11]~81_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[11]~78_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[11]~79_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[11]~80_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[11]~81_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[11]~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[11]~82 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[11]~82 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst50|inst22 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst4|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst50|inst22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst50|inst22 .is_wysiwyg = "true";
defparam \inst6|inst50|inst22 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst49|inst22 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst4|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst49|inst22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst49|inst22 .is_wysiwyg = "true";
defparam \inst6|inst49|inst22 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[11]~73 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[11]~73_combout  = ((\inst15|inst3~q  & (\inst6|inst50|inst22~q )) # (!\inst15|inst3~q  & ((\inst6|inst49|inst22~q )))) # (!\inst6|inst71|to_BUS_A[15]~4_combout )

	.dataa(\inst6|inst50|inst22~q ),
	.datab(\inst6|inst49|inst22~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~4_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[11]~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[11]~73 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[11]~73 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst45|inst22 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst4|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst45|inst22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst45|inst22 .is_wysiwyg = "true";
defparam \inst6|inst45|inst22 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst44|inst22 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst4|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst44|inst22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst44|inst22 .is_wysiwyg = "true";
defparam \inst6|inst44|inst22 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[11]~74 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[11]~74_combout  = ((\inst15|inst3~q  & (\inst6|inst45|inst22~q )) # (!\inst15|inst3~q  & ((\inst6|inst44|inst22~q )))) # (!\inst6|inst71|to_BUS_A[15]~5_combout )

	.dataa(\inst6|inst45|inst22~q ),
	.datab(\inst6|inst44|inst22~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~5_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[11]~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[11]~74 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[11]~74 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst43|inst22 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst4|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst43|inst22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst43|inst22 .is_wysiwyg = "true";
defparam \inst6|inst43|inst22 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst42|inst22 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst4|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst42|inst22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst42|inst22 .is_wysiwyg = "true";
defparam \inst6|inst42|inst22 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[11]~75 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[11]~75_combout  = ((\inst15|inst3~q  & (\inst6|inst43|inst22~q )) # (!\inst15|inst3~q  & ((\inst6|inst42|inst22~q )))) # (!\inst6|inst71|to_BUS_A[15]~6_combout )

	.dataa(\inst6|inst43|inst22~q ),
	.datab(\inst6|inst42|inst22~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~6_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[11]~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[11]~75 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[11]~75 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst41|inst22 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst4|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst41|inst22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst41|inst22 .is_wysiwyg = "true";
defparam \inst6|inst41|inst22 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst13|inst22 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst4|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst13|inst22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst13|inst22 .is_wysiwyg = "true";
defparam \inst6|inst13|inst22 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[11]~76 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[11]~76_combout  = ((\inst15|inst3~q  & (\inst6|inst41|inst22~q )) # (!\inst15|inst3~q  & ((\inst6|inst13|inst22~q )))) # (!\inst6|inst71|to_BUS_A[15]~7_combout )

	.dataa(\inst6|inst41|inst22~q ),
	.datab(\inst6|inst13|inst22~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~7_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[11]~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[11]~76 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[11]~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[11]~77 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[11]~77_combout  = (\inst|inst2|$00000|auto_generated|result_node[11]~73_combout  & (\inst|inst2|$00000|auto_generated|result_node[11]~74_combout  & (\inst|inst2|$00000|auto_generated|result_node[11]~75_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[11]~76_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[11]~73_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[11]~74_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[11]~75_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[11]~76_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[11]~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[11]~77 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[11]~77 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst60|inst22 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst4|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode341w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst60|inst22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst60|inst22 .is_wysiwyg = "true";
defparam \inst6|inst60|inst22 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst59|inst22 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst4|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode331w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst59|inst22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst59|inst22 .is_wysiwyg = "true";
defparam \inst6|inst59|inst22 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[11]~68 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[11]~68_combout  = ((\inst15|inst3~q  & (\inst6|inst60|inst22~q )) # (!\inst15|inst3~q  & ((\inst6|inst59|inst22~q )))) # (!\inst6|inst71|to_BUS_A[15]~0_combout )

	.dataa(\inst6|inst60|inst22~q ),
	.datab(\inst6|inst59|inst22~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~0_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[11]~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[11]~68 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[11]~68 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst54|inst22 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst4|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst54|inst22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst54|inst22 .is_wysiwyg = "true";
defparam \inst6|inst54|inst22 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst53|inst22 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst4|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst53|inst22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst53|inst22 .is_wysiwyg = "true";
defparam \inst6|inst53|inst22 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[11]~69 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[11]~69_combout  = ((\inst15|inst3~q  & (\inst6|inst54|inst22~q )) # (!\inst15|inst3~q  & ((\inst6|inst53|inst22~q )))) # (!\inst6|inst71|to_BUS_A[15]~1_combout )

	.dataa(\inst6|inst54|inst22~q ),
	.datab(\inst6|inst53|inst22~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~1_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[11]~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[11]~69 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[11]~69 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst56|inst22 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst4|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst56|inst22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst56|inst22 .is_wysiwyg = "true";
defparam \inst6|inst56|inst22 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst55|inst22 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst4|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst55|inst22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst55|inst22 .is_wysiwyg = "true";
defparam \inst6|inst55|inst22 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[11]~70 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[11]~70_combout  = ((\inst15|inst3~q  & (\inst6|inst56|inst22~q )) # (!\inst15|inst3~q  & ((\inst6|inst55|inst22~q )))) # (!\inst6|inst71|to_BUS_A[15]~2_combout )

	.dataa(\inst6|inst56|inst22~q ),
	.datab(\inst6|inst55|inst22~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~2_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[11]~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[11]~70 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[11]~70 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst58|inst22 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst4|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode321w[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst58|inst22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst58|inst22 .is_wysiwyg = "true";
defparam \inst6|inst58|inst22 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst57|inst22 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst4|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode310w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst57|inst22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst57|inst22 .is_wysiwyg = "true";
defparam \inst6|inst57|inst22 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[11]~71 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[11]~71_combout  = ((\inst15|inst3~q  & (\inst6|inst58|inst22~q )) # (!\inst15|inst3~q  & ((\inst6|inst57|inst22~q )))) # (!\inst6|inst71|to_BUS_A[15]~3_combout )

	.dataa(\inst6|inst58|inst22~q ),
	.datab(\inst6|inst57|inst22~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~3_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[11]~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[11]~71 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[11]~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[11]~72 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[11]~72_combout  = (\inst|inst2|$00000|auto_generated|result_node[11]~68_combout  & (\inst|inst2|$00000|auto_generated|result_node[11]~69_combout  & (\inst|inst2|$00000|auto_generated|result_node[11]~70_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[11]~71_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[11]~68_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[11]~69_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[11]~70_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[11]~71_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[11]~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[11]~72 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[11]~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[11]~294 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[11]~294_combout  = (\inst|inst2|$00000|auto_generated|result_node[11]~83_combout  & (\inst|inst2|$00000|auto_generated|result_node[11]~82_combout  & 
// (\inst|inst2|$00000|auto_generated|result_node[11]~77_combout  & \inst|inst2|$00000|auto_generated|result_node[11]~72_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[11]~83_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[11]~82_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[11]~77_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[11]~72_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[11]~294_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[11]~294 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[11]~294 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|inst|inst22 (
	.clk(\Clock~input_o ),
	.d(\inst21|inst|inst1|out [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst|inst22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst|inst22 .is_wysiwyg = "true";
defparam \inst|inst|inst22 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[11]~295 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[11]~295_combout  = (\inst15|inst19~q  & (((\inst|inst|inst22~q )))) # (!\inst15|inst19~q  & (\inst|inst2|$00000|auto_generated|result_node[11]~84_combout  & 
// (\inst|inst2|$00000|auto_generated|result_node[11]~294_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[11]~84_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[11]~294_combout ),
	.datac(\inst|inst|inst22~q ),
	.datad(\inst15|inst19~q ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[11]~295_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[11]~295 .lut_mask = 16'hF088;
defparam \inst|inst2|$00000|auto_generated|result_node[11]~295 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst1|inst11 (
	.clk(\Clock~input_o ),
	.d(\inst|inst2|$00000|auto_generated|result_node[11]~295_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst11 .is_wysiwyg = "true";
defparam \inst1|inst11 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "MIR.mif";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "Decode_Unit:inst21|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_laa1:auto_generated|ALTSYNCRAM";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 127;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 128;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 28;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 128'h00000000000000000000000000000000;
// synopsys translate_on

dffeas \inst15|inst12 (
	.clk(\inst15|inst149~combout ),
	.d(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst12 .is_wysiwyg = "true";
defparam \inst15|inst12 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "MIR.mif";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "Decode_Unit:inst21|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_laa1:auto_generated|ALTSYNCRAM";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 127;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 128;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 28;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 128'h00000000000000000000000000000000;
// synopsys translate_on

dffeas \inst15|inst13 (
	.clk(\inst15|inst149~combout ),
	.d(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst13 .is_wysiwyg = "true";
defparam \inst15|inst13 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "MIR.mif";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "Decode_Unit:inst21|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_laa1:auto_generated|ALTSYNCRAM";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 127;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 128;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 28;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 128'h00000000000000000000000000000000;
// synopsys translate_on

dffeas \inst15|inst14 (
	.clk(\inst15|inst149~combout ),
	.d(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst14 .is_wysiwyg = "true";
defparam \inst15|inst14 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "MIR.mif";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "Decode_Unit:inst21|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_laa1:auto_generated|ALTSYNCRAM";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 127;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 128;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 28;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 128'h0000000000000000007F0000FF00FCE1;
// synopsys translate_on

dffeas \inst15|inst15 (
	.clk(\inst15|inst149~combout ),
	.d(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst15 .is_wysiwyg = "true";
defparam \inst15|inst15 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst73|auto_generated|w_anode287w[3]~0 (
// Equation(s):
// \inst6|inst71|inst73|auto_generated|w_anode287w[3]~0_combout  = (\inst15|inst14~q  & \inst15|inst15~q )

	.dataa(\inst15|inst14~q ),
	.datab(\inst15|inst15~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|inst71|inst73|auto_generated|w_anode287w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst73|auto_generated|w_anode287w[3]~0 .lut_mask = 16'h8888;
defparam \inst6|inst71|inst73|auto_generated|w_anode287w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "MIR.mif";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "Decode_Unit:inst21|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_laa1:auto_generated|ALTSYNCRAM";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 127;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 128;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 28;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 128'h0000000000000000007F0000FF00FCE1;
// synopsys translate_on

dffeas \inst15|inst11 (
	.clk(\inst15|inst149~combout ),
	.d(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst11 .is_wysiwyg = "true";
defparam \inst15|inst11 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst15~21 (
// Equation(s):
// \inst6|inst71|inst38|inst15~21_combout  = (!\inst15|inst11~q  & (((!\inst6|inst71|inst73|auto_generated|w_anode287w[3]~0_combout ) # (!\inst15|inst13~q )) # (!\inst15|inst12~q )))

	.dataa(\inst15|inst12~q ),
	.datab(\inst15|inst13~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode287w[3]~0_combout ),
	.datad(\inst15|inst11~q ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst15~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst15~21 .lut_mask = 16'h007F;
defparam \inst6|inst71|inst38|inst15~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst73|auto_generated|w_anode425w[3]~0 (
// Equation(s):
// \inst6|inst71|inst73|auto_generated|w_anode425w[3]~0_combout  = (!\inst15|inst12~q  & (!\inst15|inst13~q  & !\inst15|inst14~q ))

	.dataa(gnd),
	.datab(\inst15|inst12~q ),
	.datac(\inst15|inst13~q ),
	.datad(\inst15|inst14~q ),
	.cin(gnd),
	.combout(\inst6|inst71|inst73|auto_generated|w_anode425w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst73|auto_generated|w_anode425w[3]~0 .lut_mask = 16'h0003;
defparam \inst6|inst71|inst73|auto_generated|w_anode425w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "MIR.mif";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "Decode_Unit:inst21|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_laa1:auto_generated|ALTSYNCRAM";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 127;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 128;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 28;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 128'h00000000000000000000000000000000;
// synopsys translate_on

dffeas \inst15|inst16 (
	.clk(\inst15|inst149~combout ),
	.d(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst16 .is_wysiwyg = "true";
defparam \inst15|inst16 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst15~22 (
// Equation(s):
// \inst6|inst71|inst38|inst15~22_combout  = (\inst6|inst71|inst38|inst15~21_combout ) # ((\inst6|inst71|inst73|auto_generated|w_anode425w[3]~0_combout  & ((!\inst15|inst16~q ) # (!\inst15|inst15~q ))))

	.dataa(\inst6|inst71|inst38|inst15~21_combout ),
	.datab(\inst6|inst71|inst73|auto_generated|w_anode425w[3]~0_combout ),
	.datac(\inst15|inst15~q ),
	.datad(\inst15|inst16~q ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst15~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst15~22 .lut_mask = 16'hAEEE;
defparam \inst6|inst71|inst38|inst15~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .init_file = "MIR.mif";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "Decode_Unit:inst21|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_laa1:auto_generated|ALTSYNCRAM";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 127;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 128;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 28;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 128'h0000000000000000007F00000000FCE4;
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst161|inst2 (
// Equation(s):
// \inst15|inst161|inst2~combout  = (\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [26] & !\inst15|inst161|inst70~q )

	.dataa(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|inst161|inst70~q ),
	.cin(gnd),
	.combout(\inst15|inst161|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst161|inst2 .lut_mask = 16'h00AA;
defparam \inst15|inst161|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst15|inst21 (
	.clk(\inst15|inst149~combout ),
	.d(\inst15|inst161|inst2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst21 .is_wysiwyg = "true";
defparam \inst15|inst21 .power_up = "low";
// synopsys translate_on

dffeas \inst15|inst80 (
	.clk(\Clock~input_o ),
	.d(\inst15|inst21~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst80~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst80 .is_wysiwyg = "true";
defparam \inst15|inst80 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "MIR.mif";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "Decode_Unit:inst21|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_laa1:auto_generated|ALTSYNCRAM";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 127;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 128;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 28;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 128'h00000000000000000000000000003C63;
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst161|inst3 (
// Equation(s):
// \inst15|inst161|inst3~combout  = (\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [25] & !\inst15|inst161|inst70~q )

	.dataa(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|inst161|inst70~q ),
	.cin(gnd),
	.combout(\inst15|inst161|inst3~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst161|inst3 .lut_mask = 16'h00AA;
defparam \inst15|inst161|inst3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst15|inst22 (
	.clk(\inst15|inst149~combout ),
	.d(\inst15|inst161|inst3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst22 .is_wysiwyg = "true";
defparam \inst15|inst22 .power_up = "low";
// synopsys translate_on

dffeas \inst15|inst81 (
	.clk(\Clock~input_o ),
	.d(\inst15|inst22~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst81~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst81 .is_wysiwyg = "true";
defparam \inst15|inst81 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[12]~61 (
// Equation(s):
// \inst3|ALU_Result[12]~61_combout  = (\inst15|inst80~q  & \inst15|inst81~q )

	.dataa(\inst15|inst80~q ),
	.datab(\inst15|inst81~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|ALU_Result[12]~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[12]~61 .lut_mask = 16'h8888;
defparam \inst3|ALU_Result[12]~61 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst12|inst23 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst5|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst12|inst23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst12|inst23 .is_wysiwyg = "true";
defparam \inst6|inst12|inst23 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst7|inst23 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst5|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode88w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst7|inst23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst7|inst23 .is_wysiwyg = "true";
defparam \inst6|inst7|inst23 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[10]~101 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[10]~101_combout  = ((\inst15|inst3~q  & (\inst6|inst12|inst23~q )) # (!\inst15|inst3~q  & ((\inst6|inst7|inst23~q )))) # (!\inst6|inst71|to_BUS_A[15]~13_combout )

	.dataa(\inst6|inst12|inst23~q ),
	.datab(\inst6|inst7|inst23~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~13_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[10]~101_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[10]~101 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[10]~101 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst2|inst23 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst5|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst2|inst23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst2|inst23 .is_wysiwyg = "true";
defparam \inst6|inst2|inst23 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst|inst23 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst5|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode21w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst|inst23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst|inst23 .is_wysiwyg = "true";
defparam \inst6|inst|inst23 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[10]~100 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[10]~100_combout  = ((\inst15|inst3~q  & (\inst6|inst2|inst23~q )) # (!\inst15|inst3~q  & ((\inst6|inst|inst23~q )))) # (!\inst6|inst71|to_BUS_A[15]~12_combout )

	.dataa(\inst6|inst2|inst23~q ),
	.datab(\inst6|inst|inst23~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~12_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[10]~100_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[10]~100 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[10]~100 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst47|inst23 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst5|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst47|inst23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst47|inst23 .is_wysiwyg = "true";
defparam \inst6|inst47|inst23 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst46|inst23 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst5|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst46|inst23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst46|inst23 .is_wysiwyg = "true";
defparam \inst6|inst46|inst23 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[10]~95 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[10]~95_combout  = ((\inst15|inst3~q  & (\inst6|inst47|inst23~q )) # (!\inst15|inst3~q  & ((\inst6|inst46|inst23~q )))) # (!\inst6|inst71|to_BUS_A[15]~8_combout )

	.dataa(\inst6|inst47|inst23~q ),
	.datab(\inst6|inst46|inst23~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~8_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[10]~95_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[10]~95 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[10]~95 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst52|inst23 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst5|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst52|inst23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst52|inst23 .is_wysiwyg = "true";
defparam \inst6|inst52|inst23 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst51|inst23 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst5|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst51|inst23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst51|inst23 .is_wysiwyg = "true";
defparam \inst6|inst51|inst23 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[10]~96 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[10]~96_combout  = ((\inst15|inst3~q  & (\inst6|inst52|inst23~q )) # (!\inst15|inst3~q  & ((\inst6|inst51|inst23~q )))) # (!\inst6|inst71|to_BUS_A[15]~9_combout )

	.dataa(\inst6|inst52|inst23~q ),
	.datab(\inst6|inst51|inst23~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~9_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[10]~96_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[10]~96 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[10]~96 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst6|inst23 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst5|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst6|inst23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst6|inst23 .is_wysiwyg = "true";
defparam \inst6|inst6|inst23 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst5|inst23 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst5|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode68w[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst5|inst23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst5|inst23 .is_wysiwyg = "true";
defparam \inst6|inst5|inst23 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[10]~97 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[10]~97_combout  = ((\inst15|inst3~q  & (\inst6|inst6|inst23~q )) # (!\inst15|inst3~q  & ((\inst6|inst5|inst23~q )))) # (!\inst6|inst71|to_BUS_A[15]~10_combout )

	.dataa(\inst6|inst6|inst23~q ),
	.datab(\inst6|inst5|inst23~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~10_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[10]~97_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[10]~97 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[10]~97 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst|auto_generated|w_anode48w[3]~0 (
// Equation(s):
// \inst6|inst70|inst|auto_generated|w_anode48w[3]~0_combout  = (\inst15|inst108~q  & (\inst6|inst70|inst|auto_generated|w_anode68w[3]~0_combout  & !\inst15|inst107~q ))

	.dataa(\inst15|inst108~q ),
	.datab(\inst6|inst70|inst|auto_generated|w_anode68w[3]~0_combout ),
	.datac(gnd),
	.datad(\inst15|inst107~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst|auto_generated|w_anode48w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst|auto_generated|w_anode48w[3]~0 .lut_mask = 16'h0088;
defparam \inst6|inst70|inst|auto_generated|w_anode48w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst3|inst23 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst5|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode48w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst3|inst23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst3|inst23 .is_wysiwyg = "true";
defparam \inst6|inst3|inst23 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[10]~98 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[10]~98_combout  = ((\inst15|inst3~q  & (\inst6|inst4|inst23~q )) # (!\inst15|inst3~q  & ((\inst6|inst3|inst23~q )))) # (!\inst6|inst71|to_BUS_A[15]~11_combout )

	.dataa(\inst6|inst4|inst23~q ),
	.datab(\inst6|inst3|inst23~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~11_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[10]~98_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[10]~98 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[10]~98 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[10]~99 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[10]~99_combout  = (\inst|inst2|$00000|auto_generated|result_node[10]~95_combout  & (\inst|inst2|$00000|auto_generated|result_node[10]~96_combout  & (\inst|inst2|$00000|auto_generated|result_node[10]~97_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[10]~98_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[10]~95_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[10]~96_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[10]~97_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[10]~98_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[10]~99_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[10]~99 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[10]~99 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst50|inst23 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst5|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst50|inst23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst50|inst23 .is_wysiwyg = "true";
defparam \inst6|inst50|inst23 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst49|inst23 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst5|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst49|inst23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst49|inst23 .is_wysiwyg = "true";
defparam \inst6|inst49|inst23 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[10]~90 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[10]~90_combout  = ((\inst15|inst3~q  & (\inst6|inst50|inst23~q )) # (!\inst15|inst3~q  & ((\inst6|inst49|inst23~q )))) # (!\inst6|inst71|to_BUS_A[15]~4_combout )

	.dataa(\inst6|inst50|inst23~q ),
	.datab(\inst6|inst49|inst23~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~4_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[10]~90_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[10]~90 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[10]~90 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst45|inst23 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst5|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst45|inst23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst45|inst23 .is_wysiwyg = "true";
defparam \inst6|inst45|inst23 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst44|inst23 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst5|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst44|inst23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst44|inst23 .is_wysiwyg = "true";
defparam \inst6|inst44|inst23 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[10]~91 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[10]~91_combout  = ((\inst15|inst3~q  & (\inst6|inst45|inst23~q )) # (!\inst15|inst3~q  & ((\inst6|inst44|inst23~q )))) # (!\inst6|inst71|to_BUS_A[15]~5_combout )

	.dataa(\inst6|inst45|inst23~q ),
	.datab(\inst6|inst44|inst23~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~5_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[10]~91_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[10]~91 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[10]~91 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst43|inst23 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst5|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst43|inst23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst43|inst23 .is_wysiwyg = "true";
defparam \inst6|inst43|inst23 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst42|inst23 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst5|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst42|inst23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst42|inst23 .is_wysiwyg = "true";
defparam \inst6|inst42|inst23 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[10]~92 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[10]~92_combout  = ((\inst15|inst3~q  & (\inst6|inst43|inst23~q )) # (!\inst15|inst3~q  & ((\inst6|inst42|inst23~q )))) # (!\inst6|inst71|to_BUS_A[15]~6_combout )

	.dataa(\inst6|inst43|inst23~q ),
	.datab(\inst6|inst42|inst23~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~6_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[10]~92_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[10]~92 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[10]~92 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst41|inst23 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst5|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst41|inst23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst41|inst23 .is_wysiwyg = "true";
defparam \inst6|inst41|inst23 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst13|inst23 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst5|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst13|inst23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst13|inst23 .is_wysiwyg = "true";
defparam \inst6|inst13|inst23 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[10]~93 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[10]~93_combout  = ((\inst15|inst3~q  & (\inst6|inst41|inst23~q )) # (!\inst15|inst3~q  & ((\inst6|inst13|inst23~q )))) # (!\inst6|inst71|to_BUS_A[15]~7_combout )

	.dataa(\inst6|inst41|inst23~q ),
	.datab(\inst6|inst13|inst23~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~7_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[10]~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[10]~93 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[10]~93 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[10]~94 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[10]~94_combout  = (\inst|inst2|$00000|auto_generated|result_node[10]~90_combout  & (\inst|inst2|$00000|auto_generated|result_node[10]~91_combout  & (\inst|inst2|$00000|auto_generated|result_node[10]~92_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[10]~93_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[10]~90_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[10]~91_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[10]~92_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[10]~93_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[10]~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[10]~94 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[10]~94 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst60|inst23 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst5|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode341w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst60|inst23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst60|inst23 .is_wysiwyg = "true";
defparam \inst6|inst60|inst23 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst59|inst23 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst5|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode331w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst59|inst23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst59|inst23 .is_wysiwyg = "true";
defparam \inst6|inst59|inst23 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[10]~85 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[10]~85_combout  = ((\inst15|inst3~q  & (\inst6|inst60|inst23~q )) # (!\inst15|inst3~q  & ((\inst6|inst59|inst23~q )))) # (!\inst6|inst71|to_BUS_A[15]~0_combout )

	.dataa(\inst6|inst60|inst23~q ),
	.datab(\inst6|inst59|inst23~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~0_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[10]~85_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[10]~85 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[10]~85 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst54|inst23 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst5|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst54|inst23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst54|inst23 .is_wysiwyg = "true";
defparam \inst6|inst54|inst23 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst53|inst23 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst5|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst53|inst23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst53|inst23 .is_wysiwyg = "true";
defparam \inst6|inst53|inst23 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[10]~86 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[10]~86_combout  = ((\inst15|inst3~q  & (\inst6|inst54|inst23~q )) # (!\inst15|inst3~q  & ((\inst6|inst53|inst23~q )))) # (!\inst6|inst71|to_BUS_A[15]~1_combout )

	.dataa(\inst6|inst54|inst23~q ),
	.datab(\inst6|inst53|inst23~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~1_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[10]~86_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[10]~86 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[10]~86 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst56|inst23 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst5|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst56|inst23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst56|inst23 .is_wysiwyg = "true";
defparam \inst6|inst56|inst23 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst55|inst23 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst5|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst55|inst23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst55|inst23 .is_wysiwyg = "true";
defparam \inst6|inst55|inst23 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[10]~87 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[10]~87_combout  = ((\inst15|inst3~q  & (\inst6|inst56|inst23~q )) # (!\inst15|inst3~q  & ((\inst6|inst55|inst23~q )))) # (!\inst6|inst71|to_BUS_A[15]~2_combout )

	.dataa(\inst6|inst56|inst23~q ),
	.datab(\inst6|inst55|inst23~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~2_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[10]~87_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[10]~87 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[10]~87 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst58|inst23 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst5|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode321w[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst58|inst23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst58|inst23 .is_wysiwyg = "true";
defparam \inst6|inst58|inst23 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst57|inst23 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst5|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode310w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst57|inst23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst57|inst23 .is_wysiwyg = "true";
defparam \inst6|inst57|inst23 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[10]~88 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[10]~88_combout  = ((\inst15|inst3~q  & (\inst6|inst58|inst23~q )) # (!\inst15|inst3~q  & ((\inst6|inst57|inst23~q )))) # (!\inst6|inst71|to_BUS_A[15]~3_combout )

	.dataa(\inst6|inst58|inst23~q ),
	.datab(\inst6|inst57|inst23~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~3_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[10]~88_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[10]~88 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[10]~88 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[10]~89 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[10]~89_combout  = (\inst|inst2|$00000|auto_generated|result_node[10]~85_combout  & (\inst|inst2|$00000|auto_generated|result_node[10]~86_combout  & (\inst|inst2|$00000|auto_generated|result_node[10]~87_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[10]~88_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[10]~85_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[10]~86_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[10]~87_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[10]~88_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[10]~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[10]~89 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[10]~89 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[10]~292 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[10]~292_combout  = (\inst|inst2|$00000|auto_generated|result_node[10]~100_combout  & (\inst|inst2|$00000|auto_generated|result_node[10]~99_combout  & 
// (\inst|inst2|$00000|auto_generated|result_node[10]~94_combout  & \inst|inst2|$00000|auto_generated|result_node[10]~89_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[10]~100_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[10]~99_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[10]~94_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[10]~89_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[10]~292_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[10]~292 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[10]~292 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|inst|inst23 (
	.clk(\Clock~input_o ),
	.d(\inst21|inst|inst1|out [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst|inst23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst|inst23 .is_wysiwyg = "true";
defparam \inst|inst|inst23 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[10]~293 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[10]~293_combout  = (\inst15|inst19~q  & (((\inst|inst|inst23~q )))) # (!\inst15|inst19~q  & (\inst|inst2|$00000|auto_generated|result_node[10]~101_combout  & 
// (\inst|inst2|$00000|auto_generated|result_node[10]~292_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[10]~101_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[10]~292_combout ),
	.datac(\inst|inst|inst23~q ),
	.datad(\inst15|inst19~q ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[10]~293_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[10]~293 .lut_mask = 16'hF088;
defparam \inst|inst2|$00000|auto_generated|result_node[10]~293 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst1|inst10 (
	.clk(\Clock~input_o ),
	.d(\inst|inst2|$00000|auto_generated|result_node[10]~293_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst10 .is_wysiwyg = "true";
defparam \inst1|inst10 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst12|inst24 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst6|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst12|inst24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst12|inst24 .is_wysiwyg = "true";
defparam \inst6|inst12|inst24 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst7|inst24 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst6|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode88w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst7|inst24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst7|inst24 .is_wysiwyg = "true";
defparam \inst6|inst7|inst24 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[9]~118 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[9]~118_combout  = ((\inst15|inst3~q  & (\inst6|inst12|inst24~q )) # (!\inst15|inst3~q  & ((\inst6|inst7|inst24~q )))) # (!\inst6|inst71|to_BUS_A[15]~13_combout )

	.dataa(\inst6|inst12|inst24~q ),
	.datab(\inst6|inst7|inst24~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~13_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[9]~118_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[9]~118 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[9]~118 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst2|inst24 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst6|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst2|inst24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst2|inst24 .is_wysiwyg = "true";
defparam \inst6|inst2|inst24 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst|inst24 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst6|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode21w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst|inst24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst|inst24 .is_wysiwyg = "true";
defparam \inst6|inst|inst24 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[9]~117 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[9]~117_combout  = ((\inst15|inst3~q  & (\inst6|inst2|inst24~q )) # (!\inst15|inst3~q  & ((\inst6|inst|inst24~q )))) # (!\inst6|inst71|to_BUS_A[15]~12_combout )

	.dataa(\inst6|inst2|inst24~q ),
	.datab(\inst6|inst|inst24~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~12_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[9]~117_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[9]~117 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[9]~117 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst47|inst24 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst6|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst47|inst24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst47|inst24 .is_wysiwyg = "true";
defparam \inst6|inst47|inst24 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst46|inst24 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst6|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst46|inst24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst46|inst24 .is_wysiwyg = "true";
defparam \inst6|inst46|inst24 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[9]~112 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[9]~112_combout  = ((\inst15|inst3~q  & (\inst6|inst47|inst24~q )) # (!\inst15|inst3~q  & ((\inst6|inst46|inst24~q )))) # (!\inst6|inst71|to_BUS_A[15]~8_combout )

	.dataa(\inst6|inst47|inst24~q ),
	.datab(\inst6|inst46|inst24~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~8_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[9]~112_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[9]~112 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[9]~112 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst52|inst24 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst6|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst52|inst24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst52|inst24 .is_wysiwyg = "true";
defparam \inst6|inst52|inst24 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst51|inst24 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst6|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst51|inst24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst51|inst24 .is_wysiwyg = "true";
defparam \inst6|inst51|inst24 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[9]~113 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[9]~113_combout  = ((\inst15|inst3~q  & (\inst6|inst52|inst24~q )) # (!\inst15|inst3~q  & ((\inst6|inst51|inst24~q )))) # (!\inst6|inst71|to_BUS_A[15]~9_combout )

	.dataa(\inst6|inst52|inst24~q ),
	.datab(\inst6|inst51|inst24~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~9_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[9]~113_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[9]~113 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[9]~113 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst6|inst24 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst6|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst6|inst24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst6|inst24 .is_wysiwyg = "true";
defparam \inst6|inst6|inst24 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst5|inst24 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst6|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode68w[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst5|inst24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst5|inst24 .is_wysiwyg = "true";
defparam \inst6|inst5|inst24 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[9]~114 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[9]~114_combout  = ((\inst15|inst3~q  & (\inst6|inst6|inst24~q )) # (!\inst15|inst3~q  & ((\inst6|inst5|inst24~q )))) # (!\inst6|inst71|to_BUS_A[15]~10_combout )

	.dataa(\inst6|inst6|inst24~q ),
	.datab(\inst6|inst5|inst24~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~10_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[9]~114_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[9]~114 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[9]~114 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst4|inst24 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst6|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst4|inst24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst4|inst24 .is_wysiwyg = "true";
defparam \inst6|inst4|inst24 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[9]~115 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[9]~115_combout  = ((\inst15|inst3~q  & (\inst6|inst4|inst24~q )) # (!\inst15|inst3~q  & ((\inst6|inst3|inst24~q )))) # (!\inst6|inst71|to_BUS_A[15]~11_combout )

	.dataa(\inst6|inst4|inst24~q ),
	.datab(\inst6|inst3|inst24~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~11_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[9]~115_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[9]~115 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[9]~115 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[9]~116 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[9]~116_combout  = (\inst|inst2|$00000|auto_generated|result_node[9]~112_combout  & (\inst|inst2|$00000|auto_generated|result_node[9]~113_combout  & (\inst|inst2|$00000|auto_generated|result_node[9]~114_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[9]~115_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[9]~112_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[9]~113_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[9]~114_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[9]~115_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[9]~116_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[9]~116 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[9]~116 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst50|inst24 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst6|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst50|inst24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst50|inst24 .is_wysiwyg = "true";
defparam \inst6|inst50|inst24 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst49|inst24 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst6|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst49|inst24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst49|inst24 .is_wysiwyg = "true";
defparam \inst6|inst49|inst24 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[9]~107 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[9]~107_combout  = ((\inst15|inst3~q  & (\inst6|inst50|inst24~q )) # (!\inst15|inst3~q  & ((\inst6|inst49|inst24~q )))) # (!\inst6|inst71|to_BUS_A[15]~4_combout )

	.dataa(\inst6|inst50|inst24~q ),
	.datab(\inst6|inst49|inst24~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~4_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[9]~107_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[9]~107 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[9]~107 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst45|inst24 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst6|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst45|inst24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst45|inst24 .is_wysiwyg = "true";
defparam \inst6|inst45|inst24 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst44|inst24 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst6|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst44|inst24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst44|inst24 .is_wysiwyg = "true";
defparam \inst6|inst44|inst24 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[9]~108 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[9]~108_combout  = ((\inst15|inst3~q  & (\inst6|inst45|inst24~q )) # (!\inst15|inst3~q  & ((\inst6|inst44|inst24~q )))) # (!\inst6|inst71|to_BUS_A[15]~5_combout )

	.dataa(\inst6|inst45|inst24~q ),
	.datab(\inst6|inst44|inst24~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~5_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[9]~108_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[9]~108 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[9]~108 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst43|inst24 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst6|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst43|inst24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst43|inst24 .is_wysiwyg = "true";
defparam \inst6|inst43|inst24 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst42|inst24 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst6|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst42|inst24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst42|inst24 .is_wysiwyg = "true";
defparam \inst6|inst42|inst24 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[9]~109 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[9]~109_combout  = ((\inst15|inst3~q  & (\inst6|inst43|inst24~q )) # (!\inst15|inst3~q  & ((\inst6|inst42|inst24~q )))) # (!\inst6|inst71|to_BUS_A[15]~6_combout )

	.dataa(\inst6|inst43|inst24~q ),
	.datab(\inst6|inst42|inst24~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~6_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[9]~109_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[9]~109 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[9]~109 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst41|inst24 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst6|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst41|inst24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst41|inst24 .is_wysiwyg = "true";
defparam \inst6|inst41|inst24 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst13|inst24 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst6|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst13|inst24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst13|inst24 .is_wysiwyg = "true";
defparam \inst6|inst13|inst24 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[9]~110 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[9]~110_combout  = ((\inst15|inst3~q  & (\inst6|inst41|inst24~q )) # (!\inst15|inst3~q  & ((\inst6|inst13|inst24~q )))) # (!\inst6|inst71|to_BUS_A[15]~7_combout )

	.dataa(\inst6|inst41|inst24~q ),
	.datab(\inst6|inst13|inst24~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~7_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[9]~110_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[9]~110 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[9]~110 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[9]~111 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[9]~111_combout  = (\inst|inst2|$00000|auto_generated|result_node[9]~107_combout  & (\inst|inst2|$00000|auto_generated|result_node[9]~108_combout  & (\inst|inst2|$00000|auto_generated|result_node[9]~109_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[9]~110_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[9]~107_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[9]~108_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[9]~109_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[9]~110_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[9]~111_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[9]~111 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[9]~111 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst60|inst24 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst6|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode341w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst60|inst24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst60|inst24 .is_wysiwyg = "true";
defparam \inst6|inst60|inst24 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst59|inst24 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst6|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode331w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst59|inst24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst59|inst24 .is_wysiwyg = "true";
defparam \inst6|inst59|inst24 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[9]~102 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[9]~102_combout  = ((\inst15|inst3~q  & (\inst6|inst60|inst24~q )) # (!\inst15|inst3~q  & ((\inst6|inst59|inst24~q )))) # (!\inst6|inst71|to_BUS_A[15]~0_combout )

	.dataa(\inst6|inst60|inst24~q ),
	.datab(\inst6|inst59|inst24~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~0_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[9]~102_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[9]~102 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[9]~102 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst54|inst24 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst6|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst54|inst24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst54|inst24 .is_wysiwyg = "true";
defparam \inst6|inst54|inst24 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst53|inst24 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst6|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst53|inst24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst53|inst24 .is_wysiwyg = "true";
defparam \inst6|inst53|inst24 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[9]~103 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[9]~103_combout  = ((\inst15|inst3~q  & (\inst6|inst54|inst24~q )) # (!\inst15|inst3~q  & ((\inst6|inst53|inst24~q )))) # (!\inst6|inst71|to_BUS_A[15]~1_combout )

	.dataa(\inst6|inst54|inst24~q ),
	.datab(\inst6|inst53|inst24~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~1_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[9]~103_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[9]~103 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[9]~103 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst56|inst24 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst6|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst56|inst24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst56|inst24 .is_wysiwyg = "true";
defparam \inst6|inst56|inst24 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst55|inst24 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst6|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst55|inst24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst55|inst24 .is_wysiwyg = "true";
defparam \inst6|inst55|inst24 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[9]~104 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[9]~104_combout  = ((\inst15|inst3~q  & (\inst6|inst56|inst24~q )) # (!\inst15|inst3~q  & ((\inst6|inst55|inst24~q )))) # (!\inst6|inst71|to_BUS_A[15]~2_combout )

	.dataa(\inst6|inst56|inst24~q ),
	.datab(\inst6|inst55|inst24~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~2_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[9]~104_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[9]~104 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[9]~104 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst58|inst24 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst6|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode321w[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst58|inst24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst58|inst24 .is_wysiwyg = "true";
defparam \inst6|inst58|inst24 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst57|inst24 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst6|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode310w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst57|inst24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst57|inst24 .is_wysiwyg = "true";
defparam \inst6|inst57|inst24 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[9]~105 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[9]~105_combout  = ((\inst15|inst3~q  & (\inst6|inst58|inst24~q )) # (!\inst15|inst3~q  & ((\inst6|inst57|inst24~q )))) # (!\inst6|inst71|to_BUS_A[15]~3_combout )

	.dataa(\inst6|inst58|inst24~q ),
	.datab(\inst6|inst57|inst24~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~3_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[9]~105_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[9]~105 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[9]~105 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[9]~106 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[9]~106_combout  = (\inst|inst2|$00000|auto_generated|result_node[9]~102_combout  & (\inst|inst2|$00000|auto_generated|result_node[9]~103_combout  & (\inst|inst2|$00000|auto_generated|result_node[9]~104_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[9]~105_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[9]~102_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[9]~103_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[9]~104_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[9]~105_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[9]~106_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[9]~106 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[9]~106 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[9]~290 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[9]~290_combout  = (\inst|inst2|$00000|auto_generated|result_node[9]~117_combout  & (\inst|inst2|$00000|auto_generated|result_node[9]~116_combout  & (\inst|inst2|$00000|auto_generated|result_node[9]~111_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[9]~106_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[9]~117_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[9]~116_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[9]~111_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[9]~106_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[9]~290_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[9]~290 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[9]~290 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|inst|inst24 (
	.clk(\Clock~input_o ),
	.d(\inst21|inst|inst1|out [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst|inst24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst|inst24 .is_wysiwyg = "true";
defparam \inst|inst|inst24 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[9]~291 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[9]~291_combout  = (\inst15|inst19~q  & (((\inst|inst|inst24~q )))) # (!\inst15|inst19~q  & (\inst|inst2|$00000|auto_generated|result_node[9]~118_combout  & 
// (\inst|inst2|$00000|auto_generated|result_node[9]~290_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[9]~118_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[9]~290_combout ),
	.datac(\inst|inst|inst24~q ),
	.datad(\inst15|inst19~q ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[9]~291_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[9]~291 .lut_mask = 16'hF088;
defparam \inst|inst2|$00000|auto_generated|result_node[9]~291 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst1|inst9_ (
	.clk(\Clock~input_o ),
	.d(\inst|inst2|$00000|auto_generated|result_node[9]~291_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst9_~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst9_ .is_wysiwyg = "true";
defparam \inst1|inst9_ .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst12|inst25 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst7|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst12|inst25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst12|inst25 .is_wysiwyg = "true";
defparam \inst6|inst12|inst25 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst7|inst25 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst7|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode88w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst7|inst25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst7|inst25 .is_wysiwyg = "true";
defparam \inst6|inst7|inst25 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[8]~135 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[8]~135_combout  = ((\inst15|inst3~q  & (\inst6|inst12|inst25~q )) # (!\inst15|inst3~q  & ((\inst6|inst7|inst25~q )))) # (!\inst6|inst71|to_BUS_A[15]~13_combout )

	.dataa(\inst6|inst12|inst25~q ),
	.datab(\inst6|inst7|inst25~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~13_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[8]~135_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[8]~135 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[8]~135 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst2|inst25 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst7|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst2|inst25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst2|inst25 .is_wysiwyg = "true";
defparam \inst6|inst2|inst25 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst|inst25 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst7|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode21w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst|inst25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst|inst25 .is_wysiwyg = "true";
defparam \inst6|inst|inst25 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[8]~134 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[8]~134_combout  = ((\inst15|inst3~q  & (\inst6|inst2|inst25~q )) # (!\inst15|inst3~q  & ((\inst6|inst|inst25~q )))) # (!\inst6|inst71|to_BUS_A[15]~12_combout )

	.dataa(\inst6|inst2|inst25~q ),
	.datab(\inst6|inst|inst25~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~12_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[8]~134_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[8]~134 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[8]~134 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst47|inst25 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst7|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst47|inst25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst47|inst25 .is_wysiwyg = "true";
defparam \inst6|inst47|inst25 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst46|inst25 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst7|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst46|inst25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst46|inst25 .is_wysiwyg = "true";
defparam \inst6|inst46|inst25 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[8]~129 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[8]~129_combout  = ((\inst15|inst3~q  & (\inst6|inst47|inst25~q )) # (!\inst15|inst3~q  & ((\inst6|inst46|inst25~q )))) # (!\inst6|inst71|to_BUS_A[15]~8_combout )

	.dataa(\inst6|inst47|inst25~q ),
	.datab(\inst6|inst46|inst25~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~8_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[8]~129_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[8]~129 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[8]~129 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst52|inst25 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst7|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst52|inst25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst52|inst25 .is_wysiwyg = "true";
defparam \inst6|inst52|inst25 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst51|inst25 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst7|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst51|inst25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst51|inst25 .is_wysiwyg = "true";
defparam \inst6|inst51|inst25 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[8]~130 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[8]~130_combout  = ((\inst15|inst3~q  & (\inst6|inst52|inst25~q )) # (!\inst15|inst3~q  & ((\inst6|inst51|inst25~q )))) # (!\inst6|inst71|to_BUS_A[15]~9_combout )

	.dataa(\inst6|inst52|inst25~q ),
	.datab(\inst6|inst51|inst25~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~9_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[8]~130_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[8]~130 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[8]~130 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst6|inst25 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst7|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst6|inst25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst6|inst25 .is_wysiwyg = "true";
defparam \inst6|inst6|inst25 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst5|inst25 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst7|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode68w[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst5|inst25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst5|inst25 .is_wysiwyg = "true";
defparam \inst6|inst5|inst25 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[8]~131 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[8]~131_combout  = ((\inst15|inst3~q  & (\inst6|inst6|inst25~q )) # (!\inst15|inst3~q  & ((\inst6|inst5|inst25~q )))) # (!\inst6|inst71|to_BUS_A[15]~10_combout )

	.dataa(\inst6|inst6|inst25~q ),
	.datab(\inst6|inst5|inst25~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~10_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[8]~131_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[8]~131 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[8]~131 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst4|inst25 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst7|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst4|inst25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst4|inst25 .is_wysiwyg = "true";
defparam \inst6|inst4|inst25 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst3|inst25 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst7|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode48w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst3|inst25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst3|inst25 .is_wysiwyg = "true";
defparam \inst6|inst3|inst25 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[8]~132 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[8]~132_combout  = ((\inst15|inst3~q  & (\inst6|inst4|inst25~q )) # (!\inst15|inst3~q  & ((\inst6|inst3|inst25~q )))) # (!\inst6|inst71|to_BUS_A[15]~11_combout )

	.dataa(\inst6|inst4|inst25~q ),
	.datab(\inst6|inst3|inst25~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~11_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[8]~132_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[8]~132 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[8]~132 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[8]~133 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[8]~133_combout  = (\inst|inst2|$00000|auto_generated|result_node[8]~129_combout  & (\inst|inst2|$00000|auto_generated|result_node[8]~130_combout  & (\inst|inst2|$00000|auto_generated|result_node[8]~131_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[8]~132_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[8]~129_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[8]~130_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[8]~131_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[8]~132_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[8]~133_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[8]~133 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[8]~133 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst50|inst25 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst7|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst50|inst25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst50|inst25 .is_wysiwyg = "true";
defparam \inst6|inst50|inst25 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst49|inst25 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst7|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst49|inst25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst49|inst25 .is_wysiwyg = "true";
defparam \inst6|inst49|inst25 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[8]~124 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[8]~124_combout  = ((\inst15|inst3~q  & (\inst6|inst50|inst25~q )) # (!\inst15|inst3~q  & ((\inst6|inst49|inst25~q )))) # (!\inst6|inst71|to_BUS_A[15]~4_combout )

	.dataa(\inst6|inst50|inst25~q ),
	.datab(\inst6|inst49|inst25~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~4_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[8]~124_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[8]~124 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[8]~124 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst45|inst25 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst7|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst45|inst25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst45|inst25 .is_wysiwyg = "true";
defparam \inst6|inst45|inst25 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst44|inst25 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst7|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst44|inst25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst44|inst25 .is_wysiwyg = "true";
defparam \inst6|inst44|inst25 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[8]~125 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[8]~125_combout  = ((\inst15|inst3~q  & (\inst6|inst45|inst25~q )) # (!\inst15|inst3~q  & ((\inst6|inst44|inst25~q )))) # (!\inst6|inst71|to_BUS_A[15]~5_combout )

	.dataa(\inst6|inst45|inst25~q ),
	.datab(\inst6|inst44|inst25~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~5_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[8]~125_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[8]~125 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[8]~125 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst42|inst25 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst7|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst42|inst25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst42|inst25 .is_wysiwyg = "true";
defparam \inst6|inst42|inst25 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[8]~126 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[8]~126_combout  = ((\inst15|inst3~q  & (\inst6|inst43|inst25~q )) # (!\inst15|inst3~q  & ((\inst6|inst42|inst25~q )))) # (!\inst6|inst71|to_BUS_A[15]~6_combout )

	.dataa(\inst6|inst43|inst25~q ),
	.datab(\inst6|inst42|inst25~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~6_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[8]~126_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[8]~126 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[8]~126 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst41|inst25 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst7|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst41|inst25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst41|inst25 .is_wysiwyg = "true";
defparam \inst6|inst41|inst25 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst13|inst25 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst7|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst13|inst25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst13|inst25 .is_wysiwyg = "true";
defparam \inst6|inst13|inst25 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[8]~127 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[8]~127_combout  = ((\inst15|inst3~q  & (\inst6|inst41|inst25~q )) # (!\inst15|inst3~q  & ((\inst6|inst13|inst25~q )))) # (!\inst6|inst71|to_BUS_A[15]~7_combout )

	.dataa(\inst6|inst41|inst25~q ),
	.datab(\inst6|inst13|inst25~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~7_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[8]~127_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[8]~127 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[8]~127 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[8]~128 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[8]~128_combout  = (\inst|inst2|$00000|auto_generated|result_node[8]~124_combout  & (\inst|inst2|$00000|auto_generated|result_node[8]~125_combout  & (\inst|inst2|$00000|auto_generated|result_node[8]~126_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[8]~127_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[8]~124_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[8]~125_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[8]~126_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[8]~127_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[8]~128_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[8]~128 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[8]~128 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst60|inst25 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst7|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode341w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst60|inst25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst60|inst25 .is_wysiwyg = "true";
defparam \inst6|inst60|inst25 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst59|inst25 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst7|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode331w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst59|inst25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst59|inst25 .is_wysiwyg = "true";
defparam \inst6|inst59|inst25 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[8]~119 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[8]~119_combout  = ((\inst15|inst3~q  & (\inst6|inst60|inst25~q )) # (!\inst15|inst3~q  & ((\inst6|inst59|inst25~q )))) # (!\inst6|inst71|to_BUS_A[15]~0_combout )

	.dataa(\inst6|inst60|inst25~q ),
	.datab(\inst6|inst59|inst25~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~0_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[8]~119_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[8]~119 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[8]~119 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst54|inst25 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst7|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst54|inst25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst54|inst25 .is_wysiwyg = "true";
defparam \inst6|inst54|inst25 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst53|inst25 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst7|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst53|inst25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst53|inst25 .is_wysiwyg = "true";
defparam \inst6|inst53|inst25 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[8]~120 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[8]~120_combout  = ((\inst15|inst3~q  & (\inst6|inst54|inst25~q )) # (!\inst15|inst3~q  & ((\inst6|inst53|inst25~q )))) # (!\inst6|inst71|to_BUS_A[15]~1_combout )

	.dataa(\inst6|inst54|inst25~q ),
	.datab(\inst6|inst53|inst25~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~1_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[8]~120_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[8]~120 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[8]~120 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst56|inst25 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst7|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst56|inst25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst56|inst25 .is_wysiwyg = "true";
defparam \inst6|inst56|inst25 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst55|inst25 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst7|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst55|inst25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst55|inst25 .is_wysiwyg = "true";
defparam \inst6|inst55|inst25 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[8]~121 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[8]~121_combout  = ((\inst15|inst3~q  & (\inst6|inst56|inst25~q )) # (!\inst15|inst3~q  & ((\inst6|inst55|inst25~q )))) # (!\inst6|inst71|to_BUS_A[15]~2_combout )

	.dataa(\inst6|inst56|inst25~q ),
	.datab(\inst6|inst55|inst25~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~2_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[8]~121_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[8]~121 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[8]~121 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst58|inst25 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst7|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode321w[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst58|inst25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst58|inst25 .is_wysiwyg = "true";
defparam \inst6|inst58|inst25 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst57|inst25 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst7|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode310w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst57|inst25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst57|inst25 .is_wysiwyg = "true";
defparam \inst6|inst57|inst25 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[8]~122 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[8]~122_combout  = ((\inst15|inst3~q  & (\inst6|inst58|inst25~q )) # (!\inst15|inst3~q  & ((\inst6|inst57|inst25~q )))) # (!\inst6|inst71|to_BUS_A[15]~3_combout )

	.dataa(\inst6|inst58|inst25~q ),
	.datab(\inst6|inst57|inst25~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~3_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[8]~122_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[8]~122 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[8]~122 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[8]~123 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[8]~123_combout  = (\inst|inst2|$00000|auto_generated|result_node[8]~119_combout  & (\inst|inst2|$00000|auto_generated|result_node[8]~120_combout  & (\inst|inst2|$00000|auto_generated|result_node[8]~121_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[8]~122_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[8]~119_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[8]~120_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[8]~121_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[8]~122_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[8]~123_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[8]~123 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[8]~123 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[8]~288 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[8]~288_combout  = (\inst|inst2|$00000|auto_generated|result_node[8]~134_combout  & (\inst|inst2|$00000|auto_generated|result_node[8]~133_combout  & (\inst|inst2|$00000|auto_generated|result_node[8]~128_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[8]~123_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[8]~134_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[8]~133_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[8]~128_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[8]~123_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[8]~288_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[8]~288 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[8]~288 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|inst|inst25 (
	.clk(\Clock~input_o ),
	.d(\inst21|inst|inst1|out [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst|inst25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst|inst25 .is_wysiwyg = "true";
defparam \inst|inst|inst25 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[8]~289 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[8]~289_combout  = (\inst15|inst19~q  & (((\inst|inst|inst25~q )))) # (!\inst15|inst19~q  & (\inst|inst2|$00000|auto_generated|result_node[8]~135_combout  & 
// (\inst|inst2|$00000|auto_generated|result_node[8]~288_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[8]~135_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[8]~288_combout ),
	.datac(\inst|inst|inst25~q ),
	.datad(\inst15|inst19~q ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[8]~289_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[8]~289 .lut_mask = 16'hF088;
defparam \inst|inst2|$00000|auto_generated|result_node[8]~289 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst1|inst8 (
	.clk(\Clock~input_o ),
	.d(\inst|inst2|$00000|auto_generated|result_node[8]~289_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst8 .is_wysiwyg = "true";
defparam \inst1|inst8 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst12|inst26 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst8|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst12|inst26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst12|inst26 .is_wysiwyg = "true";
defparam \inst6|inst12|inst26 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst7|inst26 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst8|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode88w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst7|inst26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst7|inst26 .is_wysiwyg = "true";
defparam \inst6|inst7|inst26 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[7]~152 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[7]~152_combout  = ((\inst15|inst3~q  & (\inst6|inst12|inst26~q )) # (!\inst15|inst3~q  & ((\inst6|inst7|inst26~q )))) # (!\inst6|inst71|to_BUS_A[15]~13_combout )

	.dataa(\inst6|inst12|inst26~q ),
	.datab(\inst6|inst7|inst26~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~13_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[7]~152_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[7]~152 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[7]~152 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst2|inst26 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst8|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst2|inst26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst2|inst26 .is_wysiwyg = "true";
defparam \inst6|inst2|inst26 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst|inst26 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst8|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode21w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst|inst26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst|inst26 .is_wysiwyg = "true";
defparam \inst6|inst|inst26 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[7]~151 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[7]~151_combout  = ((\inst15|inst3~q  & (\inst6|inst2|inst26~q )) # (!\inst15|inst3~q  & ((\inst6|inst|inst26~q )))) # (!\inst6|inst71|to_BUS_A[15]~12_combout )

	.dataa(\inst6|inst2|inst26~q ),
	.datab(\inst6|inst|inst26~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~12_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[7]~151_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[7]~151 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[7]~151 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst47|inst26 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst8|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst47|inst26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst47|inst26 .is_wysiwyg = "true";
defparam \inst6|inst47|inst26 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst46|inst26 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst8|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst46|inst26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst46|inst26 .is_wysiwyg = "true";
defparam \inst6|inst46|inst26 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[7]~146 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[7]~146_combout  = ((\inst15|inst3~q  & (\inst6|inst47|inst26~q )) # (!\inst15|inst3~q  & ((\inst6|inst46|inst26~q )))) # (!\inst6|inst71|to_BUS_A[15]~8_combout )

	.dataa(\inst6|inst47|inst26~q ),
	.datab(\inst6|inst46|inst26~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~8_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[7]~146_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[7]~146 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[7]~146 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst52|inst26 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst8|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst52|inst26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst52|inst26 .is_wysiwyg = "true";
defparam \inst6|inst52|inst26 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst51|inst26 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst8|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst51|inst26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst51|inst26 .is_wysiwyg = "true";
defparam \inst6|inst51|inst26 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[7]~147 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[7]~147_combout  = ((\inst15|inst3~q  & (\inst6|inst52|inst26~q )) # (!\inst15|inst3~q  & ((\inst6|inst51|inst26~q )))) # (!\inst6|inst71|to_BUS_A[15]~9_combout )

	.dataa(\inst6|inst52|inst26~q ),
	.datab(\inst6|inst51|inst26~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~9_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[7]~147_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[7]~147 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[7]~147 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst6|inst26 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst8|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst6|inst26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst6|inst26 .is_wysiwyg = "true";
defparam \inst6|inst6|inst26 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst5|inst26 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst8|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode68w[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst5|inst26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst5|inst26 .is_wysiwyg = "true";
defparam \inst6|inst5|inst26 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[7]~148 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[7]~148_combout  = ((\inst15|inst3~q  & (\inst6|inst6|inst26~q )) # (!\inst15|inst3~q  & ((\inst6|inst5|inst26~q )))) # (!\inst6|inst71|to_BUS_A[15]~10_combout )

	.dataa(\inst6|inst6|inst26~q ),
	.datab(\inst6|inst5|inst26~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~10_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[7]~148_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[7]~148 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[7]~148 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst4|inst26 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst8|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst4|inst26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst4|inst26 .is_wysiwyg = "true";
defparam \inst6|inst4|inst26 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[7]~149 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[7]~149_combout  = ((\inst15|inst3~q  & (\inst6|inst4|inst26~q )) # (!\inst15|inst3~q  & ((\inst6|inst3|inst26~q )))) # (!\inst6|inst71|to_BUS_A[15]~11_combout )

	.dataa(\inst6|inst4|inst26~q ),
	.datab(\inst6|inst3|inst26~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~11_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[7]~149_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[7]~149 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[7]~149 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[7]~150 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[7]~150_combout  = (\inst|inst2|$00000|auto_generated|result_node[7]~146_combout  & (\inst|inst2|$00000|auto_generated|result_node[7]~147_combout  & (\inst|inst2|$00000|auto_generated|result_node[7]~148_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[7]~149_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[7]~146_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[7]~147_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[7]~148_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[7]~149_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[7]~150_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[7]~150 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[7]~150 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst50|inst26 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst8|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst50|inst26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst50|inst26 .is_wysiwyg = "true";
defparam \inst6|inst50|inst26 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst49|inst26 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst8|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst49|inst26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst49|inst26 .is_wysiwyg = "true";
defparam \inst6|inst49|inst26 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[7]~141 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[7]~141_combout  = ((\inst15|inst3~q  & (\inst6|inst50|inst26~q )) # (!\inst15|inst3~q  & ((\inst6|inst49|inst26~q )))) # (!\inst6|inst71|to_BUS_A[15]~4_combout )

	.dataa(\inst6|inst50|inst26~q ),
	.datab(\inst6|inst49|inst26~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~4_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[7]~141_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[7]~141 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[7]~141 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst45|inst26 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst8|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst45|inst26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst45|inst26 .is_wysiwyg = "true";
defparam \inst6|inst45|inst26 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst44|inst26 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst8|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst44|inst26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst44|inst26 .is_wysiwyg = "true";
defparam \inst6|inst44|inst26 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[7]~142 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[7]~142_combout  = ((\inst15|inst3~q  & (\inst6|inst45|inst26~q )) # (!\inst15|inst3~q  & ((\inst6|inst44|inst26~q )))) # (!\inst6|inst71|to_BUS_A[15]~5_combout )

	.dataa(\inst6|inst45|inst26~q ),
	.datab(\inst6|inst44|inst26~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~5_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[7]~142_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[7]~142 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[7]~142 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst43|inst26 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst8|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst43|inst26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst43|inst26 .is_wysiwyg = "true";
defparam \inst6|inst43|inst26 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst42|inst26 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst8|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst42|inst26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst42|inst26 .is_wysiwyg = "true";
defparam \inst6|inst42|inst26 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[7]~143 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[7]~143_combout  = ((\inst15|inst3~q  & (\inst6|inst43|inst26~q )) # (!\inst15|inst3~q  & ((\inst6|inst42|inst26~q )))) # (!\inst6|inst71|to_BUS_A[15]~6_combout )

	.dataa(\inst6|inst43|inst26~q ),
	.datab(\inst6|inst42|inst26~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~6_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[7]~143_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[7]~143 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[7]~143 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst41|inst26 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst8|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst41|inst26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst41|inst26 .is_wysiwyg = "true";
defparam \inst6|inst41|inst26 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst13|inst26 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst8|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst13|inst26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst13|inst26 .is_wysiwyg = "true";
defparam \inst6|inst13|inst26 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[7]~144 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[7]~144_combout  = ((\inst15|inst3~q  & (\inst6|inst41|inst26~q )) # (!\inst15|inst3~q  & ((\inst6|inst13|inst26~q )))) # (!\inst6|inst71|to_BUS_A[15]~7_combout )

	.dataa(\inst6|inst41|inst26~q ),
	.datab(\inst6|inst13|inst26~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~7_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[7]~144_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[7]~144 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[7]~144 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[7]~145 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[7]~145_combout  = (\inst|inst2|$00000|auto_generated|result_node[7]~141_combout  & (\inst|inst2|$00000|auto_generated|result_node[7]~142_combout  & (\inst|inst2|$00000|auto_generated|result_node[7]~143_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[7]~144_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[7]~141_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[7]~142_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[7]~143_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[7]~144_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[7]~145_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[7]~145 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[7]~145 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst60|inst26 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst8|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode341w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst60|inst26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst60|inst26 .is_wysiwyg = "true";
defparam \inst6|inst60|inst26 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst59|inst26 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst8|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode331w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst59|inst26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst59|inst26 .is_wysiwyg = "true";
defparam \inst6|inst59|inst26 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[7]~136 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[7]~136_combout  = ((\inst15|inst3~q  & (\inst6|inst60|inst26~q )) # (!\inst15|inst3~q  & ((\inst6|inst59|inst26~q )))) # (!\inst6|inst71|to_BUS_A[15]~0_combout )

	.dataa(\inst6|inst60|inst26~q ),
	.datab(\inst6|inst59|inst26~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~0_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[7]~136_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[7]~136 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[7]~136 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst54|inst26 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst8|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst54|inst26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst54|inst26 .is_wysiwyg = "true";
defparam \inst6|inst54|inst26 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst53|inst26 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst8|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst53|inst26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst53|inst26 .is_wysiwyg = "true";
defparam \inst6|inst53|inst26 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[7]~137 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[7]~137_combout  = ((\inst15|inst3~q  & (\inst6|inst54|inst26~q )) # (!\inst15|inst3~q  & ((\inst6|inst53|inst26~q )))) # (!\inst6|inst71|to_BUS_A[15]~1_combout )

	.dataa(\inst6|inst54|inst26~q ),
	.datab(\inst6|inst53|inst26~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~1_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[7]~137_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[7]~137 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[7]~137 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst56|inst26 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst8|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst56|inst26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst56|inst26 .is_wysiwyg = "true";
defparam \inst6|inst56|inst26 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst55|inst26 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst8|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst55|inst26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst55|inst26 .is_wysiwyg = "true";
defparam \inst6|inst55|inst26 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[7]~138 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[7]~138_combout  = ((\inst15|inst3~q  & (\inst6|inst56|inst26~q )) # (!\inst15|inst3~q  & ((\inst6|inst55|inst26~q )))) # (!\inst6|inst71|to_BUS_A[15]~2_combout )

	.dataa(\inst6|inst56|inst26~q ),
	.datab(\inst6|inst55|inst26~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~2_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[7]~138_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[7]~138 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[7]~138 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst58|inst26 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst8|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode321w[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst58|inst26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst58|inst26 .is_wysiwyg = "true";
defparam \inst6|inst58|inst26 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst57|inst26 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst8|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode310w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst57|inst26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst57|inst26 .is_wysiwyg = "true";
defparam \inst6|inst57|inst26 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[7]~139 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[7]~139_combout  = ((\inst15|inst3~q  & (\inst6|inst58|inst26~q )) # (!\inst15|inst3~q  & ((\inst6|inst57|inst26~q )))) # (!\inst6|inst71|to_BUS_A[15]~3_combout )

	.dataa(\inst6|inst58|inst26~q ),
	.datab(\inst6|inst57|inst26~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~3_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[7]~139_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[7]~139 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[7]~139 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[7]~140 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[7]~140_combout  = (\inst|inst2|$00000|auto_generated|result_node[7]~136_combout  & (\inst|inst2|$00000|auto_generated|result_node[7]~137_combout  & (\inst|inst2|$00000|auto_generated|result_node[7]~138_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[7]~139_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[7]~136_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[7]~137_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[7]~138_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[7]~139_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[7]~140_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[7]~140 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[7]~140 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[7]~286 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[7]~286_combout  = (\inst|inst2|$00000|auto_generated|result_node[7]~151_combout  & (\inst|inst2|$00000|auto_generated|result_node[7]~150_combout  & (\inst|inst2|$00000|auto_generated|result_node[7]~145_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[7]~140_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[7]~151_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[7]~150_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[7]~145_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[7]~140_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[7]~286_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[7]~286 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[7]~286 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst13|inst2|new_PC [10],\inst13|inst2|new_PC [9],\inst13|inst2|new_PC [8],\inst13|inst2|new_PC [7],\inst13|inst2|new_PC [6],\inst13|inst2|new_PC [5],\inst13|inst2|new_PC [4],\inst13|inst2|new_PC [3],\inst13|inst2|new_PC [2],\inst13|inst2|new_PC [1],\inst13|inst2|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_r7b1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000021;
// synopsys translate_on

dffeas \inst21|inst|inst1|out[7] (
	.clk(\Clock~input_o ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|inst|inst1|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|inst|inst1|out[7] .is_wysiwyg = "true";
defparam \inst21|inst|inst1|out[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|inst|inst26 (
	.clk(\Clock~input_o ),
	.d(\inst21|inst|inst1|out [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst|inst26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst|inst26 .is_wysiwyg = "true";
defparam \inst|inst|inst26 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[7]~287 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[7]~287_combout  = (\inst15|inst19~q  & (((\inst|inst|inst26~q )))) # (!\inst15|inst19~q  & (\inst|inst2|$00000|auto_generated|result_node[7]~152_combout  & 
// (\inst|inst2|$00000|auto_generated|result_node[7]~286_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[7]~152_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[7]~286_combout ),
	.datac(\inst|inst|inst26~q ),
	.datad(\inst15|inst19~q ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[7]~287_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[7]~287 .lut_mask = 16'hF088;
defparam \inst|inst2|$00000|auto_generated|result_node[7]~287 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst1|inst7 (
	.clk(\Clock~input_o ),
	.d(\inst|inst2|$00000|auto_generated|result_node[7]~287_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst7 .is_wysiwyg = "true";
defparam \inst1|inst7 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst12|inst27 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst9|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst12|inst27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst12|inst27 .is_wysiwyg = "true";
defparam \inst6|inst12|inst27 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst7|inst27 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst9|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode88w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst7|inst27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst7|inst27 .is_wysiwyg = "true";
defparam \inst6|inst7|inst27 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[6]~169 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[6]~169_combout  = ((\inst15|inst3~q  & (\inst6|inst12|inst27~q )) # (!\inst15|inst3~q  & ((\inst6|inst7|inst27~q )))) # (!\inst6|inst71|to_BUS_A[15]~13_combout )

	.dataa(\inst6|inst12|inst27~q ),
	.datab(\inst6|inst7|inst27~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~13_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[6]~169_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[6]~169 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[6]~169 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst2|inst27 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst9|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst2|inst27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst2|inst27 .is_wysiwyg = "true";
defparam \inst6|inst2|inst27 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst|inst27 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst9|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode21w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst|inst27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst|inst27 .is_wysiwyg = "true";
defparam \inst6|inst|inst27 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[6]~168 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[6]~168_combout  = ((\inst15|inst3~q  & (\inst6|inst2|inst27~q )) # (!\inst15|inst3~q  & ((\inst6|inst|inst27~q )))) # (!\inst6|inst71|to_BUS_A[15]~12_combout )

	.dataa(\inst6|inst2|inst27~q ),
	.datab(\inst6|inst|inst27~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~12_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[6]~168_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[6]~168 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[6]~168 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst47|inst27 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst9|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst47|inst27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst47|inst27 .is_wysiwyg = "true";
defparam \inst6|inst47|inst27 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst46|inst27 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst9|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst46|inst27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst46|inst27 .is_wysiwyg = "true";
defparam \inst6|inst46|inst27 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[6]~163 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[6]~163_combout  = ((\inst15|inst3~q  & (\inst6|inst47|inst27~q )) # (!\inst15|inst3~q  & ((\inst6|inst46|inst27~q )))) # (!\inst6|inst71|to_BUS_A[15]~8_combout )

	.dataa(\inst6|inst47|inst27~q ),
	.datab(\inst6|inst46|inst27~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~8_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[6]~163_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[6]~163 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[6]~163 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst52|inst27 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst9|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst52|inst27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst52|inst27 .is_wysiwyg = "true";
defparam \inst6|inst52|inst27 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst51|inst27 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst9|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst51|inst27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst51|inst27 .is_wysiwyg = "true";
defparam \inst6|inst51|inst27 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[6]~164 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[6]~164_combout  = ((\inst15|inst3~q  & (\inst6|inst52|inst27~q )) # (!\inst15|inst3~q  & ((\inst6|inst51|inst27~q )))) # (!\inst6|inst71|to_BUS_A[15]~9_combout )

	.dataa(\inst6|inst52|inst27~q ),
	.datab(\inst6|inst51|inst27~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~9_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[6]~164_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[6]~164 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[6]~164 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst6|inst27 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst9|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst6|inst27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst6|inst27 .is_wysiwyg = "true";
defparam \inst6|inst6|inst27 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst5|inst27 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst9|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode68w[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst5|inst27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst5|inst27 .is_wysiwyg = "true";
defparam \inst6|inst5|inst27 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[6]~165 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[6]~165_combout  = ((\inst15|inst3~q  & (\inst6|inst6|inst27~q )) # (!\inst15|inst3~q  & ((\inst6|inst5|inst27~q )))) # (!\inst6|inst71|to_BUS_A[15]~10_combout )

	.dataa(\inst6|inst6|inst27~q ),
	.datab(\inst6|inst5|inst27~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~10_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[6]~165_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[6]~165 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[6]~165 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst4|inst27 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst9|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst4|inst27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst4|inst27 .is_wysiwyg = "true";
defparam \inst6|inst4|inst27 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[6]~166 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[6]~166_combout  = ((\inst15|inst3~q  & (\inst6|inst4|inst27~q )) # (!\inst15|inst3~q  & ((\inst6|inst3|inst27~q )))) # (!\inst6|inst71|to_BUS_A[15]~11_combout )

	.dataa(\inst6|inst4|inst27~q ),
	.datab(\inst6|inst3|inst27~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~11_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[6]~166_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[6]~166 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[6]~166 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[6]~167 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[6]~167_combout  = (\inst|inst2|$00000|auto_generated|result_node[6]~163_combout  & (\inst|inst2|$00000|auto_generated|result_node[6]~164_combout  & (\inst|inst2|$00000|auto_generated|result_node[6]~165_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[6]~166_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[6]~163_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[6]~164_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[6]~165_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[6]~166_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[6]~167_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[6]~167 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[6]~167 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst50|inst27 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst9|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst50|inst27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst50|inst27 .is_wysiwyg = "true";
defparam \inst6|inst50|inst27 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst49|inst27 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst9|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst49|inst27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst49|inst27 .is_wysiwyg = "true";
defparam \inst6|inst49|inst27 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[6]~158 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[6]~158_combout  = ((\inst15|inst3~q  & (\inst6|inst50|inst27~q )) # (!\inst15|inst3~q  & ((\inst6|inst49|inst27~q )))) # (!\inst6|inst71|to_BUS_A[15]~4_combout )

	.dataa(\inst6|inst50|inst27~q ),
	.datab(\inst6|inst49|inst27~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~4_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[6]~158_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[6]~158 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[6]~158 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst45|inst27 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst9|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst45|inst27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst45|inst27 .is_wysiwyg = "true";
defparam \inst6|inst45|inst27 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst44|inst27 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst9|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst44|inst27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst44|inst27 .is_wysiwyg = "true";
defparam \inst6|inst44|inst27 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[6]~159 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[6]~159_combout  = ((\inst15|inst3~q  & (\inst6|inst45|inst27~q )) # (!\inst15|inst3~q  & ((\inst6|inst44|inst27~q )))) # (!\inst6|inst71|to_BUS_A[15]~5_combout )

	.dataa(\inst6|inst45|inst27~q ),
	.datab(\inst6|inst44|inst27~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~5_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[6]~159_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[6]~159 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[6]~159 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst43|inst27 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst9|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst43|inst27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst43|inst27 .is_wysiwyg = "true";
defparam \inst6|inst43|inst27 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst42|inst27 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst9|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst42|inst27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst42|inst27 .is_wysiwyg = "true";
defparam \inst6|inst42|inst27 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[6]~160 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[6]~160_combout  = ((\inst15|inst3~q  & (\inst6|inst43|inst27~q )) # (!\inst15|inst3~q  & ((\inst6|inst42|inst27~q )))) # (!\inst6|inst71|to_BUS_A[15]~6_combout )

	.dataa(\inst6|inst43|inst27~q ),
	.datab(\inst6|inst42|inst27~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~6_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[6]~160_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[6]~160 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[6]~160 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst41|inst27 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst9|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst41|inst27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst41|inst27 .is_wysiwyg = "true";
defparam \inst6|inst41|inst27 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst13|inst27 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst9|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst13|inst27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst13|inst27 .is_wysiwyg = "true";
defparam \inst6|inst13|inst27 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[6]~161 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[6]~161_combout  = ((\inst15|inst3~q  & (\inst6|inst41|inst27~q )) # (!\inst15|inst3~q  & ((\inst6|inst13|inst27~q )))) # (!\inst6|inst71|to_BUS_A[15]~7_combout )

	.dataa(\inst6|inst41|inst27~q ),
	.datab(\inst6|inst13|inst27~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~7_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[6]~161_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[6]~161 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[6]~161 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[6]~162 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[6]~162_combout  = (\inst|inst2|$00000|auto_generated|result_node[6]~158_combout  & (\inst|inst2|$00000|auto_generated|result_node[6]~159_combout  & (\inst|inst2|$00000|auto_generated|result_node[6]~160_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[6]~161_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[6]~158_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[6]~159_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[6]~160_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[6]~161_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[6]~162_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[6]~162 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[6]~162 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst60|inst27 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst9|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode341w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst60|inst27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst60|inst27 .is_wysiwyg = "true";
defparam \inst6|inst60|inst27 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst59|inst27 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst9|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode331w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst59|inst27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst59|inst27 .is_wysiwyg = "true";
defparam \inst6|inst59|inst27 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[6]~153 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[6]~153_combout  = ((\inst15|inst3~q  & (\inst6|inst60|inst27~q )) # (!\inst15|inst3~q  & ((\inst6|inst59|inst27~q )))) # (!\inst6|inst71|to_BUS_A[15]~0_combout )

	.dataa(\inst6|inst60|inst27~q ),
	.datab(\inst6|inst59|inst27~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~0_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[6]~153_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[6]~153 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[6]~153 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst54|inst27 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst9|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst54|inst27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst54|inst27 .is_wysiwyg = "true";
defparam \inst6|inst54|inst27 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst53|inst27 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst9|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst53|inst27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst53|inst27 .is_wysiwyg = "true";
defparam \inst6|inst53|inst27 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[6]~154 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[6]~154_combout  = ((\inst15|inst3~q  & (\inst6|inst54|inst27~q )) # (!\inst15|inst3~q  & ((\inst6|inst53|inst27~q )))) # (!\inst6|inst71|to_BUS_A[15]~1_combout )

	.dataa(\inst6|inst54|inst27~q ),
	.datab(\inst6|inst53|inst27~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~1_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[6]~154_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[6]~154 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[6]~154 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst56|inst27 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst9|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst56|inst27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst56|inst27 .is_wysiwyg = "true";
defparam \inst6|inst56|inst27 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst55|inst27 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst9|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst55|inst27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst55|inst27 .is_wysiwyg = "true";
defparam \inst6|inst55|inst27 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[6]~155 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[6]~155_combout  = ((\inst15|inst3~q  & (\inst6|inst56|inst27~q )) # (!\inst15|inst3~q  & ((\inst6|inst55|inst27~q )))) # (!\inst6|inst71|to_BUS_A[15]~2_combout )

	.dataa(\inst6|inst56|inst27~q ),
	.datab(\inst6|inst55|inst27~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~2_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[6]~155_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[6]~155 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[6]~155 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst58|inst27 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst9|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode321w[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst58|inst27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst58|inst27 .is_wysiwyg = "true";
defparam \inst6|inst58|inst27 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst57|inst27 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst9|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode310w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst57|inst27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst57|inst27 .is_wysiwyg = "true";
defparam \inst6|inst57|inst27 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[6]~156 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[6]~156_combout  = ((\inst15|inst3~q  & (\inst6|inst58|inst27~q )) # (!\inst15|inst3~q  & ((\inst6|inst57|inst27~q )))) # (!\inst6|inst71|to_BUS_A[15]~3_combout )

	.dataa(\inst6|inst58|inst27~q ),
	.datab(\inst6|inst57|inst27~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~3_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[6]~156_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[6]~156 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[6]~156 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[6]~157 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[6]~157_combout  = (\inst|inst2|$00000|auto_generated|result_node[6]~153_combout  & (\inst|inst2|$00000|auto_generated|result_node[6]~154_combout  & (\inst|inst2|$00000|auto_generated|result_node[6]~155_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[6]~156_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[6]~153_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[6]~154_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[6]~155_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[6]~156_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[6]~157_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[6]~157 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[6]~157 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[6]~284 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[6]~284_combout  = (\inst|inst2|$00000|auto_generated|result_node[6]~168_combout  & (\inst|inst2|$00000|auto_generated|result_node[6]~167_combout  & (\inst|inst2|$00000|auto_generated|result_node[6]~162_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[6]~157_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[6]~168_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[6]~167_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[6]~162_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[6]~157_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[6]~284_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[6]~284 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[6]~284 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst13|inst2|new_PC [10],\inst13|inst2|new_PC [9],\inst13|inst2|new_PC [8],\inst13|inst2|new_PC [7],\inst13|inst2|new_PC [6],\inst13|inst2|new_PC [5],\inst13|inst2|new_PC [4],\inst13|inst2|new_PC [3],\inst13|inst2|new_PC [2],\inst13|inst2|new_PC [1],\inst13|inst2|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_r7b1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

dffeas \inst21|inst|inst1|out[6] (
	.clk(\Clock~input_o ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|inst|inst1|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|inst|inst1|out[6] .is_wysiwyg = "true";
defparam \inst21|inst|inst1|out[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|inst|inst27 (
	.clk(\Clock~input_o ),
	.d(\inst21|inst|inst1|out [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst|inst27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst|inst27 .is_wysiwyg = "true";
defparam \inst|inst|inst27 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[6]~285 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[6]~285_combout  = (\inst15|inst19~q  & (((\inst|inst|inst27~q )))) # (!\inst15|inst19~q  & (\inst|inst2|$00000|auto_generated|result_node[6]~169_combout  & 
// (\inst|inst2|$00000|auto_generated|result_node[6]~284_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[6]~169_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[6]~284_combout ),
	.datac(\inst|inst|inst27~q ),
	.datad(\inst15|inst19~q ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[6]~285_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[6]~285 .lut_mask = 16'hF088;
defparam \inst|inst2|$00000|auto_generated|result_node[6]~285 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst1|inst6 (
	.clk(\Clock~input_o ),
	.d(\inst|inst2|$00000|auto_generated|result_node[6]~285_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst6 .is_wysiwyg = "true";
defparam \inst1|inst6 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst12|inst28 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst10|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst12|inst28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst12|inst28 .is_wysiwyg = "true";
defparam \inst6|inst12|inst28 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst7|inst28 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst10|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode88w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst7|inst28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst7|inst28 .is_wysiwyg = "true";
defparam \inst6|inst7|inst28 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[5]~186 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[5]~186_combout  = ((\inst15|inst3~q  & (\inst6|inst12|inst28~q )) # (!\inst15|inst3~q  & ((\inst6|inst7|inst28~q )))) # (!\inst6|inst71|to_BUS_A[15]~13_combout )

	.dataa(\inst6|inst12|inst28~q ),
	.datab(\inst6|inst7|inst28~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~13_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[5]~186_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[5]~186 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[5]~186 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst2|inst28 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst10|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst2|inst28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst2|inst28 .is_wysiwyg = "true";
defparam \inst6|inst2|inst28 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst|inst28 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst10|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode21w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst|inst28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst|inst28 .is_wysiwyg = "true";
defparam \inst6|inst|inst28 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[5]~185 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[5]~185_combout  = ((\inst15|inst3~q  & (\inst6|inst2|inst28~q )) # (!\inst15|inst3~q  & ((\inst6|inst|inst28~q )))) # (!\inst6|inst71|to_BUS_A[15]~12_combout )

	.dataa(\inst6|inst2|inst28~q ),
	.datab(\inst6|inst|inst28~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~12_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[5]~185_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[5]~185 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[5]~185 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst47|inst28 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst10|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst47|inst28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst47|inst28 .is_wysiwyg = "true";
defparam \inst6|inst47|inst28 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst46|inst28 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst10|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst46|inst28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst46|inst28 .is_wysiwyg = "true";
defparam \inst6|inst46|inst28 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[5]~180 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[5]~180_combout  = ((\inst15|inst3~q  & (\inst6|inst47|inst28~q )) # (!\inst15|inst3~q  & ((\inst6|inst46|inst28~q )))) # (!\inst6|inst71|to_BUS_A[15]~8_combout )

	.dataa(\inst6|inst47|inst28~q ),
	.datab(\inst6|inst46|inst28~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~8_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[5]~180_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[5]~180 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[5]~180 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst52|inst28 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst10|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst52|inst28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst52|inst28 .is_wysiwyg = "true";
defparam \inst6|inst52|inst28 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst51|inst28 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst10|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst51|inst28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst51|inst28 .is_wysiwyg = "true";
defparam \inst6|inst51|inst28 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[5]~181 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[5]~181_combout  = ((\inst15|inst3~q  & (\inst6|inst52|inst28~q )) # (!\inst15|inst3~q  & ((\inst6|inst51|inst28~q )))) # (!\inst6|inst71|to_BUS_A[15]~9_combout )

	.dataa(\inst6|inst52|inst28~q ),
	.datab(\inst6|inst51|inst28~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~9_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[5]~181_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[5]~181 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[5]~181 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst6|inst28 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst10|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst6|inst28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst6|inst28 .is_wysiwyg = "true";
defparam \inst6|inst6|inst28 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst5|inst28 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst10|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode68w[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst5|inst28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst5|inst28 .is_wysiwyg = "true";
defparam \inst6|inst5|inst28 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[5]~182 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[5]~182_combout  = ((\inst15|inst3~q  & (\inst6|inst6|inst28~q )) # (!\inst15|inst3~q  & ((\inst6|inst5|inst28~q )))) # (!\inst6|inst71|to_BUS_A[15]~10_combout )

	.dataa(\inst6|inst6|inst28~q ),
	.datab(\inst6|inst5|inst28~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~10_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[5]~182_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[5]~182 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[5]~182 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst4|inst28 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst10|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst4|inst28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst4|inst28 .is_wysiwyg = "true";
defparam \inst6|inst4|inst28 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[5]~183 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[5]~183_combout  = ((\inst15|inst3~q  & (\inst6|inst4|inst28~q )) # (!\inst15|inst3~q  & ((\inst6|inst3|inst28~q )))) # (!\inst6|inst71|to_BUS_A[15]~11_combout )

	.dataa(\inst6|inst4|inst28~q ),
	.datab(\inst6|inst3|inst28~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~11_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[5]~183_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[5]~183 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[5]~183 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[5]~184 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[5]~184_combout  = (\inst|inst2|$00000|auto_generated|result_node[5]~180_combout  & (\inst|inst2|$00000|auto_generated|result_node[5]~181_combout  & (\inst|inst2|$00000|auto_generated|result_node[5]~182_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[5]~183_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[5]~180_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[5]~181_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[5]~182_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[5]~183_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[5]~184_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[5]~184 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[5]~184 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst50|inst28 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst10|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst50|inst28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst50|inst28 .is_wysiwyg = "true";
defparam \inst6|inst50|inst28 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst49|inst28 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst10|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst49|inst28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst49|inst28 .is_wysiwyg = "true";
defparam \inst6|inst49|inst28 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[5]~175 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[5]~175_combout  = ((\inst15|inst3~q  & (\inst6|inst50|inst28~q )) # (!\inst15|inst3~q  & ((\inst6|inst49|inst28~q )))) # (!\inst6|inst71|to_BUS_A[15]~4_combout )

	.dataa(\inst6|inst50|inst28~q ),
	.datab(\inst6|inst49|inst28~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~4_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[5]~175_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[5]~175 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[5]~175 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst45|inst28 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst10|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst45|inst28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst45|inst28 .is_wysiwyg = "true";
defparam \inst6|inst45|inst28 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst44|inst28 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst10|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst44|inst28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst44|inst28 .is_wysiwyg = "true";
defparam \inst6|inst44|inst28 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[5]~176 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[5]~176_combout  = ((\inst15|inst3~q  & (\inst6|inst45|inst28~q )) # (!\inst15|inst3~q  & ((\inst6|inst44|inst28~q )))) # (!\inst6|inst71|to_BUS_A[15]~5_combout )

	.dataa(\inst6|inst45|inst28~q ),
	.datab(\inst6|inst44|inst28~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~5_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[5]~176_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[5]~176 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[5]~176 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst43|inst28 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst10|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst43|inst28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst43|inst28 .is_wysiwyg = "true";
defparam \inst6|inst43|inst28 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst42|inst28 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst10|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst42|inst28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst42|inst28 .is_wysiwyg = "true";
defparam \inst6|inst42|inst28 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[5]~177 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[5]~177_combout  = ((\inst15|inst3~q  & (\inst6|inst43|inst28~q )) # (!\inst15|inst3~q  & ((\inst6|inst42|inst28~q )))) # (!\inst6|inst71|to_BUS_A[15]~6_combout )

	.dataa(\inst6|inst43|inst28~q ),
	.datab(\inst6|inst42|inst28~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~6_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[5]~177_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[5]~177 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[5]~177 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst41|inst28 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst10|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst41|inst28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst41|inst28 .is_wysiwyg = "true";
defparam \inst6|inst41|inst28 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst13|inst28 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst10|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst13|inst28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst13|inst28 .is_wysiwyg = "true";
defparam \inst6|inst13|inst28 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[5]~178 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[5]~178_combout  = ((\inst15|inst3~q  & (\inst6|inst41|inst28~q )) # (!\inst15|inst3~q  & ((\inst6|inst13|inst28~q )))) # (!\inst6|inst71|to_BUS_A[15]~7_combout )

	.dataa(\inst6|inst41|inst28~q ),
	.datab(\inst6|inst13|inst28~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~7_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[5]~178_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[5]~178 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[5]~178 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[5]~179 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[5]~179_combout  = (\inst|inst2|$00000|auto_generated|result_node[5]~175_combout  & (\inst|inst2|$00000|auto_generated|result_node[5]~176_combout  & (\inst|inst2|$00000|auto_generated|result_node[5]~177_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[5]~178_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[5]~175_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[5]~176_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[5]~177_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[5]~178_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[5]~179_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[5]~179 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[5]~179 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst60|inst28 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst10|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode341w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst60|inst28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst60|inst28 .is_wysiwyg = "true";
defparam \inst6|inst60|inst28 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst59|inst28 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst10|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode331w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst59|inst28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst59|inst28 .is_wysiwyg = "true";
defparam \inst6|inst59|inst28 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[5]~170 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[5]~170_combout  = ((\inst15|inst3~q  & (\inst6|inst60|inst28~q )) # (!\inst15|inst3~q  & ((\inst6|inst59|inst28~q )))) # (!\inst6|inst71|to_BUS_A[15]~0_combout )

	.dataa(\inst6|inst60|inst28~q ),
	.datab(\inst6|inst59|inst28~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~0_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[5]~170_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[5]~170 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[5]~170 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst54|inst28 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst10|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst54|inst28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst54|inst28 .is_wysiwyg = "true";
defparam \inst6|inst54|inst28 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst53|inst28 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst10|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst53|inst28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst53|inst28 .is_wysiwyg = "true";
defparam \inst6|inst53|inst28 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[5]~171 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[5]~171_combout  = ((\inst15|inst3~q  & (\inst6|inst54|inst28~q )) # (!\inst15|inst3~q  & ((\inst6|inst53|inst28~q )))) # (!\inst6|inst71|to_BUS_A[15]~1_combout )

	.dataa(\inst6|inst54|inst28~q ),
	.datab(\inst6|inst53|inst28~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~1_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[5]~171_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[5]~171 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[5]~171 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst56|inst28 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst10|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst56|inst28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst56|inst28 .is_wysiwyg = "true";
defparam \inst6|inst56|inst28 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst55|inst28 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst10|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst55|inst28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst55|inst28 .is_wysiwyg = "true";
defparam \inst6|inst55|inst28 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[5]~172 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[5]~172_combout  = ((\inst15|inst3~q  & (\inst6|inst56|inst28~q )) # (!\inst15|inst3~q  & ((\inst6|inst55|inst28~q )))) # (!\inst6|inst71|to_BUS_A[15]~2_combout )

	.dataa(\inst6|inst56|inst28~q ),
	.datab(\inst6|inst55|inst28~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~2_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[5]~172_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[5]~172 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[5]~172 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst58|inst28 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst10|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode321w[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst58|inst28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst58|inst28 .is_wysiwyg = "true";
defparam \inst6|inst58|inst28 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst57|inst28 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst10|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode310w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst57|inst28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst57|inst28 .is_wysiwyg = "true";
defparam \inst6|inst57|inst28 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[5]~173 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[5]~173_combout  = ((\inst15|inst3~q  & (\inst6|inst58|inst28~q )) # (!\inst15|inst3~q  & ((\inst6|inst57|inst28~q )))) # (!\inst6|inst71|to_BUS_A[15]~3_combout )

	.dataa(\inst6|inst58|inst28~q ),
	.datab(\inst6|inst57|inst28~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~3_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[5]~173_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[5]~173 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[5]~173 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[5]~174 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[5]~174_combout  = (\inst|inst2|$00000|auto_generated|result_node[5]~170_combout  & (\inst|inst2|$00000|auto_generated|result_node[5]~171_combout  & (\inst|inst2|$00000|auto_generated|result_node[5]~172_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[5]~173_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[5]~170_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[5]~171_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[5]~172_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[5]~173_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[5]~174_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[5]~174 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[5]~174 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[5]~282 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[5]~282_combout  = (\inst|inst2|$00000|auto_generated|result_node[5]~185_combout  & (\inst|inst2|$00000|auto_generated|result_node[5]~184_combout  & (\inst|inst2|$00000|auto_generated|result_node[5]~179_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[5]~174_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[5]~185_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[5]~184_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[5]~179_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[5]~174_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[5]~282_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[5]~282 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[5]~282 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst13|inst2|new_PC [10],\inst13|inst2|new_PC [9],\inst13|inst2|new_PC [8],\inst13|inst2|new_PC [7],\inst13|inst2|new_PC [6],\inst13|inst2|new_PC [5],\inst13|inst2|new_PC [4],\inst13|inst2|new_PC [3],\inst13|inst2|new_PC [2],\inst13|inst2|new_PC [1],\inst13|inst2|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_r7b1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000021;
// synopsys translate_on

dffeas \inst21|inst|inst1|out[5] (
	.clk(\Clock~input_o ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|inst|inst1|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|inst|inst1|out[5] .is_wysiwyg = "true";
defparam \inst21|inst|inst1|out[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|inst|inst28 (
	.clk(\Clock~input_o ),
	.d(\inst21|inst|inst1|out [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst|inst28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst|inst28 .is_wysiwyg = "true";
defparam \inst|inst|inst28 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[5]~283 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[5]~283_combout  = (\inst15|inst19~q  & (((\inst|inst|inst28~q )))) # (!\inst15|inst19~q  & (\inst|inst2|$00000|auto_generated|result_node[5]~186_combout  & 
// (\inst|inst2|$00000|auto_generated|result_node[5]~282_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[5]~186_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[5]~282_combout ),
	.datac(\inst|inst|inst28~q ),
	.datad(\inst15|inst19~q ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[5]~283_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[5]~283 .lut_mask = 16'hF088;
defparam \inst|inst2|$00000|auto_generated|result_node[5]~283 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst1|inst5 (
	.clk(\Clock~input_o ),
	.d(\inst|inst2|$00000|auto_generated|result_node[5]~283_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst5 .is_wysiwyg = "true";
defparam \inst1|inst5 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "MIR.mif";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "Decode_Unit:inst21|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_laa1:auto_generated|ALTSYNCRAM";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 127;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 128;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 28;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 128'h0000000000000000007F0000FF00CCA3;
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst161|inst4 (
// Equation(s):
// \inst15|inst161|inst4~combout  = (\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [24] & !\inst15|inst161|inst70~q )

	.dataa(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|inst161|inst70~q ),
	.cin(gnd),
	.combout(\inst15|inst161|inst4~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst161|inst4 .lut_mask = 16'h00AA;
defparam \inst15|inst161|inst4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst15|inst23 (
	.clk(\inst15|inst149~combout ),
	.d(\inst15|inst161|inst4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst23 .is_wysiwyg = "true";
defparam \inst15|inst23 .power_up = "low";
// synopsys translate_on

dffeas \inst15|inst82 (
	.clk(\Clock~input_o ),
	.d(\inst15|inst23~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst82~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst82 .is_wysiwyg = "true";
defparam \inst15|inst82 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst12|inst29 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst11|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst12|inst29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst12|inst29 .is_wysiwyg = "true";
defparam \inst6|inst12|inst29 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst7|inst29 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst11|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode88w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst7|inst29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst7|inst29 .is_wysiwyg = "true";
defparam \inst6|inst7|inst29 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[4]~203 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[4]~203_combout  = ((\inst15|inst3~q  & (\inst6|inst12|inst29~q )) # (!\inst15|inst3~q  & ((\inst6|inst7|inst29~q )))) # (!\inst6|inst71|to_BUS_A[15]~13_combout )

	.dataa(\inst6|inst12|inst29~q ),
	.datab(\inst6|inst7|inst29~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~13_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[4]~203_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[4]~203 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[4]~203 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst2|inst29 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst11|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst2|inst29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst2|inst29 .is_wysiwyg = "true";
defparam \inst6|inst2|inst29 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst|inst29 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst11|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode21w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst|inst29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst|inst29 .is_wysiwyg = "true";
defparam \inst6|inst|inst29 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[4]~202 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[4]~202_combout  = ((\inst15|inst3~q  & (\inst6|inst2|inst29~q )) # (!\inst15|inst3~q  & ((\inst6|inst|inst29~q )))) # (!\inst6|inst71|to_BUS_A[15]~12_combout )

	.dataa(\inst6|inst2|inst29~q ),
	.datab(\inst6|inst|inst29~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~12_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[4]~202_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[4]~202 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[4]~202 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst47|inst29 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst11|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst47|inst29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst47|inst29 .is_wysiwyg = "true";
defparam \inst6|inst47|inst29 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst46|inst29 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst11|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst46|inst29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst46|inst29 .is_wysiwyg = "true";
defparam \inst6|inst46|inst29 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[4]~197 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[4]~197_combout  = ((\inst15|inst3~q  & (\inst6|inst47|inst29~q )) # (!\inst15|inst3~q  & ((\inst6|inst46|inst29~q )))) # (!\inst6|inst71|to_BUS_A[15]~8_combout )

	.dataa(\inst6|inst47|inst29~q ),
	.datab(\inst6|inst46|inst29~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~8_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[4]~197_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[4]~197 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[4]~197 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst52|inst29 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst11|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst52|inst29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst52|inst29 .is_wysiwyg = "true";
defparam \inst6|inst52|inst29 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst51|inst29 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst11|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst51|inst29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst51|inst29 .is_wysiwyg = "true";
defparam \inst6|inst51|inst29 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[4]~198 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[4]~198_combout  = ((\inst15|inst3~q  & (\inst6|inst52|inst29~q )) # (!\inst15|inst3~q  & ((\inst6|inst51|inst29~q )))) # (!\inst6|inst71|to_BUS_A[15]~9_combout )

	.dataa(\inst6|inst52|inst29~q ),
	.datab(\inst6|inst51|inst29~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~9_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[4]~198_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[4]~198 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[4]~198 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst6|inst29 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst11|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst6|inst29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst6|inst29 .is_wysiwyg = "true";
defparam \inst6|inst6|inst29 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst5|inst29 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst11|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode68w[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst5|inst29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst5|inst29 .is_wysiwyg = "true";
defparam \inst6|inst5|inst29 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[4]~199 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[4]~199_combout  = ((\inst15|inst3~q  & (\inst6|inst6|inst29~q )) # (!\inst15|inst3~q  & ((\inst6|inst5|inst29~q )))) # (!\inst6|inst71|to_BUS_A[15]~10_combout )

	.dataa(\inst6|inst6|inst29~q ),
	.datab(\inst6|inst5|inst29~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~10_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[4]~199_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[4]~199 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[4]~199 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst4|inst29 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst11|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst4|inst29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst4|inst29 .is_wysiwyg = "true";
defparam \inst6|inst4|inst29 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[4]~200 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[4]~200_combout  = ((\inst15|inst3~q  & (\inst6|inst4|inst29~q )) # (!\inst15|inst3~q  & ((\inst6|inst3|inst29~q )))) # (!\inst6|inst71|to_BUS_A[15]~11_combout )

	.dataa(\inst6|inst4|inst29~q ),
	.datab(\inst6|inst3|inst29~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~11_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[4]~200_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[4]~200 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[4]~200 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[4]~201 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[4]~201_combout  = (\inst|inst2|$00000|auto_generated|result_node[4]~197_combout  & (\inst|inst2|$00000|auto_generated|result_node[4]~198_combout  & (\inst|inst2|$00000|auto_generated|result_node[4]~199_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[4]~200_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[4]~197_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[4]~198_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[4]~199_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[4]~200_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[4]~201_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[4]~201 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[4]~201 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst50|inst29 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst11|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst50|inst29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst50|inst29 .is_wysiwyg = "true";
defparam \inst6|inst50|inst29 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst49|inst29 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst11|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst49|inst29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst49|inst29 .is_wysiwyg = "true";
defparam \inst6|inst49|inst29 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[4]~192 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[4]~192_combout  = ((\inst15|inst3~q  & (\inst6|inst50|inst29~q )) # (!\inst15|inst3~q  & ((\inst6|inst49|inst29~q )))) # (!\inst6|inst71|to_BUS_A[15]~4_combout )

	.dataa(\inst6|inst50|inst29~q ),
	.datab(\inst6|inst49|inst29~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~4_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[4]~192_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[4]~192 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[4]~192 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst45|inst29 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst11|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst45|inst29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst45|inst29 .is_wysiwyg = "true";
defparam \inst6|inst45|inst29 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst44|inst29 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst11|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst44|inst29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst44|inst29 .is_wysiwyg = "true";
defparam \inst6|inst44|inst29 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[4]~193 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[4]~193_combout  = ((\inst15|inst3~q  & (\inst6|inst45|inst29~q )) # (!\inst15|inst3~q  & ((\inst6|inst44|inst29~q )))) # (!\inst6|inst71|to_BUS_A[15]~5_combout )

	.dataa(\inst6|inst45|inst29~q ),
	.datab(\inst6|inst44|inst29~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~5_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[4]~193_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[4]~193 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[4]~193 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst43|inst29 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst11|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst43|inst29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst43|inst29 .is_wysiwyg = "true";
defparam \inst6|inst43|inst29 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst42|inst29 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst11|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst42|inst29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst42|inst29 .is_wysiwyg = "true";
defparam \inst6|inst42|inst29 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[4]~194 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[4]~194_combout  = ((\inst15|inst3~q  & (\inst6|inst43|inst29~q )) # (!\inst15|inst3~q  & ((\inst6|inst42|inst29~q )))) # (!\inst6|inst71|to_BUS_A[15]~6_combout )

	.dataa(\inst6|inst43|inst29~q ),
	.datab(\inst6|inst42|inst29~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~6_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[4]~194_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[4]~194 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[4]~194 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst41|inst29 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst11|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst41|inst29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst41|inst29 .is_wysiwyg = "true";
defparam \inst6|inst41|inst29 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst13|inst29 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst11|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst13|inst29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst13|inst29 .is_wysiwyg = "true";
defparam \inst6|inst13|inst29 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[4]~195 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[4]~195_combout  = ((\inst15|inst3~q  & (\inst6|inst41|inst29~q )) # (!\inst15|inst3~q  & ((\inst6|inst13|inst29~q )))) # (!\inst6|inst71|to_BUS_A[15]~7_combout )

	.dataa(\inst6|inst41|inst29~q ),
	.datab(\inst6|inst13|inst29~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~7_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[4]~195_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[4]~195 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[4]~195 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[4]~196 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[4]~196_combout  = (\inst|inst2|$00000|auto_generated|result_node[4]~192_combout  & (\inst|inst2|$00000|auto_generated|result_node[4]~193_combout  & (\inst|inst2|$00000|auto_generated|result_node[4]~194_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[4]~195_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[4]~192_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[4]~193_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[4]~194_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[4]~195_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[4]~196_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[4]~196 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[4]~196 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst60|inst29 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst11|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode341w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst60|inst29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst60|inst29 .is_wysiwyg = "true";
defparam \inst6|inst60|inst29 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst59|inst29 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst11|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode331w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst59|inst29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst59|inst29 .is_wysiwyg = "true";
defparam \inst6|inst59|inst29 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[4]~187 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[4]~187_combout  = ((\inst15|inst3~q  & (\inst6|inst60|inst29~q )) # (!\inst15|inst3~q  & ((\inst6|inst59|inst29~q )))) # (!\inst6|inst71|to_BUS_A[15]~0_combout )

	.dataa(\inst6|inst60|inst29~q ),
	.datab(\inst6|inst59|inst29~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~0_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[4]~187_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[4]~187 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[4]~187 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst54|inst29 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst11|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst54|inst29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst54|inst29 .is_wysiwyg = "true";
defparam \inst6|inst54|inst29 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst53|inst29 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst11|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst53|inst29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst53|inst29 .is_wysiwyg = "true";
defparam \inst6|inst53|inst29 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[4]~188 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[4]~188_combout  = ((\inst15|inst3~q  & (\inst6|inst54|inst29~q )) # (!\inst15|inst3~q  & ((\inst6|inst53|inst29~q )))) # (!\inst6|inst71|to_BUS_A[15]~1_combout )

	.dataa(\inst6|inst54|inst29~q ),
	.datab(\inst6|inst53|inst29~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~1_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[4]~188_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[4]~188 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[4]~188 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst56|inst29 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst11|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst56|inst29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst56|inst29 .is_wysiwyg = "true";
defparam \inst6|inst56|inst29 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst55|inst29 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst11|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst55|inst29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst55|inst29 .is_wysiwyg = "true";
defparam \inst6|inst55|inst29 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[4]~189 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[4]~189_combout  = ((\inst15|inst3~q  & (\inst6|inst56|inst29~q )) # (!\inst15|inst3~q  & ((\inst6|inst55|inst29~q )))) # (!\inst6|inst71|to_BUS_A[15]~2_combout )

	.dataa(\inst6|inst56|inst29~q ),
	.datab(\inst6|inst55|inst29~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~2_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[4]~189_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[4]~189 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[4]~189 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst58|inst29 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst11|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode321w[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst58|inst29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst58|inst29 .is_wysiwyg = "true";
defparam \inst6|inst58|inst29 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst57|inst29 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst11|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode310w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst57|inst29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst57|inst29 .is_wysiwyg = "true";
defparam \inst6|inst57|inst29 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[4]~190 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[4]~190_combout  = ((\inst15|inst3~q  & (\inst6|inst58|inst29~q )) # (!\inst15|inst3~q  & ((\inst6|inst57|inst29~q )))) # (!\inst6|inst71|to_BUS_A[15]~3_combout )

	.dataa(\inst6|inst58|inst29~q ),
	.datab(\inst6|inst57|inst29~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~3_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[4]~190_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[4]~190 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[4]~190 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[4]~191 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[4]~191_combout  = (\inst|inst2|$00000|auto_generated|result_node[4]~187_combout  & (\inst|inst2|$00000|auto_generated|result_node[4]~188_combout  & (\inst|inst2|$00000|auto_generated|result_node[4]~189_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[4]~190_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[4]~187_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[4]~188_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[4]~189_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[4]~190_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[4]~191_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[4]~191 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[4]~191 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[4]~280 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[4]~280_combout  = (\inst|inst2|$00000|auto_generated|result_node[4]~202_combout  & (\inst|inst2|$00000|auto_generated|result_node[4]~201_combout  & (\inst|inst2|$00000|auto_generated|result_node[4]~196_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[4]~191_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[4]~202_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[4]~201_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[4]~196_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[4]~191_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[4]~280_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[4]~280 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[4]~280 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst13|inst2|new_PC [10],\inst13|inst2|new_PC [9],\inst13|inst2|new_PC [8],\inst13|inst2|new_PC [7],\inst13|inst2|new_PC [6],\inst13|inst2|new_PC [5],\inst13|inst2|new_PC [4],\inst13|inst2|new_PC [3],\inst13|inst2|new_PC [2],\inst13|inst2|new_PC [1],\inst13|inst2|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_r7b1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

dffeas \inst21|inst|inst1|out[4] (
	.clk(\Clock~input_o ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|inst|inst1|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|inst|inst1|out[4] .is_wysiwyg = "true";
defparam \inst21|inst|inst1|out[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|inst|inst29 (
	.clk(\Clock~input_o ),
	.d(\inst21|inst|inst1|out [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst|inst29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst|inst29 .is_wysiwyg = "true";
defparam \inst|inst|inst29 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[4]~281 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[4]~281_combout  = (\inst15|inst19~q  & (((\inst|inst|inst29~q )))) # (!\inst15|inst19~q  & (\inst|inst2|$00000|auto_generated|result_node[4]~203_combout  & 
// (\inst|inst2|$00000|auto_generated|result_node[4]~280_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[4]~203_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[4]~280_combout ),
	.datac(\inst|inst|inst29~q ),
	.datad(\inst15|inst19~q ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[4]~281_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[4]~281 .lut_mask = 16'hF088;
defparam \inst|inst2|$00000|auto_generated|result_node[4]~281 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst1|inst4 (
	.clk(\Clock~input_o ),
	.d(\inst|inst2|$00000|auto_generated|result_node[4]~281_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst4 .is_wysiwyg = "true";
defparam \inst1|inst4 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst12|inst30 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst12|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst12|inst30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst12|inst30 .is_wysiwyg = "true";
defparam \inst6|inst12|inst30 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst7|inst30 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst12|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode88w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst7|inst30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst7|inst30 .is_wysiwyg = "true";
defparam \inst6|inst7|inst30 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[3]~220 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[3]~220_combout  = ((\inst15|inst3~q  & (\inst6|inst12|inst30~q )) # (!\inst15|inst3~q  & ((\inst6|inst7|inst30~q )))) # (!\inst6|inst71|to_BUS_A[15]~13_combout )

	.dataa(\inst6|inst12|inst30~q ),
	.datab(\inst6|inst7|inst30~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~13_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[3]~220_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[3]~220 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[3]~220 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst2|inst30 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst12|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst2|inst30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst2|inst30 .is_wysiwyg = "true";
defparam \inst6|inst2|inst30 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst|inst30 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst12|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode21w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst|inst30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst|inst30 .is_wysiwyg = "true";
defparam \inst6|inst|inst30 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[3]~219 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[3]~219_combout  = ((\inst15|inst3~q  & (\inst6|inst2|inst30~q )) # (!\inst15|inst3~q  & ((\inst6|inst|inst30~q )))) # (!\inst6|inst71|to_BUS_A[15]~12_combout )

	.dataa(\inst6|inst2|inst30~q ),
	.datab(\inst6|inst|inst30~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~12_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[3]~219_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[3]~219 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[3]~219 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst47|inst30 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst12|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst47|inst30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst47|inst30 .is_wysiwyg = "true";
defparam \inst6|inst47|inst30 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst46|inst30 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst12|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst46|inst30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst46|inst30 .is_wysiwyg = "true";
defparam \inst6|inst46|inst30 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[3]~214 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[3]~214_combout  = ((\inst15|inst3~q  & (\inst6|inst47|inst30~q )) # (!\inst15|inst3~q  & ((\inst6|inst46|inst30~q )))) # (!\inst6|inst71|to_BUS_A[15]~8_combout )

	.dataa(\inst6|inst47|inst30~q ),
	.datab(\inst6|inst46|inst30~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~8_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[3]~214_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[3]~214 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[3]~214 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst52|inst30 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst12|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst52|inst30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst52|inst30 .is_wysiwyg = "true";
defparam \inst6|inst52|inst30 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst51|inst30 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst12|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst51|inst30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst51|inst30 .is_wysiwyg = "true";
defparam \inst6|inst51|inst30 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[3]~215 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[3]~215_combout  = ((\inst15|inst3~q  & (\inst6|inst52|inst30~q )) # (!\inst15|inst3~q  & ((\inst6|inst51|inst30~q )))) # (!\inst6|inst71|to_BUS_A[15]~9_combout )

	.dataa(\inst6|inst52|inst30~q ),
	.datab(\inst6|inst51|inst30~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~9_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[3]~215_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[3]~215 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[3]~215 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst6|inst30 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst12|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst6|inst30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst6|inst30 .is_wysiwyg = "true";
defparam \inst6|inst6|inst30 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst5|inst30 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst12|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode68w[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst5|inst30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst5|inst30 .is_wysiwyg = "true";
defparam \inst6|inst5|inst30 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[3]~216 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[3]~216_combout  = ((\inst15|inst3~q  & (\inst6|inst6|inst30~q )) # (!\inst15|inst3~q  & ((\inst6|inst5|inst30~q )))) # (!\inst6|inst71|to_BUS_A[15]~10_combout )

	.dataa(\inst6|inst6|inst30~q ),
	.datab(\inst6|inst5|inst30~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~10_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[3]~216_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[3]~216 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[3]~216 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst4|inst30 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst12|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst4|inst30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst4|inst30 .is_wysiwyg = "true";
defparam \inst6|inst4|inst30 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[3]~217 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[3]~217_combout  = ((\inst15|inst3~q  & (\inst6|inst4|inst30~q )) # (!\inst15|inst3~q  & ((\inst6|inst3|inst30~q )))) # (!\inst6|inst71|to_BUS_A[15]~11_combout )

	.dataa(\inst6|inst4|inst30~q ),
	.datab(\inst6|inst3|inst30~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~11_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[3]~217_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[3]~217 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[3]~217 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[3]~218 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[3]~218_combout  = (\inst|inst2|$00000|auto_generated|result_node[3]~214_combout  & (\inst|inst2|$00000|auto_generated|result_node[3]~215_combout  & (\inst|inst2|$00000|auto_generated|result_node[3]~216_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[3]~217_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[3]~214_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[3]~215_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[3]~216_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[3]~217_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[3]~218_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[3]~218 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[3]~218 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst50|inst30 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst12|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst50|inst30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst50|inst30 .is_wysiwyg = "true";
defparam \inst6|inst50|inst30 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst49|inst30 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst12|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst49|inst30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst49|inst30 .is_wysiwyg = "true";
defparam \inst6|inst49|inst30 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[3]~209 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[3]~209_combout  = ((\inst15|inst3~q  & (\inst6|inst50|inst30~q )) # (!\inst15|inst3~q  & ((\inst6|inst49|inst30~q )))) # (!\inst6|inst71|to_BUS_A[15]~4_combout )

	.dataa(\inst6|inst50|inst30~q ),
	.datab(\inst6|inst49|inst30~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~4_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[3]~209_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[3]~209 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[3]~209 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst45|inst30 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst12|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst45|inst30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst45|inst30 .is_wysiwyg = "true";
defparam \inst6|inst45|inst30 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst44|inst30 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst12|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst44|inst30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst44|inst30 .is_wysiwyg = "true";
defparam \inst6|inst44|inst30 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[3]~210 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[3]~210_combout  = ((\inst15|inst3~q  & (\inst6|inst45|inst30~q )) # (!\inst15|inst3~q  & ((\inst6|inst44|inst30~q )))) # (!\inst6|inst71|to_BUS_A[15]~5_combout )

	.dataa(\inst6|inst45|inst30~q ),
	.datab(\inst6|inst44|inst30~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~5_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[3]~210_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[3]~210 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[3]~210 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst43|inst30 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst12|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst43|inst30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst43|inst30 .is_wysiwyg = "true";
defparam \inst6|inst43|inst30 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst42|inst30 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst12|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst42|inst30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst42|inst30 .is_wysiwyg = "true";
defparam \inst6|inst42|inst30 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[3]~211 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[3]~211_combout  = ((\inst15|inst3~q  & (\inst6|inst43|inst30~q )) # (!\inst15|inst3~q  & ((\inst6|inst42|inst30~q )))) # (!\inst6|inst71|to_BUS_A[15]~6_combout )

	.dataa(\inst6|inst43|inst30~q ),
	.datab(\inst6|inst42|inst30~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~6_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[3]~211_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[3]~211 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[3]~211 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst41|inst30 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst12|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst41|inst30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst41|inst30 .is_wysiwyg = "true";
defparam \inst6|inst41|inst30 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst13|inst30 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst12|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst13|inst30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst13|inst30 .is_wysiwyg = "true";
defparam \inst6|inst13|inst30 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[3]~212 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[3]~212_combout  = ((\inst15|inst3~q  & (\inst6|inst41|inst30~q )) # (!\inst15|inst3~q  & ((\inst6|inst13|inst30~q )))) # (!\inst6|inst71|to_BUS_A[15]~7_combout )

	.dataa(\inst6|inst41|inst30~q ),
	.datab(\inst6|inst13|inst30~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~7_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[3]~212_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[3]~212 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[3]~212 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[3]~213 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[3]~213_combout  = (\inst|inst2|$00000|auto_generated|result_node[3]~209_combout  & (\inst|inst2|$00000|auto_generated|result_node[3]~210_combout  & (\inst|inst2|$00000|auto_generated|result_node[3]~211_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[3]~212_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[3]~209_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[3]~210_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[3]~211_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[3]~212_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[3]~213_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[3]~213 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[3]~213 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst60|inst30 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst12|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode341w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst60|inst30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst60|inst30 .is_wysiwyg = "true";
defparam \inst6|inst60|inst30 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst59|inst30 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst12|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode331w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst59|inst30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst59|inst30 .is_wysiwyg = "true";
defparam \inst6|inst59|inst30 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[3]~204 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[3]~204_combout  = ((\inst15|inst3~q  & (\inst6|inst60|inst30~q )) # (!\inst15|inst3~q  & ((\inst6|inst59|inst30~q )))) # (!\inst6|inst71|to_BUS_A[15]~0_combout )

	.dataa(\inst6|inst60|inst30~q ),
	.datab(\inst6|inst59|inst30~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~0_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[3]~204_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[3]~204 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[3]~204 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst54|inst30 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst12|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst54|inst30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst54|inst30 .is_wysiwyg = "true";
defparam \inst6|inst54|inst30 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst53|inst30 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst12|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst53|inst30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst53|inst30 .is_wysiwyg = "true";
defparam \inst6|inst53|inst30 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[3]~205 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[3]~205_combout  = ((\inst15|inst3~q  & (\inst6|inst54|inst30~q )) # (!\inst15|inst3~q  & ((\inst6|inst53|inst30~q )))) # (!\inst6|inst71|to_BUS_A[15]~1_combout )

	.dataa(\inst6|inst54|inst30~q ),
	.datab(\inst6|inst53|inst30~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~1_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[3]~205_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[3]~205 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[3]~205 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst56|inst30 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst12|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst56|inst30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst56|inst30 .is_wysiwyg = "true";
defparam \inst6|inst56|inst30 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst55|inst30 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst12|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst55|inst30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst55|inst30 .is_wysiwyg = "true";
defparam \inst6|inst55|inst30 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[3]~206 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[3]~206_combout  = ((\inst15|inst3~q  & (\inst6|inst56|inst30~q )) # (!\inst15|inst3~q  & ((\inst6|inst55|inst30~q )))) # (!\inst6|inst71|to_BUS_A[15]~2_combout )

	.dataa(\inst6|inst56|inst30~q ),
	.datab(\inst6|inst55|inst30~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~2_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[3]~206_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[3]~206 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[3]~206 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst58|inst30 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst12|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode321w[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst58|inst30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst58|inst30 .is_wysiwyg = "true";
defparam \inst6|inst58|inst30 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst57|inst30 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst12|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode310w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst57|inst30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst57|inst30 .is_wysiwyg = "true";
defparam \inst6|inst57|inst30 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[3]~207 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[3]~207_combout  = ((\inst15|inst3~q  & (\inst6|inst58|inst30~q )) # (!\inst15|inst3~q  & ((\inst6|inst57|inst30~q )))) # (!\inst6|inst71|to_BUS_A[15]~3_combout )

	.dataa(\inst6|inst58|inst30~q ),
	.datab(\inst6|inst57|inst30~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~3_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[3]~207_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[3]~207 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[3]~207 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[3]~208 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[3]~208_combout  = (\inst|inst2|$00000|auto_generated|result_node[3]~204_combout  & (\inst|inst2|$00000|auto_generated|result_node[3]~205_combout  & (\inst|inst2|$00000|auto_generated|result_node[3]~206_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[3]~207_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[3]~204_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[3]~205_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[3]~206_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[3]~207_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[3]~208_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[3]~208 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[3]~208 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[3]~278 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[3]~278_combout  = (\inst|inst2|$00000|auto_generated|result_node[3]~219_combout  & (\inst|inst2|$00000|auto_generated|result_node[3]~218_combout  & (\inst|inst2|$00000|auto_generated|result_node[3]~213_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[3]~208_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[3]~219_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[3]~218_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[3]~213_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[3]~208_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[3]~278_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[3]~278 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[3]~278 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst13|inst2|new_PC [10],\inst13|inst2|new_PC [9],\inst13|inst2|new_PC [8],\inst13|inst2|new_PC [7],\inst13|inst2|new_PC [6],\inst13|inst2|new_PC [5],\inst13|inst2|new_PC [4],\inst13|inst2|new_PC [3],\inst13|inst2|new_PC [2],\inst13|inst2|new_PC [1],\inst13|inst2|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_r7b1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000021;
// synopsys translate_on

dffeas \inst21|inst|inst1|out[3] (
	.clk(\Clock~input_o ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|inst|inst1|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|inst|inst1|out[3] .is_wysiwyg = "true";
defparam \inst21|inst|inst1|out[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|inst|inst30 (
	.clk(\Clock~input_o ),
	.d(\inst21|inst|inst1|out [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst|inst30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst|inst30 .is_wysiwyg = "true";
defparam \inst|inst|inst30 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[3]~279 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[3]~279_combout  = (\inst15|inst19~q  & (((\inst|inst|inst30~q )))) # (!\inst15|inst19~q  & (\inst|inst2|$00000|auto_generated|result_node[3]~220_combout  & 
// (\inst|inst2|$00000|auto_generated|result_node[3]~278_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[3]~220_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[3]~278_combout ),
	.datac(\inst|inst|inst30~q ),
	.datad(\inst15|inst19~q ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[3]~279_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[3]~279 .lut_mask = 16'hF088;
defparam \inst|inst2|$00000|auto_generated|result_node[3]~279 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst1|inst3 (
	.clk(\Clock~input_o ),
	.d(\inst|inst2|$00000|auto_generated|result_node[3]~279_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst3 .is_wysiwyg = "true";
defparam \inst1|inst3 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst12|inst31 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst13|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst12|inst31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst12|inst31 .is_wysiwyg = "true";
defparam \inst6|inst12|inst31 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst7|inst31 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst13|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode88w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst7|inst31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst7|inst31 .is_wysiwyg = "true";
defparam \inst6|inst7|inst31 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[2]~237 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[2]~237_combout  = ((\inst15|inst3~q  & (\inst6|inst12|inst31~q )) # (!\inst15|inst3~q  & ((\inst6|inst7|inst31~q )))) # (!\inst6|inst71|to_BUS_A[15]~13_combout )

	.dataa(\inst6|inst12|inst31~q ),
	.datab(\inst6|inst7|inst31~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~13_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[2]~237_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[2]~237 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[2]~237 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst2|inst31 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst13|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst2|inst31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst2|inst31 .is_wysiwyg = "true";
defparam \inst6|inst2|inst31 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst|inst31 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst13|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode21w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst|inst31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst|inst31 .is_wysiwyg = "true";
defparam \inst6|inst|inst31 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[2]~236 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[2]~236_combout  = ((\inst15|inst3~q  & (\inst6|inst2|inst31~q )) # (!\inst15|inst3~q  & ((\inst6|inst|inst31~q )))) # (!\inst6|inst71|to_BUS_A[15]~12_combout )

	.dataa(\inst6|inst2|inst31~q ),
	.datab(\inst6|inst|inst31~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~12_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[2]~236_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[2]~236 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[2]~236 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst47|inst31 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst13|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst47|inst31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst47|inst31 .is_wysiwyg = "true";
defparam \inst6|inst47|inst31 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst46|inst31 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst13|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst46|inst31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst46|inst31 .is_wysiwyg = "true";
defparam \inst6|inst46|inst31 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[2]~231 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[2]~231_combout  = ((\inst15|inst3~q  & (\inst6|inst47|inst31~q )) # (!\inst15|inst3~q  & ((\inst6|inst46|inst31~q )))) # (!\inst6|inst71|to_BUS_A[15]~8_combout )

	.dataa(\inst6|inst47|inst31~q ),
	.datab(\inst6|inst46|inst31~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~8_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[2]~231_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[2]~231 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[2]~231 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst52|inst31 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst13|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst52|inst31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst52|inst31 .is_wysiwyg = "true";
defparam \inst6|inst52|inst31 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst51|inst31 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst13|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst51|inst31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst51|inst31 .is_wysiwyg = "true";
defparam \inst6|inst51|inst31 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[2]~232 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[2]~232_combout  = ((\inst15|inst3~q  & (\inst6|inst52|inst31~q )) # (!\inst15|inst3~q  & ((\inst6|inst51|inst31~q )))) # (!\inst6|inst71|to_BUS_A[15]~9_combout )

	.dataa(\inst6|inst52|inst31~q ),
	.datab(\inst6|inst51|inst31~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~9_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[2]~232_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[2]~232 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[2]~232 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst6|inst31 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst13|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst6|inst31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst6|inst31 .is_wysiwyg = "true";
defparam \inst6|inst6|inst31 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst5|inst31 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst13|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode68w[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst5|inst31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst5|inst31 .is_wysiwyg = "true";
defparam \inst6|inst5|inst31 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[2]~233 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[2]~233_combout  = ((\inst15|inst3~q  & (\inst6|inst6|inst31~q )) # (!\inst15|inst3~q  & ((\inst6|inst5|inst31~q )))) # (!\inst6|inst71|to_BUS_A[15]~10_combout )

	.dataa(\inst6|inst6|inst31~q ),
	.datab(\inst6|inst5|inst31~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~10_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[2]~233_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[2]~233 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[2]~233 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst4|inst31 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst13|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst4|inst31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst4|inst31 .is_wysiwyg = "true";
defparam \inst6|inst4|inst31 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[2]~234 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[2]~234_combout  = ((\inst15|inst3~q  & (\inst6|inst4|inst31~q )) # (!\inst15|inst3~q  & ((\inst6|inst3|inst31~q )))) # (!\inst6|inst71|to_BUS_A[15]~11_combout )

	.dataa(\inst6|inst4|inst31~q ),
	.datab(\inst6|inst3|inst31~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~11_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[2]~234_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[2]~234 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[2]~234 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[2]~235 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[2]~235_combout  = (\inst|inst2|$00000|auto_generated|result_node[2]~231_combout  & (\inst|inst2|$00000|auto_generated|result_node[2]~232_combout  & (\inst|inst2|$00000|auto_generated|result_node[2]~233_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[2]~234_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[2]~231_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[2]~232_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[2]~233_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[2]~234_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[2]~235_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[2]~235 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[2]~235 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst50|inst31 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst13|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst50|inst31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst50|inst31 .is_wysiwyg = "true";
defparam \inst6|inst50|inst31 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst49|inst31 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst13|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst49|inst31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst49|inst31 .is_wysiwyg = "true";
defparam \inst6|inst49|inst31 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[2]~226 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[2]~226_combout  = ((\inst15|inst3~q  & (\inst6|inst50|inst31~q )) # (!\inst15|inst3~q  & ((\inst6|inst49|inst31~q )))) # (!\inst6|inst71|to_BUS_A[15]~4_combout )

	.dataa(\inst6|inst50|inst31~q ),
	.datab(\inst6|inst49|inst31~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~4_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[2]~226_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[2]~226 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[2]~226 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst45|inst31 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst13|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst45|inst31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst45|inst31 .is_wysiwyg = "true";
defparam \inst6|inst45|inst31 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst44|inst31 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst13|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst44|inst31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst44|inst31 .is_wysiwyg = "true";
defparam \inst6|inst44|inst31 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[2]~227 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[2]~227_combout  = ((\inst15|inst3~q  & (\inst6|inst45|inst31~q )) # (!\inst15|inst3~q  & ((\inst6|inst44|inst31~q )))) # (!\inst6|inst71|to_BUS_A[15]~5_combout )

	.dataa(\inst6|inst45|inst31~q ),
	.datab(\inst6|inst44|inst31~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~5_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[2]~227_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[2]~227 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[2]~227 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst43|inst31 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst13|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst43|inst31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst43|inst31 .is_wysiwyg = "true";
defparam \inst6|inst43|inst31 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst42|inst31 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst13|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst42|inst31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst42|inst31 .is_wysiwyg = "true";
defparam \inst6|inst42|inst31 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[2]~228 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[2]~228_combout  = ((\inst15|inst3~q  & (\inst6|inst43|inst31~q )) # (!\inst15|inst3~q  & ((\inst6|inst42|inst31~q )))) # (!\inst6|inst71|to_BUS_A[15]~6_combout )

	.dataa(\inst6|inst43|inst31~q ),
	.datab(\inst6|inst42|inst31~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~6_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[2]~228_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[2]~228 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[2]~228 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst41|inst31 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst13|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst41|inst31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst41|inst31 .is_wysiwyg = "true";
defparam \inst6|inst41|inst31 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst13|inst31 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst13|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst13|inst31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst13|inst31 .is_wysiwyg = "true";
defparam \inst6|inst13|inst31 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[2]~229 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[2]~229_combout  = ((\inst15|inst3~q  & (\inst6|inst41|inst31~q )) # (!\inst15|inst3~q  & ((\inst6|inst13|inst31~q )))) # (!\inst6|inst71|to_BUS_A[15]~7_combout )

	.dataa(\inst6|inst41|inst31~q ),
	.datab(\inst6|inst13|inst31~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~7_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[2]~229_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[2]~229 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[2]~229 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[2]~230 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[2]~230_combout  = (\inst|inst2|$00000|auto_generated|result_node[2]~226_combout  & (\inst|inst2|$00000|auto_generated|result_node[2]~227_combout  & (\inst|inst2|$00000|auto_generated|result_node[2]~228_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[2]~229_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[2]~226_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[2]~227_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[2]~228_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[2]~229_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[2]~230_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[2]~230 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[2]~230 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst60|inst31 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst13|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode341w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst60|inst31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst60|inst31 .is_wysiwyg = "true";
defparam \inst6|inst60|inst31 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst59|inst31 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst13|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode331w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst59|inst31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst59|inst31 .is_wysiwyg = "true";
defparam \inst6|inst59|inst31 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[2]~221 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[2]~221_combout  = ((\inst15|inst3~q  & (\inst6|inst60|inst31~q )) # (!\inst15|inst3~q  & ((\inst6|inst59|inst31~q )))) # (!\inst6|inst71|to_BUS_A[15]~0_combout )

	.dataa(\inst6|inst60|inst31~q ),
	.datab(\inst6|inst59|inst31~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~0_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[2]~221_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[2]~221 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[2]~221 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst54|inst31 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst13|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst54|inst31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst54|inst31 .is_wysiwyg = "true";
defparam \inst6|inst54|inst31 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst53|inst31 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst13|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst53|inst31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst53|inst31 .is_wysiwyg = "true";
defparam \inst6|inst53|inst31 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[2]~222 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[2]~222_combout  = ((\inst15|inst3~q  & (\inst6|inst54|inst31~q )) # (!\inst15|inst3~q  & ((\inst6|inst53|inst31~q )))) # (!\inst6|inst71|to_BUS_A[15]~1_combout )

	.dataa(\inst6|inst54|inst31~q ),
	.datab(\inst6|inst53|inst31~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~1_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[2]~222_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[2]~222 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[2]~222 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst56|inst31 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst13|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst56|inst31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst56|inst31 .is_wysiwyg = "true";
defparam \inst6|inst56|inst31 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst55|inst31 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst13|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst55|inst31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst55|inst31 .is_wysiwyg = "true";
defparam \inst6|inst55|inst31 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[2]~223 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[2]~223_combout  = ((\inst15|inst3~q  & (\inst6|inst56|inst31~q )) # (!\inst15|inst3~q  & ((\inst6|inst55|inst31~q )))) # (!\inst6|inst71|to_BUS_A[15]~2_combout )

	.dataa(\inst6|inst56|inst31~q ),
	.datab(\inst6|inst55|inst31~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~2_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[2]~223_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[2]~223 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[2]~223 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst58|inst31 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst13|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode321w[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst58|inst31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst58|inst31 .is_wysiwyg = "true";
defparam \inst6|inst58|inst31 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst57|inst31 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst13|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode310w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst57|inst31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst57|inst31 .is_wysiwyg = "true";
defparam \inst6|inst57|inst31 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[2]~224 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[2]~224_combout  = ((\inst15|inst3~q  & (\inst6|inst58|inst31~q )) # (!\inst15|inst3~q  & ((\inst6|inst57|inst31~q )))) # (!\inst6|inst71|to_BUS_A[15]~3_combout )

	.dataa(\inst6|inst58|inst31~q ),
	.datab(\inst6|inst57|inst31~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~3_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[2]~224_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[2]~224 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[2]~224 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[2]~225 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[2]~225_combout  = (\inst|inst2|$00000|auto_generated|result_node[2]~221_combout  & (\inst|inst2|$00000|auto_generated|result_node[2]~222_combout  & (\inst|inst2|$00000|auto_generated|result_node[2]~223_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[2]~224_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[2]~221_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[2]~222_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[2]~223_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[2]~224_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[2]~225_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[2]~225 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[2]~225 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[2]~276 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[2]~276_combout  = (\inst|inst2|$00000|auto_generated|result_node[2]~236_combout  & (\inst|inst2|$00000|auto_generated|result_node[2]~235_combout  & (\inst|inst2|$00000|auto_generated|result_node[2]~230_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[2]~225_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[2]~236_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[2]~235_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[2]~230_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[2]~225_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[2]~276_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[2]~276 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[2]~276 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst13|inst2|new_PC [10],\inst13|inst2|new_PC [9],\inst13|inst2|new_PC [8],\inst13|inst2|new_PC [7],\inst13|inst2|new_PC [6],\inst13|inst2|new_PC [5],\inst13|inst2|new_PC [4],\inst13|inst2|new_PC [3],\inst13|inst2|new_PC [2],\inst13|inst2|new_PC [1],\inst13|inst2|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_r7b1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

dffeas \inst21|inst|inst1|out[2] (
	.clk(\Clock~input_o ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|inst|inst1|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|inst|inst1|out[2] .is_wysiwyg = "true";
defparam \inst21|inst|inst1|out[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|inst|inst31 (
	.clk(\Clock~input_o ),
	.d(\inst21|inst|inst1|out [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst|inst31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst|inst31 .is_wysiwyg = "true";
defparam \inst|inst|inst31 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[2]~277 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[2]~277_combout  = (\inst15|inst19~q  & (((\inst|inst|inst31~q )))) # (!\inst15|inst19~q  & (\inst|inst2|$00000|auto_generated|result_node[2]~237_combout  & 
// (\inst|inst2|$00000|auto_generated|result_node[2]~276_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[2]~237_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[2]~276_combout ),
	.datac(\inst|inst|inst31~q ),
	.datad(\inst15|inst19~q ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[2]~277_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[2]~277 .lut_mask = 16'hF088;
defparam \inst|inst2|$00000|auto_generated|result_node[2]~277 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst1|inst2 (
	.clk(\Clock~input_o ),
	.d(\inst|inst2|$00000|auto_generated|result_node[2]~277_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst2 .is_wysiwyg = "true";
defparam \inst1|inst2 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst12|inst32 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst14|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst12|inst32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst12|inst32 .is_wysiwyg = "true";
defparam \inst6|inst12|inst32 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst7|inst32 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst14|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode88w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst7|inst32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst7|inst32 .is_wysiwyg = "true";
defparam \inst6|inst7|inst32 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[1]~254 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[1]~254_combout  = ((\inst15|inst3~q  & (\inst6|inst12|inst32~q )) # (!\inst15|inst3~q  & ((\inst6|inst7|inst32~q )))) # (!\inst6|inst71|to_BUS_A[15]~13_combout )

	.dataa(\inst6|inst12|inst32~q ),
	.datab(\inst6|inst7|inst32~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~13_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[1]~254_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[1]~254 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[1]~254 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst2|inst32 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst14|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst2|inst32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst2|inst32 .is_wysiwyg = "true";
defparam \inst6|inst2|inst32 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst|inst32 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst14|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode21w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst|inst32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst|inst32 .is_wysiwyg = "true";
defparam \inst6|inst|inst32 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[1]~253 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[1]~253_combout  = ((\inst15|inst3~q  & (\inst6|inst2|inst32~q )) # (!\inst15|inst3~q  & ((\inst6|inst|inst32~q )))) # (!\inst6|inst71|to_BUS_A[15]~12_combout )

	.dataa(\inst6|inst2|inst32~q ),
	.datab(\inst6|inst|inst32~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~12_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[1]~253_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[1]~253 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[1]~253 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst47|inst32 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst14|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst47|inst32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst47|inst32 .is_wysiwyg = "true";
defparam \inst6|inst47|inst32 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst46|inst32 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst14|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst46|inst32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst46|inst32 .is_wysiwyg = "true";
defparam \inst6|inst46|inst32 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[1]~248 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[1]~248_combout  = ((\inst15|inst3~q  & (\inst6|inst47|inst32~q )) # (!\inst15|inst3~q  & ((\inst6|inst46|inst32~q )))) # (!\inst6|inst71|to_BUS_A[15]~8_combout )

	.dataa(\inst6|inst47|inst32~q ),
	.datab(\inst6|inst46|inst32~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~8_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[1]~248_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[1]~248 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[1]~248 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst52|inst32 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst14|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst52|inst32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst52|inst32 .is_wysiwyg = "true";
defparam \inst6|inst52|inst32 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst51|inst32 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst14|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst51|inst32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst51|inst32 .is_wysiwyg = "true";
defparam \inst6|inst51|inst32 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[1]~249 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[1]~249_combout  = ((\inst15|inst3~q  & (\inst6|inst52|inst32~q )) # (!\inst15|inst3~q  & ((\inst6|inst51|inst32~q )))) # (!\inst6|inst71|to_BUS_A[15]~9_combout )

	.dataa(\inst6|inst52|inst32~q ),
	.datab(\inst6|inst51|inst32~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~9_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[1]~249_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[1]~249 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[1]~249 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst6|inst32 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst14|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst6|inst32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst6|inst32 .is_wysiwyg = "true";
defparam \inst6|inst6|inst32 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst5|inst32 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst14|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode68w[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst5|inst32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst5|inst32 .is_wysiwyg = "true";
defparam \inst6|inst5|inst32 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[1]~250 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[1]~250_combout  = ((\inst15|inst3~q  & (\inst6|inst6|inst32~q )) # (!\inst15|inst3~q  & ((\inst6|inst5|inst32~q )))) # (!\inst6|inst71|to_BUS_A[15]~10_combout )

	.dataa(\inst6|inst6|inst32~q ),
	.datab(\inst6|inst5|inst32~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~10_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[1]~250_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[1]~250 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[1]~250 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst4|inst32 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst14|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst4|inst32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst4|inst32 .is_wysiwyg = "true";
defparam \inst6|inst4|inst32 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[1]~251 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[1]~251_combout  = ((\inst15|inst3~q  & (\inst6|inst4|inst32~q )) # (!\inst15|inst3~q  & ((\inst6|inst3|inst32~q )))) # (!\inst6|inst71|to_BUS_A[15]~11_combout )

	.dataa(\inst6|inst4|inst32~q ),
	.datab(\inst6|inst3|inst32~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~11_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[1]~251_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[1]~251 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[1]~251 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[1]~252 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[1]~252_combout  = (\inst|inst2|$00000|auto_generated|result_node[1]~248_combout  & (\inst|inst2|$00000|auto_generated|result_node[1]~249_combout  & (\inst|inst2|$00000|auto_generated|result_node[1]~250_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[1]~251_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[1]~248_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[1]~249_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[1]~250_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[1]~251_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[1]~252_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[1]~252 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[1]~252 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst50|inst32 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst14|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst50|inst32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst50|inst32 .is_wysiwyg = "true";
defparam \inst6|inst50|inst32 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst49|inst32 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst14|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst49|inst32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst49|inst32 .is_wysiwyg = "true";
defparam \inst6|inst49|inst32 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[1]~243 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[1]~243_combout  = ((\inst15|inst3~q  & (\inst6|inst50|inst32~q )) # (!\inst15|inst3~q  & ((\inst6|inst49|inst32~q )))) # (!\inst6|inst71|to_BUS_A[15]~4_combout )

	.dataa(\inst6|inst50|inst32~q ),
	.datab(\inst6|inst49|inst32~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~4_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[1]~243_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[1]~243 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[1]~243 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst45|inst32 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst14|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst45|inst32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst45|inst32 .is_wysiwyg = "true";
defparam \inst6|inst45|inst32 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst44|inst32 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst14|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst44|inst32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst44|inst32 .is_wysiwyg = "true";
defparam \inst6|inst44|inst32 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[1]~244 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[1]~244_combout  = ((\inst15|inst3~q  & (\inst6|inst45|inst32~q )) # (!\inst15|inst3~q  & ((\inst6|inst44|inst32~q )))) # (!\inst6|inst71|to_BUS_A[15]~5_combout )

	.dataa(\inst6|inst45|inst32~q ),
	.datab(\inst6|inst44|inst32~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~5_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[1]~244_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[1]~244 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[1]~244 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst43|inst32 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst14|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst43|inst32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst43|inst32 .is_wysiwyg = "true";
defparam \inst6|inst43|inst32 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst42|inst32 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst14|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst42|inst32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst42|inst32 .is_wysiwyg = "true";
defparam \inst6|inst42|inst32 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[1]~245 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[1]~245_combout  = ((\inst15|inst3~q  & (\inst6|inst43|inst32~q )) # (!\inst15|inst3~q  & ((\inst6|inst42|inst32~q )))) # (!\inst6|inst71|to_BUS_A[15]~6_combout )

	.dataa(\inst6|inst43|inst32~q ),
	.datab(\inst6|inst42|inst32~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~6_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[1]~245_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[1]~245 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[1]~245 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst41|inst32 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst14|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst41|inst32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst41|inst32 .is_wysiwyg = "true";
defparam \inst6|inst41|inst32 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst13|inst32 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst14|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst13|inst32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst13|inst32 .is_wysiwyg = "true";
defparam \inst6|inst13|inst32 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[1]~246 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[1]~246_combout  = ((\inst15|inst3~q  & (\inst6|inst41|inst32~q )) # (!\inst15|inst3~q  & ((\inst6|inst13|inst32~q )))) # (!\inst6|inst71|to_BUS_A[15]~7_combout )

	.dataa(\inst6|inst41|inst32~q ),
	.datab(\inst6|inst13|inst32~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~7_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[1]~246_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[1]~246 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[1]~246 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[1]~247 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[1]~247_combout  = (\inst|inst2|$00000|auto_generated|result_node[1]~243_combout  & (\inst|inst2|$00000|auto_generated|result_node[1]~244_combout  & (\inst|inst2|$00000|auto_generated|result_node[1]~245_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[1]~246_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[1]~243_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[1]~244_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[1]~245_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[1]~246_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[1]~247_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[1]~247 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[1]~247 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst60|inst32 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst14|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode341w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst60|inst32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst60|inst32 .is_wysiwyg = "true";
defparam \inst6|inst60|inst32 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst59|inst32 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst14|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode331w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst59|inst32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst59|inst32 .is_wysiwyg = "true";
defparam \inst6|inst59|inst32 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[1]~238 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[1]~238_combout  = ((\inst15|inst3~q  & (\inst6|inst60|inst32~q )) # (!\inst15|inst3~q  & ((\inst6|inst59|inst32~q )))) # (!\inst6|inst71|to_BUS_A[15]~0_combout )

	.dataa(\inst6|inst60|inst32~q ),
	.datab(\inst6|inst59|inst32~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~0_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[1]~238_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[1]~238 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[1]~238 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst54|inst32 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst14|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst54|inst32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst54|inst32 .is_wysiwyg = "true";
defparam \inst6|inst54|inst32 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst53|inst32 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst14|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst53|inst32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst53|inst32 .is_wysiwyg = "true";
defparam \inst6|inst53|inst32 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[1]~239 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[1]~239_combout  = ((\inst15|inst3~q  & (\inst6|inst54|inst32~q )) # (!\inst15|inst3~q  & ((\inst6|inst53|inst32~q )))) # (!\inst6|inst71|to_BUS_A[15]~1_combout )

	.dataa(\inst6|inst54|inst32~q ),
	.datab(\inst6|inst53|inst32~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~1_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[1]~239_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[1]~239 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[1]~239 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst56|inst32 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst14|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst56|inst32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst56|inst32 .is_wysiwyg = "true";
defparam \inst6|inst56|inst32 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst55|inst32 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst14|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst55|inst32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst55|inst32 .is_wysiwyg = "true";
defparam \inst6|inst55|inst32 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[1]~240 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[1]~240_combout  = ((\inst15|inst3~q  & (\inst6|inst56|inst32~q )) # (!\inst15|inst3~q  & ((\inst6|inst55|inst32~q )))) # (!\inst6|inst71|to_BUS_A[15]~2_combout )

	.dataa(\inst6|inst56|inst32~q ),
	.datab(\inst6|inst55|inst32~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~2_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[1]~240_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[1]~240 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[1]~240 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst58|inst32 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst14|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode321w[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst58|inst32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst58|inst32 .is_wysiwyg = "true";
defparam \inst6|inst58|inst32 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst57|inst32 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst14|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode310w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst57|inst32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst57|inst32 .is_wysiwyg = "true";
defparam \inst6|inst57|inst32 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[1]~241 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[1]~241_combout  = ((\inst15|inst3~q  & (\inst6|inst58|inst32~q )) # (!\inst15|inst3~q  & ((\inst6|inst57|inst32~q )))) # (!\inst6|inst71|to_BUS_A[15]~3_combout )

	.dataa(\inst6|inst58|inst32~q ),
	.datab(\inst6|inst57|inst32~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~3_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[1]~241_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[1]~241 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[1]~241 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[1]~242 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[1]~242_combout  = (\inst|inst2|$00000|auto_generated|result_node[1]~238_combout  & (\inst|inst2|$00000|auto_generated|result_node[1]~239_combout  & (\inst|inst2|$00000|auto_generated|result_node[1]~240_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[1]~241_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[1]~238_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[1]~239_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[1]~240_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[1]~241_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[1]~242_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[1]~242 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[1]~242 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[1]~274 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[1]~274_combout  = (\inst|inst2|$00000|auto_generated|result_node[1]~253_combout  & (\inst|inst2|$00000|auto_generated|result_node[1]~252_combout  & (\inst|inst2|$00000|auto_generated|result_node[1]~247_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[1]~242_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[1]~253_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[1]~252_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[1]~247_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[1]~242_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[1]~274_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[1]~274 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[1]~274 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst13|inst2|new_PC [10],\inst13|inst2|new_PC [9],\inst13|inst2|new_PC [8],\inst13|inst2|new_PC [7],\inst13|inst2|new_PC [6],\inst13|inst2|new_PC [5],\inst13|inst2|new_PC [4],\inst13|inst2|new_PC [3],\inst13|inst2|new_PC [2],\inst13|inst2|new_PC [1],\inst13|inst2|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_r7b1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000021;
// synopsys translate_on

dffeas \inst21|inst|inst1|out[1] (
	.clk(\Clock~input_o ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|inst|inst1|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|inst|inst1|out[1] .is_wysiwyg = "true";
defparam \inst21|inst|inst1|out[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|inst|inst32 (
	.clk(\Clock~input_o ),
	.d(\inst21|inst|inst1|out [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst|inst32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst|inst32 .is_wysiwyg = "true";
defparam \inst|inst|inst32 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[1]~275 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[1]~275_combout  = (\inst15|inst19~q  & (((\inst|inst|inst32~q )))) # (!\inst15|inst19~q  & (\inst|inst2|$00000|auto_generated|result_node[1]~254_combout  & 
// (\inst|inst2|$00000|auto_generated|result_node[1]~274_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[1]~254_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[1]~274_combout ),
	.datac(\inst|inst|inst32~q ),
	.datad(\inst15|inst19~q ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[1]~275_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[1]~275 .lut_mask = 16'hF088;
defparam \inst|inst2|$00000|auto_generated|result_node[1]~275 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst1|inst1 (
	.clk(\Clock~input_o ),
	.d(\inst|inst2|$00000|auto_generated|result_node[1]~275_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst1 .is_wysiwyg = "true";
defparam \inst1|inst1 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst12|inst33 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst15|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst12|inst33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst12|inst33 .is_wysiwyg = "true";
defparam \inst6|inst12|inst33 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst7|inst33 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst15|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode88w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst7|inst33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst7|inst33 .is_wysiwyg = "true";
defparam \inst6|inst7|inst33 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[0]~271 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[0]~271_combout  = ((\inst15|inst3~q  & (\inst6|inst12|inst33~q )) # (!\inst15|inst3~q  & ((\inst6|inst7|inst33~q )))) # (!\inst6|inst71|to_BUS_A[15]~13_combout )

	.dataa(\inst6|inst12|inst33~q ),
	.datab(\inst6|inst7|inst33~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~13_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[0]~271_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[0]~271 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[0]~271 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst2|inst33 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst15|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst2|inst33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst2|inst33 .is_wysiwyg = "true";
defparam \inst6|inst2|inst33 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst|inst33 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst15|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode21w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst|inst33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst|inst33 .is_wysiwyg = "true";
defparam \inst6|inst|inst33 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[0]~270 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[0]~270_combout  = ((\inst15|inst3~q  & (\inst6|inst2|inst33~q )) # (!\inst15|inst3~q  & ((\inst6|inst|inst33~q )))) # (!\inst6|inst71|to_BUS_A[15]~12_combout )

	.dataa(\inst6|inst2|inst33~q ),
	.datab(\inst6|inst|inst33~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~12_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[0]~270_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[0]~270 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[0]~270 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst47|inst33 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst15|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst47|inst33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst47|inst33 .is_wysiwyg = "true";
defparam \inst6|inst47|inst33 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst46|inst33 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst15|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst46|inst33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst46|inst33 .is_wysiwyg = "true";
defparam \inst6|inst46|inst33 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[0]~265 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[0]~265_combout  = ((\inst15|inst3~q  & (\inst6|inst47|inst33~q )) # (!\inst15|inst3~q  & ((\inst6|inst46|inst33~q )))) # (!\inst6|inst71|to_BUS_A[15]~8_combout )

	.dataa(\inst6|inst47|inst33~q ),
	.datab(\inst6|inst46|inst33~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~8_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[0]~265_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[0]~265 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[0]~265 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst52|inst33 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst15|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst52|inst33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst52|inst33 .is_wysiwyg = "true";
defparam \inst6|inst52|inst33 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst51|inst33 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst15|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst51|inst33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst51|inst33 .is_wysiwyg = "true";
defparam \inst6|inst51|inst33 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[0]~266 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[0]~266_combout  = ((\inst15|inst3~q  & (\inst6|inst52|inst33~q )) # (!\inst15|inst3~q  & ((\inst6|inst51|inst33~q )))) # (!\inst6|inst71|to_BUS_A[15]~9_combout )

	.dataa(\inst6|inst52|inst33~q ),
	.datab(\inst6|inst51|inst33~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~9_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[0]~266_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[0]~266 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[0]~266 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst6|inst33 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst15|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst6|inst33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst6|inst33 .is_wysiwyg = "true";
defparam \inst6|inst6|inst33 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst5|inst33 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst15|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode68w[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst5|inst33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst5|inst33 .is_wysiwyg = "true";
defparam \inst6|inst5|inst33 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[0]~267 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[0]~267_combout  = ((\inst15|inst3~q  & (\inst6|inst6|inst33~q )) # (!\inst15|inst3~q  & ((\inst6|inst5|inst33~q )))) # (!\inst6|inst71|to_BUS_A[15]~10_combout )

	.dataa(\inst6|inst6|inst33~q ),
	.datab(\inst6|inst5|inst33~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~10_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[0]~267_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[0]~267 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[0]~267 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst4|inst33 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst15|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst4|inst33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst4|inst33 .is_wysiwyg = "true";
defparam \inst6|inst4|inst33 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[0]~268 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[0]~268_combout  = ((\inst15|inst3~q  & (\inst6|inst4|inst33~q )) # (!\inst15|inst3~q  & ((\inst6|inst3|inst33~q )))) # (!\inst6|inst71|to_BUS_A[15]~11_combout )

	.dataa(\inst6|inst4|inst33~q ),
	.datab(\inst6|inst3|inst33~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~11_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[0]~268_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[0]~268 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[0]~268 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[0]~269 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[0]~269_combout  = (\inst|inst2|$00000|auto_generated|result_node[0]~265_combout  & (\inst|inst2|$00000|auto_generated|result_node[0]~266_combout  & (\inst|inst2|$00000|auto_generated|result_node[0]~267_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[0]~268_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[0]~265_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[0]~266_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[0]~267_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[0]~268_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[0]~269_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[0]~269 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[0]~269 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst50|inst33 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst15|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst50|inst33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst50|inst33 .is_wysiwyg = "true";
defparam \inst6|inst50|inst33 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst49|inst33 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst15|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst49|inst33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst49|inst33 .is_wysiwyg = "true";
defparam \inst6|inst49|inst33 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[0]~260 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[0]~260_combout  = ((\inst15|inst3~q  & (\inst6|inst50|inst33~q )) # (!\inst15|inst3~q  & ((\inst6|inst49|inst33~q )))) # (!\inst6|inst71|to_BUS_A[15]~4_combout )

	.dataa(\inst6|inst50|inst33~q ),
	.datab(\inst6|inst49|inst33~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~4_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[0]~260_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[0]~260 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[0]~260 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst45|inst33 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst15|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst45|inst33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst45|inst33 .is_wysiwyg = "true";
defparam \inst6|inst45|inst33 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst44|inst33 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst15|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst44|inst33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst44|inst33 .is_wysiwyg = "true";
defparam \inst6|inst44|inst33 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[0]~261 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[0]~261_combout  = ((\inst15|inst3~q  & (\inst6|inst45|inst33~q )) # (!\inst15|inst3~q  & ((\inst6|inst44|inst33~q )))) # (!\inst6|inst71|to_BUS_A[15]~5_combout )

	.dataa(\inst6|inst45|inst33~q ),
	.datab(\inst6|inst44|inst33~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~5_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[0]~261_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[0]~261 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[0]~261 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst43|inst33 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst15|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst43|inst33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst43|inst33 .is_wysiwyg = "true";
defparam \inst6|inst43|inst33 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst42|inst33 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst15|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst42|inst33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst42|inst33 .is_wysiwyg = "true";
defparam \inst6|inst42|inst33 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[0]~262 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[0]~262_combout  = ((\inst15|inst3~q  & (\inst6|inst43|inst33~q )) # (!\inst15|inst3~q  & ((\inst6|inst42|inst33~q )))) # (!\inst6|inst71|to_BUS_A[15]~6_combout )

	.dataa(\inst6|inst43|inst33~q ),
	.datab(\inst6|inst42|inst33~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~6_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[0]~262_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[0]~262 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[0]~262 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst41|inst33 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst15|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst41|inst33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst41|inst33 .is_wysiwyg = "true";
defparam \inst6|inst41|inst33 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst13|inst33 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst15|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst13|inst33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst13|inst33 .is_wysiwyg = "true";
defparam \inst6|inst13|inst33 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[0]~263 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[0]~263_combout  = ((\inst15|inst3~q  & (\inst6|inst41|inst33~q )) # (!\inst15|inst3~q  & ((\inst6|inst13|inst33~q )))) # (!\inst6|inst71|to_BUS_A[15]~7_combout )

	.dataa(\inst6|inst41|inst33~q ),
	.datab(\inst6|inst13|inst33~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~7_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[0]~263_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[0]~263 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[0]~263 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[0]~264 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[0]~264_combout  = (\inst|inst2|$00000|auto_generated|result_node[0]~260_combout  & (\inst|inst2|$00000|auto_generated|result_node[0]~261_combout  & (\inst|inst2|$00000|auto_generated|result_node[0]~262_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[0]~263_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[0]~260_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[0]~261_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[0]~262_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[0]~263_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[0]~264_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[0]~264 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[0]~264 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst60|inst33 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst15|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode341w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst60|inst33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst60|inst33 .is_wysiwyg = "true";
defparam \inst6|inst60|inst33 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst59|inst33 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst15|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode331w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst59|inst33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst59|inst33 .is_wysiwyg = "true";
defparam \inst6|inst59|inst33 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[0]~255 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[0]~255_combout  = ((\inst15|inst3~q  & (\inst6|inst60|inst33~q )) # (!\inst15|inst3~q  & ((\inst6|inst59|inst33~q )))) # (!\inst6|inst71|to_BUS_A[15]~0_combout )

	.dataa(\inst6|inst60|inst33~q ),
	.datab(\inst6|inst59|inst33~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~0_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[0]~255_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[0]~255 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[0]~255 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst54|inst33 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst15|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst54|inst33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst54|inst33 .is_wysiwyg = "true";
defparam \inst6|inst54|inst33 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst53|inst33 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst15|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst53|inst33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst53|inst33 .is_wysiwyg = "true";
defparam \inst6|inst53|inst33 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[0]~256 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[0]~256_combout  = ((\inst15|inst3~q  & (\inst6|inst54|inst33~q )) # (!\inst15|inst3~q  & ((\inst6|inst53|inst33~q )))) # (!\inst6|inst71|to_BUS_A[15]~1_combout )

	.dataa(\inst6|inst54|inst33~q ),
	.datab(\inst6|inst53|inst33~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~1_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[0]~256_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[0]~256 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[0]~256 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst56|inst33 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst15|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst56|inst33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst56|inst33 .is_wysiwyg = "true";
defparam \inst6|inst56|inst33 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst55|inst33 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst15|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst55|inst33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst55|inst33 .is_wysiwyg = "true";
defparam \inst6|inst55|inst33 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[0]~257 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[0]~257_combout  = ((\inst15|inst3~q  & (\inst6|inst56|inst33~q )) # (!\inst15|inst3~q  & ((\inst6|inst55|inst33~q )))) # (!\inst6|inst71|to_BUS_A[15]~2_combout )

	.dataa(\inst6|inst56|inst33~q ),
	.datab(\inst6|inst55|inst33~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~2_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[0]~257_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[0]~257 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[0]~257 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst58|inst33 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst15|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode321w[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst58|inst33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst58|inst33 .is_wysiwyg = "true";
defparam \inst6|inst58|inst33 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst57|inst33 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst15|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode310w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst57|inst33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst57|inst33 .is_wysiwyg = "true";
defparam \inst6|inst57|inst33 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[0]~258 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[0]~258_combout  = ((\inst15|inst3~q  & (\inst6|inst58|inst33~q )) # (!\inst15|inst3~q  & ((\inst6|inst57|inst33~q )))) # (!\inst6|inst71|to_BUS_A[15]~3_combout )

	.dataa(\inst6|inst58|inst33~q ),
	.datab(\inst6|inst57|inst33~q ),
	.datac(\inst15|inst3~q ),
	.datad(\inst6|inst71|to_BUS_A[15]~3_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[0]~258_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[0]~258 .lut_mask = 16'hACFF;
defparam \inst|inst2|$00000|auto_generated|result_node[0]~258 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[0]~259 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[0]~259_combout  = (\inst|inst2|$00000|auto_generated|result_node[0]~255_combout  & (\inst|inst2|$00000|auto_generated|result_node[0]~256_combout  & (\inst|inst2|$00000|auto_generated|result_node[0]~257_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[0]~258_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[0]~255_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[0]~256_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[0]~257_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[0]~258_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[0]~259_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[0]~259 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[0]~259 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[0]~272 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[0]~272_combout  = (\inst|inst2|$00000|auto_generated|result_node[0]~270_combout  & (\inst|inst2|$00000|auto_generated|result_node[0]~269_combout  & (\inst|inst2|$00000|auto_generated|result_node[0]~264_combout 
//  & \inst|inst2|$00000|auto_generated|result_node[0]~259_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[0]~270_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[0]~269_combout ),
	.datac(\inst|inst2|$00000|auto_generated|result_node[0]~264_combout ),
	.datad(\inst|inst2|$00000|auto_generated|result_node[0]~259_combout ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[0]~272_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[0]~272 .lut_mask = 16'h8000;
defparam \inst|inst2|$00000|auto_generated|result_node[0]~272 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst13|inst2|new_PC [10],\inst13|inst2|new_PC [9],\inst13|inst2|new_PC [8],\inst13|inst2|new_PC [7],\inst13|inst2|new_PC [6],\inst13|inst2|new_PC [5],\inst13|inst2|new_PC [4],\inst13|inst2|new_PC [3],\inst13|inst2|new_PC [2],\inst13|inst2|new_PC [1],\inst13|inst2|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_r7b1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

dffeas \inst21|inst|inst1|out[0] (
	.clk(\Clock~input_o ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|inst|inst1|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|inst|inst1|out[0] .is_wysiwyg = "true";
defparam \inst21|inst|inst1|out[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|inst|inst33 (
	.clk(\Clock~input_o ),
	.d(\inst21|inst|inst1|out [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst|inst33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst|inst33 .is_wysiwyg = "true";
defparam \inst|inst|inst33 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[0]~273 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[0]~273_combout  = (\inst15|inst19~q  & (((\inst|inst|inst33~q )))) # (!\inst15|inst19~q  & (\inst|inst2|$00000|auto_generated|result_node[0]~271_combout  & 
// (\inst|inst2|$00000|auto_generated|result_node[0]~272_combout )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[0]~271_combout ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[0]~272_combout ),
	.datac(\inst|inst|inst33~q ),
	.datad(\inst15|inst19~q ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[0]~273_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[0]~273 .lut_mask = 16'hF088;
defparam \inst|inst2|$00000|auto_generated|result_node[0]~273 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst1|inst (
	.clk(\Clock~input_o ),
	.d(\inst|inst2|$00000|auto_generated|result_node[0]~273_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst .is_wysiwyg = "true";
defparam \inst1|inst .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add1~0 (
// Equation(s):
// \inst3|Add1~0_combout  = (\inst11|inst~q  & (\inst1|inst~q  $ (VCC))) # (!\inst11|inst~q  & (\inst1|inst~q  & VCC))
// \inst3|Add1~1  = CARRY((\inst11|inst~q  & \inst1|inst~q ))

	.dataa(\inst11|inst~q ),
	.datab(\inst1|inst~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|Add1~0_combout ),
	.cout(\inst3|Add1~1 ));
// synopsys translate_off
defparam \inst3|Add1~0 .lut_mask = 16'h6688;
defparam \inst3|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add0~0 (
// Equation(s):
// \inst3|Add0~0_combout  = (\inst3|Add1~0_combout  & (\inst5|inst~q  $ (VCC))) # (!\inst3|Add1~0_combout  & (\inst5|inst~q  & VCC))
// \inst3|Add0~1  = CARRY((\inst3|Add1~0_combout  & \inst5|inst~q ))

	.dataa(\inst3|Add1~0_combout ),
	.datab(\inst5|inst~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|Add0~0_combout ),
	.cout(\inst3|Add0~1 ));
// synopsys translate_off
defparam \inst3|Add0~0 .lut_mask = 16'h6688;
defparam \inst3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[12]~60 (
// Equation(s):
// \inst3|ALU_Result[12]~60_combout  = (\inst15|inst80~q  & ((\inst15|inst82~q ) # (!\inst15|inst81~q )))

	.dataa(\inst15|inst80~q ),
	.datab(\inst15|inst82~q ),
	.datac(gnd),
	.datad(\inst15|inst81~q ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[12]~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[12]~60 .lut_mask = 16'h88AA;
defparam \inst3|ALU_Result[12]~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux16~0 (
// Equation(s):
// \inst3|Mux16~0_combout  = \inst15|inst81~q  $ (((\inst15|inst82~q  & ((\inst11|inst~q ))) # (!\inst15|inst82~q  & (\inst1|inst~q ))))

	.dataa(\inst15|inst82~q ),
	.datab(\inst1|inst~q ),
	.datac(\inst11|inst~q ),
	.datad(\inst15|inst81~q ),
	.cin(gnd),
	.combout(\inst3|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux16~0 .lut_mask = 16'h1BE4;
defparam \inst3|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux16~1 (
// Equation(s):
// \inst3|Mux16~1_combout  = (\inst3|ALU_Result[12]~61_combout  & (((\inst3|ALU_Result[12]~60_combout )))) # (!\inst3|ALU_Result[12]~61_combout  & ((\inst3|ALU_Result[12]~60_combout  & (\inst3|Add0~0_combout )) # (!\inst3|ALU_Result[12]~60_combout  & 
// ((\inst3|Mux16~0_combout )))))

	.dataa(\inst3|ALU_Result[12]~61_combout ),
	.datab(\inst3|Add0~0_combout ),
	.datac(\inst3|ALU_Result[12]~60_combout ),
	.datad(\inst3|Mux16~0_combout ),
	.cin(gnd),
	.combout(\inst3|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux16~1 .lut_mask = 16'hE5E0;
defparam \inst3|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux16~2 (
// Equation(s):
// \inst3|Mux16~2_combout  = (\inst3|Mux16~1_combout  & (((\inst11|inst~q  & \inst1|inst~q )) # (!\inst3|ALU_Result[12]~61_combout ))) # (!\inst3|Mux16~1_combout  & (\inst3|ALU_Result[12]~61_combout  & ((\inst11|inst~q ) # (\inst1|inst~q ))))

	.dataa(\inst11|inst~q ),
	.datab(\inst1|inst~q ),
	.datac(\inst3|Mux16~1_combout ),
	.datad(\inst3|ALU_Result[12]~61_combout ),
	.cin(gnd),
	.combout(\inst3|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux16~2 .lut_mask = 16'h8EF0;
defparam \inst3|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux0~0 (
// Equation(s):
// \inst3|Mux0~0_combout  = (!\inst15|inst81~q  & !\inst15|inst82~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst15|inst81~q ),
	.datad(\inst15|inst82~q ),
	.cin(gnd),
	.combout(\inst3|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux0~0 .lut_mask = 16'h000F;
defparam \inst3|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[0]~15 (
// Equation(s):
// \inst3|ALU_Result[0]~15_combout  = (\inst15|inst76~q  & ((!\inst3|Mux0~0_combout ))) # (!\inst15|inst76~q  & (\inst3|Mux16~2_combout ))

	.dataa(\inst3|Mux16~2_combout ),
	.datab(\inst3|Mux0~0_combout ),
	.datac(gnd),
	.datad(\inst15|inst76~q ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[0]~15 .lut_mask = 16'h33AA;
defparam \inst3|ALU_Result[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[12]~64 (
// Equation(s):
// \inst3|ALU_Result[12]~64_combout  = (\inst15|inst80~q  & ((\inst15|inst76~q ) # ((!\inst15|inst81~q  & !\inst15|inst82~q ))))

	.dataa(\inst15|inst80~q ),
	.datab(\inst15|inst76~q ),
	.datac(\inst15|inst81~q ),
	.datad(\inst15|inst82~q ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[12]~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[12]~64 .lut_mask = 16'h888A;
defparam \inst3|ALU_Result[12]~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[12]~65 (
// Equation(s):
// \inst3|ALU_Result[12]~65_combout  = ((\inst15|inst81~q  & ((\inst15|inst80~q ) # (!\inst15|inst82~q ))) # (!\inst15|inst81~q  & ((\inst15|inst82~q ) # (!\inst15|inst80~q )))) # (!\inst15|inst76~q )

	.dataa(\inst15|inst76~q ),
	.datab(\inst15|inst81~q ),
	.datac(\inst15|inst82~q ),
	.datad(\inst15|inst80~q ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[12]~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[12]~65 .lut_mask = 16'hFD7F;
defparam \inst3|ALU_Result[12]~65 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|ALU_Result[0] (
	.clk(\Clock~input_o ),
	.d(\inst3|ALU_Result[0]~15_combout ),
	.asdata(\inst3|Add1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|ALU_Result[12]~64_combout ),
	.ena(\inst3|ALU_Result[12]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|ALU_Result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|ALU_Result[0] .is_wysiwyg = "true";
defparam \inst3|ALU_Result[0] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "MIR.mif";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "Decode_Unit:inst21|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_laa1:auto_generated|ALTSYNCRAM";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 127;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 128;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 28;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 128'h00000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst161|inst5 (
// Equation(s):
// \inst15|inst161|inst5~combout  = (\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [22] & !\inst15|inst161|inst70~q )

	.dataa(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|inst161|inst70~q ),
	.cin(gnd),
	.combout(\inst15|inst161|inst5~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst161|inst5 .lut_mask = 16'h00AA;
defparam \inst15|inst161|inst5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst15|inst25 (
	.clk(\inst15|inst149~combout ),
	.d(\inst15|inst161|inst5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst25 .is_wysiwyg = "true";
defparam \inst15|inst25 .power_up = "low";
// synopsys translate_on

dffeas \inst15|inst84 (
	.clk(\Clock~input_o ),
	.d(\inst15|inst25~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst84~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst84 .is_wysiwyg = "true";
defparam \inst15|inst84 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .init_file = "MIR.mif";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "Decode_Unit:inst21|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_laa1:auto_generated|ALTSYNCRAM";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 127;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 128;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 28;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 128'h00000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst161|inst6 (
// Equation(s):
// \inst15|inst161|inst6~combout  = (\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [23] & !\inst15|inst161|inst70~q )

	.dataa(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|inst161|inst70~q ),
	.cin(gnd),
	.combout(\inst15|inst161|inst6~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst161|inst6 .lut_mask = 16'h00AA;
defparam \inst15|inst161|inst6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst15|inst24 (
	.clk(\inst15|inst149~combout ),
	.d(\inst15|inst161|inst6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst24 .is_wysiwyg = "true";
defparam \inst15|inst24 .power_up = "low";
// synopsys translate_on

dffeas \inst15|inst83 (
	.clk(\Clock~input_o ),
	.d(\inst15|inst24~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst83~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst83 .is_wysiwyg = "true";
defparam \inst15|inst83 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst15|$00001|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst4|inst15|$00001|auto_generated|result_node[0]~0_combout  = (!\inst15|inst83~q  & ((\inst15|inst84~q  & (\inst3|ALU_Result [1])) # (!\inst15|inst84~q  & ((\inst3|ALU_Result [0])))))

	.dataa(\inst3|ALU_Result [1]),
	.datab(\inst3|ALU_Result [0]),
	.datac(\inst15|inst84~q ),
	.datad(\inst15|inst83~q ),
	.cin(gnd),
	.combout(\inst4|inst15|$00001|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst15|$00001|auto_generated|result_node[0]~0 .lut_mask = 16'h00AC;
defparam \inst4|inst15|$00001|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst3|inst33 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst15|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode48w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst3|inst33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst3|inst33 .is_wysiwyg = "true";
defparam \inst6|inst3|inst33 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst73|auto_generated|w_anode21w[3] (
// Equation(s):
// \inst6|inst71|inst73|auto_generated|w_anode21w [3] = (\inst15|inst11~q ) # ((\inst15|inst15~q ) # ((\inst15|inst16~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode425w[3]~0_combout )))

	.dataa(\inst15|inst11~q ),
	.datab(\inst15|inst15~q ),
	.datac(\inst15|inst16~q ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode425w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst73|auto_generated|w_anode21w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst73|auto_generated|w_anode21w[3] .lut_mask = 16'hFEFF;
defparam \inst6|inst71|inst73|auto_generated|w_anode21w[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst73|auto_generated|w_anode48w[3]~0 (
// Equation(s):
// \inst6|inst71|inst73|auto_generated|w_anode48w[3]~0_combout  = (\inst15|inst15~q  & (\inst6|inst71|inst73|auto_generated|w_anode425w[3]~0_combout  & (!\inst15|inst11~q  & !\inst15|inst16~q )))

	.dataa(\inst15|inst15~q ),
	.datab(\inst6|inst71|inst73|auto_generated|w_anode425w[3]~0_combout ),
	.datac(\inst15|inst11~q ),
	.datad(\inst15|inst16~q ),
	.cin(gnd),
	.combout(\inst6|inst71|inst73|auto_generated|w_anode48w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst73|auto_generated|w_anode48w[3]~0 .lut_mask = 16'h0008;
defparam \inst6|inst71|inst73|auto_generated|w_anode48w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst~1 (
// Equation(s):
// \inst6|inst71|inst38|inst~1_combout  = (\inst6|inst3|inst33~q  & ((\inst6|inst|inst33~q ) # ((\inst6|inst71|inst73|auto_generated|w_anode21w [3])))) # (!\inst6|inst3|inst33~q  & (!\inst6|inst71|inst73|auto_generated|w_anode48w[3]~0_combout  & 
// ((\inst6|inst|inst33~q ) # (\inst6|inst71|inst73|auto_generated|w_anode21w [3]))))

	.dataa(\inst6|inst3|inst33~q ),
	.datab(\inst6|inst|inst33~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode21w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode48w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst~1 .lut_mask = 16'hA8FC;
defparam \inst6|inst71|inst38|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \FromToW[0]~input (
	.i(FromToW[0]),
	.ibar(gnd),
	.o(\FromToW[0]~input_o ));
// synopsys translate_off
defparam \FromToW[0]~input .bus_hold = "false";
defparam \FromToW[0]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "MIR.mif";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "Decode_Unit:inst21|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_laa1:auto_generated|ALTSYNCRAM";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 127;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 128;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 28;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 128'h00000000000000000000FF0000000000;
// synopsys translate_on

dffeas \inst15|inst17 (
	.clk(\inst15|inst149~combout ),
	.d(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst17 .is_wysiwyg = "true";
defparam \inst15|inst17 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst1|result[0]~15 (
// Equation(s):
// \inst6|inst70|inst1|result[0]~15_combout  = (\inst15|inst17~q  & (\FromToW[0]~input_o )) # (!\inst15|inst17~q  & ((\inst4|inst15|$00001|auto_generated|result_node[0]~0_combout )))

	.dataa(\FromToW[0]~input_o ),
	.datab(\inst4|inst15|$00001|auto_generated|result_node[0]~0_combout ),
	.datac(gnd),
	.datad(\inst15|inst17~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst1|result[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst1|result[0]~15 .lut_mask = 16'hAACC;
defparam \inst6|inst70|inst1|result[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst|auto_generated|w_anode404w[3]~0 (
// Equation(s):
// \inst6|inst70|inst|auto_generated|w_anode404w[3]~0_combout  = (\inst15|inst104~q  & (!\inst15|inst109~q  & (!\inst15|inst105~q  & !\inst15|inst106~q )))

	.dataa(\inst15|inst104~q ),
	.datab(\inst15|inst109~q ),
	.datac(\inst15|inst105~q ),
	.datad(\inst15|inst106~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst|auto_generated|w_anode404w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst|auto_generated|w_anode404w[3]~0 .lut_mask = 16'h0002;
defparam \inst6|inst70|inst|auto_generated|w_anode404w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst3 (
// Equation(s):
// \inst6|inst70|inst3~combout  = (\inst15|inst17~q ) # ((\inst15|inst108~q  & (\inst6|inst70|inst|auto_generated|w_anode404w[3]~0_combout  & !\inst15|inst107~q )))

	.dataa(\inst15|inst17~q ),
	.datab(\inst15|inst108~q ),
	.datac(\inst6|inst70|inst|auto_generated|w_anode404w[3]~0_combout ),
	.datad(\inst15|inst107~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst3~combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst3 .lut_mask = 16'hAAEA;
defparam \inst6|inst70|inst3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst1|inst33 (
	.clk(\Clock~input_o ),
	.d(\inst6|inst70|inst1|result[0]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst1|inst33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst1|inst33 .is_wysiwyg = "true";
defparam \inst6|inst1|inst33 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst|auto_generated|w_anode404w[3]~1 (
// Equation(s):
// \inst6|inst70|inst|auto_generated|w_anode404w[3]~1_combout  = (\inst6|inst70|inst|auto_generated|w_anode404w[3]~0_combout  & (!\inst15|inst107~q  & !\inst15|inst108~q ))

	.dataa(\inst6|inst70|inst|auto_generated|w_anode404w[3]~0_combout ),
	.datab(gnd),
	.datac(\inst15|inst107~q ),
	.datad(\inst15|inst108~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst|auto_generated|w_anode404w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst|auto_generated|w_anode404w[3]~1 .lut_mask = 16'h000A;
defparam \inst6|inst70|inst|auto_generated|w_anode404w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst65|inst33 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst15|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode404w[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst65|inst33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst65|inst33 .is_wysiwyg = "true";
defparam \inst6|inst65|inst33 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst73|auto_generated|w_anode404w[3]~0 (
// Equation(s):
// \inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout  = (\inst15|inst11~q  & (\inst6|inst71|inst73|auto_generated|w_anode425w[3]~0_combout  & (!\inst15|inst15~q  & !\inst15|inst16~q )))

	.dataa(\inst15|inst11~q ),
	.datab(\inst6|inst71|inst73|auto_generated|w_anode425w[3]~0_combout ),
	.datac(\inst15|inst15~q ),
	.datad(\inst15|inst16~q ),
	.cin(gnd),
	.combout(\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst73|auto_generated|w_anode404w[3]~0 .lut_mask = 16'h0008;
defparam \inst6|inst71|inst73|auto_generated|w_anode404w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst73|auto_generated|w_anode425w[3]~1 (
// Equation(s):
// \inst6|inst71|inst73|auto_generated|w_anode425w[3]~1_combout  = (\inst15|inst11~q  & (\inst15|inst15~q  & (\inst6|inst71|inst73|auto_generated|w_anode425w[3]~0_combout  & !\inst15|inst16~q )))

	.dataa(\inst15|inst11~q ),
	.datab(\inst15|inst15~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode425w[3]~0_combout ),
	.datad(\inst15|inst16~q ),
	.cin(gnd),
	.combout(\inst6|inst71|inst73|auto_generated|w_anode425w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst73|auto_generated|w_anode425w[3]~1 .lut_mask = 16'h0080;
defparam \inst6|inst71|inst73|auto_generated|w_anode425w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst~2 (
// Equation(s):
// \inst6|inst71|inst38|inst~2_combout  = (\inst6|inst1|inst33~q  & ((\inst6|inst65|inst33~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout )))) # (!\inst6|inst1|inst33~q  & (!\inst6|inst71|inst73|auto_generated|w_anode425w[3]~1_combout  
// & ((\inst6|inst65|inst33~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout ))))

	.dataa(\inst6|inst1|inst33~q ),
	.datab(\inst6|inst65|inst33~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode425w[3]~1_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst~2 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst73|auto_generated|w_anode38w[1]~0 (
// Equation(s):
// \inst6|inst71|inst73|auto_generated|w_anode38w[1]~0_combout  = (\inst15|inst16~q  & (!\inst15|inst11~q  & (!\inst15|inst12~q  & !\inst15|inst13~q )))

	.dataa(\inst15|inst16~q ),
	.datab(\inst15|inst11~q ),
	.datac(\inst15|inst12~q ),
	.datad(\inst15|inst13~q ),
	.cin(gnd),
	.combout(\inst6|inst71|inst73|auto_generated|w_anode38w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst73|auto_generated|w_anode38w[1]~0 .lut_mask = 16'h0002;
defparam \inst6|inst71|inst73|auto_generated|w_anode38w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst73|auto_generated|w_anode98w[3] (
// Equation(s):
// \inst6|inst71|inst73|auto_generated|w_anode98w [3] = (\inst15|inst14~q  & (\inst15|inst15~q  & \inst6|inst71|inst73|auto_generated|w_anode38w[1]~0_combout ))

	.dataa(\inst15|inst14~q ),
	.datab(\inst15|inst15~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode38w[1]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|inst71|inst73|auto_generated|w_anode98w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst73|auto_generated|w_anode98w[3] .lut_mask = 16'h8080;
defparam \inst6|inst71|inst73|auto_generated|w_anode98w[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst73|auto_generated|w_anode110w[2]~0 (
// Equation(s):
// \inst6|inst71|inst73|auto_generated|w_anode110w[2]~0_combout  = (\inst15|inst13~q  & (!\inst15|inst11~q  & !\inst15|inst12~q ))

	.dataa(\inst15|inst13~q ),
	.datab(gnd),
	.datac(\inst15|inst11~q ),
	.datad(\inst15|inst12~q ),
	.cin(gnd),
	.combout(\inst6|inst71|inst73|auto_generated|w_anode110w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst73|auto_generated|w_anode110w[2]~0 .lut_mask = 16'h000A;
defparam \inst6|inst71|inst73|auto_generated|w_anode110w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst73|auto_generated|w_anode193w[3] (
// Equation(s):
// \inst6|inst71|inst73|auto_generated|w_anode193w [3] = (\inst15|inst14~q  & (\inst15|inst15~q  & (\inst15|inst16~q  & \inst6|inst71|inst73|auto_generated|w_anode110w[2]~0_combout )))

	.dataa(\inst15|inst14~q ),
	.datab(\inst15|inst15~q ),
	.datac(\inst15|inst16~q ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode110w[2]~0_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst73|auto_generated|w_anode193w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst73|auto_generated|w_anode193w[3] .lut_mask = 16'h8000;
defparam \inst6|inst71|inst73|auto_generated|w_anode193w[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst~3 (
// Equation(s):
// \inst6|inst71|inst38|inst~3_combout  = (\inst6|inst47|inst33~q  & ((\inst6|inst12|inst33~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode98w [3])))) # (!\inst6|inst47|inst33~q  & (!\inst6|inst71|inst73|auto_generated|w_anode193w [3] & 
// ((\inst6|inst12|inst33~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode98w [3]))))

	.dataa(\inst6|inst47|inst33~q ),
	.datab(\inst6|inst12|inst33~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode98w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode193w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst~3 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst73|auto_generated|w_anode163w[3] (
// Equation(s):
// \inst6|inst71|inst73|auto_generated|w_anode163w [3] = (\inst15|inst14~q  & (\inst6|inst71|inst73|auto_generated|w_anode110w[2]~0_combout  & (!\inst15|inst15~q  & !\inst15|inst16~q )))

	.dataa(\inst15|inst14~q ),
	.datab(\inst6|inst71|inst73|auto_generated|w_anode110w[2]~0_combout ),
	.datac(\inst15|inst15~q ),
	.datad(\inst15|inst16~q ),
	.cin(gnd),
	.combout(\inst6|inst71|inst73|auto_generated|w_anode163w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst73|auto_generated|w_anode163w[3] .lut_mask = 16'h0008;
defparam \inst6|inst71|inst73|auto_generated|w_anode163w[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst73|auto_generated|w_anode173w[3] (
// Equation(s):
// \inst6|inst71|inst73|auto_generated|w_anode173w [3] = (\inst15|inst14~q  & (\inst15|inst16~q  & (\inst6|inst71|inst73|auto_generated|w_anode110w[2]~0_combout  & !\inst15|inst15~q )))

	.dataa(\inst15|inst14~q ),
	.datab(\inst15|inst16~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode110w[2]~0_combout ),
	.datad(\inst15|inst15~q ),
	.cin(gnd),
	.combout(\inst6|inst71|inst73|auto_generated|w_anode173w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst73|auto_generated|w_anode173w[3] .lut_mask = 16'h0080;
defparam \inst6|inst71|inst73|auto_generated|w_anode173w[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst~4 (
// Equation(s):
// \inst6|inst71|inst38|inst~4_combout  = (\inst6|inst45|inst33~q  & ((\inst6|inst44|inst33~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode163w [3])))) # (!\inst6|inst45|inst33~q  & (!\inst6|inst71|inst73|auto_generated|w_anode173w [3] & 
// ((\inst6|inst44|inst33~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode163w [3]))))

	.dataa(\inst6|inst45|inst33~q ),
	.datab(\inst6|inst44|inst33~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode163w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode173w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst~4 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst~5 (
// Equation(s):
// \inst6|inst71|inst38|inst~5_combout  = (\inst6|inst71|inst38|inst~1_combout  & (\inst6|inst71|inst38|inst~2_combout  & (\inst6|inst71|inst38|inst~3_combout  & \inst6|inst71|inst38|inst~4_combout )))

	.dataa(\inst6|inst71|inst38|inst~1_combout ),
	.datab(\inst6|inst71|inst38|inst~2_combout ),
	.datac(\inst6|inst71|inst38|inst~3_combout ),
	.datad(\inst6|inst71|inst38|inst~4_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst~5 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst73|auto_generated|w_anode143w[3] (
// Equation(s):
// \inst6|inst71|inst73|auto_generated|w_anode143w [3] = (\inst15|inst15~q  & (\inst6|inst71|inst73|auto_generated|w_anode110w[2]~0_combout  & (!\inst15|inst14~q  & !\inst15|inst16~q )))

	.dataa(\inst15|inst15~q ),
	.datab(\inst6|inst71|inst73|auto_generated|w_anode110w[2]~0_combout ),
	.datac(\inst15|inst14~q ),
	.datad(\inst15|inst16~q ),
	.cin(gnd),
	.combout(\inst6|inst71|inst73|auto_generated|w_anode143w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst73|auto_generated|w_anode143w[3] .lut_mask = 16'h0008;
defparam \inst6|inst71|inst73|auto_generated|w_anode143w[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst73|auto_generated|w_anode153w[3] (
// Equation(s):
// \inst6|inst71|inst73|auto_generated|w_anode153w [3] = (\inst15|inst15~q  & (\inst15|inst16~q  & (\inst6|inst71|inst73|auto_generated|w_anode110w[2]~0_combout  & !\inst15|inst14~q )))

	.dataa(\inst15|inst15~q ),
	.datab(\inst15|inst16~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode110w[2]~0_combout ),
	.datad(\inst15|inst14~q ),
	.cin(gnd),
	.combout(\inst6|inst71|inst73|auto_generated|w_anode153w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst73|auto_generated|w_anode153w[3] .lut_mask = 16'h0080;
defparam \inst6|inst71|inst73|auto_generated|w_anode153w[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst~6 (
// Equation(s):
// \inst6|inst71|inst38|inst~6_combout  = (\inst6|inst43|inst33~q  & ((\inst6|inst42|inst33~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode143w [3])))) # (!\inst6|inst43|inst33~q  & (!\inst6|inst71|inst73|auto_generated|w_anode153w [3] & 
// ((\inst6|inst42|inst33~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode143w [3]))))

	.dataa(\inst6|inst43|inst33~q ),
	.datab(\inst6|inst42|inst33~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode143w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode153w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst~6 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst73|auto_generated|w_anode122w[3] (
// Equation(s):
// \inst6|inst71|inst73|auto_generated|w_anode122w [3] = (\inst6|inst71|inst73|auto_generated|w_anode110w[2]~0_combout  & (!\inst15|inst14~q  & (!\inst15|inst15~q  & !\inst15|inst16~q )))

	.dataa(\inst6|inst71|inst73|auto_generated|w_anode110w[2]~0_combout ),
	.datab(\inst15|inst14~q ),
	.datac(\inst15|inst15~q ),
	.datad(\inst15|inst16~q ),
	.cin(gnd),
	.combout(\inst6|inst71|inst73|auto_generated|w_anode122w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst73|auto_generated|w_anode122w[3] .lut_mask = 16'h0002;
defparam \inst6|inst71|inst73|auto_generated|w_anode122w[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst73|auto_generated|w_anode133w[3] (
// Equation(s):
// \inst6|inst71|inst73|auto_generated|w_anode133w [3] = (\inst15|inst16~q  & (\inst6|inst71|inst73|auto_generated|w_anode110w[2]~0_combout  & (!\inst15|inst14~q  & !\inst15|inst15~q )))

	.dataa(\inst15|inst16~q ),
	.datab(\inst6|inst71|inst73|auto_generated|w_anode110w[2]~0_combout ),
	.datac(\inst15|inst14~q ),
	.datad(\inst15|inst15~q ),
	.cin(gnd),
	.combout(\inst6|inst71|inst73|auto_generated|w_anode133w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst73|auto_generated|w_anode133w[3] .lut_mask = 16'h0008;
defparam \inst6|inst71|inst73|auto_generated|w_anode133w[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst~7 (
// Equation(s):
// \inst6|inst71|inst38|inst~7_combout  = (\inst6|inst41|inst33~q  & ((\inst6|inst13|inst33~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode122w [3])))) # (!\inst6|inst41|inst33~q  & (!\inst6|inst71|inst73|auto_generated|w_anode133w [3] & 
// ((\inst6|inst13|inst33~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode122w [3]))))

	.dataa(\inst6|inst41|inst33~q ),
	.datab(\inst6|inst13|inst33~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode122w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode133w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst~7 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst73|auto_generated|w_anode110w[2]~1 (
// Equation(s):
// \inst6|inst71|inst73|auto_generated|w_anode110w[2]~1_combout  = (\inst15|inst12~q  & (!\inst15|inst11~q  & !\inst15|inst13~q ))

	.dataa(\inst15|inst12~q ),
	.datab(gnd),
	.datac(\inst15|inst11~q ),
	.datad(\inst15|inst13~q ),
	.cin(gnd),
	.combout(\inst6|inst71|inst73|auto_generated|w_anode110w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst73|auto_generated|w_anode110w[2]~1 .lut_mask = 16'h000A;
defparam \inst6|inst71|inst73|auto_generated|w_anode110w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst73|auto_generated|w_anode247w[3] (
// Equation(s):
// \inst6|inst71|inst73|auto_generated|w_anode247w [3] = (\inst15|inst15~q  & (\inst15|inst16~q  & (\inst6|inst71|inst73|auto_generated|w_anode110w[2]~1_combout  & !\inst15|inst14~q )))

	.dataa(\inst15|inst15~q ),
	.datab(\inst15|inst16~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode110w[2]~1_combout ),
	.datad(\inst15|inst14~q ),
	.cin(gnd),
	.combout(\inst6|inst71|inst73|auto_generated|w_anode247w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst73|auto_generated|w_anode247w[3] .lut_mask = 16'h0080;
defparam \inst6|inst71|inst73|auto_generated|w_anode247w[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst73|auto_generated|w_anode237w[3] (
// Equation(s):
// \inst6|inst71|inst73|auto_generated|w_anode237w [3] = (\inst15|inst15~q  & (\inst6|inst71|inst73|auto_generated|w_anode110w[2]~1_combout  & (!\inst15|inst14~q  & !\inst15|inst16~q )))

	.dataa(\inst15|inst15~q ),
	.datab(\inst6|inst71|inst73|auto_generated|w_anode110w[2]~1_combout ),
	.datac(\inst15|inst14~q ),
	.datad(\inst15|inst16~q ),
	.cin(gnd),
	.combout(\inst6|inst71|inst73|auto_generated|w_anode237w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst73|auto_generated|w_anode237w[3] .lut_mask = 16'h0008;
defparam \inst6|inst71|inst73|auto_generated|w_anode237w[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst~8 (
// Equation(s):
// \inst6|inst71|inst38|inst~8_combout  = (\inst6|inst51|inst33~q  & ((\inst6|inst52|inst33~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode247w [3])))) # (!\inst6|inst51|inst33~q  & (!\inst6|inst71|inst73|auto_generated|w_anode237w [3] & 
// ((\inst6|inst52|inst33~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode247w [3]))))

	.dataa(\inst6|inst51|inst33~q ),
	.datab(\inst6|inst52|inst33~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode247w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode237w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst~8 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst73|auto_generated|w_anode88w[3]~2 (
// Equation(s):
// \inst6|inst71|inst73|auto_generated|w_anode88w[3]~2_combout  = (!\inst15|inst11~q  & (!\inst15|inst12~q  & (!\inst15|inst13~q  & !\inst15|inst16~q )))

	.dataa(\inst15|inst11~q ),
	.datab(\inst15|inst12~q ),
	.datac(\inst15|inst13~q ),
	.datad(\inst15|inst16~q ),
	.cin(gnd),
	.combout(\inst6|inst71|inst73|auto_generated|w_anode88w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst73|auto_generated|w_anode88w[3]~2 .lut_mask = 16'h0001;
defparam \inst6|inst71|inst73|auto_generated|w_anode88w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst73|auto_generated|w_anode68w[3]~0 (
// Equation(s):
// \inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout  = (\inst15|inst14~q  & (\inst6|inst71|inst73|auto_generated|w_anode88w[3]~2_combout  & !\inst15|inst15~q ))

	.dataa(\inst15|inst14~q ),
	.datab(\inst6|inst71|inst73|auto_generated|w_anode88w[3]~2_combout ),
	.datac(gnd),
	.datad(\inst15|inst15~q ),
	.cin(gnd),
	.combout(\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst73|auto_generated|w_anode68w[3]~0 .lut_mask = 16'h0088;
defparam \inst6|inst71|inst73|auto_generated|w_anode68w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst73|auto_generated|w_anode78w[3] (
// Equation(s):
// \inst6|inst71|inst73|auto_generated|w_anode78w [3] = (\inst15|inst14~q  & (\inst6|inst71|inst73|auto_generated|w_anode38w[1]~0_combout  & !\inst15|inst15~q ))

	.dataa(\inst15|inst14~q ),
	.datab(\inst6|inst71|inst73|auto_generated|w_anode38w[1]~0_combout ),
	.datac(gnd),
	.datad(\inst15|inst15~q ),
	.cin(gnd),
	.combout(\inst6|inst71|inst73|auto_generated|w_anode78w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst73|auto_generated|w_anode78w[3] .lut_mask = 16'h0088;
defparam \inst6|inst71|inst73|auto_generated|w_anode78w[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst~9 (
// Equation(s):
// \inst6|inst71|inst38|inst~9_combout  = (\inst6|inst6|inst33~q  & ((\inst6|inst5|inst33~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout )))) # (!\inst6|inst6|inst33~q  & (!\inst6|inst71|inst73|auto_generated|w_anode78w [3] & 
// ((\inst6|inst5|inst33~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout ))))

	.dataa(\inst6|inst6|inst33~q ),
	.datab(\inst6|inst5|inst33~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode78w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst~9 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst~10 (
// Equation(s):
// \inst6|inst71|inst38|inst~10_combout  = (\inst6|inst71|inst38|inst~6_combout  & (\inst6|inst71|inst38|inst~7_combout  & (\inst6|inst71|inst38|inst~8_combout  & \inst6|inst71|inst38|inst~9_combout )))

	.dataa(\inst6|inst71|inst38|inst~6_combout ),
	.datab(\inst6|inst71|inst38|inst~7_combout ),
	.datac(\inst6|inst71|inst38|inst~8_combout ),
	.datad(\inst6|inst71|inst38|inst~9_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst~10 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst73|auto_generated|w_anode38w[3] (
// Equation(s):
// \inst6|inst71|inst73|auto_generated|w_anode38w [3] = (\inst6|inst71|inst73|auto_generated|w_anode38w[1]~0_combout  & (!\inst15|inst14~q  & !\inst15|inst15~q ))

	.dataa(\inst6|inst71|inst73|auto_generated|w_anode38w[1]~0_combout ),
	.datab(gnd),
	.datac(\inst15|inst14~q ),
	.datad(\inst15|inst15~q ),
	.cin(gnd),
	.combout(\inst6|inst71|inst73|auto_generated|w_anode38w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst73|auto_generated|w_anode38w[3] .lut_mask = 16'h000A;
defparam \inst6|inst71|inst73|auto_generated|w_anode38w[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst73|auto_generated|w_anode58w[3] (
// Equation(s):
// \inst6|inst71|inst73|auto_generated|w_anode58w [3] = (\inst15|inst15~q  & (\inst6|inst71|inst73|auto_generated|w_anode38w[1]~0_combout  & !\inst15|inst14~q ))

	.dataa(\inst15|inst15~q ),
	.datab(\inst6|inst71|inst73|auto_generated|w_anode38w[1]~0_combout ),
	.datac(gnd),
	.datad(\inst15|inst14~q ),
	.cin(gnd),
	.combout(\inst6|inst71|inst73|auto_generated|w_anode58w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst73|auto_generated|w_anode58w[3] .lut_mask = 16'h0088;
defparam \inst6|inst71|inst73|auto_generated|w_anode58w[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst~11 (
// Equation(s):
// \inst6|inst71|inst38|inst~11_combout  = (\inst6|inst4|inst33~q  & ((\inst6|inst2|inst33~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode38w [3])))) # (!\inst6|inst4|inst33~q  & (!\inst6|inst71|inst73|auto_generated|w_anode58w [3] & 
// ((\inst6|inst2|inst33~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode38w [3]))))

	.dataa(\inst6|inst4|inst33~q ),
	.datab(\inst6|inst2|inst33~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode38w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode58w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst~11 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst73|auto_generated|w_anode88w[3]~3 (
// Equation(s):
// \inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout  = (\inst15|inst14~q  & (\inst15|inst15~q  & \inst6|inst71|inst73|auto_generated|w_anode88w[3]~2_combout ))

	.dataa(\inst15|inst14~q ),
	.datab(\inst15|inst15~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode88w[3]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst73|auto_generated|w_anode88w[3]~3 .lut_mask = 16'h8080;
defparam \inst6|inst71|inst73|auto_generated|w_anode88w[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst73|auto_generated|w_anode110w[2]~2 (
// Equation(s):
// \inst6|inst71|inst73|auto_generated|w_anode110w[2]~2_combout  = (\inst15|inst12~q  & (\inst15|inst13~q  & !\inst15|inst11~q ))

	.dataa(\inst15|inst12~q ),
	.datab(\inst15|inst13~q ),
	.datac(gnd),
	.datad(\inst15|inst11~q ),
	.cin(gnd),
	.combout(\inst6|inst71|inst73|auto_generated|w_anode110w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst73|auto_generated|w_anode110w[2]~2 .lut_mask = 16'h0088;
defparam \inst6|inst71|inst73|auto_generated|w_anode110w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst73|auto_generated|w_anode341w[3] (
// Equation(s):
// \inst6|inst71|inst73|auto_generated|w_anode341w [3] = (\inst15|inst15~q  & (\inst15|inst16~q  & (\inst6|inst71|inst73|auto_generated|w_anode110w[2]~2_combout  & !\inst15|inst14~q )))

	.dataa(\inst15|inst15~q ),
	.datab(\inst15|inst16~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode110w[2]~2_combout ),
	.datad(\inst15|inst14~q ),
	.cin(gnd),
	.combout(\inst6|inst71|inst73|auto_generated|w_anode341w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst73|auto_generated|w_anode341w[3] .lut_mask = 16'h0080;
defparam \inst6|inst71|inst73|auto_generated|w_anode341w[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst~12 (
// Equation(s):
// \inst6|inst71|inst38|inst~12_combout  = (\inst6|inst60|inst33~q  & ((\inst6|inst7|inst33~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout )))) # (!\inst6|inst60|inst33~q  & (!\inst6|inst71|inst73|auto_generated|w_anode341w [3] & 
// ((\inst6|inst7|inst33~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout ))))

	.dataa(\inst6|inst60|inst33~q ),
	.datab(\inst6|inst7|inst33~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode341w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst~12 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst|auto_generated|w_anode415w[3]~0 (
// Equation(s):
// \inst6|inst70|inst|auto_generated|w_anode415w[3]~0_combout  = (\inst15|inst104~q  & (\inst6|inst70|inst|auto_generated|w_anode133w[3]~4_combout  & (!\inst15|inst105~q  & !\inst15|inst106~q )))

	.dataa(\inst15|inst104~q ),
	.datab(\inst6|inst70|inst|auto_generated|w_anode133w[3]~4_combout ),
	.datac(\inst15|inst105~q ),
	.datad(\inst15|inst106~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst|auto_generated|w_anode415w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst|auto_generated|w_anode415w[3]~0 .lut_mask = 16'h0008;
defparam \inst6|inst70|inst|auto_generated|w_anode415w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst66|inst33 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst15|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode415w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst66|inst33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst66|inst33 .is_wysiwyg = "true";
defparam \inst6|inst66|inst33 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst73|auto_generated|w_anode415w[3]~0 (
// Equation(s):
// \inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout  = (\inst15|inst11~q  & (\inst15|inst16~q  & (\inst6|inst71|inst73|auto_generated|w_anode425w[3]~0_combout  & !\inst15|inst15~q )))

	.dataa(\inst15|inst11~q ),
	.datab(\inst15|inst16~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode425w[3]~0_combout ),
	.datad(\inst15|inst15~q ),
	.cin(gnd),
	.combout(\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst73|auto_generated|w_anode415w[3]~0 .lut_mask = 16'h0080;
defparam \inst6|inst71|inst73|auto_generated|w_anode415w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst73|auto_generated|w_anode216w[3] (
// Equation(s):
// \inst6|inst71|inst73|auto_generated|w_anode216w [3] = (\inst6|inst71|inst73|auto_generated|w_anode110w[2]~1_combout  & (!\inst15|inst14~q  & (!\inst15|inst15~q  & !\inst15|inst16~q )))

	.dataa(\inst6|inst71|inst73|auto_generated|w_anode110w[2]~1_combout ),
	.datab(\inst15|inst14~q ),
	.datac(\inst15|inst15~q ),
	.datad(\inst15|inst16~q ),
	.cin(gnd),
	.combout(\inst6|inst71|inst73|auto_generated|w_anode216w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst73|auto_generated|w_anode216w[3] .lut_mask = 16'h0002;
defparam \inst6|inst71|inst73|auto_generated|w_anode216w[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst~13 (
// Equation(s):
// \inst6|inst71|inst38|inst~13_combout  = (\inst6|inst49|inst33~q  & ((\inst6|inst66|inst33~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout )))) # (!\inst6|inst49|inst33~q  & (!\inst6|inst71|inst73|auto_generated|w_anode216w [3] & 
// ((\inst6|inst66|inst33~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout ))))

	.dataa(\inst6|inst49|inst33~q ),
	.datab(\inst6|inst66|inst33~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode216w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst~13 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst73|auto_generated|w_anode183w[3] (
// Equation(s):
// \inst6|inst71|inst73|auto_generated|w_anode183w [3] = (\inst15|inst14~q  & (\inst15|inst15~q  & (\inst6|inst71|inst73|auto_generated|w_anode110w[2]~0_combout  & !\inst15|inst16~q )))

	.dataa(\inst15|inst14~q ),
	.datab(\inst15|inst15~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode110w[2]~0_combout ),
	.datad(\inst15|inst16~q ),
	.cin(gnd),
	.combout(\inst6|inst71|inst73|auto_generated|w_anode183w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst73|auto_generated|w_anode183w[3] .lut_mask = 16'h0080;
defparam \inst6|inst71|inst73|auto_generated|w_anode183w[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst73|auto_generated|w_anode227w[3] (
// Equation(s):
// \inst6|inst71|inst73|auto_generated|w_anode227w [3] = (\inst15|inst16~q  & (\inst6|inst71|inst73|auto_generated|w_anode110w[2]~1_combout  & (!\inst15|inst14~q  & !\inst15|inst15~q )))

	.dataa(\inst15|inst16~q ),
	.datab(\inst6|inst71|inst73|auto_generated|w_anode110w[2]~1_combout ),
	.datac(\inst15|inst14~q ),
	.datad(\inst15|inst15~q ),
	.cin(gnd),
	.combout(\inst6|inst71|inst73|auto_generated|w_anode227w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst73|auto_generated|w_anode227w[3] .lut_mask = 16'h0008;
defparam \inst6|inst71|inst73|auto_generated|w_anode227w[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst~14 (
// Equation(s):
// \inst6|inst71|inst38|inst~14_combout  = (\inst6|inst50|inst33~q  & ((\inst6|inst46|inst33~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode183w [3])))) # (!\inst6|inst50|inst33~q  & (!\inst6|inst71|inst73|auto_generated|w_anode227w [3] & 
// ((\inst6|inst46|inst33~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode183w [3]))))

	.dataa(\inst6|inst50|inst33~q ),
	.datab(\inst6|inst46|inst33~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode183w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode227w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst~14 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst~15 (
// Equation(s):
// \inst6|inst71|inst38|inst~15_combout  = (\inst6|inst71|inst38|inst~11_combout  & (\inst6|inst71|inst38|inst~12_combout  & (\inst6|inst71|inst38|inst~13_combout  & \inst6|inst71|inst38|inst~14_combout )))

	.dataa(\inst6|inst71|inst38|inst~11_combout ),
	.datab(\inst6|inst71|inst38|inst~12_combout ),
	.datac(\inst6|inst71|inst38|inst~13_combout ),
	.datad(\inst6|inst71|inst38|inst~14_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst~15 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst73|auto_generated|w_anode321w[3] (
// Equation(s):
// \inst6|inst71|inst73|auto_generated|w_anode321w [3] = (\inst15|inst16~q  & (\inst6|inst71|inst73|auto_generated|w_anode110w[2]~2_combout  & (!\inst15|inst14~q  & !\inst15|inst15~q )))

	.dataa(\inst15|inst16~q ),
	.datab(\inst6|inst71|inst73|auto_generated|w_anode110w[2]~2_combout ),
	.datac(\inst15|inst14~q ),
	.datad(\inst15|inst15~q ),
	.cin(gnd),
	.combout(\inst6|inst71|inst73|auto_generated|w_anode321w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst73|auto_generated|w_anode321w[3] .lut_mask = 16'h0008;
defparam \inst6|inst71|inst73|auto_generated|w_anode321w[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst73|auto_generated|w_anode310w[3] (
// Equation(s):
// \inst6|inst71|inst73|auto_generated|w_anode310w [3] = (\inst6|inst71|inst73|auto_generated|w_anode110w[2]~2_combout  & (!\inst15|inst14~q  & (!\inst15|inst15~q  & !\inst15|inst16~q )))

	.dataa(\inst6|inst71|inst73|auto_generated|w_anode110w[2]~2_combout ),
	.datab(\inst15|inst14~q ),
	.datac(\inst15|inst15~q ),
	.datad(\inst15|inst16~q ),
	.cin(gnd),
	.combout(\inst6|inst71|inst73|auto_generated|w_anode310w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst73|auto_generated|w_anode310w[3] .lut_mask = 16'h0002;
defparam \inst6|inst71|inst73|auto_generated|w_anode310w[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst~16 (
// Equation(s):
// \inst6|inst71|inst38|inst~16_combout  = (\inst6|inst57|inst33~q  & ((\inst6|inst58|inst33~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode321w [3])))) # (!\inst6|inst57|inst33~q  & (!\inst6|inst71|inst73|auto_generated|w_anode310w [3] & 
// ((\inst6|inst58|inst33~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode321w [3]))))

	.dataa(\inst6|inst57|inst33~q ),
	.datab(\inst6|inst58|inst33~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode321w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode310w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst~16 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst73|auto_generated|w_anode287w[3] (
// Equation(s):
// \inst6|inst71|inst73|auto_generated|w_anode287w [3] = (\inst15|inst14~q  & (\inst15|inst15~q  & (\inst15|inst16~q  & \inst6|inst71|inst73|auto_generated|w_anode110w[2]~1_combout )))

	.dataa(\inst15|inst14~q ),
	.datab(\inst15|inst15~q ),
	.datac(\inst15|inst16~q ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode110w[2]~1_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst73|auto_generated|w_anode287w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst73|auto_generated|w_anode287w[3] .lut_mask = 16'h8000;
defparam \inst6|inst71|inst73|auto_generated|w_anode287w[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst73|auto_generated|w_anode277w[3] (
// Equation(s):
// \inst6|inst71|inst73|auto_generated|w_anode277w [3] = (\inst15|inst14~q  & (\inst15|inst15~q  & (\inst6|inst71|inst73|auto_generated|w_anode110w[2]~1_combout  & !\inst15|inst16~q )))

	.dataa(\inst15|inst14~q ),
	.datab(\inst15|inst15~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode110w[2]~1_combout ),
	.datad(\inst15|inst16~q ),
	.cin(gnd),
	.combout(\inst6|inst71|inst73|auto_generated|w_anode277w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst73|auto_generated|w_anode277w[3] .lut_mask = 16'h0080;
defparam \inst6|inst71|inst73|auto_generated|w_anode277w[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst~17 (
// Equation(s):
// \inst6|inst71|inst38|inst~17_combout  = (\inst6|inst55|inst33~q  & ((\inst6|inst56|inst33~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode287w [3])))) # (!\inst6|inst55|inst33~q  & (!\inst6|inst71|inst73|auto_generated|w_anode277w [3] & 
// ((\inst6|inst56|inst33~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode287w [3]))))

	.dataa(\inst6|inst55|inst33~q ),
	.datab(\inst6|inst56|inst33~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode287w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode277w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst~17 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst73|auto_generated|w_anode247w[3]~0 (
// Equation(s):
// \inst6|inst71|inst73|auto_generated|w_anode247w[3]~0_combout  = (\inst15|inst12~q  & (\inst15|inst16~q  & (!\inst15|inst11~q  & !\inst15|inst13~q )))

	.dataa(\inst15|inst12~q ),
	.datab(\inst15|inst16~q ),
	.datac(\inst15|inst11~q ),
	.datad(\inst15|inst13~q ),
	.cin(gnd),
	.combout(\inst6|inst71|inst73|auto_generated|w_anode247w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst73|auto_generated|w_anode247w[3]~0 .lut_mask = 16'h0008;
defparam \inst6|inst71|inst73|auto_generated|w_anode247w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst50|inst~2 (
// Equation(s):
// \inst6|inst71|inst50|inst~2_combout  = ((\inst15|inst15~q ) # ((\inst6|inst54|inst33~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode247w[3]~0_combout ))) # (!\inst15|inst14~q )

	.dataa(\inst15|inst14~q ),
	.datab(\inst15|inst15~q ),
	.datac(\inst6|inst54|inst33~q ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode247w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst50|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst50|inst~2 .lut_mask = 16'hFDFF;
defparam \inst6|inst71|inst50|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst73|auto_generated|w_anode257w[3] (
// Equation(s):
// \inst6|inst71|inst73|auto_generated|w_anode257w [3] = (\inst15|inst14~q  & (\inst6|inst71|inst73|auto_generated|w_anode110w[2]~1_combout  & (!\inst15|inst15~q  & !\inst15|inst16~q )))

	.dataa(\inst15|inst14~q ),
	.datab(\inst6|inst71|inst73|auto_generated|w_anode110w[2]~1_combout ),
	.datac(\inst15|inst15~q ),
	.datad(\inst15|inst16~q ),
	.cin(gnd),
	.combout(\inst6|inst71|inst73|auto_generated|w_anode257w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst73|auto_generated|w_anode257w[3] .lut_mask = 16'h0008;
defparam \inst6|inst71|inst73|auto_generated|w_anode257w[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst73|auto_generated|w_anode331w[3] (
// Equation(s):
// \inst6|inst71|inst73|auto_generated|w_anode331w [3] = (\inst15|inst15~q  & (\inst6|inst71|inst73|auto_generated|w_anode110w[2]~2_combout  & (!\inst15|inst14~q  & !\inst15|inst16~q )))

	.dataa(\inst15|inst15~q ),
	.datab(\inst6|inst71|inst73|auto_generated|w_anode110w[2]~2_combout ),
	.datac(\inst15|inst14~q ),
	.datad(\inst15|inst16~q ),
	.cin(gnd),
	.combout(\inst6|inst71|inst73|auto_generated|w_anode331w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst73|auto_generated|w_anode331w[3] .lut_mask = 16'h0008;
defparam \inst6|inst71|inst73|auto_generated|w_anode331w[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst~18 (
// Equation(s):
// \inst6|inst71|inst38|inst~18_combout  = (\inst6|inst59|inst33~q  & ((\inst6|inst53|inst33~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode257w [3])))) # (!\inst6|inst59|inst33~q  & (!\inst6|inst71|inst73|auto_generated|w_anode331w [3] & 
// ((\inst6|inst53|inst33~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode257w [3]))))

	.dataa(\inst6|inst59|inst33~q ),
	.datab(\inst6|inst53|inst33~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode257w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode331w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst~18 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst~19 (
// Equation(s):
// \inst6|inst71|inst38|inst~19_combout  = (\inst6|inst71|inst38|inst~16_combout  & (\inst6|inst71|inst38|inst~17_combout  & (\inst6|inst71|inst50|inst~2_combout  & \inst6|inst71|inst38|inst~18_combout )))

	.dataa(\inst6|inst71|inst38|inst~16_combout ),
	.datab(\inst6|inst71|inst38|inst~17_combout ),
	.datac(\inst6|inst71|inst50|inst~2_combout ),
	.datad(\inst6|inst71|inst38|inst~18_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst~19 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst~20 (
// Equation(s):
// \inst6|inst71|inst38|inst~20_combout  = (\inst6|inst71|inst38|inst~5_combout  & (\inst6|inst71|inst38|inst~10_combout  & (\inst6|inst71|inst38|inst~15_combout  & \inst6|inst71|inst38|inst~19_combout )))

	.dataa(\inst6|inst71|inst38|inst~5_combout ),
	.datab(\inst6|inst71|inst38|inst~10_combout ),
	.datac(\inst6|inst71|inst38|inst~15_combout ),
	.datad(\inst6|inst71|inst38|inst~19_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst~20 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst~21 (
// Equation(s):
// \inst6|inst71|inst38|inst~21_combout  = (\inst6|inst71|inst38|inst~20_combout ) # (!\inst6|inst71|inst38|inst15~22_combout )

	.dataa(\inst6|inst71|inst38|inst~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|inst71|inst38|inst15~22_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst~21 .lut_mask = 16'hAAFF;
defparam \inst6|inst71|inst38|inst~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|inst (
	.clk(\Clock~input_o ),
	.d(\inst6|inst71|inst38|inst~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|inst .is_wysiwyg = "true";
defparam \inst11|inst .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add1~2 (
// Equation(s):
// \inst3|Add1~2_combout  = (\inst11|inst1~q  & ((\inst1|inst1~q  & (\inst3|Add1~1  & VCC)) # (!\inst1|inst1~q  & (!\inst3|Add1~1 )))) # (!\inst11|inst1~q  & ((\inst1|inst1~q  & (!\inst3|Add1~1 )) # (!\inst1|inst1~q  & ((\inst3|Add1~1 ) # (GND)))))
// \inst3|Add1~3  = CARRY((\inst11|inst1~q  & (!\inst1|inst1~q  & !\inst3|Add1~1 )) # (!\inst11|inst1~q  & ((!\inst3|Add1~1 ) # (!\inst1|inst1~q ))))

	.dataa(\inst11|inst1~q ),
	.datab(\inst1|inst1~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add1~1 ),
	.combout(\inst3|Add1~2_combout ),
	.cout(\inst3|Add1~3 ));
// synopsys translate_off
defparam \inst3|Add1~2 .lut_mask = 16'h9617;
defparam \inst3|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add0~2 (
// Equation(s):
// \inst3|Add0~2_combout  = (\inst3|Add1~2_combout  & (!\inst3|Add0~1 )) # (!\inst3|Add1~2_combout  & ((\inst3|Add0~1 ) # (GND)))
// \inst3|Add0~3  = CARRY((!\inst3|Add0~1 ) # (!\inst3|Add1~2_combout ))

	.dataa(\inst3|Add1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~1 ),
	.combout(\inst3|Add0~2_combout ),
	.cout(\inst3|Add0~3 ));
// synopsys translate_off
defparam \inst3|Add0~2 .lut_mask = 16'h5A5F;
defparam \inst3|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result~86 (
// Equation(s):
// \inst3|ALU_Result~86_combout  = (\inst1|inst1~q ) # (\inst11|inst1~q )

	.dataa(\inst1|inst1~q ),
	.datab(\inst11|inst1~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|ALU_Result~86_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result~86 .lut_mask = 16'hEEEE;
defparam \inst3|ALU_Result~86 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux15~0 (
// Equation(s):
// \inst3|Mux15~0_combout  = \inst15|inst81~q  $ (((\inst15|inst82~q  & ((\inst11|inst1~q ))) # (!\inst15|inst82~q  & (\inst1|inst1~q ))))

	.dataa(\inst15|inst82~q ),
	.datab(\inst1|inst1~q ),
	.datac(\inst11|inst1~q ),
	.datad(\inst15|inst81~q ),
	.cin(gnd),
	.combout(\inst3|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux15~0 .lut_mask = 16'h1BE4;
defparam \inst3|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux15~1 (
// Equation(s):
// \inst3|Mux15~1_combout  = (\inst3|ALU_Result[12]~60_combout  & (((\inst3|ALU_Result[12]~61_combout )))) # (!\inst3|ALU_Result[12]~60_combout  & ((\inst3|ALU_Result[12]~61_combout  & (\inst3|ALU_Result~86_combout )) # (!\inst3|ALU_Result[12]~61_combout  & 
// ((\inst3|Mux15~0_combout )))))

	.dataa(\inst3|ALU_Result[12]~60_combout ),
	.datab(\inst3|ALU_Result~86_combout ),
	.datac(\inst3|ALU_Result[12]~61_combout ),
	.datad(\inst3|Mux15~0_combout ),
	.cin(gnd),
	.combout(\inst3|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux15~1 .lut_mask = 16'hE5E0;
defparam \inst3|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result~87 (
// Equation(s):
// \inst3|ALU_Result~87_combout  = (\inst1|inst1~q  & \inst11|inst1~q )

	.dataa(\inst1|inst1~q ),
	.datab(\inst11|inst1~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|ALU_Result~87_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result~87 .lut_mask = 16'h8888;
defparam \inst3|ALU_Result~87 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux15~2 (
// Equation(s):
// \inst3|Mux15~2_combout  = (\inst3|ALU_Result[12]~60_combout  & ((\inst3|Mux15~1_combout  & ((\inst3|ALU_Result~87_combout ))) # (!\inst3|Mux15~1_combout  & (\inst3|Add0~2_combout )))) # (!\inst3|ALU_Result[12]~60_combout  & (((\inst3|Mux15~1_combout ))))

	.dataa(\inst3|Add0~2_combout ),
	.datab(\inst3|ALU_Result[12]~60_combout ),
	.datac(\inst3|Mux15~1_combout ),
	.datad(\inst3|ALU_Result~87_combout ),
	.cin(gnd),
	.combout(\inst3|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux15~2 .lut_mask = 16'hF838;
defparam \inst3|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[1]~14 (
// Equation(s):
// \inst3|ALU_Result[1]~14_combout  = (\inst15|inst76~q  & ((\inst15|inst81~q ))) # (!\inst15|inst76~q  & (\inst3|Mux15~2_combout ))

	.dataa(\inst3|Mux15~2_combout ),
	.datab(\inst15|inst81~q ),
	.datac(gnd),
	.datad(\inst15|inst76~q ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[1]~14 .lut_mask = 16'hCCAA;
defparam \inst3|ALU_Result[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|ALU_Result[1] (
	.clk(\Clock~input_o ),
	.d(\inst3|ALU_Result[1]~14_combout ),
	.asdata(\inst3|Add1~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|ALU_Result[12]~64_combout ),
	.ena(\inst3|ALU_Result[12]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|ALU_Result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|ALU_Result[1] .is_wysiwyg = "true";
defparam \inst3|ALU_Result[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst14|$00001|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst4|inst14|$00001|auto_generated|result_node[0]~0_combout  = (!\inst15|inst83~q  & ((\inst15|inst84~q  & (\inst3|ALU_Result [2])) # (!\inst15|inst84~q  & ((\inst3|ALU_Result [1])))))

	.dataa(\inst3|ALU_Result [2]),
	.datab(\inst3|ALU_Result [1]),
	.datac(\inst15|inst84~q ),
	.datad(\inst15|inst83~q ),
	.cin(gnd),
	.combout(\inst4|inst14|$00001|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst14|$00001|auto_generated|result_node[0]~0 .lut_mask = 16'h00AC;
defparam \inst4|inst14|$00001|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst14|$00001|auto_generated|result_node[0]~1 (
// Equation(s):
// \inst4|inst14|$00001|auto_generated|result_node[0]~1_combout  = (\inst4|inst14|$00001|auto_generated|result_node[0]~0_combout ) # ((\inst3|ALU_Result [0] & \inst15|inst83~q ))

	.dataa(\inst4|inst14|$00001|auto_generated|result_node[0]~0_combout ),
	.datab(\inst3|ALU_Result [0]),
	.datac(\inst15|inst83~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|inst14|$00001|auto_generated|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst14|$00001|auto_generated|result_node[0]~1 .lut_mask = 16'hEAEA;
defparam \inst4|inst14|$00001|auto_generated|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst3|inst32 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst14|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode48w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst3|inst32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst3|inst32 .is_wysiwyg = "true";
defparam \inst6|inst3|inst32 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst1~1 (
// Equation(s):
// \inst6|inst71|inst38|inst1~1_combout  = (\inst6|inst3|inst32~q  & ((\inst6|inst|inst32~q ) # ((\inst6|inst71|inst73|auto_generated|w_anode21w [3])))) # (!\inst6|inst3|inst32~q  & (!\inst6|inst71|inst73|auto_generated|w_anode48w[3]~0_combout  & 
// ((\inst6|inst|inst32~q ) # (\inst6|inst71|inst73|auto_generated|w_anode21w [3]))))

	.dataa(\inst6|inst3|inst32~q ),
	.datab(\inst6|inst|inst32~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode21w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode48w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst1~1 .lut_mask = 16'hA8FC;
defparam \inst6|inst71|inst38|inst1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \FromToW[1]~input (
	.i(FromToW[1]),
	.ibar(gnd),
	.o(\FromToW[1]~input_o ));
// synopsys translate_off
defparam \FromToW[1]~input .bus_hold = "false";
defparam \FromToW[1]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst1|result[1]~14 (
// Equation(s):
// \inst6|inst70|inst1|result[1]~14_combout  = (\inst15|inst17~q  & (\FromToW[1]~input_o )) # (!\inst15|inst17~q  & ((\inst4|inst14|$00001|auto_generated|result_node[0]~1_combout )))

	.dataa(\FromToW[1]~input_o ),
	.datab(\inst4|inst14|$00001|auto_generated|result_node[0]~1_combout ),
	.datac(gnd),
	.datad(\inst15|inst17~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst1|result[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst1|result[1]~14 .lut_mask = 16'hAACC;
defparam \inst6|inst70|inst1|result[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst1|inst32 (
	.clk(\Clock~input_o ),
	.d(\inst6|inst70|inst1|result[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst1|inst32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst1|inst32 .is_wysiwyg = "true";
defparam \inst6|inst1|inst32 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst65|inst32 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst14|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode404w[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst65|inst32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst65|inst32 .is_wysiwyg = "true";
defparam \inst6|inst65|inst32 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst1~2 (
// Equation(s):
// \inst6|inst71|inst38|inst1~2_combout  = (\inst6|inst1|inst32~q  & ((\inst6|inst65|inst32~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout )))) # (!\inst6|inst1|inst32~q  & (!\inst6|inst71|inst73|auto_generated|w_anode425w[3]~1_combout 
//  & ((\inst6|inst65|inst32~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout ))))

	.dataa(\inst6|inst1|inst32~q ),
	.datab(\inst6|inst65|inst32~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode425w[3]~1_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst1~2 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst1~3 (
// Equation(s):
// \inst6|inst71|inst38|inst1~3_combout  = (\inst6|inst47|inst32~q  & ((\inst6|inst12|inst32~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode98w [3])))) # (!\inst6|inst47|inst32~q  & (!\inst6|inst71|inst73|auto_generated|w_anode193w [3] & 
// ((\inst6|inst12|inst32~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode98w [3]))))

	.dataa(\inst6|inst47|inst32~q ),
	.datab(\inst6|inst12|inst32~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode98w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode193w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst1~3 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst1~4 (
// Equation(s):
// \inst6|inst71|inst38|inst1~4_combout  = (\inst6|inst45|inst32~q  & ((\inst6|inst44|inst32~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode163w [3])))) # (!\inst6|inst45|inst32~q  & (!\inst6|inst71|inst73|auto_generated|w_anode173w [3] & 
// ((\inst6|inst44|inst32~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode163w [3]))))

	.dataa(\inst6|inst45|inst32~q ),
	.datab(\inst6|inst44|inst32~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode163w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode173w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst1~4 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst1~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst1~5 (
// Equation(s):
// \inst6|inst71|inst38|inst1~5_combout  = (\inst6|inst71|inst38|inst1~1_combout  & (\inst6|inst71|inst38|inst1~2_combout  & (\inst6|inst71|inst38|inst1~3_combout  & \inst6|inst71|inst38|inst1~4_combout )))

	.dataa(\inst6|inst71|inst38|inst1~1_combout ),
	.datab(\inst6|inst71|inst38|inst1~2_combout ),
	.datac(\inst6|inst71|inst38|inst1~3_combout ),
	.datad(\inst6|inst71|inst38|inst1~4_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst1~5 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst1~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst1~6 (
// Equation(s):
// \inst6|inst71|inst38|inst1~6_combout  = (\inst6|inst43|inst32~q  & ((\inst6|inst42|inst32~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode143w [3])))) # (!\inst6|inst43|inst32~q  & (!\inst6|inst71|inst73|auto_generated|w_anode153w [3] & 
// ((\inst6|inst42|inst32~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode143w [3]))))

	.dataa(\inst6|inst43|inst32~q ),
	.datab(\inst6|inst42|inst32~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode143w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode153w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst1~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst1~6 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst1~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst1~7 (
// Equation(s):
// \inst6|inst71|inst38|inst1~7_combout  = (\inst6|inst41|inst32~q  & ((\inst6|inst13|inst32~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode122w [3])))) # (!\inst6|inst41|inst32~q  & (!\inst6|inst71|inst73|auto_generated|w_anode133w [3] & 
// ((\inst6|inst13|inst32~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode122w [3]))))

	.dataa(\inst6|inst41|inst32~q ),
	.datab(\inst6|inst13|inst32~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode122w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode133w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst1~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst1~7 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst1~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst1~8 (
// Equation(s):
// \inst6|inst71|inst38|inst1~8_combout  = (\inst6|inst51|inst32~q  & ((\inst6|inst52|inst32~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode247w [3])))) # (!\inst6|inst51|inst32~q  & (!\inst6|inst71|inst73|auto_generated|w_anode237w [3] & 
// ((\inst6|inst52|inst32~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode247w [3]))))

	.dataa(\inst6|inst51|inst32~q ),
	.datab(\inst6|inst52|inst32~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode247w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode237w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst1~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst1~8 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst1~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst1~9 (
// Equation(s):
// \inst6|inst71|inst38|inst1~9_combout  = (\inst6|inst6|inst32~q  & ((\inst6|inst5|inst32~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout )))) # (!\inst6|inst6|inst32~q  & (!\inst6|inst71|inst73|auto_generated|w_anode78w [3] & 
// ((\inst6|inst5|inst32~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout ))))

	.dataa(\inst6|inst6|inst32~q ),
	.datab(\inst6|inst5|inst32~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode78w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst1~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst1~9 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst1~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst1~10 (
// Equation(s):
// \inst6|inst71|inst38|inst1~10_combout  = (\inst6|inst71|inst38|inst1~6_combout  & (\inst6|inst71|inst38|inst1~7_combout  & (\inst6|inst71|inst38|inst1~8_combout  & \inst6|inst71|inst38|inst1~9_combout )))

	.dataa(\inst6|inst71|inst38|inst1~6_combout ),
	.datab(\inst6|inst71|inst38|inst1~7_combout ),
	.datac(\inst6|inst71|inst38|inst1~8_combout ),
	.datad(\inst6|inst71|inst38|inst1~9_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst1~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst1~10 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst1~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst1~11 (
// Equation(s):
// \inst6|inst71|inst38|inst1~11_combout  = (\inst6|inst4|inst32~q  & ((\inst6|inst2|inst32~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode38w [3])))) # (!\inst6|inst4|inst32~q  & (!\inst6|inst71|inst73|auto_generated|w_anode58w [3] & 
// ((\inst6|inst2|inst32~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode38w [3]))))

	.dataa(\inst6|inst4|inst32~q ),
	.datab(\inst6|inst2|inst32~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode38w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode58w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst1~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst1~11 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst1~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst1~12 (
// Equation(s):
// \inst6|inst71|inst38|inst1~12_combout  = (\inst6|inst60|inst32~q  & ((\inst6|inst7|inst32~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout )))) # (!\inst6|inst60|inst32~q  & (!\inst6|inst71|inst73|auto_generated|w_anode341w [3] & 
// ((\inst6|inst7|inst32~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout ))))

	.dataa(\inst6|inst60|inst32~q ),
	.datab(\inst6|inst7|inst32~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode341w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst1~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst1~12 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst1~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst66|inst32 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst14|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode415w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst66|inst32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst66|inst32 .is_wysiwyg = "true";
defparam \inst6|inst66|inst32 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst1~13 (
// Equation(s):
// \inst6|inst71|inst38|inst1~13_combout  = (\inst6|inst49|inst32~q  & ((\inst6|inst66|inst32~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout )))) # (!\inst6|inst49|inst32~q  & (!\inst6|inst71|inst73|auto_generated|w_anode216w [3] & 
// ((\inst6|inst66|inst32~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout ))))

	.dataa(\inst6|inst49|inst32~q ),
	.datab(\inst6|inst66|inst32~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode216w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst1~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst1~13 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst1~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst1~14 (
// Equation(s):
// \inst6|inst71|inst38|inst1~14_combout  = (\inst6|inst50|inst32~q  & ((\inst6|inst46|inst32~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode183w [3])))) # (!\inst6|inst50|inst32~q  & (!\inst6|inst71|inst73|auto_generated|w_anode227w [3] & 
// ((\inst6|inst46|inst32~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode183w [3]))))

	.dataa(\inst6|inst50|inst32~q ),
	.datab(\inst6|inst46|inst32~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode183w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode227w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst1~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst1~14 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst1~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst1~15 (
// Equation(s):
// \inst6|inst71|inst38|inst1~15_combout  = (\inst6|inst71|inst38|inst1~11_combout  & (\inst6|inst71|inst38|inst1~12_combout  & (\inst6|inst71|inst38|inst1~13_combout  & \inst6|inst71|inst38|inst1~14_combout )))

	.dataa(\inst6|inst71|inst38|inst1~11_combout ),
	.datab(\inst6|inst71|inst38|inst1~12_combout ),
	.datac(\inst6|inst71|inst38|inst1~13_combout ),
	.datad(\inst6|inst71|inst38|inst1~14_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst1~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst1~15 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst1~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst1~16 (
// Equation(s):
// \inst6|inst71|inst38|inst1~16_combout  = (\inst6|inst57|inst32~q  & ((\inst6|inst58|inst32~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode321w [3])))) # (!\inst6|inst57|inst32~q  & (!\inst6|inst71|inst73|auto_generated|w_anode310w [3] & 
// ((\inst6|inst58|inst32~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode321w [3]))))

	.dataa(\inst6|inst57|inst32~q ),
	.datab(\inst6|inst58|inst32~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode321w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode310w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst1~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst1~16 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst1~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst1~17 (
// Equation(s):
// \inst6|inst71|inst38|inst1~17_combout  = (\inst6|inst55|inst32~q  & ((\inst6|inst56|inst32~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode287w [3])))) # (!\inst6|inst55|inst32~q  & (!\inst6|inst71|inst73|auto_generated|w_anode277w [3] & 
// ((\inst6|inst56|inst32~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode287w [3]))))

	.dataa(\inst6|inst55|inst32~q ),
	.datab(\inst6|inst56|inst32~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode287w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode277w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst1~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst1~17 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst1~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst73|auto_generated|w_anode257w[3]~0 (
// Equation(s):
// \inst6|inst71|inst73|auto_generated|w_anode257w[3]~0_combout  = (\inst15|inst14~q  & !\inst15|inst15~q )

	.dataa(\inst15|inst14~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|inst15~q ),
	.cin(gnd),
	.combout(\inst6|inst71|inst73|auto_generated|w_anode257w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst73|auto_generated|w_anode257w[3]~0 .lut_mask = 16'h00AA;
defparam \inst6|inst71|inst73|auto_generated|w_anode257w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst50|inst1~0 (
// Equation(s):
// \inst6|inst71|inst50|inst1~0_combout  = (\inst6|inst54|inst32~q ) # (((!\inst6|inst71|inst73|auto_generated|w_anode257w[3]~0_combout ) # (!\inst6|inst71|inst73|auto_generated|w_anode110w[2]~1_combout )) # (!\inst15|inst16~q ))

	.dataa(\inst6|inst54|inst32~q ),
	.datab(\inst15|inst16~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode110w[2]~1_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode257w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst50|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst50|inst1~0 .lut_mask = 16'hBFFF;
defparam \inst6|inst71|inst50|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst1~18 (
// Equation(s):
// \inst6|inst71|inst38|inst1~18_combout  = (\inst6|inst59|inst32~q  & ((\inst6|inst53|inst32~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode257w [3])))) # (!\inst6|inst59|inst32~q  & (!\inst6|inst71|inst73|auto_generated|w_anode331w [3] & 
// ((\inst6|inst53|inst32~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode257w [3]))))

	.dataa(\inst6|inst59|inst32~q ),
	.datab(\inst6|inst53|inst32~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode257w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode331w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst1~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst1~18 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst1~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst1~19 (
// Equation(s):
// \inst6|inst71|inst38|inst1~19_combout  = (\inst6|inst71|inst38|inst1~16_combout  & (\inst6|inst71|inst38|inst1~17_combout  & (\inst6|inst71|inst50|inst1~0_combout  & \inst6|inst71|inst38|inst1~18_combout )))

	.dataa(\inst6|inst71|inst38|inst1~16_combout ),
	.datab(\inst6|inst71|inst38|inst1~17_combout ),
	.datac(\inst6|inst71|inst50|inst1~0_combout ),
	.datad(\inst6|inst71|inst38|inst1~18_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst1~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst1~19 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst1~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst1~20 (
// Equation(s):
// \inst6|inst71|inst38|inst1~20_combout  = (\inst6|inst71|inst38|inst1~5_combout  & (\inst6|inst71|inst38|inst1~10_combout  & (\inst6|inst71|inst38|inst1~15_combout  & \inst6|inst71|inst38|inst1~19_combout )))

	.dataa(\inst6|inst71|inst38|inst1~5_combout ),
	.datab(\inst6|inst71|inst38|inst1~10_combout ),
	.datac(\inst6|inst71|inst38|inst1~15_combout ),
	.datad(\inst6|inst71|inst38|inst1~19_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst1~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst1~20 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst1~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst1~21 (
// Equation(s):
// \inst6|inst71|inst38|inst1~21_combout  = (\inst6|inst71|inst38|inst1~20_combout ) # (!\inst6|inst71|inst38|inst15~22_combout )

	.dataa(\inst6|inst71|inst38|inst1~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|inst71|inst38|inst15~22_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst1~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst1~21 .lut_mask = 16'hAAFF;
defparam \inst6|inst71|inst38|inst1~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|inst1 (
	.clk(\Clock~input_o ),
	.d(\inst6|inst71|inst38|inst1~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|inst1 .is_wysiwyg = "true";
defparam \inst11|inst1 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add1~4 (
// Equation(s):
// \inst3|Add1~4_combout  = ((\inst11|inst2~q  $ (\inst1|inst2~q  $ (!\inst3|Add1~3 )))) # (GND)
// \inst3|Add1~5  = CARRY((\inst11|inst2~q  & ((\inst1|inst2~q ) # (!\inst3|Add1~3 ))) # (!\inst11|inst2~q  & (\inst1|inst2~q  & !\inst3|Add1~3 )))

	.dataa(\inst11|inst2~q ),
	.datab(\inst1|inst2~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add1~3 ),
	.combout(\inst3|Add1~4_combout ),
	.cout(\inst3|Add1~5 ));
// synopsys translate_off
defparam \inst3|Add1~4 .lut_mask = 16'h698E;
defparam \inst3|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add0~4 (
// Equation(s):
// \inst3|Add0~4_combout  = (\inst3|Add1~4_combout  & (\inst3|Add0~3  $ (GND))) # (!\inst3|Add1~4_combout  & (!\inst3|Add0~3  & VCC))
// \inst3|Add0~5  = CARRY((\inst3|Add1~4_combout  & !\inst3|Add0~3 ))

	.dataa(\inst3|Add1~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~3 ),
	.combout(\inst3|Add0~4_combout ),
	.cout(\inst3|Add0~5 ));
// synopsys translate_off
defparam \inst3|Add0~4 .lut_mask = 16'hA50A;
defparam \inst3|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux14~0 (
// Equation(s):
// \inst3|Mux14~0_combout  = \inst15|inst81~q  $ (((\inst15|inst82~q  & ((\inst11|inst2~q ))) # (!\inst15|inst82~q  & (\inst1|inst2~q ))))

	.dataa(\inst15|inst82~q ),
	.datab(\inst1|inst2~q ),
	.datac(\inst11|inst2~q ),
	.datad(\inst15|inst81~q ),
	.cin(gnd),
	.combout(\inst3|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux14~0 .lut_mask = 16'h1BE4;
defparam \inst3|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux14~1 (
// Equation(s):
// \inst3|Mux14~1_combout  = (\inst3|ALU_Result[12]~61_combout  & (((\inst3|ALU_Result[12]~60_combout )))) # (!\inst3|ALU_Result[12]~61_combout  & ((\inst3|ALU_Result[12]~60_combout  & (\inst3|Add0~4_combout )) # (!\inst3|ALU_Result[12]~60_combout  & 
// ((\inst3|Mux14~0_combout )))))

	.dataa(\inst3|ALU_Result[12]~61_combout ),
	.datab(\inst3|Add0~4_combout ),
	.datac(\inst3|ALU_Result[12]~60_combout ),
	.datad(\inst3|Mux14~0_combout ),
	.cin(gnd),
	.combout(\inst3|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux14~1 .lut_mask = 16'hE5E0;
defparam \inst3|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux14~2 (
// Equation(s):
// \inst3|Mux14~2_combout  = (\inst3|Mux14~1_combout  & (((\inst11|inst2~q  & \inst1|inst2~q )) # (!\inst3|ALU_Result[12]~61_combout ))) # (!\inst3|Mux14~1_combout  & (\inst3|ALU_Result[12]~61_combout  & ((\inst11|inst2~q ) # (\inst1|inst2~q ))))

	.dataa(\inst11|inst2~q ),
	.datab(\inst1|inst2~q ),
	.datac(\inst3|Mux14~1_combout ),
	.datad(\inst3|ALU_Result[12]~61_combout ),
	.cin(gnd),
	.combout(\inst3|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux14~2 .lut_mask = 16'h8EF0;
defparam \inst3|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[2]~13 (
// Equation(s):
// \inst3|ALU_Result[2]~13_combout  = (\inst15|inst76~q  & ((\inst15|inst81~q ))) # (!\inst15|inst76~q  & (\inst3|Mux14~2_combout ))

	.dataa(\inst3|Mux14~2_combout ),
	.datab(\inst15|inst81~q ),
	.datac(gnd),
	.datad(\inst15|inst76~q ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[2]~13 .lut_mask = 16'hCCAA;
defparam \inst3|ALU_Result[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|ALU_Result[2] (
	.clk(\Clock~input_o ),
	.d(\inst3|ALU_Result[2]~13_combout ),
	.asdata(\inst3|Add1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|ALU_Result[12]~64_combout ),
	.ena(\inst3|ALU_Result[12]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|ALU_Result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|ALU_Result[2] .is_wysiwyg = "true";
defparam \inst3|ALU_Result[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst13|$00001|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst4|inst13|$00001|auto_generated|result_node[0]~0_combout  = (!\inst15|inst83~q  & ((\inst15|inst84~q  & (\inst3|ALU_Result [3])) # (!\inst15|inst84~q  & ((\inst3|ALU_Result [2])))))

	.dataa(\inst3|ALU_Result [3]),
	.datab(\inst3|ALU_Result [2]),
	.datac(\inst15|inst84~q ),
	.datad(\inst15|inst83~q ),
	.cin(gnd),
	.combout(\inst4|inst13|$00001|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst13|$00001|auto_generated|result_node[0]~0 .lut_mask = 16'h00AC;
defparam \inst4|inst13|$00001|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst13|$00001|auto_generated|result_node[0]~1 (
// Equation(s):
// \inst4|inst13|$00001|auto_generated|result_node[0]~1_combout  = (\inst4|inst13|$00001|auto_generated|result_node[0]~0_combout ) # ((\inst3|ALU_Result [1] & \inst15|inst83~q ))

	.dataa(\inst4|inst13|$00001|auto_generated|result_node[0]~0_combout ),
	.datab(\inst3|ALU_Result [1]),
	.datac(\inst15|inst83~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|inst13|$00001|auto_generated|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst13|$00001|auto_generated|result_node[0]~1 .lut_mask = 16'hEAEA;
defparam \inst4|inst13|$00001|auto_generated|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst3|inst31 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst13|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode48w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst3|inst31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst3|inst31 .is_wysiwyg = "true";
defparam \inst6|inst3|inst31 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst2~1 (
// Equation(s):
// \inst6|inst71|inst38|inst2~1_combout  = (\inst6|inst3|inst31~q  & ((\inst6|inst|inst31~q ) # ((\inst6|inst71|inst73|auto_generated|w_anode21w [3])))) # (!\inst6|inst3|inst31~q  & (!\inst6|inst71|inst73|auto_generated|w_anode48w[3]~0_combout  & 
// ((\inst6|inst|inst31~q ) # (\inst6|inst71|inst73|auto_generated|w_anode21w [3]))))

	.dataa(\inst6|inst3|inst31~q ),
	.datab(\inst6|inst|inst31~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode21w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode48w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst2~1 .lut_mask = 16'hA8FC;
defparam \inst6|inst71|inst38|inst2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \FromToW[2]~input (
	.i(FromToW[2]),
	.ibar(gnd),
	.o(\FromToW[2]~input_o ));
// synopsys translate_off
defparam \FromToW[2]~input .bus_hold = "false";
defparam \FromToW[2]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst1|result[2]~13 (
// Equation(s):
// \inst6|inst70|inst1|result[2]~13_combout  = (\inst15|inst17~q  & (\FromToW[2]~input_o )) # (!\inst15|inst17~q  & ((\inst4|inst13|$00001|auto_generated|result_node[0]~1_combout )))

	.dataa(\FromToW[2]~input_o ),
	.datab(\inst4|inst13|$00001|auto_generated|result_node[0]~1_combout ),
	.datac(gnd),
	.datad(\inst15|inst17~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst1|result[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst1|result[2]~13 .lut_mask = 16'hAACC;
defparam \inst6|inst70|inst1|result[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst1|inst31 (
	.clk(\Clock~input_o ),
	.d(\inst6|inst70|inst1|result[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst1|inst31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst1|inst31 .is_wysiwyg = "true";
defparam \inst6|inst1|inst31 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst65|inst31 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst13|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode404w[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst65|inst31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst65|inst31 .is_wysiwyg = "true";
defparam \inst6|inst65|inst31 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst2~2 (
// Equation(s):
// \inst6|inst71|inst38|inst2~2_combout  = (\inst6|inst1|inst31~q  & ((\inst6|inst65|inst31~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout )))) # (!\inst6|inst1|inst31~q  & (!\inst6|inst71|inst73|auto_generated|w_anode425w[3]~1_combout 
//  & ((\inst6|inst65|inst31~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout ))))

	.dataa(\inst6|inst1|inst31~q ),
	.datab(\inst6|inst65|inst31~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode425w[3]~1_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst2~2 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst2~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst2~3 (
// Equation(s):
// \inst6|inst71|inst38|inst2~3_combout  = (\inst6|inst47|inst31~q  & ((\inst6|inst12|inst31~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode98w [3])))) # (!\inst6|inst47|inst31~q  & (!\inst6|inst71|inst73|auto_generated|w_anode193w [3] & 
// ((\inst6|inst12|inst31~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode98w [3]))))

	.dataa(\inst6|inst47|inst31~q ),
	.datab(\inst6|inst12|inst31~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode98w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode193w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst2~3 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst2~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst2~4 (
// Equation(s):
// \inst6|inst71|inst38|inst2~4_combout  = (\inst6|inst45|inst31~q  & ((\inst6|inst44|inst31~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode163w [3])))) # (!\inst6|inst45|inst31~q  & (!\inst6|inst71|inst73|auto_generated|w_anode173w [3] & 
// ((\inst6|inst44|inst31~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode163w [3]))))

	.dataa(\inst6|inst45|inst31~q ),
	.datab(\inst6|inst44|inst31~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode163w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode173w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst2~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst2~4 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst2~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst2~5 (
// Equation(s):
// \inst6|inst71|inst38|inst2~5_combout  = (\inst6|inst71|inst38|inst2~1_combout  & (\inst6|inst71|inst38|inst2~2_combout  & (\inst6|inst71|inst38|inst2~3_combout  & \inst6|inst71|inst38|inst2~4_combout )))

	.dataa(\inst6|inst71|inst38|inst2~1_combout ),
	.datab(\inst6|inst71|inst38|inst2~2_combout ),
	.datac(\inst6|inst71|inst38|inst2~3_combout ),
	.datad(\inst6|inst71|inst38|inst2~4_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst2~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst2~5 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst2~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst2~6 (
// Equation(s):
// \inst6|inst71|inst38|inst2~6_combout  = (\inst6|inst43|inst31~q  & ((\inst6|inst42|inst31~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode143w [3])))) # (!\inst6|inst43|inst31~q  & (!\inst6|inst71|inst73|auto_generated|w_anode153w [3] & 
// ((\inst6|inst42|inst31~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode143w [3]))))

	.dataa(\inst6|inst43|inst31~q ),
	.datab(\inst6|inst42|inst31~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode143w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode153w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst2~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst2~6 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst2~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst2~7 (
// Equation(s):
// \inst6|inst71|inst38|inst2~7_combout  = (\inst6|inst41|inst31~q  & ((\inst6|inst13|inst31~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode122w [3])))) # (!\inst6|inst41|inst31~q  & (!\inst6|inst71|inst73|auto_generated|w_anode133w [3] & 
// ((\inst6|inst13|inst31~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode122w [3]))))

	.dataa(\inst6|inst41|inst31~q ),
	.datab(\inst6|inst13|inst31~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode122w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode133w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst2~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst2~7 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst2~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst2~8 (
// Equation(s):
// \inst6|inst71|inst38|inst2~8_combout  = (\inst6|inst51|inst31~q  & ((\inst6|inst52|inst31~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode247w [3])))) # (!\inst6|inst51|inst31~q  & (!\inst6|inst71|inst73|auto_generated|w_anode237w [3] & 
// ((\inst6|inst52|inst31~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode247w [3]))))

	.dataa(\inst6|inst51|inst31~q ),
	.datab(\inst6|inst52|inst31~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode247w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode237w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst2~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst2~8 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst2~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst2~9 (
// Equation(s):
// \inst6|inst71|inst38|inst2~9_combout  = (\inst6|inst6|inst31~q  & ((\inst6|inst5|inst31~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout )))) # (!\inst6|inst6|inst31~q  & (!\inst6|inst71|inst73|auto_generated|w_anode78w [3] & 
// ((\inst6|inst5|inst31~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout ))))

	.dataa(\inst6|inst6|inst31~q ),
	.datab(\inst6|inst5|inst31~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode78w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst2~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst2~9 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst2~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst2~10 (
// Equation(s):
// \inst6|inst71|inst38|inst2~10_combout  = (\inst6|inst71|inst38|inst2~6_combout  & (\inst6|inst71|inst38|inst2~7_combout  & (\inst6|inst71|inst38|inst2~8_combout  & \inst6|inst71|inst38|inst2~9_combout )))

	.dataa(\inst6|inst71|inst38|inst2~6_combout ),
	.datab(\inst6|inst71|inst38|inst2~7_combout ),
	.datac(\inst6|inst71|inst38|inst2~8_combout ),
	.datad(\inst6|inst71|inst38|inst2~9_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst2~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst2~10 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst2~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst2~11 (
// Equation(s):
// \inst6|inst71|inst38|inst2~11_combout  = (\inst6|inst4|inst31~q  & ((\inst6|inst2|inst31~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode38w [3])))) # (!\inst6|inst4|inst31~q  & (!\inst6|inst71|inst73|auto_generated|w_anode58w [3] & 
// ((\inst6|inst2|inst31~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode38w [3]))))

	.dataa(\inst6|inst4|inst31~q ),
	.datab(\inst6|inst2|inst31~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode38w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode58w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst2~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst2~11 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst2~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst2~12 (
// Equation(s):
// \inst6|inst71|inst38|inst2~12_combout  = (\inst6|inst60|inst31~q  & ((\inst6|inst7|inst31~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout )))) # (!\inst6|inst60|inst31~q  & (!\inst6|inst71|inst73|auto_generated|w_anode341w [3] & 
// ((\inst6|inst7|inst31~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout ))))

	.dataa(\inst6|inst60|inst31~q ),
	.datab(\inst6|inst7|inst31~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode341w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst2~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst2~12 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst2~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst66|inst31 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst13|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode415w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst66|inst31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst66|inst31 .is_wysiwyg = "true";
defparam \inst6|inst66|inst31 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst2~13 (
// Equation(s):
// \inst6|inst71|inst38|inst2~13_combout  = (\inst6|inst49|inst31~q  & ((\inst6|inst66|inst31~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout )))) # (!\inst6|inst49|inst31~q  & (!\inst6|inst71|inst73|auto_generated|w_anode216w [3] & 
// ((\inst6|inst66|inst31~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout ))))

	.dataa(\inst6|inst49|inst31~q ),
	.datab(\inst6|inst66|inst31~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode216w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst2~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst2~13 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst2~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst2~14 (
// Equation(s):
// \inst6|inst71|inst38|inst2~14_combout  = (\inst6|inst50|inst31~q  & ((\inst6|inst46|inst31~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode183w [3])))) # (!\inst6|inst50|inst31~q  & (!\inst6|inst71|inst73|auto_generated|w_anode227w [3] & 
// ((\inst6|inst46|inst31~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode183w [3]))))

	.dataa(\inst6|inst50|inst31~q ),
	.datab(\inst6|inst46|inst31~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode183w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode227w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst2~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst2~14 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst2~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst2~15 (
// Equation(s):
// \inst6|inst71|inst38|inst2~15_combout  = (\inst6|inst71|inst38|inst2~11_combout  & (\inst6|inst71|inst38|inst2~12_combout  & (\inst6|inst71|inst38|inst2~13_combout  & \inst6|inst71|inst38|inst2~14_combout )))

	.dataa(\inst6|inst71|inst38|inst2~11_combout ),
	.datab(\inst6|inst71|inst38|inst2~12_combout ),
	.datac(\inst6|inst71|inst38|inst2~13_combout ),
	.datad(\inst6|inst71|inst38|inst2~14_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst2~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst2~15 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst2~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst2~16 (
// Equation(s):
// \inst6|inst71|inst38|inst2~16_combout  = (\inst6|inst57|inst31~q  & ((\inst6|inst58|inst31~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode321w [3])))) # (!\inst6|inst57|inst31~q  & (!\inst6|inst71|inst73|auto_generated|w_anode310w [3] & 
// ((\inst6|inst58|inst31~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode321w [3]))))

	.dataa(\inst6|inst57|inst31~q ),
	.datab(\inst6|inst58|inst31~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode321w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode310w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst2~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst2~16 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst2~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst2~17 (
// Equation(s):
// \inst6|inst71|inst38|inst2~17_combout  = (\inst6|inst55|inst31~q  & ((\inst6|inst56|inst31~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode287w [3])))) # (!\inst6|inst55|inst31~q  & (!\inst6|inst71|inst73|auto_generated|w_anode277w [3] & 
// ((\inst6|inst56|inst31~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode287w [3]))))

	.dataa(\inst6|inst55|inst31~q ),
	.datab(\inst6|inst56|inst31~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode287w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode277w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst2~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst2~17 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst2~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst50|inst2~2 (
// Equation(s):
// \inst6|inst71|inst50|inst2~2_combout  = ((\inst15|inst15~q ) # ((\inst6|inst54|inst31~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode247w[3]~0_combout ))) # (!\inst15|inst14~q )

	.dataa(\inst15|inst14~q ),
	.datab(\inst15|inst15~q ),
	.datac(\inst6|inst54|inst31~q ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode247w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst50|inst2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst50|inst2~2 .lut_mask = 16'hFDFF;
defparam \inst6|inst71|inst50|inst2~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst2~18 (
// Equation(s):
// \inst6|inst71|inst38|inst2~18_combout  = (\inst6|inst59|inst31~q  & ((\inst6|inst53|inst31~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode257w [3])))) # (!\inst6|inst59|inst31~q  & (!\inst6|inst71|inst73|auto_generated|w_anode331w [3] & 
// ((\inst6|inst53|inst31~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode257w [3]))))

	.dataa(\inst6|inst59|inst31~q ),
	.datab(\inst6|inst53|inst31~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode257w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode331w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst2~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst2~18 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst2~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst2~19 (
// Equation(s):
// \inst6|inst71|inst38|inst2~19_combout  = (\inst6|inst71|inst38|inst2~16_combout  & (\inst6|inst71|inst38|inst2~17_combout  & (\inst6|inst71|inst50|inst2~2_combout  & \inst6|inst71|inst38|inst2~18_combout )))

	.dataa(\inst6|inst71|inst38|inst2~16_combout ),
	.datab(\inst6|inst71|inst38|inst2~17_combout ),
	.datac(\inst6|inst71|inst50|inst2~2_combout ),
	.datad(\inst6|inst71|inst38|inst2~18_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst2~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst2~19 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst2~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst2~20 (
// Equation(s):
// \inst6|inst71|inst38|inst2~20_combout  = (\inst6|inst71|inst38|inst2~5_combout  & (\inst6|inst71|inst38|inst2~10_combout  & (\inst6|inst71|inst38|inst2~15_combout  & \inst6|inst71|inst38|inst2~19_combout )))

	.dataa(\inst6|inst71|inst38|inst2~5_combout ),
	.datab(\inst6|inst71|inst38|inst2~10_combout ),
	.datac(\inst6|inst71|inst38|inst2~15_combout ),
	.datad(\inst6|inst71|inst38|inst2~19_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst2~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst2~20 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst2~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst2~21 (
// Equation(s):
// \inst6|inst71|inst38|inst2~21_combout  = (\inst6|inst71|inst38|inst2~20_combout ) # (!\inst6|inst71|inst38|inst15~22_combout )

	.dataa(\inst6|inst71|inst38|inst2~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|inst71|inst38|inst15~22_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst2~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst2~21 .lut_mask = 16'hAAFF;
defparam \inst6|inst71|inst38|inst2~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|inst2 (
	.clk(\Clock~input_o ),
	.d(\inst6|inst71|inst38|inst2~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|inst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|inst2 .is_wysiwyg = "true";
defparam \inst11|inst2 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add1~6 (
// Equation(s):
// \inst3|Add1~6_combout  = (\inst11|inst3~q  & ((\inst1|inst3~q  & (\inst3|Add1~5  & VCC)) # (!\inst1|inst3~q  & (!\inst3|Add1~5 )))) # (!\inst11|inst3~q  & ((\inst1|inst3~q  & (!\inst3|Add1~5 )) # (!\inst1|inst3~q  & ((\inst3|Add1~5 ) # (GND)))))
// \inst3|Add1~7  = CARRY((\inst11|inst3~q  & (!\inst1|inst3~q  & !\inst3|Add1~5 )) # (!\inst11|inst3~q  & ((!\inst3|Add1~5 ) # (!\inst1|inst3~q ))))

	.dataa(\inst11|inst3~q ),
	.datab(\inst1|inst3~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add1~5 ),
	.combout(\inst3|Add1~6_combout ),
	.cout(\inst3|Add1~7 ));
// synopsys translate_off
defparam \inst3|Add1~6 .lut_mask = 16'h9617;
defparam \inst3|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add0~6 (
// Equation(s):
// \inst3|Add0~6_combout  = (\inst3|Add1~6_combout  & (!\inst3|Add0~5 )) # (!\inst3|Add1~6_combout  & ((\inst3|Add0~5 ) # (GND)))
// \inst3|Add0~7  = CARRY((!\inst3|Add0~5 ) # (!\inst3|Add1~6_combout ))

	.dataa(\inst3|Add1~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~5 ),
	.combout(\inst3|Add0~6_combout ),
	.cout(\inst3|Add0~7 ));
// synopsys translate_off
defparam \inst3|Add0~6 .lut_mask = 16'h5A5F;
defparam \inst3|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result~84 (
// Equation(s):
// \inst3|ALU_Result~84_combout  = (\inst1|inst3~q ) # (\inst11|inst3~q )

	.dataa(\inst1|inst3~q ),
	.datab(\inst11|inst3~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|ALU_Result~84_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result~84 .lut_mask = 16'hEEEE;
defparam \inst3|ALU_Result~84 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux13~0 (
// Equation(s):
// \inst3|Mux13~0_combout  = \inst15|inst81~q  $ (((\inst15|inst82~q  & ((\inst11|inst3~q ))) # (!\inst15|inst82~q  & (\inst1|inst3~q ))))

	.dataa(\inst15|inst82~q ),
	.datab(\inst1|inst3~q ),
	.datac(\inst11|inst3~q ),
	.datad(\inst15|inst81~q ),
	.cin(gnd),
	.combout(\inst3|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux13~0 .lut_mask = 16'h1BE4;
defparam \inst3|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux13~1 (
// Equation(s):
// \inst3|Mux13~1_combout  = (\inst3|ALU_Result[12]~60_combout  & (((\inst3|ALU_Result[12]~61_combout )))) # (!\inst3|ALU_Result[12]~60_combout  & ((\inst3|ALU_Result[12]~61_combout  & (\inst3|ALU_Result~84_combout )) # (!\inst3|ALU_Result[12]~61_combout  & 
// ((\inst3|Mux13~0_combout )))))

	.dataa(\inst3|ALU_Result[12]~60_combout ),
	.datab(\inst3|ALU_Result~84_combout ),
	.datac(\inst3|ALU_Result[12]~61_combout ),
	.datad(\inst3|Mux13~0_combout ),
	.cin(gnd),
	.combout(\inst3|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux13~1 .lut_mask = 16'hE5E0;
defparam \inst3|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result~85 (
// Equation(s):
// \inst3|ALU_Result~85_combout  = (\inst1|inst3~q  & \inst11|inst3~q )

	.dataa(\inst1|inst3~q ),
	.datab(\inst11|inst3~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|ALU_Result~85_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result~85 .lut_mask = 16'h8888;
defparam \inst3|ALU_Result~85 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux13~2 (
// Equation(s):
// \inst3|Mux13~2_combout  = (\inst3|ALU_Result[12]~60_combout  & ((\inst3|Mux13~1_combout  & ((\inst3|ALU_Result~85_combout ))) # (!\inst3|Mux13~1_combout  & (\inst3|Add0~6_combout )))) # (!\inst3|ALU_Result[12]~60_combout  & (((\inst3|Mux13~1_combout ))))

	.dataa(\inst3|Add0~6_combout ),
	.datab(\inst3|ALU_Result[12]~60_combout ),
	.datac(\inst3|Mux13~1_combout ),
	.datad(\inst3|ALU_Result~85_combout ),
	.cin(gnd),
	.combout(\inst3|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux13~2 .lut_mask = 16'hF838;
defparam \inst3|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[3]~12 (
// Equation(s):
// \inst3|ALU_Result[3]~12_combout  = (\inst15|inst76~q  & ((\inst15|inst81~q ))) # (!\inst15|inst76~q  & (\inst3|Mux13~2_combout ))

	.dataa(\inst3|Mux13~2_combout ),
	.datab(\inst15|inst81~q ),
	.datac(gnd),
	.datad(\inst15|inst76~q ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[3]~12 .lut_mask = 16'hCCAA;
defparam \inst3|ALU_Result[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|ALU_Result[3] (
	.clk(\Clock~input_o ),
	.d(\inst3|ALU_Result[3]~12_combout ),
	.asdata(\inst3|Add1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|ALU_Result[12]~64_combout ),
	.ena(\inst3|ALU_Result[12]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|ALU_Result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|ALU_Result[3] .is_wysiwyg = "true";
defparam \inst3|ALU_Result[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst12|$00001|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst4|inst12|$00001|auto_generated|result_node[0]~0_combout  = (!\inst15|inst83~q  & ((\inst15|inst84~q  & (\inst3|ALU_Result [4])) # (!\inst15|inst84~q  & ((\inst3|ALU_Result [3])))))

	.dataa(\inst3|ALU_Result [4]),
	.datab(\inst3|ALU_Result [3]),
	.datac(\inst15|inst84~q ),
	.datad(\inst15|inst83~q ),
	.cin(gnd),
	.combout(\inst4|inst12|$00001|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst12|$00001|auto_generated|result_node[0]~0 .lut_mask = 16'h00AC;
defparam \inst4|inst12|$00001|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst12|$00001|auto_generated|result_node[0]~1 (
// Equation(s):
// \inst4|inst12|$00001|auto_generated|result_node[0]~1_combout  = (\inst4|inst12|$00001|auto_generated|result_node[0]~0_combout ) # ((\inst3|ALU_Result [2] & \inst15|inst83~q ))

	.dataa(\inst4|inst12|$00001|auto_generated|result_node[0]~0_combout ),
	.datab(\inst3|ALU_Result [2]),
	.datac(\inst15|inst83~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|inst12|$00001|auto_generated|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst12|$00001|auto_generated|result_node[0]~1 .lut_mask = 16'hEAEA;
defparam \inst4|inst12|$00001|auto_generated|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst3|inst30 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst12|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode48w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst3|inst30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst3|inst30 .is_wysiwyg = "true";
defparam \inst6|inst3|inst30 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst3~1 (
// Equation(s):
// \inst6|inst71|inst38|inst3~1_combout  = (\inst6|inst3|inst30~q  & ((\inst6|inst|inst30~q ) # ((\inst6|inst71|inst73|auto_generated|w_anode21w [3])))) # (!\inst6|inst3|inst30~q  & (!\inst6|inst71|inst73|auto_generated|w_anode48w[3]~0_combout  & 
// ((\inst6|inst|inst30~q ) # (\inst6|inst71|inst73|auto_generated|w_anode21w [3]))))

	.dataa(\inst6|inst3|inst30~q ),
	.datab(\inst6|inst|inst30~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode21w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode48w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst3~1 .lut_mask = 16'hA8FC;
defparam \inst6|inst71|inst38|inst3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \FromToW[3]~input (
	.i(FromToW[3]),
	.ibar(gnd),
	.o(\FromToW[3]~input_o ));
// synopsys translate_off
defparam \FromToW[3]~input .bus_hold = "false";
defparam \FromToW[3]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst1|result[3]~12 (
// Equation(s):
// \inst6|inst70|inst1|result[3]~12_combout  = (\inst15|inst17~q  & (\FromToW[3]~input_o )) # (!\inst15|inst17~q  & ((\inst4|inst12|$00001|auto_generated|result_node[0]~1_combout )))

	.dataa(\FromToW[3]~input_o ),
	.datab(\inst4|inst12|$00001|auto_generated|result_node[0]~1_combout ),
	.datac(gnd),
	.datad(\inst15|inst17~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst1|result[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst1|result[3]~12 .lut_mask = 16'hAACC;
defparam \inst6|inst70|inst1|result[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst1|inst30 (
	.clk(\Clock~input_o ),
	.d(\inst6|inst70|inst1|result[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst1|inst30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst1|inst30 .is_wysiwyg = "true";
defparam \inst6|inst1|inst30 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst65|inst30 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst12|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode404w[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst65|inst30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst65|inst30 .is_wysiwyg = "true";
defparam \inst6|inst65|inst30 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst3~2 (
// Equation(s):
// \inst6|inst71|inst38|inst3~2_combout  = (\inst6|inst1|inst30~q  & ((\inst6|inst65|inst30~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout )))) # (!\inst6|inst1|inst30~q  & (!\inst6|inst71|inst73|auto_generated|w_anode425w[3]~1_combout 
//  & ((\inst6|inst65|inst30~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout ))))

	.dataa(\inst6|inst1|inst30~q ),
	.datab(\inst6|inst65|inst30~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode425w[3]~1_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst3~2 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst3~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst3~3 (
// Equation(s):
// \inst6|inst71|inst38|inst3~3_combout  = (\inst6|inst47|inst30~q  & ((\inst6|inst12|inst30~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode98w [3])))) # (!\inst6|inst47|inst30~q  & (!\inst6|inst71|inst73|auto_generated|w_anode193w [3] & 
// ((\inst6|inst12|inst30~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode98w [3]))))

	.dataa(\inst6|inst47|inst30~q ),
	.datab(\inst6|inst12|inst30~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode98w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode193w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst3~3 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst3~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst3~4 (
// Equation(s):
// \inst6|inst71|inst38|inst3~4_combout  = (\inst6|inst45|inst30~q  & ((\inst6|inst44|inst30~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode163w [3])))) # (!\inst6|inst45|inst30~q  & (!\inst6|inst71|inst73|auto_generated|w_anode173w [3] & 
// ((\inst6|inst44|inst30~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode163w [3]))))

	.dataa(\inst6|inst45|inst30~q ),
	.datab(\inst6|inst44|inst30~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode163w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode173w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst3~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst3~4 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst3~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst3~5 (
// Equation(s):
// \inst6|inst71|inst38|inst3~5_combout  = (\inst6|inst71|inst38|inst3~1_combout  & (\inst6|inst71|inst38|inst3~2_combout  & (\inst6|inst71|inst38|inst3~3_combout  & \inst6|inst71|inst38|inst3~4_combout )))

	.dataa(\inst6|inst71|inst38|inst3~1_combout ),
	.datab(\inst6|inst71|inst38|inst3~2_combout ),
	.datac(\inst6|inst71|inst38|inst3~3_combout ),
	.datad(\inst6|inst71|inst38|inst3~4_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst3~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst3~5 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst3~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst3~6 (
// Equation(s):
// \inst6|inst71|inst38|inst3~6_combout  = (\inst6|inst43|inst30~q  & ((\inst6|inst42|inst30~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode143w [3])))) # (!\inst6|inst43|inst30~q  & (!\inst6|inst71|inst73|auto_generated|w_anode153w [3] & 
// ((\inst6|inst42|inst30~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode143w [3]))))

	.dataa(\inst6|inst43|inst30~q ),
	.datab(\inst6|inst42|inst30~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode143w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode153w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst3~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst3~6 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst3~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst3~7 (
// Equation(s):
// \inst6|inst71|inst38|inst3~7_combout  = (\inst6|inst41|inst30~q  & ((\inst6|inst13|inst30~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode122w [3])))) # (!\inst6|inst41|inst30~q  & (!\inst6|inst71|inst73|auto_generated|w_anode133w [3] & 
// ((\inst6|inst13|inst30~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode122w [3]))))

	.dataa(\inst6|inst41|inst30~q ),
	.datab(\inst6|inst13|inst30~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode122w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode133w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst3~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst3~7 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst3~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst3~8 (
// Equation(s):
// \inst6|inst71|inst38|inst3~8_combout  = (\inst6|inst51|inst30~q  & ((\inst6|inst52|inst30~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode247w [3])))) # (!\inst6|inst51|inst30~q  & (!\inst6|inst71|inst73|auto_generated|w_anode237w [3] & 
// ((\inst6|inst52|inst30~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode247w [3]))))

	.dataa(\inst6|inst51|inst30~q ),
	.datab(\inst6|inst52|inst30~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode247w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode237w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst3~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst3~8 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst3~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst3~9 (
// Equation(s):
// \inst6|inst71|inst38|inst3~9_combout  = (\inst6|inst6|inst30~q  & ((\inst6|inst5|inst30~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout )))) # (!\inst6|inst6|inst30~q  & (!\inst6|inst71|inst73|auto_generated|w_anode78w [3] & 
// ((\inst6|inst5|inst30~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout ))))

	.dataa(\inst6|inst6|inst30~q ),
	.datab(\inst6|inst5|inst30~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode78w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst3~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst3~9 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst3~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst3~10 (
// Equation(s):
// \inst6|inst71|inst38|inst3~10_combout  = (\inst6|inst71|inst38|inst3~6_combout  & (\inst6|inst71|inst38|inst3~7_combout  & (\inst6|inst71|inst38|inst3~8_combout  & \inst6|inst71|inst38|inst3~9_combout )))

	.dataa(\inst6|inst71|inst38|inst3~6_combout ),
	.datab(\inst6|inst71|inst38|inst3~7_combout ),
	.datac(\inst6|inst71|inst38|inst3~8_combout ),
	.datad(\inst6|inst71|inst38|inst3~9_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst3~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst3~10 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst3~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst3~11 (
// Equation(s):
// \inst6|inst71|inst38|inst3~11_combout  = (\inst6|inst4|inst30~q  & ((\inst6|inst2|inst30~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode38w [3])))) # (!\inst6|inst4|inst30~q  & (!\inst6|inst71|inst73|auto_generated|w_anode58w [3] & 
// ((\inst6|inst2|inst30~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode38w [3]))))

	.dataa(\inst6|inst4|inst30~q ),
	.datab(\inst6|inst2|inst30~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode38w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode58w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst3~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst3~11 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst3~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst3~12 (
// Equation(s):
// \inst6|inst71|inst38|inst3~12_combout  = (\inst6|inst60|inst30~q  & ((\inst6|inst7|inst30~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout )))) # (!\inst6|inst60|inst30~q  & (!\inst6|inst71|inst73|auto_generated|w_anode341w [3] & 
// ((\inst6|inst7|inst30~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout ))))

	.dataa(\inst6|inst60|inst30~q ),
	.datab(\inst6|inst7|inst30~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode341w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst3~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst3~12 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst3~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst66|inst30 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst12|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode415w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst66|inst30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst66|inst30 .is_wysiwyg = "true";
defparam \inst6|inst66|inst30 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst3~13 (
// Equation(s):
// \inst6|inst71|inst38|inst3~13_combout  = (\inst6|inst49|inst30~q  & ((\inst6|inst66|inst30~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout )))) # (!\inst6|inst49|inst30~q  & (!\inst6|inst71|inst73|auto_generated|w_anode216w [3] & 
// ((\inst6|inst66|inst30~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout ))))

	.dataa(\inst6|inst49|inst30~q ),
	.datab(\inst6|inst66|inst30~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode216w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst3~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst3~13 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst3~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst3~14 (
// Equation(s):
// \inst6|inst71|inst38|inst3~14_combout  = (\inst6|inst50|inst30~q  & ((\inst6|inst46|inst30~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode183w [3])))) # (!\inst6|inst50|inst30~q  & (!\inst6|inst71|inst73|auto_generated|w_anode227w [3] & 
// ((\inst6|inst46|inst30~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode183w [3]))))

	.dataa(\inst6|inst50|inst30~q ),
	.datab(\inst6|inst46|inst30~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode183w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode227w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst3~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst3~14 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst3~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst3~15 (
// Equation(s):
// \inst6|inst71|inst38|inst3~15_combout  = (\inst6|inst71|inst38|inst3~11_combout  & (\inst6|inst71|inst38|inst3~12_combout  & (\inst6|inst71|inst38|inst3~13_combout  & \inst6|inst71|inst38|inst3~14_combout )))

	.dataa(\inst6|inst71|inst38|inst3~11_combout ),
	.datab(\inst6|inst71|inst38|inst3~12_combout ),
	.datac(\inst6|inst71|inst38|inst3~13_combout ),
	.datad(\inst6|inst71|inst38|inst3~14_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst3~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst3~15 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst3~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst3~16 (
// Equation(s):
// \inst6|inst71|inst38|inst3~16_combout  = (\inst6|inst57|inst30~q  & ((\inst6|inst58|inst30~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode321w [3])))) # (!\inst6|inst57|inst30~q  & (!\inst6|inst71|inst73|auto_generated|w_anode310w [3] & 
// ((\inst6|inst58|inst30~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode321w [3]))))

	.dataa(\inst6|inst57|inst30~q ),
	.datab(\inst6|inst58|inst30~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode321w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode310w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst3~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst3~16 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst3~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst3~17 (
// Equation(s):
// \inst6|inst71|inst38|inst3~17_combout  = (\inst6|inst55|inst30~q  & ((\inst6|inst56|inst30~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode287w [3])))) # (!\inst6|inst55|inst30~q  & (!\inst6|inst71|inst73|auto_generated|w_anode277w [3] & 
// ((\inst6|inst56|inst30~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode287w [3]))))

	.dataa(\inst6|inst55|inst30~q ),
	.datab(\inst6|inst56|inst30~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode287w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode277w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst3~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst3~17 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst3~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst50|inst3~2 (
// Equation(s):
// \inst6|inst71|inst50|inst3~2_combout  = ((\inst15|inst15~q ) # ((\inst6|inst54|inst30~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode247w[3]~0_combout ))) # (!\inst15|inst14~q )

	.dataa(\inst15|inst14~q ),
	.datab(\inst15|inst15~q ),
	.datac(\inst6|inst54|inst30~q ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode247w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst50|inst3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst50|inst3~2 .lut_mask = 16'hFDFF;
defparam \inst6|inst71|inst50|inst3~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst3~18 (
// Equation(s):
// \inst6|inst71|inst38|inst3~18_combout  = (\inst6|inst59|inst30~q  & ((\inst6|inst53|inst30~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode257w [3])))) # (!\inst6|inst59|inst30~q  & (!\inst6|inst71|inst73|auto_generated|w_anode331w [3] & 
// ((\inst6|inst53|inst30~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode257w [3]))))

	.dataa(\inst6|inst59|inst30~q ),
	.datab(\inst6|inst53|inst30~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode257w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode331w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst3~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst3~18 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst3~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst3~19 (
// Equation(s):
// \inst6|inst71|inst38|inst3~19_combout  = (\inst6|inst71|inst38|inst3~16_combout  & (\inst6|inst71|inst38|inst3~17_combout  & (\inst6|inst71|inst50|inst3~2_combout  & \inst6|inst71|inst38|inst3~18_combout )))

	.dataa(\inst6|inst71|inst38|inst3~16_combout ),
	.datab(\inst6|inst71|inst38|inst3~17_combout ),
	.datac(\inst6|inst71|inst50|inst3~2_combout ),
	.datad(\inst6|inst71|inst38|inst3~18_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst3~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst3~19 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst3~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst3~20 (
// Equation(s):
// \inst6|inst71|inst38|inst3~20_combout  = (\inst6|inst71|inst38|inst3~5_combout  & (\inst6|inst71|inst38|inst3~10_combout  & (\inst6|inst71|inst38|inst3~15_combout  & \inst6|inst71|inst38|inst3~19_combout )))

	.dataa(\inst6|inst71|inst38|inst3~5_combout ),
	.datab(\inst6|inst71|inst38|inst3~10_combout ),
	.datac(\inst6|inst71|inst38|inst3~15_combout ),
	.datad(\inst6|inst71|inst38|inst3~19_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst3~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst3~20 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst3~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst3~21 (
// Equation(s):
// \inst6|inst71|inst38|inst3~21_combout  = (\inst6|inst71|inst38|inst3~20_combout ) # (!\inst6|inst71|inst38|inst15~22_combout )

	.dataa(\inst6|inst71|inst38|inst3~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|inst71|inst38|inst15~22_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst3~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst3~21 .lut_mask = 16'hAAFF;
defparam \inst6|inst71|inst38|inst3~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|inst3 (
	.clk(\Clock~input_o ),
	.d(\inst6|inst71|inst38|inst3~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|inst3 .is_wysiwyg = "true";
defparam \inst11|inst3 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add1~8 (
// Equation(s):
// \inst3|Add1~8_combout  = ((\inst11|inst4~q  $ (\inst1|inst4~q  $ (!\inst3|Add1~7 )))) # (GND)
// \inst3|Add1~9  = CARRY((\inst11|inst4~q  & ((\inst1|inst4~q ) # (!\inst3|Add1~7 ))) # (!\inst11|inst4~q  & (\inst1|inst4~q  & !\inst3|Add1~7 )))

	.dataa(\inst11|inst4~q ),
	.datab(\inst1|inst4~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add1~7 ),
	.combout(\inst3|Add1~8_combout ),
	.cout(\inst3|Add1~9 ));
// synopsys translate_off
defparam \inst3|Add1~8 .lut_mask = 16'h698E;
defparam \inst3|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add0~8 (
// Equation(s):
// \inst3|Add0~8_combout  = (\inst3|Add1~8_combout  & (\inst3|Add0~7  $ (GND))) # (!\inst3|Add1~8_combout  & (!\inst3|Add0~7  & VCC))
// \inst3|Add0~9  = CARRY((\inst3|Add1~8_combout  & !\inst3|Add0~7 ))

	.dataa(\inst3|Add1~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~7 ),
	.combout(\inst3|Add0~8_combout ),
	.cout(\inst3|Add0~9 ));
// synopsys translate_off
defparam \inst3|Add0~8 .lut_mask = 16'hA50A;
defparam \inst3|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux12~5 (
// Equation(s):
// \inst3|Mux12~5_combout  = (\inst15|inst80~q  & ((\inst3|Add0~8_combout ) # ((!\inst15|inst82~q  & \inst15|inst81~q )))) # (!\inst15|inst80~q  & (((\inst15|inst81~q ))))

	.dataa(\inst15|inst80~q ),
	.datab(\inst15|inst82~q ),
	.datac(\inst15|inst81~q ),
	.datad(\inst3|Add0~8_combout ),
	.cin(gnd),
	.combout(\inst3|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux12~5 .lut_mask = 16'hFA70;
defparam \inst3|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux12~2 (
// Equation(s):
// \inst3|Mux12~2_combout  = (\inst15|inst82~q  & (\inst1|inst4~q  & (\inst11|inst4~q  $ (!\inst3|ALU_Result[12]~60_combout )))) # (!\inst15|inst82~q  & (\inst11|inst4~q  & (\inst1|inst4~q  $ (!\inst3|ALU_Result[12]~60_combout ))))

	.dataa(\inst11|inst4~q ),
	.datab(\inst1|inst4~q ),
	.datac(\inst15|inst82~q ),
	.datad(\inst3|ALU_Result[12]~60_combout ),
	.cin(gnd),
	.combout(\inst3|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux12~2 .lut_mask = 16'h8842;
defparam \inst3|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux12~3 (
// Equation(s):
// \inst3|Mux12~3_combout  = (!\inst3|ALU_Result[12]~60_combout  & ((\inst15|inst82~q  & (\inst11|inst4~q )) # (!\inst15|inst82~q  & ((\inst1|inst4~q )))))

	.dataa(\inst11|inst4~q ),
	.datab(\inst1|inst4~q ),
	.datac(\inst15|inst82~q ),
	.datad(\inst3|ALU_Result[12]~60_combout ),
	.cin(gnd),
	.combout(\inst3|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux12~3 .lut_mask = 16'h00AC;
defparam \inst3|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux12~4 (
// Equation(s):
// \inst3|Mux12~4_combout  = (\inst3|ALU_Result[12]~61_combout  & ((\inst3|Mux12~2_combout  $ (\inst3|Mux12~3_combout )))) # (!\inst3|ALU_Result[12]~61_combout  & (\inst3|Mux12~5_combout  $ (((!\inst3|Mux12~2_combout  & \inst3|Mux12~3_combout )))))

	.dataa(\inst3|ALU_Result[12]~61_combout ),
	.datab(\inst3|Mux12~5_combout ),
	.datac(\inst3|Mux12~2_combout ),
	.datad(\inst3|Mux12~3_combout ),
	.cin(gnd),
	.combout(\inst3|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux12~4 .lut_mask = 16'h4BE4;
defparam \inst3|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[4]~11 (
// Equation(s):
// \inst3|ALU_Result[4]~11_combout  = (\inst15|inst76~q  & ((\inst15|inst81~q ))) # (!\inst15|inst76~q  & (\inst3|Mux12~4_combout ))

	.dataa(\inst3|Mux12~4_combout ),
	.datab(\inst15|inst81~q ),
	.datac(gnd),
	.datad(\inst15|inst76~q ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[4]~11 .lut_mask = 16'hCCAA;
defparam \inst3|ALU_Result[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|ALU_Result[4] (
	.clk(\Clock~input_o ),
	.d(\inst3|ALU_Result[4]~11_combout ),
	.asdata(\inst3|Add1~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|ALU_Result[12]~64_combout ),
	.ena(\inst3|ALU_Result[12]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|ALU_Result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|ALU_Result[4] .is_wysiwyg = "true";
defparam \inst3|ALU_Result[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst11|$00001|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst4|inst11|$00001|auto_generated|result_node[0]~0_combout  = (!\inst15|inst83~q  & ((\inst15|inst84~q  & (\inst3|ALU_Result [5])) # (!\inst15|inst84~q  & ((\inst3|ALU_Result [4])))))

	.dataa(\inst3|ALU_Result [5]),
	.datab(\inst3|ALU_Result [4]),
	.datac(\inst15|inst84~q ),
	.datad(\inst15|inst83~q ),
	.cin(gnd),
	.combout(\inst4|inst11|$00001|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst11|$00001|auto_generated|result_node[0]~0 .lut_mask = 16'h00AC;
defparam \inst4|inst11|$00001|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst11|$00001|auto_generated|result_node[0]~1 (
// Equation(s):
// \inst4|inst11|$00001|auto_generated|result_node[0]~1_combout  = (\inst4|inst11|$00001|auto_generated|result_node[0]~0_combout ) # ((\inst3|ALU_Result [3] & \inst15|inst83~q ))

	.dataa(\inst4|inst11|$00001|auto_generated|result_node[0]~0_combout ),
	.datab(\inst3|ALU_Result [3]),
	.datac(\inst15|inst83~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|inst11|$00001|auto_generated|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst11|$00001|auto_generated|result_node[0]~1 .lut_mask = 16'hEAEA;
defparam \inst4|inst11|$00001|auto_generated|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst3|inst29 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst11|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode48w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst3|inst29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst3|inst29 .is_wysiwyg = "true";
defparam \inst6|inst3|inst29 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst4~1 (
// Equation(s):
// \inst6|inst71|inst38|inst4~1_combout  = (\inst6|inst3|inst29~q  & ((\inst6|inst|inst29~q ) # ((\inst6|inst71|inst73|auto_generated|w_anode21w [3])))) # (!\inst6|inst3|inst29~q  & (!\inst6|inst71|inst73|auto_generated|w_anode48w[3]~0_combout  & 
// ((\inst6|inst|inst29~q ) # (\inst6|inst71|inst73|auto_generated|w_anode21w [3]))))

	.dataa(\inst6|inst3|inst29~q ),
	.datab(\inst6|inst|inst29~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode21w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode48w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst4~1 .lut_mask = 16'hA8FC;
defparam \inst6|inst71|inst38|inst4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \FromToW[4]~input (
	.i(FromToW[4]),
	.ibar(gnd),
	.o(\FromToW[4]~input_o ));
// synopsys translate_off
defparam \FromToW[4]~input .bus_hold = "false";
defparam \FromToW[4]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst1|result[4]~11 (
// Equation(s):
// \inst6|inst70|inst1|result[4]~11_combout  = (\inst15|inst17~q  & (\FromToW[4]~input_o )) # (!\inst15|inst17~q  & ((\inst4|inst11|$00001|auto_generated|result_node[0]~1_combout )))

	.dataa(\FromToW[4]~input_o ),
	.datab(\inst4|inst11|$00001|auto_generated|result_node[0]~1_combout ),
	.datac(gnd),
	.datad(\inst15|inst17~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst1|result[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst1|result[4]~11 .lut_mask = 16'hAACC;
defparam \inst6|inst70|inst1|result[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst1|inst29 (
	.clk(\Clock~input_o ),
	.d(\inst6|inst70|inst1|result[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst1|inst29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst1|inst29 .is_wysiwyg = "true";
defparam \inst6|inst1|inst29 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst65|inst29 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst11|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode404w[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst65|inst29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst65|inst29 .is_wysiwyg = "true";
defparam \inst6|inst65|inst29 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst4~2 (
// Equation(s):
// \inst6|inst71|inst38|inst4~2_combout  = (\inst6|inst1|inst29~q  & ((\inst6|inst65|inst29~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout )))) # (!\inst6|inst1|inst29~q  & (!\inst6|inst71|inst73|auto_generated|w_anode425w[3]~1_combout 
//  & ((\inst6|inst65|inst29~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout ))))

	.dataa(\inst6|inst1|inst29~q ),
	.datab(\inst6|inst65|inst29~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode425w[3]~1_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst4~2 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst4~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst4~3 (
// Equation(s):
// \inst6|inst71|inst38|inst4~3_combout  = (\inst6|inst47|inst29~q  & ((\inst6|inst12|inst29~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode98w [3])))) # (!\inst6|inst47|inst29~q  & (!\inst6|inst71|inst73|auto_generated|w_anode193w [3] & 
// ((\inst6|inst12|inst29~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode98w [3]))))

	.dataa(\inst6|inst47|inst29~q ),
	.datab(\inst6|inst12|inst29~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode98w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode193w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst4~3 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst4~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst4~4 (
// Equation(s):
// \inst6|inst71|inst38|inst4~4_combout  = (\inst6|inst45|inst29~q  & ((\inst6|inst44|inst29~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode163w [3])))) # (!\inst6|inst45|inst29~q  & (!\inst6|inst71|inst73|auto_generated|w_anode173w [3] & 
// ((\inst6|inst44|inst29~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode163w [3]))))

	.dataa(\inst6|inst45|inst29~q ),
	.datab(\inst6|inst44|inst29~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode163w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode173w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst4~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst4~4 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst4~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst4~5 (
// Equation(s):
// \inst6|inst71|inst38|inst4~5_combout  = (\inst6|inst71|inst38|inst4~1_combout  & (\inst6|inst71|inst38|inst4~2_combout  & (\inst6|inst71|inst38|inst4~3_combout  & \inst6|inst71|inst38|inst4~4_combout )))

	.dataa(\inst6|inst71|inst38|inst4~1_combout ),
	.datab(\inst6|inst71|inst38|inst4~2_combout ),
	.datac(\inst6|inst71|inst38|inst4~3_combout ),
	.datad(\inst6|inst71|inst38|inst4~4_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst4~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst4~5 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst4~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst4~6 (
// Equation(s):
// \inst6|inst71|inst38|inst4~6_combout  = (\inst6|inst43|inst29~q  & ((\inst6|inst42|inst29~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode143w [3])))) # (!\inst6|inst43|inst29~q  & (!\inst6|inst71|inst73|auto_generated|w_anode153w [3] & 
// ((\inst6|inst42|inst29~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode143w [3]))))

	.dataa(\inst6|inst43|inst29~q ),
	.datab(\inst6|inst42|inst29~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode143w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode153w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst4~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst4~6 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst4~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst4~7 (
// Equation(s):
// \inst6|inst71|inst38|inst4~7_combout  = (\inst6|inst41|inst29~q  & ((\inst6|inst13|inst29~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode122w [3])))) # (!\inst6|inst41|inst29~q  & (!\inst6|inst71|inst73|auto_generated|w_anode133w [3] & 
// ((\inst6|inst13|inst29~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode122w [3]))))

	.dataa(\inst6|inst41|inst29~q ),
	.datab(\inst6|inst13|inst29~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode122w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode133w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst4~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst4~7 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst4~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst4~8 (
// Equation(s):
// \inst6|inst71|inst38|inst4~8_combout  = (\inst6|inst51|inst29~q  & ((\inst6|inst52|inst29~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode247w [3])))) # (!\inst6|inst51|inst29~q  & (!\inst6|inst71|inst73|auto_generated|w_anode237w [3] & 
// ((\inst6|inst52|inst29~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode247w [3]))))

	.dataa(\inst6|inst51|inst29~q ),
	.datab(\inst6|inst52|inst29~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode247w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode237w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst4~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst4~8 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst4~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst4~9 (
// Equation(s):
// \inst6|inst71|inst38|inst4~9_combout  = (\inst6|inst6|inst29~q  & ((\inst6|inst5|inst29~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout )))) # (!\inst6|inst6|inst29~q  & (!\inst6|inst71|inst73|auto_generated|w_anode78w [3] & 
// ((\inst6|inst5|inst29~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout ))))

	.dataa(\inst6|inst6|inst29~q ),
	.datab(\inst6|inst5|inst29~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode78w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst4~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst4~9 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst4~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst4~10 (
// Equation(s):
// \inst6|inst71|inst38|inst4~10_combout  = (\inst6|inst71|inst38|inst4~6_combout  & (\inst6|inst71|inst38|inst4~7_combout  & (\inst6|inst71|inst38|inst4~8_combout  & \inst6|inst71|inst38|inst4~9_combout )))

	.dataa(\inst6|inst71|inst38|inst4~6_combout ),
	.datab(\inst6|inst71|inst38|inst4~7_combout ),
	.datac(\inst6|inst71|inst38|inst4~8_combout ),
	.datad(\inst6|inst71|inst38|inst4~9_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst4~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst4~10 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst4~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst4~11 (
// Equation(s):
// \inst6|inst71|inst38|inst4~11_combout  = (\inst6|inst4|inst29~q  & ((\inst6|inst2|inst29~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode38w [3])))) # (!\inst6|inst4|inst29~q  & (!\inst6|inst71|inst73|auto_generated|w_anode58w [3] & 
// ((\inst6|inst2|inst29~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode38w [3]))))

	.dataa(\inst6|inst4|inst29~q ),
	.datab(\inst6|inst2|inst29~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode38w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode58w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst4~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst4~11 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst4~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst4~12 (
// Equation(s):
// \inst6|inst71|inst38|inst4~12_combout  = (\inst6|inst60|inst29~q  & ((\inst6|inst7|inst29~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout )))) # (!\inst6|inst60|inst29~q  & (!\inst6|inst71|inst73|auto_generated|w_anode341w [3] & 
// ((\inst6|inst7|inst29~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout ))))

	.dataa(\inst6|inst60|inst29~q ),
	.datab(\inst6|inst7|inst29~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode341w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst4~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst4~12 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst4~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst66|inst29 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst11|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode415w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst66|inst29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst66|inst29 .is_wysiwyg = "true";
defparam \inst6|inst66|inst29 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst4~13 (
// Equation(s):
// \inst6|inst71|inst38|inst4~13_combout  = (\inst6|inst49|inst29~q  & ((\inst6|inst66|inst29~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout )))) # (!\inst6|inst49|inst29~q  & (!\inst6|inst71|inst73|auto_generated|w_anode216w [3] & 
// ((\inst6|inst66|inst29~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout ))))

	.dataa(\inst6|inst49|inst29~q ),
	.datab(\inst6|inst66|inst29~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode216w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst4~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst4~13 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst4~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst4~14 (
// Equation(s):
// \inst6|inst71|inst38|inst4~14_combout  = (\inst6|inst50|inst29~q  & ((\inst6|inst46|inst29~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode183w [3])))) # (!\inst6|inst50|inst29~q  & (!\inst6|inst71|inst73|auto_generated|w_anode227w [3] & 
// ((\inst6|inst46|inst29~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode183w [3]))))

	.dataa(\inst6|inst50|inst29~q ),
	.datab(\inst6|inst46|inst29~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode183w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode227w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst4~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst4~14 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst4~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst4~15 (
// Equation(s):
// \inst6|inst71|inst38|inst4~15_combout  = (\inst6|inst71|inst38|inst4~11_combout  & (\inst6|inst71|inst38|inst4~12_combout  & (\inst6|inst71|inst38|inst4~13_combout  & \inst6|inst71|inst38|inst4~14_combout )))

	.dataa(\inst6|inst71|inst38|inst4~11_combout ),
	.datab(\inst6|inst71|inst38|inst4~12_combout ),
	.datac(\inst6|inst71|inst38|inst4~13_combout ),
	.datad(\inst6|inst71|inst38|inst4~14_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst4~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst4~15 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst4~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst4~16 (
// Equation(s):
// \inst6|inst71|inst38|inst4~16_combout  = (\inst6|inst57|inst29~q  & ((\inst6|inst58|inst29~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode321w [3])))) # (!\inst6|inst57|inst29~q  & (!\inst6|inst71|inst73|auto_generated|w_anode310w [3] & 
// ((\inst6|inst58|inst29~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode321w [3]))))

	.dataa(\inst6|inst57|inst29~q ),
	.datab(\inst6|inst58|inst29~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode321w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode310w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst4~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst4~16 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst4~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst4~17 (
// Equation(s):
// \inst6|inst71|inst38|inst4~17_combout  = (\inst6|inst55|inst29~q  & ((\inst6|inst56|inst29~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode287w [3])))) # (!\inst6|inst55|inst29~q  & (!\inst6|inst71|inst73|auto_generated|w_anode277w [3] & 
// ((\inst6|inst56|inst29~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode287w [3]))))

	.dataa(\inst6|inst55|inst29~q ),
	.datab(\inst6|inst56|inst29~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode287w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode277w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst4~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst4~17 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst4~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst50|inst4~0 (
// Equation(s):
// \inst6|inst71|inst50|inst4~0_combout  = (\inst6|inst54|inst29~q ) # (((!\inst6|inst71|inst73|auto_generated|w_anode257w[3]~0_combout ) # (!\inst6|inst71|inst73|auto_generated|w_anode110w[2]~1_combout )) # (!\inst15|inst16~q ))

	.dataa(\inst6|inst54|inst29~q ),
	.datab(\inst15|inst16~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode110w[2]~1_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode257w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst50|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst50|inst4~0 .lut_mask = 16'hBFFF;
defparam \inst6|inst71|inst50|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst4~18 (
// Equation(s):
// \inst6|inst71|inst38|inst4~18_combout  = (\inst6|inst59|inst29~q  & ((\inst6|inst53|inst29~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode257w [3])))) # (!\inst6|inst59|inst29~q  & (!\inst6|inst71|inst73|auto_generated|w_anode331w [3] & 
// ((\inst6|inst53|inst29~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode257w [3]))))

	.dataa(\inst6|inst59|inst29~q ),
	.datab(\inst6|inst53|inst29~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode257w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode331w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst4~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst4~18 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst4~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst4~19 (
// Equation(s):
// \inst6|inst71|inst38|inst4~19_combout  = (\inst6|inst71|inst38|inst4~16_combout  & (\inst6|inst71|inst38|inst4~17_combout  & (\inst6|inst71|inst50|inst4~0_combout  & \inst6|inst71|inst38|inst4~18_combout )))

	.dataa(\inst6|inst71|inst38|inst4~16_combout ),
	.datab(\inst6|inst71|inst38|inst4~17_combout ),
	.datac(\inst6|inst71|inst50|inst4~0_combout ),
	.datad(\inst6|inst71|inst38|inst4~18_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst4~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst4~19 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst4~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst4~20 (
// Equation(s):
// \inst6|inst71|inst38|inst4~20_combout  = (\inst6|inst71|inst38|inst4~5_combout  & (\inst6|inst71|inst38|inst4~10_combout  & (\inst6|inst71|inst38|inst4~15_combout  & \inst6|inst71|inst38|inst4~19_combout )))

	.dataa(\inst6|inst71|inst38|inst4~5_combout ),
	.datab(\inst6|inst71|inst38|inst4~10_combout ),
	.datac(\inst6|inst71|inst38|inst4~15_combout ),
	.datad(\inst6|inst71|inst38|inst4~19_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst4~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst4~20 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst4~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst4~21 (
// Equation(s):
// \inst6|inst71|inst38|inst4~21_combout  = (\inst6|inst71|inst38|inst4~20_combout ) # (!\inst6|inst71|inst38|inst15~22_combout )

	.dataa(\inst6|inst71|inst38|inst4~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|inst71|inst38|inst15~22_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst4~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst4~21 .lut_mask = 16'hAAFF;
defparam \inst6|inst71|inst38|inst4~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|inst4 (
	.clk(\Clock~input_o ),
	.d(\inst6|inst71|inst38|inst4~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|inst4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|inst4 .is_wysiwyg = "true";
defparam \inst11|inst4 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add1~10 (
// Equation(s):
// \inst3|Add1~10_combout  = (\inst11|inst5~q  & ((\inst1|inst5~q  & (\inst3|Add1~9  & VCC)) # (!\inst1|inst5~q  & (!\inst3|Add1~9 )))) # (!\inst11|inst5~q  & ((\inst1|inst5~q  & (!\inst3|Add1~9 )) # (!\inst1|inst5~q  & ((\inst3|Add1~9 ) # (GND)))))
// \inst3|Add1~11  = CARRY((\inst11|inst5~q  & (!\inst1|inst5~q  & !\inst3|Add1~9 )) # (!\inst11|inst5~q  & ((!\inst3|Add1~9 ) # (!\inst1|inst5~q ))))

	.dataa(\inst11|inst5~q ),
	.datab(\inst1|inst5~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add1~9 ),
	.combout(\inst3|Add1~10_combout ),
	.cout(\inst3|Add1~11 ));
// synopsys translate_off
defparam \inst3|Add1~10 .lut_mask = 16'h9617;
defparam \inst3|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add0~10 (
// Equation(s):
// \inst3|Add0~10_combout  = (\inst3|Add1~10_combout  & (!\inst3|Add0~9 )) # (!\inst3|Add1~10_combout  & ((\inst3|Add0~9 ) # (GND)))
// \inst3|Add0~11  = CARRY((!\inst3|Add0~9 ) # (!\inst3|Add1~10_combout ))

	.dataa(\inst3|Add1~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~9 ),
	.combout(\inst3|Add0~10_combout ),
	.cout(\inst3|Add0~11 ));
// synopsys translate_off
defparam \inst3|Add0~10 .lut_mask = 16'h5A5F;
defparam \inst3|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux11~0 (
// Equation(s):
// \inst3|Mux11~0_combout  = \inst15|inst81~q  $ (((\inst15|inst82~q  & ((\inst11|inst5~q ))) # (!\inst15|inst82~q  & (\inst1|inst5~q ))))

	.dataa(\inst15|inst82~q ),
	.datab(\inst1|inst5~q ),
	.datac(\inst11|inst5~q ),
	.datad(\inst15|inst81~q ),
	.cin(gnd),
	.combout(\inst3|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux11~0 .lut_mask = 16'h1BE4;
defparam \inst3|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux11~1 (
// Equation(s):
// \inst3|Mux11~1_combout  = (\inst3|ALU_Result[12]~60_combout  & (((\inst1|inst5~q  & \inst11|inst5~q )) # (!\inst3|ALU_Result[12]~61_combout ))) # (!\inst3|ALU_Result[12]~60_combout  & (\inst3|ALU_Result[12]~61_combout  & ((\inst1|inst5~q ) # 
// (\inst11|inst5~q ))))

	.dataa(\inst3|ALU_Result[12]~60_combout ),
	.datab(\inst3|ALU_Result[12]~61_combout ),
	.datac(\inst1|inst5~q ),
	.datad(\inst11|inst5~q ),
	.cin(gnd),
	.combout(\inst3|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux11~1 .lut_mask = 16'hE662;
defparam \inst3|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux11~2 (
// Equation(s):
// \inst3|Mux11~2_combout  = (\inst3|ALU_Result[12]~61_combout  & (((\inst3|Mux11~1_combout )))) # (!\inst3|ALU_Result[12]~61_combout  & ((\inst3|Mux11~1_combout  & (\inst3|Add0~10_combout )) # (!\inst3|Mux11~1_combout  & ((\inst3|Mux11~0_combout )))))

	.dataa(\inst3|Add0~10_combout ),
	.datab(\inst3|ALU_Result[12]~61_combout ),
	.datac(\inst3|Mux11~0_combout ),
	.datad(\inst3|Mux11~1_combout ),
	.cin(gnd),
	.combout(\inst3|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux11~2 .lut_mask = 16'hEE30;
defparam \inst3|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[5]~10 (
// Equation(s):
// \inst3|ALU_Result[5]~10_combout  = (\inst15|inst76~q  & ((\inst15|inst81~q ))) # (!\inst15|inst76~q  & (\inst3|Mux11~2_combout ))

	.dataa(\inst3|Mux11~2_combout ),
	.datab(\inst15|inst81~q ),
	.datac(gnd),
	.datad(\inst15|inst76~q ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[5]~10 .lut_mask = 16'hCCAA;
defparam \inst3|ALU_Result[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|ALU_Result[5] (
	.clk(\Clock~input_o ),
	.d(\inst3|ALU_Result[5]~10_combout ),
	.asdata(\inst3|Add1~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|ALU_Result[12]~64_combout ),
	.ena(\inst3|ALU_Result[12]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|ALU_Result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|ALU_Result[5] .is_wysiwyg = "true";
defparam \inst3|ALU_Result[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst10|$00001|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst4|inst10|$00001|auto_generated|result_node[0]~0_combout  = (!\inst15|inst83~q  & ((\inst15|inst84~q  & (\inst3|ALU_Result [6])) # (!\inst15|inst84~q  & ((\inst3|ALU_Result [5])))))

	.dataa(\inst3|ALU_Result [6]),
	.datab(\inst3|ALU_Result [5]),
	.datac(\inst15|inst84~q ),
	.datad(\inst15|inst83~q ),
	.cin(gnd),
	.combout(\inst4|inst10|$00001|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst10|$00001|auto_generated|result_node[0]~0 .lut_mask = 16'h00AC;
defparam \inst4|inst10|$00001|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst10|$00001|auto_generated|result_node[0]~1 (
// Equation(s):
// \inst4|inst10|$00001|auto_generated|result_node[0]~1_combout  = (\inst4|inst10|$00001|auto_generated|result_node[0]~0_combout ) # ((\inst3|ALU_Result [4] & \inst15|inst83~q ))

	.dataa(\inst4|inst10|$00001|auto_generated|result_node[0]~0_combout ),
	.datab(\inst3|ALU_Result [4]),
	.datac(\inst15|inst83~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|inst10|$00001|auto_generated|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst10|$00001|auto_generated|result_node[0]~1 .lut_mask = 16'hEAEA;
defparam \inst4|inst10|$00001|auto_generated|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst3|inst28 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst10|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode48w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst3|inst28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst3|inst28 .is_wysiwyg = "true";
defparam \inst6|inst3|inst28 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst5~1 (
// Equation(s):
// \inst6|inst71|inst38|inst5~1_combout  = (\inst6|inst3|inst28~q  & ((\inst6|inst|inst28~q ) # ((\inst6|inst71|inst73|auto_generated|w_anode21w [3])))) # (!\inst6|inst3|inst28~q  & (!\inst6|inst71|inst73|auto_generated|w_anode48w[3]~0_combout  & 
// ((\inst6|inst|inst28~q ) # (\inst6|inst71|inst73|auto_generated|w_anode21w [3]))))

	.dataa(\inst6|inst3|inst28~q ),
	.datab(\inst6|inst|inst28~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode21w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode48w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst5~1 .lut_mask = 16'hA8FC;
defparam \inst6|inst71|inst38|inst5~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \FromToW[5]~input (
	.i(FromToW[5]),
	.ibar(gnd),
	.o(\FromToW[5]~input_o ));
// synopsys translate_off
defparam \FromToW[5]~input .bus_hold = "false";
defparam \FromToW[5]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst1|result[5]~10 (
// Equation(s):
// \inst6|inst70|inst1|result[5]~10_combout  = (\inst15|inst17~q  & (\FromToW[5]~input_o )) # (!\inst15|inst17~q  & ((\inst4|inst10|$00001|auto_generated|result_node[0]~1_combout )))

	.dataa(\FromToW[5]~input_o ),
	.datab(\inst4|inst10|$00001|auto_generated|result_node[0]~1_combout ),
	.datac(gnd),
	.datad(\inst15|inst17~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst1|result[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst1|result[5]~10 .lut_mask = 16'hAACC;
defparam \inst6|inst70|inst1|result[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst1|inst28 (
	.clk(\Clock~input_o ),
	.d(\inst6|inst70|inst1|result[5]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst1|inst28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst1|inst28 .is_wysiwyg = "true";
defparam \inst6|inst1|inst28 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst65|inst28 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst10|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode404w[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst65|inst28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst65|inst28 .is_wysiwyg = "true";
defparam \inst6|inst65|inst28 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst5~2 (
// Equation(s):
// \inst6|inst71|inst38|inst5~2_combout  = (\inst6|inst1|inst28~q  & ((\inst6|inst65|inst28~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout )))) # (!\inst6|inst1|inst28~q  & (!\inst6|inst71|inst73|auto_generated|w_anode425w[3]~1_combout 
//  & ((\inst6|inst65|inst28~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout ))))

	.dataa(\inst6|inst1|inst28~q ),
	.datab(\inst6|inst65|inst28~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode425w[3]~1_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst5~2 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst5~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst5~3 (
// Equation(s):
// \inst6|inst71|inst38|inst5~3_combout  = (\inst6|inst47|inst28~q  & ((\inst6|inst12|inst28~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode98w [3])))) # (!\inst6|inst47|inst28~q  & (!\inst6|inst71|inst73|auto_generated|w_anode193w [3] & 
// ((\inst6|inst12|inst28~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode98w [3]))))

	.dataa(\inst6|inst47|inst28~q ),
	.datab(\inst6|inst12|inst28~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode98w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode193w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst5~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst5~3 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst5~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst5~4 (
// Equation(s):
// \inst6|inst71|inst38|inst5~4_combout  = (\inst6|inst45|inst28~q  & ((\inst6|inst44|inst28~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode163w [3])))) # (!\inst6|inst45|inst28~q  & (!\inst6|inst71|inst73|auto_generated|w_anode173w [3] & 
// ((\inst6|inst44|inst28~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode163w [3]))))

	.dataa(\inst6|inst45|inst28~q ),
	.datab(\inst6|inst44|inst28~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode163w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode173w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst5~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst5~4 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst5~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst5~5 (
// Equation(s):
// \inst6|inst71|inst38|inst5~5_combout  = (\inst6|inst71|inst38|inst5~1_combout  & (\inst6|inst71|inst38|inst5~2_combout  & (\inst6|inst71|inst38|inst5~3_combout  & \inst6|inst71|inst38|inst5~4_combout )))

	.dataa(\inst6|inst71|inst38|inst5~1_combout ),
	.datab(\inst6|inst71|inst38|inst5~2_combout ),
	.datac(\inst6|inst71|inst38|inst5~3_combout ),
	.datad(\inst6|inst71|inst38|inst5~4_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst5~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst5~5 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst5~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst5~6 (
// Equation(s):
// \inst6|inst71|inst38|inst5~6_combout  = (\inst6|inst43|inst28~q  & ((\inst6|inst42|inst28~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode143w [3])))) # (!\inst6|inst43|inst28~q  & (!\inst6|inst71|inst73|auto_generated|w_anode153w [3] & 
// ((\inst6|inst42|inst28~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode143w [3]))))

	.dataa(\inst6|inst43|inst28~q ),
	.datab(\inst6|inst42|inst28~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode143w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode153w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst5~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst5~6 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst5~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst5~7 (
// Equation(s):
// \inst6|inst71|inst38|inst5~7_combout  = (\inst6|inst41|inst28~q  & ((\inst6|inst13|inst28~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode122w [3])))) # (!\inst6|inst41|inst28~q  & (!\inst6|inst71|inst73|auto_generated|w_anode133w [3] & 
// ((\inst6|inst13|inst28~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode122w [3]))))

	.dataa(\inst6|inst41|inst28~q ),
	.datab(\inst6|inst13|inst28~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode122w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode133w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst5~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst5~7 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst5~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst5~8 (
// Equation(s):
// \inst6|inst71|inst38|inst5~8_combout  = (\inst6|inst51|inst28~q  & ((\inst6|inst52|inst28~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode247w [3])))) # (!\inst6|inst51|inst28~q  & (!\inst6|inst71|inst73|auto_generated|w_anode237w [3] & 
// ((\inst6|inst52|inst28~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode247w [3]))))

	.dataa(\inst6|inst51|inst28~q ),
	.datab(\inst6|inst52|inst28~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode247w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode237w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst5~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst5~8 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst5~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst5~9 (
// Equation(s):
// \inst6|inst71|inst38|inst5~9_combout  = (\inst6|inst6|inst28~q  & ((\inst6|inst5|inst28~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout )))) # (!\inst6|inst6|inst28~q  & (!\inst6|inst71|inst73|auto_generated|w_anode78w [3] & 
// ((\inst6|inst5|inst28~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout ))))

	.dataa(\inst6|inst6|inst28~q ),
	.datab(\inst6|inst5|inst28~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode78w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst5~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst5~9 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst5~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst5~10 (
// Equation(s):
// \inst6|inst71|inst38|inst5~10_combout  = (\inst6|inst71|inst38|inst5~6_combout  & (\inst6|inst71|inst38|inst5~7_combout  & (\inst6|inst71|inst38|inst5~8_combout  & \inst6|inst71|inst38|inst5~9_combout )))

	.dataa(\inst6|inst71|inst38|inst5~6_combout ),
	.datab(\inst6|inst71|inst38|inst5~7_combout ),
	.datac(\inst6|inst71|inst38|inst5~8_combout ),
	.datad(\inst6|inst71|inst38|inst5~9_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst5~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst5~10 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst5~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst5~11 (
// Equation(s):
// \inst6|inst71|inst38|inst5~11_combout  = (\inst6|inst4|inst28~q  & ((\inst6|inst2|inst28~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode38w [3])))) # (!\inst6|inst4|inst28~q  & (!\inst6|inst71|inst73|auto_generated|w_anode58w [3] & 
// ((\inst6|inst2|inst28~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode38w [3]))))

	.dataa(\inst6|inst4|inst28~q ),
	.datab(\inst6|inst2|inst28~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode38w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode58w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst5~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst5~11 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst5~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst5~12 (
// Equation(s):
// \inst6|inst71|inst38|inst5~12_combout  = (\inst6|inst60|inst28~q  & ((\inst6|inst7|inst28~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout )))) # (!\inst6|inst60|inst28~q  & (!\inst6|inst71|inst73|auto_generated|w_anode341w [3] & 
// ((\inst6|inst7|inst28~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout ))))

	.dataa(\inst6|inst60|inst28~q ),
	.datab(\inst6|inst7|inst28~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode341w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst5~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst5~12 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst5~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst66|inst28 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst10|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode415w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst66|inst28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst66|inst28 .is_wysiwyg = "true";
defparam \inst6|inst66|inst28 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst5~13 (
// Equation(s):
// \inst6|inst71|inst38|inst5~13_combout  = (\inst6|inst49|inst28~q  & ((\inst6|inst66|inst28~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout )))) # (!\inst6|inst49|inst28~q  & (!\inst6|inst71|inst73|auto_generated|w_anode216w [3] & 
// ((\inst6|inst66|inst28~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout ))))

	.dataa(\inst6|inst49|inst28~q ),
	.datab(\inst6|inst66|inst28~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode216w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst5~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst5~13 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst5~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst5~14 (
// Equation(s):
// \inst6|inst71|inst38|inst5~14_combout  = (\inst6|inst50|inst28~q  & ((\inst6|inst46|inst28~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode183w [3])))) # (!\inst6|inst50|inst28~q  & (!\inst6|inst71|inst73|auto_generated|w_anode227w [3] & 
// ((\inst6|inst46|inst28~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode183w [3]))))

	.dataa(\inst6|inst50|inst28~q ),
	.datab(\inst6|inst46|inst28~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode183w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode227w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst5~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst5~14 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst5~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst5~15 (
// Equation(s):
// \inst6|inst71|inst38|inst5~15_combout  = (\inst6|inst71|inst38|inst5~11_combout  & (\inst6|inst71|inst38|inst5~12_combout  & (\inst6|inst71|inst38|inst5~13_combout  & \inst6|inst71|inst38|inst5~14_combout )))

	.dataa(\inst6|inst71|inst38|inst5~11_combout ),
	.datab(\inst6|inst71|inst38|inst5~12_combout ),
	.datac(\inst6|inst71|inst38|inst5~13_combout ),
	.datad(\inst6|inst71|inst38|inst5~14_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst5~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst5~15 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst5~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst5~16 (
// Equation(s):
// \inst6|inst71|inst38|inst5~16_combout  = (\inst6|inst57|inst28~q  & ((\inst6|inst58|inst28~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode321w [3])))) # (!\inst6|inst57|inst28~q  & (!\inst6|inst71|inst73|auto_generated|w_anode310w [3] & 
// ((\inst6|inst58|inst28~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode321w [3]))))

	.dataa(\inst6|inst57|inst28~q ),
	.datab(\inst6|inst58|inst28~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode321w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode310w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst5~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst5~16 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst5~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst5~17 (
// Equation(s):
// \inst6|inst71|inst38|inst5~17_combout  = (\inst6|inst55|inst28~q  & ((\inst6|inst56|inst28~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode287w [3])))) # (!\inst6|inst55|inst28~q  & (!\inst6|inst71|inst73|auto_generated|w_anode277w [3] & 
// ((\inst6|inst56|inst28~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode287w [3]))))

	.dataa(\inst6|inst55|inst28~q ),
	.datab(\inst6|inst56|inst28~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode287w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode277w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst5~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst5~17 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst5~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst50|inst5~0 (
// Equation(s):
// \inst6|inst71|inst50|inst5~0_combout  = (\inst6|inst54|inst28~q ) # (((!\inst6|inst71|inst73|auto_generated|w_anode257w[3]~0_combout ) # (!\inst6|inst71|inst73|auto_generated|w_anode110w[2]~1_combout )) # (!\inst15|inst16~q ))

	.dataa(\inst6|inst54|inst28~q ),
	.datab(\inst15|inst16~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode110w[2]~1_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode257w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst50|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst50|inst5~0 .lut_mask = 16'hBFFF;
defparam \inst6|inst71|inst50|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst5~18 (
// Equation(s):
// \inst6|inst71|inst38|inst5~18_combout  = (\inst6|inst59|inst28~q  & ((\inst6|inst53|inst28~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode257w [3])))) # (!\inst6|inst59|inst28~q  & (!\inst6|inst71|inst73|auto_generated|w_anode331w [3] & 
// ((\inst6|inst53|inst28~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode257w [3]))))

	.dataa(\inst6|inst59|inst28~q ),
	.datab(\inst6|inst53|inst28~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode257w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode331w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst5~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst5~18 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst5~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst5~19 (
// Equation(s):
// \inst6|inst71|inst38|inst5~19_combout  = (\inst6|inst71|inst38|inst5~16_combout  & (\inst6|inst71|inst38|inst5~17_combout  & (\inst6|inst71|inst50|inst5~0_combout  & \inst6|inst71|inst38|inst5~18_combout )))

	.dataa(\inst6|inst71|inst38|inst5~16_combout ),
	.datab(\inst6|inst71|inst38|inst5~17_combout ),
	.datac(\inst6|inst71|inst50|inst5~0_combout ),
	.datad(\inst6|inst71|inst38|inst5~18_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst5~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst5~19 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst5~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst5~20 (
// Equation(s):
// \inst6|inst71|inst38|inst5~20_combout  = (\inst6|inst71|inst38|inst5~5_combout  & (\inst6|inst71|inst38|inst5~10_combout  & (\inst6|inst71|inst38|inst5~15_combout  & \inst6|inst71|inst38|inst5~19_combout )))

	.dataa(\inst6|inst71|inst38|inst5~5_combout ),
	.datab(\inst6|inst71|inst38|inst5~10_combout ),
	.datac(\inst6|inst71|inst38|inst5~15_combout ),
	.datad(\inst6|inst71|inst38|inst5~19_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst5~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst5~20 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst5~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst5~21 (
// Equation(s):
// \inst6|inst71|inst38|inst5~21_combout  = (\inst6|inst71|inst38|inst5~20_combout ) # (!\inst6|inst71|inst38|inst15~22_combout )

	.dataa(\inst6|inst71|inst38|inst5~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|inst71|inst38|inst15~22_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst5~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst5~21 .lut_mask = 16'hAAFF;
defparam \inst6|inst71|inst38|inst5~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|inst5 (
	.clk(\Clock~input_o ),
	.d(\inst6|inst71|inst38|inst5~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|inst5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|inst5 .is_wysiwyg = "true";
defparam \inst11|inst5 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add1~12 (
// Equation(s):
// \inst3|Add1~12_combout  = ((\inst11|inst6~q  $ (\inst1|inst6~q  $ (!\inst3|Add1~11 )))) # (GND)
// \inst3|Add1~13  = CARRY((\inst11|inst6~q  & ((\inst1|inst6~q ) # (!\inst3|Add1~11 ))) # (!\inst11|inst6~q  & (\inst1|inst6~q  & !\inst3|Add1~11 )))

	.dataa(\inst11|inst6~q ),
	.datab(\inst1|inst6~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add1~11 ),
	.combout(\inst3|Add1~12_combout ),
	.cout(\inst3|Add1~13 ));
// synopsys translate_off
defparam \inst3|Add1~12 .lut_mask = 16'h698E;
defparam \inst3|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add0~12 (
// Equation(s):
// \inst3|Add0~12_combout  = (\inst3|Add1~12_combout  & (\inst3|Add0~11  $ (GND))) # (!\inst3|Add1~12_combout  & (!\inst3|Add0~11  & VCC))
// \inst3|Add0~13  = CARRY((\inst3|Add1~12_combout  & !\inst3|Add0~11 ))

	.dataa(\inst3|Add1~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~11 ),
	.combout(\inst3|Add0~12_combout ),
	.cout(\inst3|Add0~13 ));
// synopsys translate_off
defparam \inst3|Add0~12 .lut_mask = 16'hA50A;
defparam \inst3|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux10~4 (
// Equation(s):
// \inst3|Mux10~4_combout  = (\inst3|ALU_Result[12]~61_combout  & (\inst11|inst6~q  & (\inst1|inst6~q ))) # (!\inst3|ALU_Result[12]~61_combout  & ((\inst15|inst82~q  & (!\inst11|inst6~q )) # (!\inst15|inst82~q  & ((!\inst1|inst6~q )))))

	.dataa(\inst11|inst6~q ),
	.datab(\inst1|inst6~q ),
	.datac(\inst3|ALU_Result[12]~61_combout ),
	.datad(\inst15|inst82~q ),
	.cin(gnd),
	.combout(\inst3|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux10~4 .lut_mask = 16'h8583;
defparam \inst3|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux10~7 (
// Equation(s):
// \inst3|Mux10~7_combout  = (\inst15|inst80~q  & (((\inst3|Mux10~4_combout ) # (!\inst15|inst81~q )) # (!\inst15|inst82~q ))) # (!\inst15|inst80~q  & ((\inst15|inst81~q  $ (!\inst3|Mux10~4_combout ))))

	.dataa(\inst15|inst80~q ),
	.datab(\inst15|inst82~q ),
	.datac(\inst15|inst81~q ),
	.datad(\inst3|Mux10~4_combout ),
	.cin(gnd),
	.combout(\inst3|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux10~7 .lut_mask = 16'hFA2F;
defparam \inst3|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux10~5 (
// Equation(s):
// \inst3|Mux10~5_combout  = (\inst3|Mux10~7_combout  & ((\inst11|inst6~q ) # ((\inst1|inst6~q ) # (!\inst3|ALU_Result[12]~61_combout ))))

	.dataa(\inst11|inst6~q ),
	.datab(\inst1|inst6~q ),
	.datac(\inst3|ALU_Result[12]~61_combout ),
	.datad(\inst3|Mux10~7_combout ),
	.cin(gnd),
	.combout(\inst3|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux10~5 .lut_mask = 16'hEF00;
defparam \inst3|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux10~6 (
// Equation(s):
// \inst3|Mux10~6_combout  = (\inst3|Mux10~5_combout  & ((\inst3|ALU_Result[12]~61_combout ) # ((\inst3|Add0~12_combout ) # (!\inst3|ALU_Result[12]~60_combout ))))

	.dataa(\inst3|ALU_Result[12]~61_combout ),
	.datab(\inst3|Add0~12_combout ),
	.datac(\inst3|ALU_Result[12]~60_combout ),
	.datad(\inst3|Mux10~5_combout ),
	.cin(gnd),
	.combout(\inst3|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux10~6 .lut_mask = 16'hEF00;
defparam \inst3|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[6]~9 (
// Equation(s):
// \inst3|ALU_Result[6]~9_combout  = (\inst15|inst76~q  & ((\inst15|inst81~q ))) # (!\inst15|inst76~q  & (\inst3|Mux10~6_combout ))

	.dataa(\inst3|Mux10~6_combout ),
	.datab(\inst15|inst81~q ),
	.datac(gnd),
	.datad(\inst15|inst76~q ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[6]~9 .lut_mask = 16'hCCAA;
defparam \inst3|ALU_Result[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|ALU_Result[6] (
	.clk(\Clock~input_o ),
	.d(\inst3|ALU_Result[6]~9_combout ),
	.asdata(\inst3|Add1~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|ALU_Result[12]~64_combout ),
	.ena(\inst3|ALU_Result[12]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|ALU_Result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|ALU_Result[6] .is_wysiwyg = "true";
defparam \inst3|ALU_Result[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst9|$00001|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst4|inst9|$00001|auto_generated|result_node[0]~0_combout  = (!\inst15|inst83~q  & ((\inst15|inst84~q  & (\inst3|ALU_Result [7])) # (!\inst15|inst84~q  & ((\inst3|ALU_Result [6])))))

	.dataa(\inst3|ALU_Result [7]),
	.datab(\inst3|ALU_Result [6]),
	.datac(\inst15|inst84~q ),
	.datad(\inst15|inst83~q ),
	.cin(gnd),
	.combout(\inst4|inst9|$00001|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst9|$00001|auto_generated|result_node[0]~0 .lut_mask = 16'h00AC;
defparam \inst4|inst9|$00001|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst9|$00001|auto_generated|result_node[0]~1 (
// Equation(s):
// \inst4|inst9|$00001|auto_generated|result_node[0]~1_combout  = (\inst4|inst9|$00001|auto_generated|result_node[0]~0_combout ) # ((\inst3|ALU_Result [5] & \inst15|inst83~q ))

	.dataa(\inst4|inst9|$00001|auto_generated|result_node[0]~0_combout ),
	.datab(\inst3|ALU_Result [5]),
	.datac(\inst15|inst83~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|inst9|$00001|auto_generated|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst9|$00001|auto_generated|result_node[0]~1 .lut_mask = 16'hEAEA;
defparam \inst4|inst9|$00001|auto_generated|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst3|inst27 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst9|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode48w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst3|inst27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst3|inst27 .is_wysiwyg = "true";
defparam \inst6|inst3|inst27 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst6~1 (
// Equation(s):
// \inst6|inst71|inst38|inst6~1_combout  = (\inst6|inst3|inst27~q  & ((\inst6|inst|inst27~q ) # ((\inst6|inst71|inst73|auto_generated|w_anode21w [3])))) # (!\inst6|inst3|inst27~q  & (!\inst6|inst71|inst73|auto_generated|w_anode48w[3]~0_combout  & 
// ((\inst6|inst|inst27~q ) # (\inst6|inst71|inst73|auto_generated|w_anode21w [3]))))

	.dataa(\inst6|inst3|inst27~q ),
	.datab(\inst6|inst|inst27~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode21w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode48w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst6~1 .lut_mask = 16'hA8FC;
defparam \inst6|inst71|inst38|inst6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \FromToW[6]~input (
	.i(FromToW[6]),
	.ibar(gnd),
	.o(\FromToW[6]~input_o ));
// synopsys translate_off
defparam \FromToW[6]~input .bus_hold = "false";
defparam \FromToW[6]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst1|result[6]~9 (
// Equation(s):
// \inst6|inst70|inst1|result[6]~9_combout  = (\inst15|inst17~q  & (\FromToW[6]~input_o )) # (!\inst15|inst17~q  & ((\inst4|inst9|$00001|auto_generated|result_node[0]~1_combout )))

	.dataa(\FromToW[6]~input_o ),
	.datab(\inst4|inst9|$00001|auto_generated|result_node[0]~1_combout ),
	.datac(gnd),
	.datad(\inst15|inst17~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst1|result[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst1|result[6]~9 .lut_mask = 16'hAACC;
defparam \inst6|inst70|inst1|result[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst1|inst27 (
	.clk(\Clock~input_o ),
	.d(\inst6|inst70|inst1|result[6]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst1|inst27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst1|inst27 .is_wysiwyg = "true";
defparam \inst6|inst1|inst27 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst65|inst27 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst9|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode404w[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst65|inst27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst65|inst27 .is_wysiwyg = "true";
defparam \inst6|inst65|inst27 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst6~2 (
// Equation(s):
// \inst6|inst71|inst38|inst6~2_combout  = (\inst6|inst1|inst27~q  & ((\inst6|inst65|inst27~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout )))) # (!\inst6|inst1|inst27~q  & (!\inst6|inst71|inst73|auto_generated|w_anode425w[3]~1_combout 
//  & ((\inst6|inst65|inst27~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout ))))

	.dataa(\inst6|inst1|inst27~q ),
	.datab(\inst6|inst65|inst27~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode425w[3]~1_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst6~2 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst6~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst6~3 (
// Equation(s):
// \inst6|inst71|inst38|inst6~3_combout  = (\inst6|inst47|inst27~q  & ((\inst6|inst12|inst27~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode98w [3])))) # (!\inst6|inst47|inst27~q  & (!\inst6|inst71|inst73|auto_generated|w_anode193w [3] & 
// ((\inst6|inst12|inst27~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode98w [3]))))

	.dataa(\inst6|inst47|inst27~q ),
	.datab(\inst6|inst12|inst27~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode98w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode193w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst6~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst6~3 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst6~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst6~4 (
// Equation(s):
// \inst6|inst71|inst38|inst6~4_combout  = (\inst6|inst45|inst27~q  & ((\inst6|inst44|inst27~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode163w [3])))) # (!\inst6|inst45|inst27~q  & (!\inst6|inst71|inst73|auto_generated|w_anode173w [3] & 
// ((\inst6|inst44|inst27~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode163w [3]))))

	.dataa(\inst6|inst45|inst27~q ),
	.datab(\inst6|inst44|inst27~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode163w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode173w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst6~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst6~4 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst6~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst6~5 (
// Equation(s):
// \inst6|inst71|inst38|inst6~5_combout  = (\inst6|inst71|inst38|inst6~1_combout  & (\inst6|inst71|inst38|inst6~2_combout  & (\inst6|inst71|inst38|inst6~3_combout  & \inst6|inst71|inst38|inst6~4_combout )))

	.dataa(\inst6|inst71|inst38|inst6~1_combout ),
	.datab(\inst6|inst71|inst38|inst6~2_combout ),
	.datac(\inst6|inst71|inst38|inst6~3_combout ),
	.datad(\inst6|inst71|inst38|inst6~4_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst6~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst6~5 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst6~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst6~6 (
// Equation(s):
// \inst6|inst71|inst38|inst6~6_combout  = (\inst6|inst43|inst27~q  & ((\inst6|inst42|inst27~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode143w [3])))) # (!\inst6|inst43|inst27~q  & (!\inst6|inst71|inst73|auto_generated|w_anode153w [3] & 
// ((\inst6|inst42|inst27~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode143w [3]))))

	.dataa(\inst6|inst43|inst27~q ),
	.datab(\inst6|inst42|inst27~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode143w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode153w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst6~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst6~6 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst6~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst6~7 (
// Equation(s):
// \inst6|inst71|inst38|inst6~7_combout  = (\inst6|inst41|inst27~q  & ((\inst6|inst13|inst27~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode122w [3])))) # (!\inst6|inst41|inst27~q  & (!\inst6|inst71|inst73|auto_generated|w_anode133w [3] & 
// ((\inst6|inst13|inst27~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode122w [3]))))

	.dataa(\inst6|inst41|inst27~q ),
	.datab(\inst6|inst13|inst27~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode122w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode133w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst6~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst6~7 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst6~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst6~8 (
// Equation(s):
// \inst6|inst71|inst38|inst6~8_combout  = (\inst6|inst51|inst27~q  & ((\inst6|inst52|inst27~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode247w [3])))) # (!\inst6|inst51|inst27~q  & (!\inst6|inst71|inst73|auto_generated|w_anode237w [3] & 
// ((\inst6|inst52|inst27~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode247w [3]))))

	.dataa(\inst6|inst51|inst27~q ),
	.datab(\inst6|inst52|inst27~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode247w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode237w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst6~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst6~8 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst6~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst6~9 (
// Equation(s):
// \inst6|inst71|inst38|inst6~9_combout  = (\inst6|inst6|inst27~q  & ((\inst6|inst5|inst27~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout )))) # (!\inst6|inst6|inst27~q  & (!\inst6|inst71|inst73|auto_generated|w_anode78w [3] & 
// ((\inst6|inst5|inst27~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout ))))

	.dataa(\inst6|inst6|inst27~q ),
	.datab(\inst6|inst5|inst27~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode78w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst6~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst6~9 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst6~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst6~10 (
// Equation(s):
// \inst6|inst71|inst38|inst6~10_combout  = (\inst6|inst71|inst38|inst6~6_combout  & (\inst6|inst71|inst38|inst6~7_combout  & (\inst6|inst71|inst38|inst6~8_combout  & \inst6|inst71|inst38|inst6~9_combout )))

	.dataa(\inst6|inst71|inst38|inst6~6_combout ),
	.datab(\inst6|inst71|inst38|inst6~7_combout ),
	.datac(\inst6|inst71|inst38|inst6~8_combout ),
	.datad(\inst6|inst71|inst38|inst6~9_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst6~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst6~10 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst6~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst6~11 (
// Equation(s):
// \inst6|inst71|inst38|inst6~11_combout  = (\inst6|inst4|inst27~q  & ((\inst6|inst2|inst27~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode38w [3])))) # (!\inst6|inst4|inst27~q  & (!\inst6|inst71|inst73|auto_generated|w_anode58w [3] & 
// ((\inst6|inst2|inst27~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode38w [3]))))

	.dataa(\inst6|inst4|inst27~q ),
	.datab(\inst6|inst2|inst27~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode38w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode58w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst6~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst6~11 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst6~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst6~12 (
// Equation(s):
// \inst6|inst71|inst38|inst6~12_combout  = (\inst6|inst60|inst27~q  & ((\inst6|inst7|inst27~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout )))) # (!\inst6|inst60|inst27~q  & (!\inst6|inst71|inst73|auto_generated|w_anode341w [3] & 
// ((\inst6|inst7|inst27~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout ))))

	.dataa(\inst6|inst60|inst27~q ),
	.datab(\inst6|inst7|inst27~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode341w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst6~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst6~12 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst6~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst66|inst27 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst9|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode415w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst66|inst27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst66|inst27 .is_wysiwyg = "true";
defparam \inst6|inst66|inst27 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst6~13 (
// Equation(s):
// \inst6|inst71|inst38|inst6~13_combout  = (\inst6|inst49|inst27~q  & ((\inst6|inst66|inst27~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout )))) # (!\inst6|inst49|inst27~q  & (!\inst6|inst71|inst73|auto_generated|w_anode216w [3] & 
// ((\inst6|inst66|inst27~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout ))))

	.dataa(\inst6|inst49|inst27~q ),
	.datab(\inst6|inst66|inst27~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode216w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst6~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst6~13 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst6~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst6~14 (
// Equation(s):
// \inst6|inst71|inst38|inst6~14_combout  = (\inst6|inst50|inst27~q  & ((\inst6|inst46|inst27~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode183w [3])))) # (!\inst6|inst50|inst27~q  & (!\inst6|inst71|inst73|auto_generated|w_anode227w [3] & 
// ((\inst6|inst46|inst27~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode183w [3]))))

	.dataa(\inst6|inst50|inst27~q ),
	.datab(\inst6|inst46|inst27~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode183w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode227w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst6~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst6~14 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst6~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst6~15 (
// Equation(s):
// \inst6|inst71|inst38|inst6~15_combout  = (\inst6|inst71|inst38|inst6~11_combout  & (\inst6|inst71|inst38|inst6~12_combout  & (\inst6|inst71|inst38|inst6~13_combout  & \inst6|inst71|inst38|inst6~14_combout )))

	.dataa(\inst6|inst71|inst38|inst6~11_combout ),
	.datab(\inst6|inst71|inst38|inst6~12_combout ),
	.datac(\inst6|inst71|inst38|inst6~13_combout ),
	.datad(\inst6|inst71|inst38|inst6~14_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst6~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst6~15 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst6~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst6~16 (
// Equation(s):
// \inst6|inst71|inst38|inst6~16_combout  = (\inst6|inst57|inst27~q  & ((\inst6|inst58|inst27~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode321w [3])))) # (!\inst6|inst57|inst27~q  & (!\inst6|inst71|inst73|auto_generated|w_anode310w [3] & 
// ((\inst6|inst58|inst27~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode321w [3]))))

	.dataa(\inst6|inst57|inst27~q ),
	.datab(\inst6|inst58|inst27~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode321w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode310w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst6~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst6~16 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst6~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst6~17 (
// Equation(s):
// \inst6|inst71|inst38|inst6~17_combout  = (\inst6|inst55|inst27~q  & ((\inst6|inst56|inst27~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode287w [3])))) # (!\inst6|inst55|inst27~q  & (!\inst6|inst71|inst73|auto_generated|w_anode277w [3] & 
// ((\inst6|inst56|inst27~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode287w [3]))))

	.dataa(\inst6|inst55|inst27~q ),
	.datab(\inst6|inst56|inst27~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode287w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode277w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst6~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst6~17 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst6~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst50|inst6~2 (
// Equation(s):
// \inst6|inst71|inst50|inst6~2_combout  = ((\inst15|inst15~q ) # ((\inst6|inst54|inst27~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode247w[3]~0_combout ))) # (!\inst15|inst14~q )

	.dataa(\inst15|inst14~q ),
	.datab(\inst15|inst15~q ),
	.datac(\inst6|inst54|inst27~q ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode247w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst50|inst6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst50|inst6~2 .lut_mask = 16'hFDFF;
defparam \inst6|inst71|inst50|inst6~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst6~18 (
// Equation(s):
// \inst6|inst71|inst38|inst6~18_combout  = (\inst6|inst59|inst27~q  & ((\inst6|inst53|inst27~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode257w [3])))) # (!\inst6|inst59|inst27~q  & (!\inst6|inst71|inst73|auto_generated|w_anode331w [3] & 
// ((\inst6|inst53|inst27~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode257w [3]))))

	.dataa(\inst6|inst59|inst27~q ),
	.datab(\inst6|inst53|inst27~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode257w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode331w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst6~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst6~18 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst6~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst6~19 (
// Equation(s):
// \inst6|inst71|inst38|inst6~19_combout  = (\inst6|inst71|inst38|inst6~16_combout  & (\inst6|inst71|inst38|inst6~17_combout  & (\inst6|inst71|inst50|inst6~2_combout  & \inst6|inst71|inst38|inst6~18_combout )))

	.dataa(\inst6|inst71|inst38|inst6~16_combout ),
	.datab(\inst6|inst71|inst38|inst6~17_combout ),
	.datac(\inst6|inst71|inst50|inst6~2_combout ),
	.datad(\inst6|inst71|inst38|inst6~18_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst6~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst6~19 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst6~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst6~20 (
// Equation(s):
// \inst6|inst71|inst38|inst6~20_combout  = (\inst6|inst71|inst38|inst6~5_combout  & (\inst6|inst71|inst38|inst6~10_combout  & (\inst6|inst71|inst38|inst6~15_combout  & \inst6|inst71|inst38|inst6~19_combout )))

	.dataa(\inst6|inst71|inst38|inst6~5_combout ),
	.datab(\inst6|inst71|inst38|inst6~10_combout ),
	.datac(\inst6|inst71|inst38|inst6~15_combout ),
	.datad(\inst6|inst71|inst38|inst6~19_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst6~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst6~20 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst6~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst6~21 (
// Equation(s):
// \inst6|inst71|inst38|inst6~21_combout  = (\inst6|inst71|inst38|inst6~20_combout ) # (!\inst6|inst71|inst38|inst15~22_combout )

	.dataa(\inst6|inst71|inst38|inst6~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|inst71|inst38|inst15~22_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst6~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst6~21 .lut_mask = 16'hAAFF;
defparam \inst6|inst71|inst38|inst6~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|inst6 (
	.clk(\Clock~input_o ),
	.d(\inst6|inst71|inst38|inst6~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|inst6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|inst6 .is_wysiwyg = "true";
defparam \inst11|inst6 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add1~14 (
// Equation(s):
// \inst3|Add1~14_combout  = (\inst11|inst7~q  & ((\inst1|inst7~q  & (\inst3|Add1~13  & VCC)) # (!\inst1|inst7~q  & (!\inst3|Add1~13 )))) # (!\inst11|inst7~q  & ((\inst1|inst7~q  & (!\inst3|Add1~13 )) # (!\inst1|inst7~q  & ((\inst3|Add1~13 ) # (GND)))))
// \inst3|Add1~15  = CARRY((\inst11|inst7~q  & (!\inst1|inst7~q  & !\inst3|Add1~13 )) # (!\inst11|inst7~q  & ((!\inst3|Add1~13 ) # (!\inst1|inst7~q ))))

	.dataa(\inst11|inst7~q ),
	.datab(\inst1|inst7~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add1~13 ),
	.combout(\inst3|Add1~14_combout ),
	.cout(\inst3|Add1~15 ));
// synopsys translate_off
defparam \inst3|Add1~14 .lut_mask = 16'h9617;
defparam \inst3|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add0~14 (
// Equation(s):
// \inst3|Add0~14_combout  = (\inst3|Add1~14_combout  & (!\inst3|Add0~13 )) # (!\inst3|Add1~14_combout  & ((\inst3|Add0~13 ) # (GND)))
// \inst3|Add0~15  = CARRY((!\inst3|Add0~13 ) # (!\inst3|Add1~14_combout ))

	.dataa(\inst3|Add1~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~13 ),
	.combout(\inst3|Add0~14_combout ),
	.cout(\inst3|Add0~15 ));
// synopsys translate_off
defparam \inst3|Add0~14 .lut_mask = 16'h5A5F;
defparam \inst3|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[7]~100 (
// Equation(s):
// \inst3|ALU_Result[7]~100_combout  = (((\inst1|inst7~q  & \inst11|inst7~q )) # (!\inst15|inst81~q )) # (!\inst15|inst80~q )

	.dataa(\inst15|inst80~q ),
	.datab(\inst15|inst81~q ),
	.datac(\inst1|inst7~q ),
	.datad(\inst11|inst7~q ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[7]~100_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[7]~100 .lut_mask = 16'hF777;
defparam \inst3|ALU_Result[7]~100 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[7]~82 (
// Equation(s):
// \inst3|ALU_Result[7]~82_combout  = (\inst3|ALU_Result[12]~61_combout  & (((\inst1|inst7~q ) # (\inst11|inst7~q )))) # (!\inst3|ALU_Result[12]~61_combout  & ((\inst15|inst82~q  & ((\inst11|inst7~q ))) # (!\inst15|inst82~q  & (\inst1|inst7~q ))))

	.dataa(\inst3|ALU_Result[12]~61_combout ),
	.datab(\inst15|inst82~q ),
	.datac(\inst1|inst7~q ),
	.datad(\inst11|inst7~q ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[7]~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[7]~82 .lut_mask = 16'hFEB0;
defparam \inst3|ALU_Result[7]~82 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[7]~101 (
// Equation(s):
// \inst3|ALU_Result[7]~101_combout  = (\inst15|inst76~q  & (((\inst15|inst81~q )))) # (!\inst15|inst76~q  & (\inst3|ALU_Result[7]~82_combout  $ (((!\inst15|inst80~q  & \inst15|inst81~q )))))

	.dataa(\inst15|inst80~q ),
	.datab(\inst15|inst81~q ),
	.datac(\inst15|inst76~q ),
	.datad(\inst3|ALU_Result[7]~82_combout ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[7]~101_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[7]~101 .lut_mask = 16'hCBC4;
defparam \inst3|ALU_Result[7]~101 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[7]~83 (
// Equation(s):
// \inst3|ALU_Result[7]~83_combout  = (\inst15|inst76~q  & (((\inst3|ALU_Result[7]~101_combout )))) # (!\inst15|inst76~q  & ((\inst3|ALU_Result[12]~60_combout  & (\inst3|ALU_Result[7]~100_combout )) # (!\inst3|ALU_Result[12]~60_combout  & 
// ((\inst3|ALU_Result[7]~101_combout )))))

	.dataa(\inst15|inst76~q ),
	.datab(\inst3|ALU_Result[12]~60_combout ),
	.datac(\inst3|ALU_Result[7]~100_combout ),
	.datad(\inst3|ALU_Result[7]~101_combout ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[7]~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[7]~83 .lut_mask = 16'hFB40;
defparam \inst3|ALU_Result[7]~83 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[14]~92 (
// Equation(s):
// \inst3|ALU_Result[14]~92_combout  = ((\inst15|inst76~q ) # ((!\inst15|inst82~q  & \inst15|inst81~q ))) # (!\inst15|inst80~q )

	.dataa(\inst15|inst80~q ),
	.datab(\inst15|inst82~q ),
	.datac(\inst15|inst81~q ),
	.datad(\inst15|inst76~q ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[14]~92_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[14]~92 .lut_mask = 16'hFF75;
defparam \inst3|ALU_Result[14]~92 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[7]~8 (
// Equation(s):
// \inst3|ALU_Result[7]~8_combout  = (\inst3|ALU_Result[7]~83_combout  & ((\inst3|Add0~14_combout ) # ((\inst3|ALU_Result[12]~61_combout ) # (\inst3|ALU_Result[14]~92_combout ))))

	.dataa(\inst3|Add0~14_combout ),
	.datab(\inst3|ALU_Result[12]~61_combout ),
	.datac(\inst3|ALU_Result[7]~83_combout ),
	.datad(\inst3|ALU_Result[14]~92_combout ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[7]~8 .lut_mask = 16'hF0E0;
defparam \inst3|ALU_Result[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|ALU_Result[7] (
	.clk(\Clock~input_o ),
	.d(\inst3|ALU_Result[7]~8_combout ),
	.asdata(\inst3|Add1~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|ALU_Result[12]~64_combout ),
	.ena(\inst3|ALU_Result[12]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|ALU_Result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|ALU_Result[7] .is_wysiwyg = "true";
defparam \inst3|ALU_Result[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst8|$00001|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst4|inst8|$00001|auto_generated|result_node[0]~0_combout  = (!\inst15|inst83~q  & ((\inst15|inst84~q  & (\inst3|ALU_Result [8])) # (!\inst15|inst84~q  & ((\inst3|ALU_Result [7])))))

	.dataa(\inst3|ALU_Result [8]),
	.datab(\inst3|ALU_Result [7]),
	.datac(\inst15|inst84~q ),
	.datad(\inst15|inst83~q ),
	.cin(gnd),
	.combout(\inst4|inst8|$00001|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst8|$00001|auto_generated|result_node[0]~0 .lut_mask = 16'h00AC;
defparam \inst4|inst8|$00001|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst8|$00001|auto_generated|result_node[0]~1 (
// Equation(s):
// \inst4|inst8|$00001|auto_generated|result_node[0]~1_combout  = (\inst4|inst8|$00001|auto_generated|result_node[0]~0_combout ) # ((\inst3|ALU_Result [6] & \inst15|inst83~q ))

	.dataa(\inst4|inst8|$00001|auto_generated|result_node[0]~0_combout ),
	.datab(\inst3|ALU_Result [6]),
	.datac(\inst15|inst83~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|inst8|$00001|auto_generated|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst8|$00001|auto_generated|result_node[0]~1 .lut_mask = 16'hEAEA;
defparam \inst4|inst8|$00001|auto_generated|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst3|inst26 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst8|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode48w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst3|inst26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst3|inst26 .is_wysiwyg = "true";
defparam \inst6|inst3|inst26 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst7~1 (
// Equation(s):
// \inst6|inst71|inst38|inst7~1_combout  = (\inst6|inst3|inst26~q  & ((\inst6|inst|inst26~q ) # ((\inst6|inst71|inst73|auto_generated|w_anode21w [3])))) # (!\inst6|inst3|inst26~q  & (!\inst6|inst71|inst73|auto_generated|w_anode48w[3]~0_combout  & 
// ((\inst6|inst|inst26~q ) # (\inst6|inst71|inst73|auto_generated|w_anode21w [3]))))

	.dataa(\inst6|inst3|inst26~q ),
	.datab(\inst6|inst|inst26~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode21w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode48w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst7~1 .lut_mask = 16'hA8FC;
defparam \inst6|inst71|inst38|inst7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \FromToW[7]~input (
	.i(FromToW[7]),
	.ibar(gnd),
	.o(\FromToW[7]~input_o ));
// synopsys translate_off
defparam \FromToW[7]~input .bus_hold = "false";
defparam \FromToW[7]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst1|result[7]~8 (
// Equation(s):
// \inst6|inst70|inst1|result[7]~8_combout  = (\inst15|inst17~q  & (\FromToW[7]~input_o )) # (!\inst15|inst17~q  & ((\inst4|inst8|$00001|auto_generated|result_node[0]~1_combout )))

	.dataa(\FromToW[7]~input_o ),
	.datab(\inst4|inst8|$00001|auto_generated|result_node[0]~1_combout ),
	.datac(gnd),
	.datad(\inst15|inst17~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst1|result[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst1|result[7]~8 .lut_mask = 16'hAACC;
defparam \inst6|inst70|inst1|result[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst1|inst26 (
	.clk(\Clock~input_o ),
	.d(\inst6|inst70|inst1|result[7]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst1|inst26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst1|inst26 .is_wysiwyg = "true";
defparam \inst6|inst1|inst26 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst65|inst26 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst8|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode404w[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst65|inst26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst65|inst26 .is_wysiwyg = "true";
defparam \inst6|inst65|inst26 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst7~2 (
// Equation(s):
// \inst6|inst71|inst38|inst7~2_combout  = (\inst6|inst1|inst26~q  & ((\inst6|inst65|inst26~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout )))) # (!\inst6|inst1|inst26~q  & (!\inst6|inst71|inst73|auto_generated|w_anode425w[3]~1_combout 
//  & ((\inst6|inst65|inst26~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout ))))

	.dataa(\inst6|inst1|inst26~q ),
	.datab(\inst6|inst65|inst26~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode425w[3]~1_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst7~2 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst7~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst7~3 (
// Equation(s):
// \inst6|inst71|inst38|inst7~3_combout  = (\inst6|inst47|inst26~q  & ((\inst6|inst12|inst26~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode98w [3])))) # (!\inst6|inst47|inst26~q  & (!\inst6|inst71|inst73|auto_generated|w_anode193w [3] & 
// ((\inst6|inst12|inst26~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode98w [3]))))

	.dataa(\inst6|inst47|inst26~q ),
	.datab(\inst6|inst12|inst26~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode98w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode193w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst7~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst7~3 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst7~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst7~4 (
// Equation(s):
// \inst6|inst71|inst38|inst7~4_combout  = (\inst6|inst45|inst26~q  & ((\inst6|inst44|inst26~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode163w [3])))) # (!\inst6|inst45|inst26~q  & (!\inst6|inst71|inst73|auto_generated|w_anode173w [3] & 
// ((\inst6|inst44|inst26~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode163w [3]))))

	.dataa(\inst6|inst45|inst26~q ),
	.datab(\inst6|inst44|inst26~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode163w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode173w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst7~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst7~4 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst7~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst7~5 (
// Equation(s):
// \inst6|inst71|inst38|inst7~5_combout  = (\inst6|inst71|inst38|inst7~1_combout  & (\inst6|inst71|inst38|inst7~2_combout  & (\inst6|inst71|inst38|inst7~3_combout  & \inst6|inst71|inst38|inst7~4_combout )))

	.dataa(\inst6|inst71|inst38|inst7~1_combout ),
	.datab(\inst6|inst71|inst38|inst7~2_combout ),
	.datac(\inst6|inst71|inst38|inst7~3_combout ),
	.datad(\inst6|inst71|inst38|inst7~4_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst7~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst7~5 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst7~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst7~6 (
// Equation(s):
// \inst6|inst71|inst38|inst7~6_combout  = (\inst6|inst43|inst26~q  & ((\inst6|inst42|inst26~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode143w [3])))) # (!\inst6|inst43|inst26~q  & (!\inst6|inst71|inst73|auto_generated|w_anode153w [3] & 
// ((\inst6|inst42|inst26~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode143w [3]))))

	.dataa(\inst6|inst43|inst26~q ),
	.datab(\inst6|inst42|inst26~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode143w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode153w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst7~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst7~6 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst7~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst7~7 (
// Equation(s):
// \inst6|inst71|inst38|inst7~7_combout  = (\inst6|inst41|inst26~q  & ((\inst6|inst13|inst26~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode122w [3])))) # (!\inst6|inst41|inst26~q  & (!\inst6|inst71|inst73|auto_generated|w_anode133w [3] & 
// ((\inst6|inst13|inst26~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode122w [3]))))

	.dataa(\inst6|inst41|inst26~q ),
	.datab(\inst6|inst13|inst26~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode122w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode133w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst7~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst7~7 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst7~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst7~8 (
// Equation(s):
// \inst6|inst71|inst38|inst7~8_combout  = (\inst6|inst51|inst26~q  & ((\inst6|inst52|inst26~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode247w [3])))) # (!\inst6|inst51|inst26~q  & (!\inst6|inst71|inst73|auto_generated|w_anode237w [3] & 
// ((\inst6|inst52|inst26~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode247w [3]))))

	.dataa(\inst6|inst51|inst26~q ),
	.datab(\inst6|inst52|inst26~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode247w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode237w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst7~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst7~8 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst7~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst7~9 (
// Equation(s):
// \inst6|inst71|inst38|inst7~9_combout  = (\inst6|inst6|inst26~q  & ((\inst6|inst5|inst26~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout )))) # (!\inst6|inst6|inst26~q  & (!\inst6|inst71|inst73|auto_generated|w_anode78w [3] & 
// ((\inst6|inst5|inst26~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout ))))

	.dataa(\inst6|inst6|inst26~q ),
	.datab(\inst6|inst5|inst26~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode78w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst7~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst7~9 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst7~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst7~10 (
// Equation(s):
// \inst6|inst71|inst38|inst7~10_combout  = (\inst6|inst71|inst38|inst7~6_combout  & (\inst6|inst71|inst38|inst7~7_combout  & (\inst6|inst71|inst38|inst7~8_combout  & \inst6|inst71|inst38|inst7~9_combout )))

	.dataa(\inst6|inst71|inst38|inst7~6_combout ),
	.datab(\inst6|inst71|inst38|inst7~7_combout ),
	.datac(\inst6|inst71|inst38|inst7~8_combout ),
	.datad(\inst6|inst71|inst38|inst7~9_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst7~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst7~10 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst7~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst7~11 (
// Equation(s):
// \inst6|inst71|inst38|inst7~11_combout  = (\inst6|inst4|inst26~q  & ((\inst6|inst2|inst26~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode38w [3])))) # (!\inst6|inst4|inst26~q  & (!\inst6|inst71|inst73|auto_generated|w_anode58w [3] & 
// ((\inst6|inst2|inst26~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode38w [3]))))

	.dataa(\inst6|inst4|inst26~q ),
	.datab(\inst6|inst2|inst26~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode38w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode58w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst7~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst7~11 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst7~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst7~12 (
// Equation(s):
// \inst6|inst71|inst38|inst7~12_combout  = (\inst6|inst60|inst26~q  & ((\inst6|inst7|inst26~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout )))) # (!\inst6|inst60|inst26~q  & (!\inst6|inst71|inst73|auto_generated|w_anode341w [3] & 
// ((\inst6|inst7|inst26~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout ))))

	.dataa(\inst6|inst60|inst26~q ),
	.datab(\inst6|inst7|inst26~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode341w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst7~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst7~12 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst7~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst66|inst26 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst8|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode415w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst66|inst26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst66|inst26 .is_wysiwyg = "true";
defparam \inst6|inst66|inst26 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst7~13 (
// Equation(s):
// \inst6|inst71|inst38|inst7~13_combout  = (\inst6|inst49|inst26~q  & ((\inst6|inst66|inst26~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout )))) # (!\inst6|inst49|inst26~q  & (!\inst6|inst71|inst73|auto_generated|w_anode216w [3] & 
// ((\inst6|inst66|inst26~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout ))))

	.dataa(\inst6|inst49|inst26~q ),
	.datab(\inst6|inst66|inst26~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode216w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst7~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst7~13 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst7~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst7~14 (
// Equation(s):
// \inst6|inst71|inst38|inst7~14_combout  = (\inst6|inst50|inst26~q  & ((\inst6|inst46|inst26~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode183w [3])))) # (!\inst6|inst50|inst26~q  & (!\inst6|inst71|inst73|auto_generated|w_anode227w [3] & 
// ((\inst6|inst46|inst26~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode183w [3]))))

	.dataa(\inst6|inst50|inst26~q ),
	.datab(\inst6|inst46|inst26~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode183w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode227w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst7~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst7~14 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst7~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst7~15 (
// Equation(s):
// \inst6|inst71|inst38|inst7~15_combout  = (\inst6|inst71|inst38|inst7~11_combout  & (\inst6|inst71|inst38|inst7~12_combout  & (\inst6|inst71|inst38|inst7~13_combout  & \inst6|inst71|inst38|inst7~14_combout )))

	.dataa(\inst6|inst71|inst38|inst7~11_combout ),
	.datab(\inst6|inst71|inst38|inst7~12_combout ),
	.datac(\inst6|inst71|inst38|inst7~13_combout ),
	.datad(\inst6|inst71|inst38|inst7~14_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst7~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst7~15 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst7~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst7~16 (
// Equation(s):
// \inst6|inst71|inst38|inst7~16_combout  = (\inst6|inst57|inst26~q  & ((\inst6|inst58|inst26~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode321w [3])))) # (!\inst6|inst57|inst26~q  & (!\inst6|inst71|inst73|auto_generated|w_anode310w [3] & 
// ((\inst6|inst58|inst26~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode321w [3]))))

	.dataa(\inst6|inst57|inst26~q ),
	.datab(\inst6|inst58|inst26~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode321w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode310w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst7~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst7~16 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst7~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst7~17 (
// Equation(s):
// \inst6|inst71|inst38|inst7~17_combout  = (\inst6|inst55|inst26~q  & ((\inst6|inst56|inst26~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode287w [3])))) # (!\inst6|inst55|inst26~q  & (!\inst6|inst71|inst73|auto_generated|w_anode277w [3] & 
// ((\inst6|inst56|inst26~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode287w [3]))))

	.dataa(\inst6|inst55|inst26~q ),
	.datab(\inst6|inst56|inst26~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode287w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode277w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst7~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst7~17 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst7~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst50|inst7~2 (
// Equation(s):
// \inst6|inst71|inst50|inst7~2_combout  = ((\inst15|inst15~q ) # ((\inst6|inst54|inst26~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode247w[3]~0_combout ))) # (!\inst15|inst14~q )

	.dataa(\inst15|inst14~q ),
	.datab(\inst15|inst15~q ),
	.datac(\inst6|inst54|inst26~q ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode247w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst50|inst7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst50|inst7~2 .lut_mask = 16'hFDFF;
defparam \inst6|inst71|inst50|inst7~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst7~18 (
// Equation(s):
// \inst6|inst71|inst38|inst7~18_combout  = (\inst6|inst59|inst26~q  & ((\inst6|inst53|inst26~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode257w [3])))) # (!\inst6|inst59|inst26~q  & (!\inst6|inst71|inst73|auto_generated|w_anode331w [3] & 
// ((\inst6|inst53|inst26~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode257w [3]))))

	.dataa(\inst6|inst59|inst26~q ),
	.datab(\inst6|inst53|inst26~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode257w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode331w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst7~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst7~18 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst7~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst7~19 (
// Equation(s):
// \inst6|inst71|inst38|inst7~19_combout  = (\inst6|inst71|inst38|inst7~16_combout  & (\inst6|inst71|inst38|inst7~17_combout  & (\inst6|inst71|inst50|inst7~2_combout  & \inst6|inst71|inst38|inst7~18_combout )))

	.dataa(\inst6|inst71|inst38|inst7~16_combout ),
	.datab(\inst6|inst71|inst38|inst7~17_combout ),
	.datac(\inst6|inst71|inst50|inst7~2_combout ),
	.datad(\inst6|inst71|inst38|inst7~18_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst7~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst7~19 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst7~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst7~20 (
// Equation(s):
// \inst6|inst71|inst38|inst7~20_combout  = (\inst6|inst71|inst38|inst7~5_combout  & (\inst6|inst71|inst38|inst7~10_combout  & (\inst6|inst71|inst38|inst7~15_combout  & \inst6|inst71|inst38|inst7~19_combout )))

	.dataa(\inst6|inst71|inst38|inst7~5_combout ),
	.datab(\inst6|inst71|inst38|inst7~10_combout ),
	.datac(\inst6|inst71|inst38|inst7~15_combout ),
	.datad(\inst6|inst71|inst38|inst7~19_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst7~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst7~20 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst7~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst7~21 (
// Equation(s):
// \inst6|inst71|inst38|inst7~21_combout  = (\inst6|inst71|inst38|inst7~20_combout ) # (!\inst6|inst71|inst38|inst15~22_combout )

	.dataa(\inst6|inst71|inst38|inst7~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|inst71|inst38|inst15~22_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst7~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst7~21 .lut_mask = 16'hAAFF;
defparam \inst6|inst71|inst38|inst7~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|inst7 (
	.clk(\Clock~input_o ),
	.d(\inst6|inst71|inst38|inst7~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|inst7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|inst7 .is_wysiwyg = "true";
defparam \inst11|inst7 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add1~16 (
// Equation(s):
// \inst3|Add1~16_combout  = ((\inst11|inst8~q  $ (\inst1|inst8~q  $ (!\inst3|Add1~15 )))) # (GND)
// \inst3|Add1~17  = CARRY((\inst11|inst8~q  & ((\inst1|inst8~q ) # (!\inst3|Add1~15 ))) # (!\inst11|inst8~q  & (\inst1|inst8~q  & !\inst3|Add1~15 )))

	.dataa(\inst11|inst8~q ),
	.datab(\inst1|inst8~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add1~15 ),
	.combout(\inst3|Add1~16_combout ),
	.cout(\inst3|Add1~17 ));
// synopsys translate_off
defparam \inst3|Add1~16 .lut_mask = 16'h698E;
defparam \inst3|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add0~16 (
// Equation(s):
// \inst3|Add0~16_combout  = (\inst3|Add1~16_combout  & (\inst3|Add0~15  $ (GND))) # (!\inst3|Add1~16_combout  & (!\inst3|Add0~15  & VCC))
// \inst3|Add0~17  = CARRY((\inst3|Add1~16_combout  & !\inst3|Add0~15 ))

	.dataa(\inst3|Add1~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~15 ),
	.combout(\inst3|Add0~16_combout ),
	.cout(\inst3|Add0~17 ));
// synopsys translate_off
defparam \inst3|Add0~16 .lut_mask = 16'hA50A;
defparam \inst3|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux8~4 (
// Equation(s):
// \inst3|Mux8~4_combout  = (\inst3|ALU_Result[12]~61_combout  & (\inst11|inst8~q  & (\inst1|inst8~q ))) # (!\inst3|ALU_Result[12]~61_combout  & ((\inst15|inst82~q  & (!\inst11|inst8~q )) # (!\inst15|inst82~q  & ((!\inst1|inst8~q )))))

	.dataa(\inst11|inst8~q ),
	.datab(\inst1|inst8~q ),
	.datac(\inst3|ALU_Result[12]~61_combout ),
	.datad(\inst15|inst82~q ),
	.cin(gnd),
	.combout(\inst3|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux8~4 .lut_mask = 16'h8583;
defparam \inst3|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux8~7 (
// Equation(s):
// \inst3|Mux8~7_combout  = (\inst15|inst80~q  & (((\inst3|Mux8~4_combout ) # (!\inst15|inst81~q )) # (!\inst15|inst82~q ))) # (!\inst15|inst80~q  & ((\inst15|inst81~q  $ (!\inst3|Mux8~4_combout ))))

	.dataa(\inst15|inst80~q ),
	.datab(\inst15|inst82~q ),
	.datac(\inst15|inst81~q ),
	.datad(\inst3|Mux8~4_combout ),
	.cin(gnd),
	.combout(\inst3|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux8~7 .lut_mask = 16'hFA2F;
defparam \inst3|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux8~5 (
// Equation(s):
// \inst3|Mux8~5_combout  = (\inst3|Mux8~7_combout  & ((\inst11|inst8~q ) # ((\inst1|inst8~q ) # (!\inst3|ALU_Result[12]~61_combout ))))

	.dataa(\inst11|inst8~q ),
	.datab(\inst1|inst8~q ),
	.datac(\inst3|ALU_Result[12]~61_combout ),
	.datad(\inst3|Mux8~7_combout ),
	.cin(gnd),
	.combout(\inst3|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux8~5 .lut_mask = 16'hEF00;
defparam \inst3|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux8~6 (
// Equation(s):
// \inst3|Mux8~6_combout  = (\inst3|Mux8~5_combout  & ((\inst3|ALU_Result[12]~61_combout ) # ((\inst3|Add0~16_combout ) # (!\inst3|ALU_Result[12]~60_combout ))))

	.dataa(\inst3|ALU_Result[12]~61_combout ),
	.datab(\inst3|Add0~16_combout ),
	.datac(\inst3|ALU_Result[12]~60_combout ),
	.datad(\inst3|Mux8~5_combout ),
	.cin(gnd),
	.combout(\inst3|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux8~6 .lut_mask = 16'hEF00;
defparam \inst3|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[8]~7 (
// Equation(s):
// \inst3|ALU_Result[8]~7_combout  = (\inst15|inst76~q  & ((\inst15|inst81~q ))) # (!\inst15|inst76~q  & (\inst3|Mux8~6_combout ))

	.dataa(\inst3|Mux8~6_combout ),
	.datab(\inst15|inst81~q ),
	.datac(gnd),
	.datad(\inst15|inst76~q ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[8]~7 .lut_mask = 16'hCCAA;
defparam \inst3|ALU_Result[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|ALU_Result[8] (
	.clk(\Clock~input_o ),
	.d(\inst3|ALU_Result[8]~7_combout ),
	.asdata(\inst3|Add1~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|ALU_Result[12]~64_combout ),
	.ena(\inst3|ALU_Result[12]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|ALU_Result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|ALU_Result[8] .is_wysiwyg = "true";
defparam \inst3|ALU_Result[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst7|$00001|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst4|inst7|$00001|auto_generated|result_node[0]~0_combout  = (!\inst15|inst83~q  & ((\inst15|inst84~q  & (\inst3|ALU_Result [9])) # (!\inst15|inst84~q  & ((\inst3|ALU_Result [8])))))

	.dataa(\inst3|ALU_Result [9]),
	.datab(\inst3|ALU_Result [8]),
	.datac(\inst15|inst84~q ),
	.datad(\inst15|inst83~q ),
	.cin(gnd),
	.combout(\inst4|inst7|$00001|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst7|$00001|auto_generated|result_node[0]~0 .lut_mask = 16'h00AC;
defparam \inst4|inst7|$00001|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst7|$00001|auto_generated|result_node[0]~1 (
// Equation(s):
// \inst4|inst7|$00001|auto_generated|result_node[0]~1_combout  = (\inst4|inst7|$00001|auto_generated|result_node[0]~0_combout ) # ((\inst3|ALU_Result [7] & \inst15|inst83~q ))

	.dataa(\inst4|inst7|$00001|auto_generated|result_node[0]~0_combout ),
	.datab(\inst3|ALU_Result [7]),
	.datac(\inst15|inst83~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|inst7|$00001|auto_generated|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst7|$00001|auto_generated|result_node[0]~1 .lut_mask = 16'hEAEA;
defparam \inst4|inst7|$00001|auto_generated|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst43|inst25 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst7|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst43|inst25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst43|inst25 .is_wysiwyg = "true";
defparam \inst6|inst43|inst25 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst8~1 (
// Equation(s):
// \inst6|inst71|inst38|inst8~1_combout  = (\inst6|inst43|inst25~q  & ((\inst6|inst42|inst25~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode143w [3])))) # (!\inst6|inst43|inst25~q  & (!\inst6|inst71|inst73|auto_generated|w_anode153w [3] & 
// ((\inst6|inst42|inst25~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode143w [3]))))

	.dataa(\inst6|inst43|inst25~q ),
	.datab(\inst6|inst42|inst25~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode143w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode153w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst8~1 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst8~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst8~2 (
// Equation(s):
// \inst6|inst71|inst38|inst8~2_combout  = (\inst6|inst41|inst25~q  & ((\inst6|inst13|inst25~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode122w [3])))) # (!\inst6|inst41|inst25~q  & (!\inst6|inst71|inst73|auto_generated|w_anode133w [3] & 
// ((\inst6|inst13|inst25~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode122w [3]))))

	.dataa(\inst6|inst41|inst25~q ),
	.datab(\inst6|inst13|inst25~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode122w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode133w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst8~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst8~2 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst8~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst8~3 (
// Equation(s):
// \inst6|inst71|inst38|inst8~3_combout  = (\inst6|inst51|inst25~q  & ((\inst6|inst52|inst25~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode247w [3])))) # (!\inst6|inst51|inst25~q  & (!\inst6|inst71|inst73|auto_generated|w_anode237w [3] & 
// ((\inst6|inst52|inst25~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode247w [3]))))

	.dataa(\inst6|inst51|inst25~q ),
	.datab(\inst6|inst52|inst25~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode247w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode237w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst8~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst8~3 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst8~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst8~4 (
// Equation(s):
// \inst6|inst71|inst38|inst8~4_combout  = (\inst6|inst6|inst25~q  & ((\inst6|inst5|inst25~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout )))) # (!\inst6|inst6|inst25~q  & (!\inst6|inst71|inst73|auto_generated|w_anode78w [3] & 
// ((\inst6|inst5|inst25~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout ))))

	.dataa(\inst6|inst6|inst25~q ),
	.datab(\inst6|inst5|inst25~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode78w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst8~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst8~4 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst8~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst8~5 (
// Equation(s):
// \inst6|inst71|inst38|inst8~5_combout  = (\inst6|inst71|inst38|inst8~1_combout  & (\inst6|inst71|inst38|inst8~2_combout  & (\inst6|inst71|inst38|inst8~3_combout  & \inst6|inst71|inst38|inst8~4_combout )))

	.dataa(\inst6|inst71|inst38|inst8~1_combout ),
	.datab(\inst6|inst71|inst38|inst8~2_combout ),
	.datac(\inst6|inst71|inst38|inst8~3_combout ),
	.datad(\inst6|inst71|inst38|inst8~4_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst8~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst8~5 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst8~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst8~6 (
// Equation(s):
// \inst6|inst71|inst38|inst8~6_combout  = (\inst6|inst4|inst25~q  & ((\inst6|inst2|inst25~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode38w [3])))) # (!\inst6|inst4|inst25~q  & (!\inst6|inst71|inst73|auto_generated|w_anode58w [3] & 
// ((\inst6|inst2|inst25~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode38w [3]))))

	.dataa(\inst6|inst4|inst25~q ),
	.datab(\inst6|inst2|inst25~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode38w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode58w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst8~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst8~6 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst8~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst8~7 (
// Equation(s):
// \inst6|inst71|inst38|inst8~7_combout  = (\inst6|inst60|inst25~q  & ((\inst6|inst7|inst25~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout )))) # (!\inst6|inst60|inst25~q  & (!\inst6|inst71|inst73|auto_generated|w_anode341w [3] & 
// ((\inst6|inst7|inst25~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout ))))

	.dataa(\inst6|inst60|inst25~q ),
	.datab(\inst6|inst7|inst25~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode341w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst8~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst8~7 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst8~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst66|inst25 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst7|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode415w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst66|inst25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst66|inst25 .is_wysiwyg = "true";
defparam \inst6|inst66|inst25 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst8~8 (
// Equation(s):
// \inst6|inst71|inst38|inst8~8_combout  = (\inst6|inst49|inst25~q  & ((\inst6|inst66|inst25~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout )))) # (!\inst6|inst49|inst25~q  & (!\inst6|inst71|inst73|auto_generated|w_anode216w [3] & 
// ((\inst6|inst66|inst25~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout ))))

	.dataa(\inst6|inst49|inst25~q ),
	.datab(\inst6|inst66|inst25~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode216w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst8~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst8~8 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst8~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst8~9 (
// Equation(s):
// \inst6|inst71|inst38|inst8~9_combout  = (\inst6|inst50|inst25~q  & ((\inst6|inst46|inst25~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode183w [3])))) # (!\inst6|inst50|inst25~q  & (!\inst6|inst71|inst73|auto_generated|w_anode227w [3] & 
// ((\inst6|inst46|inst25~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode183w [3]))))

	.dataa(\inst6|inst50|inst25~q ),
	.datab(\inst6|inst46|inst25~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode183w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode227w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst8~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst8~9 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst8~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst8~10 (
// Equation(s):
// \inst6|inst71|inst38|inst8~10_combout  = (\inst6|inst71|inst38|inst8~6_combout  & (\inst6|inst71|inst38|inst8~7_combout  & (\inst6|inst71|inst38|inst8~8_combout  & \inst6|inst71|inst38|inst8~9_combout )))

	.dataa(\inst6|inst71|inst38|inst8~6_combout ),
	.datab(\inst6|inst71|inst38|inst8~7_combout ),
	.datac(\inst6|inst71|inst38|inst8~8_combout ),
	.datad(\inst6|inst71|inst38|inst8~9_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst8~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst8~10 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst8~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst8~11 (
// Equation(s):
// \inst6|inst71|inst38|inst8~11_combout  = (\inst6|inst3|inst25~q  & ((\inst6|inst|inst25~q ) # ((\inst6|inst71|inst73|auto_generated|w_anode21w [3])))) # (!\inst6|inst3|inst25~q  & (!\inst6|inst71|inst73|auto_generated|w_anode48w[3]~0_combout  & 
// ((\inst6|inst|inst25~q ) # (\inst6|inst71|inst73|auto_generated|w_anode21w [3]))))

	.dataa(\inst6|inst3|inst25~q ),
	.datab(\inst6|inst|inst25~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode21w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode48w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst8~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst8~11 .lut_mask = 16'hA8FC;
defparam \inst6|inst71|inst38|inst8~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \FromToW[8]~input (
	.i(FromToW[8]),
	.ibar(gnd),
	.o(\FromToW[8]~input_o ));
// synopsys translate_off
defparam \FromToW[8]~input .bus_hold = "false";
defparam \FromToW[8]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst1|result[8]~7 (
// Equation(s):
// \inst6|inst70|inst1|result[8]~7_combout  = (\inst15|inst17~q  & (\FromToW[8]~input_o )) # (!\inst15|inst17~q  & ((\inst4|inst7|$00001|auto_generated|result_node[0]~1_combout )))

	.dataa(\FromToW[8]~input_o ),
	.datab(\inst4|inst7|$00001|auto_generated|result_node[0]~1_combout ),
	.datac(gnd),
	.datad(\inst15|inst17~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst1|result[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst1|result[8]~7 .lut_mask = 16'hAACC;
defparam \inst6|inst70|inst1|result[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst1|inst25 (
	.clk(\Clock~input_o ),
	.d(\inst6|inst70|inst1|result[8]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst1|inst25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst1|inst25 .is_wysiwyg = "true";
defparam \inst6|inst1|inst25 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst65|inst25 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst7|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode404w[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst65|inst25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst65|inst25 .is_wysiwyg = "true";
defparam \inst6|inst65|inst25 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst8~12 (
// Equation(s):
// \inst6|inst71|inst38|inst8~12_combout  = (\inst6|inst1|inst25~q  & ((\inst6|inst65|inst25~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout )))) # (!\inst6|inst1|inst25~q  & 
// (!\inst6|inst71|inst73|auto_generated|w_anode425w[3]~1_combout  & ((\inst6|inst65|inst25~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout ))))

	.dataa(\inst6|inst1|inst25~q ),
	.datab(\inst6|inst65|inst25~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode425w[3]~1_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst8~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst8~12 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst8~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst8~13 (
// Equation(s):
// \inst6|inst71|inst38|inst8~13_combout  = (\inst6|inst47|inst25~q  & ((\inst6|inst12|inst25~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode98w [3])))) # (!\inst6|inst47|inst25~q  & (!\inst6|inst71|inst73|auto_generated|w_anode193w [3] & 
// ((\inst6|inst12|inst25~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode98w [3]))))

	.dataa(\inst6|inst47|inst25~q ),
	.datab(\inst6|inst12|inst25~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode98w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode193w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst8~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst8~13 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst8~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst8~14 (
// Equation(s):
// \inst6|inst71|inst38|inst8~14_combout  = (\inst6|inst45|inst25~q  & ((\inst6|inst44|inst25~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode163w [3])))) # (!\inst6|inst45|inst25~q  & (!\inst6|inst71|inst73|auto_generated|w_anode173w [3] & 
// ((\inst6|inst44|inst25~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode163w [3]))))

	.dataa(\inst6|inst45|inst25~q ),
	.datab(\inst6|inst44|inst25~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode163w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode173w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst8~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst8~14 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst8~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst8~15 (
// Equation(s):
// \inst6|inst71|inst38|inst8~15_combout  = (\inst6|inst71|inst38|inst8~11_combout  & (\inst6|inst71|inst38|inst8~12_combout  & (\inst6|inst71|inst38|inst8~13_combout  & \inst6|inst71|inst38|inst8~14_combout )))

	.dataa(\inst6|inst71|inst38|inst8~11_combout ),
	.datab(\inst6|inst71|inst38|inst8~12_combout ),
	.datac(\inst6|inst71|inst38|inst8~13_combout ),
	.datad(\inst6|inst71|inst38|inst8~14_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst8~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst8~15 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst8~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst8~16 (
// Equation(s):
// \inst6|inst71|inst38|inst8~16_combout  = (\inst6|inst57|inst25~q  & ((\inst6|inst58|inst25~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode321w [3])))) # (!\inst6|inst57|inst25~q  & (!\inst6|inst71|inst73|auto_generated|w_anode310w [3] & 
// ((\inst6|inst58|inst25~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode321w [3]))))

	.dataa(\inst6|inst57|inst25~q ),
	.datab(\inst6|inst58|inst25~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode321w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode310w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst8~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst8~16 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst8~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst8~17 (
// Equation(s):
// \inst6|inst71|inst38|inst8~17_combout  = (\inst6|inst55|inst25~q  & ((\inst6|inst56|inst25~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode287w [3])))) # (!\inst6|inst55|inst25~q  & (!\inst6|inst71|inst73|auto_generated|w_anode277w [3] & 
// ((\inst6|inst56|inst25~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode287w [3]))))

	.dataa(\inst6|inst55|inst25~q ),
	.datab(\inst6|inst56|inst25~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode287w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode277w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst8~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst8~17 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst8~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst50|inst8~2 (
// Equation(s):
// \inst6|inst71|inst50|inst8~2_combout  = ((\inst15|inst15~q ) # ((\inst6|inst54|inst25~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode247w[3]~0_combout ))) # (!\inst15|inst14~q )

	.dataa(\inst15|inst14~q ),
	.datab(\inst15|inst15~q ),
	.datac(\inst6|inst54|inst25~q ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode247w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst50|inst8~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst50|inst8~2 .lut_mask = 16'hFDFF;
defparam \inst6|inst71|inst50|inst8~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst8~18 (
// Equation(s):
// \inst6|inst71|inst38|inst8~18_combout  = (\inst6|inst59|inst25~q  & ((\inst6|inst53|inst25~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode257w [3])))) # (!\inst6|inst59|inst25~q  & (!\inst6|inst71|inst73|auto_generated|w_anode331w [3] & 
// ((\inst6|inst53|inst25~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode257w [3]))))

	.dataa(\inst6|inst59|inst25~q ),
	.datab(\inst6|inst53|inst25~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode257w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode331w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst8~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst8~18 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst8~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst8~19 (
// Equation(s):
// \inst6|inst71|inst38|inst8~19_combout  = (\inst6|inst71|inst38|inst8~16_combout  & (\inst6|inst71|inst38|inst8~17_combout  & (\inst6|inst71|inst50|inst8~2_combout  & \inst6|inst71|inst38|inst8~18_combout )))

	.dataa(\inst6|inst71|inst38|inst8~16_combout ),
	.datab(\inst6|inst71|inst38|inst8~17_combout ),
	.datac(\inst6|inst71|inst50|inst8~2_combout ),
	.datad(\inst6|inst71|inst38|inst8~18_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst8~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst8~19 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst8~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst8~20 (
// Equation(s):
// \inst6|inst71|inst38|inst8~20_combout  = (\inst6|inst71|inst38|inst8~15_combout  & \inst6|inst71|inst38|inst8~19_combout )

	.dataa(\inst6|inst71|inst38|inst8~15_combout ),
	.datab(\inst6|inst71|inst38|inst8~19_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst8~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst8~20 .lut_mask = 16'h8888;
defparam \inst6|inst71|inst38|inst8~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst8~21 (
// Equation(s):
// \inst6|inst71|inst38|inst8~21_combout  = ((\inst6|inst71|inst38|inst8~5_combout  & (\inst6|inst71|inst38|inst8~10_combout  & \inst6|inst71|inst38|inst8~20_combout ))) # (!\inst6|inst71|inst38|inst15~22_combout )

	.dataa(\inst6|inst71|inst38|inst15~22_combout ),
	.datab(\inst6|inst71|inst38|inst8~5_combout ),
	.datac(\inst6|inst71|inst38|inst8~10_combout ),
	.datad(\inst6|inst71|inst38|inst8~20_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst8~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst8~21 .lut_mask = 16'hD555;
defparam \inst6|inst71|inst38|inst8~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|inst8 (
	.clk(\Clock~input_o ),
	.d(\inst6|inst71|inst38|inst8~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|inst8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|inst8 .is_wysiwyg = "true";
defparam \inst11|inst8 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add1~18 (
// Equation(s):
// \inst3|Add1~18_combout  = (\inst11|inst9_~q  & ((\inst1|inst9_~q  & (\inst3|Add1~17  & VCC)) # (!\inst1|inst9_~q  & (!\inst3|Add1~17 )))) # (!\inst11|inst9_~q  & ((\inst1|inst9_~q  & (!\inst3|Add1~17 )) # (!\inst1|inst9_~q  & ((\inst3|Add1~17 ) # 
// (GND)))))
// \inst3|Add1~19  = CARRY((\inst11|inst9_~q  & (!\inst1|inst9_~q  & !\inst3|Add1~17 )) # (!\inst11|inst9_~q  & ((!\inst3|Add1~17 ) # (!\inst1|inst9_~q ))))

	.dataa(\inst11|inst9_~q ),
	.datab(\inst1|inst9_~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add1~17 ),
	.combout(\inst3|Add1~18_combout ),
	.cout(\inst3|Add1~19 ));
// synopsys translate_off
defparam \inst3|Add1~18 .lut_mask = 16'h9617;
defparam \inst3|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add0~18 (
// Equation(s):
// \inst3|Add0~18_combout  = (\inst3|Add1~18_combout  & (!\inst3|Add0~17 )) # (!\inst3|Add1~18_combout  & ((\inst3|Add0~17 ) # (GND)))
// \inst3|Add0~19  = CARRY((!\inst3|Add0~17 ) # (!\inst3|Add1~18_combout ))

	.dataa(\inst3|Add1~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~17 ),
	.combout(\inst3|Add0~18_combout ),
	.cout(\inst3|Add0~19 ));
// synopsys translate_off
defparam \inst3|Add0~18 .lut_mask = 16'h5A5F;
defparam \inst3|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[9]~98 (
// Equation(s):
// \inst3|ALU_Result[9]~98_combout  = (((\inst1|inst9_~q  & \inst11|inst9_~q )) # (!\inst15|inst81~q )) # (!\inst15|inst80~q )

	.dataa(\inst15|inst80~q ),
	.datab(\inst15|inst81~q ),
	.datac(\inst1|inst9_~q ),
	.datad(\inst11|inst9_~q ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[9]~98_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[9]~98 .lut_mask = 16'hF777;
defparam \inst3|ALU_Result[9]~98 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[9]~80 (
// Equation(s):
// \inst3|ALU_Result[9]~80_combout  = (\inst3|ALU_Result[12]~61_combout  & ((\inst1|inst9_~q ) # ((\inst11|inst9_~q )))) # (!\inst3|ALU_Result[12]~61_combout  & ((\inst15|inst82~q  & ((\inst11|inst9_~q ))) # (!\inst15|inst82~q  & (\inst1|inst9_~q ))))

	.dataa(\inst3|ALU_Result[12]~61_combout ),
	.datab(\inst1|inst9_~q ),
	.datac(\inst11|inst9_~q ),
	.datad(\inst15|inst82~q ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[9]~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[9]~80 .lut_mask = 16'hF8EC;
defparam \inst3|ALU_Result[9]~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[9]~99 (
// Equation(s):
// \inst3|ALU_Result[9]~99_combout  = (\inst15|inst76~q  & (((\inst15|inst81~q )))) # (!\inst15|inst76~q  & (\inst3|ALU_Result[9]~80_combout  $ (((!\inst15|inst80~q  & \inst15|inst81~q )))))

	.dataa(\inst15|inst80~q ),
	.datab(\inst15|inst81~q ),
	.datac(\inst15|inst76~q ),
	.datad(\inst3|ALU_Result[9]~80_combout ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[9]~99_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[9]~99 .lut_mask = 16'hCBC4;
defparam \inst3|ALU_Result[9]~99 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[9]~81 (
// Equation(s):
// \inst3|ALU_Result[9]~81_combout  = (\inst15|inst76~q  & (((\inst3|ALU_Result[9]~99_combout )))) # (!\inst15|inst76~q  & ((\inst3|ALU_Result[12]~60_combout  & (\inst3|ALU_Result[9]~98_combout )) # (!\inst3|ALU_Result[12]~60_combout  & 
// ((\inst3|ALU_Result[9]~99_combout )))))

	.dataa(\inst15|inst76~q ),
	.datab(\inst3|ALU_Result[12]~60_combout ),
	.datac(\inst3|ALU_Result[9]~98_combout ),
	.datad(\inst3|ALU_Result[9]~99_combout ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[9]~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[9]~81 .lut_mask = 16'hFB40;
defparam \inst3|ALU_Result[9]~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[9]~6 (
// Equation(s):
// \inst3|ALU_Result[9]~6_combout  = (\inst3|ALU_Result[9]~81_combout  & ((\inst3|Add0~18_combout ) # ((\inst3|ALU_Result[12]~61_combout ) # (\inst3|ALU_Result[14]~92_combout ))))

	.dataa(\inst3|Add0~18_combout ),
	.datab(\inst3|ALU_Result[12]~61_combout ),
	.datac(\inst3|ALU_Result[9]~81_combout ),
	.datad(\inst3|ALU_Result[14]~92_combout ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[9]~6 .lut_mask = 16'hF0E0;
defparam \inst3|ALU_Result[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|ALU_Result[9] (
	.clk(\Clock~input_o ),
	.d(\inst3|ALU_Result[9]~6_combout ),
	.asdata(\inst3|Add1~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|ALU_Result[12]~64_combout ),
	.ena(\inst3|ALU_Result[12]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|ALU_Result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|ALU_Result[9] .is_wysiwyg = "true";
defparam \inst3|ALU_Result[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst6|$00001|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst4|inst6|$00001|auto_generated|result_node[0]~0_combout  = (!\inst15|inst83~q  & ((\inst15|inst84~q  & (\inst3|ALU_Result [10])) # (!\inst15|inst84~q  & ((\inst3|ALU_Result [9])))))

	.dataa(\inst3|ALU_Result [10]),
	.datab(\inst3|ALU_Result [9]),
	.datac(\inst15|inst84~q ),
	.datad(\inst15|inst83~q ),
	.cin(gnd),
	.combout(\inst4|inst6|$00001|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst6|$00001|auto_generated|result_node[0]~0 .lut_mask = 16'h00AC;
defparam \inst4|inst6|$00001|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst6|$00001|auto_generated|result_node[0]~1 (
// Equation(s):
// \inst4|inst6|$00001|auto_generated|result_node[0]~1_combout  = (\inst4|inst6|$00001|auto_generated|result_node[0]~0_combout ) # ((\inst3|ALU_Result [8] & \inst15|inst83~q ))

	.dataa(\inst4|inst6|$00001|auto_generated|result_node[0]~0_combout ),
	.datab(\inst3|ALU_Result [8]),
	.datac(\inst15|inst83~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|inst6|$00001|auto_generated|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst6|$00001|auto_generated|result_node[0]~1 .lut_mask = 16'hEAEA;
defparam \inst4|inst6|$00001|auto_generated|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst3|inst24 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst6|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode48w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst3|inst24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst3|inst24 .is_wysiwyg = "true";
defparam \inst6|inst3|inst24 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst9~1 (
// Equation(s):
// \inst6|inst71|inst38|inst9~1_combout  = (\inst6|inst3|inst24~q  & ((\inst6|inst|inst24~q ) # ((\inst6|inst71|inst73|auto_generated|w_anode21w [3])))) # (!\inst6|inst3|inst24~q  & (!\inst6|inst71|inst73|auto_generated|w_anode48w[3]~0_combout  & 
// ((\inst6|inst|inst24~q ) # (\inst6|inst71|inst73|auto_generated|w_anode21w [3]))))

	.dataa(\inst6|inst3|inst24~q ),
	.datab(\inst6|inst|inst24~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode21w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode48w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst9~1 .lut_mask = 16'hA8FC;
defparam \inst6|inst71|inst38|inst9~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \FromToW[9]~input (
	.i(FromToW[9]),
	.ibar(gnd),
	.o(\FromToW[9]~input_o ));
// synopsys translate_off
defparam \FromToW[9]~input .bus_hold = "false";
defparam \FromToW[9]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst1|result[9]~6 (
// Equation(s):
// \inst6|inst70|inst1|result[9]~6_combout  = (\inst15|inst17~q  & (\FromToW[9]~input_o )) # (!\inst15|inst17~q  & ((\inst4|inst6|$00001|auto_generated|result_node[0]~1_combout )))

	.dataa(\FromToW[9]~input_o ),
	.datab(\inst4|inst6|$00001|auto_generated|result_node[0]~1_combout ),
	.datac(gnd),
	.datad(\inst15|inst17~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst1|result[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst1|result[9]~6 .lut_mask = 16'hAACC;
defparam \inst6|inst70|inst1|result[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst1|inst24 (
	.clk(\Clock~input_o ),
	.d(\inst6|inst70|inst1|result[9]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst1|inst24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst1|inst24 .is_wysiwyg = "true";
defparam \inst6|inst1|inst24 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst65|inst24 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst6|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode404w[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst65|inst24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst65|inst24 .is_wysiwyg = "true";
defparam \inst6|inst65|inst24 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst9~2 (
// Equation(s):
// \inst6|inst71|inst38|inst9~2_combout  = (\inst6|inst1|inst24~q  & ((\inst6|inst65|inst24~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout )))) # (!\inst6|inst1|inst24~q  & (!\inst6|inst71|inst73|auto_generated|w_anode425w[3]~1_combout 
//  & ((\inst6|inst65|inst24~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout ))))

	.dataa(\inst6|inst1|inst24~q ),
	.datab(\inst6|inst65|inst24~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode425w[3]~1_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst9~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst9~2 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst9~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst9~3 (
// Equation(s):
// \inst6|inst71|inst38|inst9~3_combout  = (\inst6|inst47|inst24~q  & ((\inst6|inst12|inst24~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode98w [3])))) # (!\inst6|inst47|inst24~q  & (!\inst6|inst71|inst73|auto_generated|w_anode193w [3] & 
// ((\inst6|inst12|inst24~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode98w [3]))))

	.dataa(\inst6|inst47|inst24~q ),
	.datab(\inst6|inst12|inst24~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode98w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode193w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst9~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst9~3 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst9~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst9~4 (
// Equation(s):
// \inst6|inst71|inst38|inst9~4_combout  = (\inst6|inst45|inst24~q  & ((\inst6|inst44|inst24~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode163w [3])))) # (!\inst6|inst45|inst24~q  & (!\inst6|inst71|inst73|auto_generated|w_anode173w [3] & 
// ((\inst6|inst44|inst24~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode163w [3]))))

	.dataa(\inst6|inst45|inst24~q ),
	.datab(\inst6|inst44|inst24~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode163w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode173w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst9~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst9~4 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst9~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst9~5 (
// Equation(s):
// \inst6|inst71|inst38|inst9~5_combout  = (\inst6|inst71|inst38|inst9~1_combout  & (\inst6|inst71|inst38|inst9~2_combout  & (\inst6|inst71|inst38|inst9~3_combout  & \inst6|inst71|inst38|inst9~4_combout )))

	.dataa(\inst6|inst71|inst38|inst9~1_combout ),
	.datab(\inst6|inst71|inst38|inst9~2_combout ),
	.datac(\inst6|inst71|inst38|inst9~3_combout ),
	.datad(\inst6|inst71|inst38|inst9~4_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst9~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst9~5 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst9~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst9~6 (
// Equation(s):
// \inst6|inst71|inst38|inst9~6_combout  = (\inst6|inst43|inst24~q  & ((\inst6|inst42|inst24~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode143w [3])))) # (!\inst6|inst43|inst24~q  & (!\inst6|inst71|inst73|auto_generated|w_anode153w [3] & 
// ((\inst6|inst42|inst24~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode143w [3]))))

	.dataa(\inst6|inst43|inst24~q ),
	.datab(\inst6|inst42|inst24~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode143w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode153w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst9~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst9~6 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst9~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst9~7 (
// Equation(s):
// \inst6|inst71|inst38|inst9~7_combout  = (\inst6|inst41|inst24~q  & ((\inst6|inst13|inst24~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode122w [3])))) # (!\inst6|inst41|inst24~q  & (!\inst6|inst71|inst73|auto_generated|w_anode133w [3] & 
// ((\inst6|inst13|inst24~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode122w [3]))))

	.dataa(\inst6|inst41|inst24~q ),
	.datab(\inst6|inst13|inst24~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode122w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode133w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst9~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst9~7 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst9~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst9~8 (
// Equation(s):
// \inst6|inst71|inst38|inst9~8_combout  = (\inst6|inst51|inst24~q  & ((\inst6|inst52|inst24~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode247w [3])))) # (!\inst6|inst51|inst24~q  & (!\inst6|inst71|inst73|auto_generated|w_anode237w [3] & 
// ((\inst6|inst52|inst24~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode247w [3]))))

	.dataa(\inst6|inst51|inst24~q ),
	.datab(\inst6|inst52|inst24~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode247w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode237w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst9~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst9~8 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst9~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst9~9 (
// Equation(s):
// \inst6|inst71|inst38|inst9~9_combout  = (\inst6|inst6|inst24~q  & ((\inst6|inst5|inst24~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout )))) # (!\inst6|inst6|inst24~q  & (!\inst6|inst71|inst73|auto_generated|w_anode78w [3] & 
// ((\inst6|inst5|inst24~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout ))))

	.dataa(\inst6|inst6|inst24~q ),
	.datab(\inst6|inst5|inst24~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode78w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst9~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst9~9 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst9~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst9~10 (
// Equation(s):
// \inst6|inst71|inst38|inst9~10_combout  = (\inst6|inst71|inst38|inst9~6_combout  & (\inst6|inst71|inst38|inst9~7_combout  & (\inst6|inst71|inst38|inst9~8_combout  & \inst6|inst71|inst38|inst9~9_combout )))

	.dataa(\inst6|inst71|inst38|inst9~6_combout ),
	.datab(\inst6|inst71|inst38|inst9~7_combout ),
	.datac(\inst6|inst71|inst38|inst9~8_combout ),
	.datad(\inst6|inst71|inst38|inst9~9_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst9~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst9~10 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst9~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst9~11 (
// Equation(s):
// \inst6|inst71|inst38|inst9~11_combout  = (\inst6|inst4|inst24~q  & ((\inst6|inst2|inst24~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode38w [3])))) # (!\inst6|inst4|inst24~q  & (!\inst6|inst71|inst73|auto_generated|w_anode58w [3] & 
// ((\inst6|inst2|inst24~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode38w [3]))))

	.dataa(\inst6|inst4|inst24~q ),
	.datab(\inst6|inst2|inst24~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode38w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode58w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst9~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst9~11 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst9~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst9~12 (
// Equation(s):
// \inst6|inst71|inst38|inst9~12_combout  = (\inst6|inst60|inst24~q  & ((\inst6|inst7|inst24~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout )))) # (!\inst6|inst60|inst24~q  & (!\inst6|inst71|inst73|auto_generated|w_anode341w [3] & 
// ((\inst6|inst7|inst24~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout ))))

	.dataa(\inst6|inst60|inst24~q ),
	.datab(\inst6|inst7|inst24~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode341w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst9~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst9~12 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst9~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst66|inst24 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst6|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode415w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst66|inst24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst66|inst24 .is_wysiwyg = "true";
defparam \inst6|inst66|inst24 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst9~13 (
// Equation(s):
// \inst6|inst71|inst38|inst9~13_combout  = (\inst6|inst49|inst24~q  & ((\inst6|inst66|inst24~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout )))) # (!\inst6|inst49|inst24~q  & (!\inst6|inst71|inst73|auto_generated|w_anode216w [3] & 
// ((\inst6|inst66|inst24~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout ))))

	.dataa(\inst6|inst49|inst24~q ),
	.datab(\inst6|inst66|inst24~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode216w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst9~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst9~13 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst9~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst9~14 (
// Equation(s):
// \inst6|inst71|inst38|inst9~14_combout  = (\inst6|inst50|inst24~q  & ((\inst6|inst46|inst24~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode183w [3])))) # (!\inst6|inst50|inst24~q  & (!\inst6|inst71|inst73|auto_generated|w_anode227w [3] & 
// ((\inst6|inst46|inst24~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode183w [3]))))

	.dataa(\inst6|inst50|inst24~q ),
	.datab(\inst6|inst46|inst24~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode183w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode227w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst9~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst9~14 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst9~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst9~15 (
// Equation(s):
// \inst6|inst71|inst38|inst9~15_combout  = (\inst6|inst71|inst38|inst9~11_combout  & (\inst6|inst71|inst38|inst9~12_combout  & (\inst6|inst71|inst38|inst9~13_combout  & \inst6|inst71|inst38|inst9~14_combout )))

	.dataa(\inst6|inst71|inst38|inst9~11_combout ),
	.datab(\inst6|inst71|inst38|inst9~12_combout ),
	.datac(\inst6|inst71|inst38|inst9~13_combout ),
	.datad(\inst6|inst71|inst38|inst9~14_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst9~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst9~15 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst9~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst9~16 (
// Equation(s):
// \inst6|inst71|inst38|inst9~16_combout  = (\inst6|inst57|inst24~q  & ((\inst6|inst58|inst24~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode321w [3])))) # (!\inst6|inst57|inst24~q  & (!\inst6|inst71|inst73|auto_generated|w_anode310w [3] & 
// ((\inst6|inst58|inst24~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode321w [3]))))

	.dataa(\inst6|inst57|inst24~q ),
	.datab(\inst6|inst58|inst24~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode321w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode310w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst9~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst9~16 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst9~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst9~17 (
// Equation(s):
// \inst6|inst71|inst38|inst9~17_combout  = (\inst6|inst55|inst24~q  & ((\inst6|inst56|inst24~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode287w [3])))) # (!\inst6|inst55|inst24~q  & (!\inst6|inst71|inst73|auto_generated|w_anode277w [3] & 
// ((\inst6|inst56|inst24~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode287w [3]))))

	.dataa(\inst6|inst55|inst24~q ),
	.datab(\inst6|inst56|inst24~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode287w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode277w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst9~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst9~17 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst9~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst50|inst9~0 (
// Equation(s):
// \inst6|inst71|inst50|inst9~0_combout  = (\inst6|inst54|inst24~q ) # (((!\inst6|inst71|inst73|auto_generated|w_anode257w[3]~0_combout ) # (!\inst6|inst71|inst73|auto_generated|w_anode110w[2]~1_combout )) # (!\inst15|inst16~q ))

	.dataa(\inst6|inst54|inst24~q ),
	.datab(\inst15|inst16~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode110w[2]~1_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode257w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst50|inst9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst50|inst9~0 .lut_mask = 16'hBFFF;
defparam \inst6|inst71|inst50|inst9~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst9~18 (
// Equation(s):
// \inst6|inst71|inst38|inst9~18_combout  = (\inst6|inst59|inst24~q  & ((\inst6|inst53|inst24~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode257w [3])))) # (!\inst6|inst59|inst24~q  & (!\inst6|inst71|inst73|auto_generated|w_anode331w [3] & 
// ((\inst6|inst53|inst24~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode257w [3]))))

	.dataa(\inst6|inst59|inst24~q ),
	.datab(\inst6|inst53|inst24~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode257w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode331w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst9~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst9~18 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst9~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst9~19 (
// Equation(s):
// \inst6|inst71|inst38|inst9~19_combout  = (\inst6|inst71|inst38|inst9~16_combout  & (\inst6|inst71|inst38|inst9~17_combout  & (\inst6|inst71|inst50|inst9~0_combout  & \inst6|inst71|inst38|inst9~18_combout )))

	.dataa(\inst6|inst71|inst38|inst9~16_combout ),
	.datab(\inst6|inst71|inst38|inst9~17_combout ),
	.datac(\inst6|inst71|inst50|inst9~0_combout ),
	.datad(\inst6|inst71|inst38|inst9~18_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst9~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst9~19 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst9~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst9~20 (
// Equation(s):
// \inst6|inst71|inst38|inst9~20_combout  = (\inst6|inst71|inst38|inst9~5_combout  & (\inst6|inst71|inst38|inst9~10_combout  & (\inst6|inst71|inst38|inst9~15_combout  & \inst6|inst71|inst38|inst9~19_combout )))

	.dataa(\inst6|inst71|inst38|inst9~5_combout ),
	.datab(\inst6|inst71|inst38|inst9~10_combout ),
	.datac(\inst6|inst71|inst38|inst9~15_combout ),
	.datad(\inst6|inst71|inst38|inst9~19_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst9~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst9~20 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst9~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst9~21 (
// Equation(s):
// \inst6|inst71|inst38|inst9~21_combout  = (\inst6|inst71|inst38|inst9~20_combout ) # (!\inst6|inst71|inst38|inst15~22_combout )

	.dataa(\inst6|inst71|inst38|inst9~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|inst71|inst38|inst15~22_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst9~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst9~21 .lut_mask = 16'hAAFF;
defparam \inst6|inst71|inst38|inst9~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|inst9_ (
	.clk(\Clock~input_o ),
	.d(\inst6|inst71|inst38|inst9~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|inst9_~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|inst9_ .is_wysiwyg = "true";
defparam \inst11|inst9_ .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add1~20 (
// Equation(s):
// \inst3|Add1~20_combout  = ((\inst11|inst10~q  $ (\inst1|inst10~q  $ (!\inst3|Add1~19 )))) # (GND)
// \inst3|Add1~21  = CARRY((\inst11|inst10~q  & ((\inst1|inst10~q ) # (!\inst3|Add1~19 ))) # (!\inst11|inst10~q  & (\inst1|inst10~q  & !\inst3|Add1~19 )))

	.dataa(\inst11|inst10~q ),
	.datab(\inst1|inst10~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add1~19 ),
	.combout(\inst3|Add1~20_combout ),
	.cout(\inst3|Add1~21 ));
// synopsys translate_off
defparam \inst3|Add1~20 .lut_mask = 16'h698E;
defparam \inst3|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add0~20 (
// Equation(s):
// \inst3|Add0~20_combout  = (\inst3|Add1~20_combout  & (\inst3|Add0~19  $ (GND))) # (!\inst3|Add1~20_combout  & (!\inst3|Add0~19  & VCC))
// \inst3|Add0~21  = CARRY((\inst3|Add1~20_combout  & !\inst3|Add0~19 ))

	.dataa(\inst3|Add1~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~19 ),
	.combout(\inst3|Add0~20_combout ),
	.cout(\inst3|Add0~21 ));
// synopsys translate_off
defparam \inst3|Add0~20 .lut_mask = 16'hA50A;
defparam \inst3|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux6~4 (
// Equation(s):
// \inst3|Mux6~4_combout  = (\inst3|ALU_Result[12]~61_combout  & (\inst11|inst10~q  & (\inst1|inst10~q ))) # (!\inst3|ALU_Result[12]~61_combout  & ((\inst15|inst82~q  & (!\inst11|inst10~q )) # (!\inst15|inst82~q  & ((!\inst1|inst10~q )))))

	.dataa(\inst11|inst10~q ),
	.datab(\inst1|inst10~q ),
	.datac(\inst3|ALU_Result[12]~61_combout ),
	.datad(\inst15|inst82~q ),
	.cin(gnd),
	.combout(\inst3|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux6~4 .lut_mask = 16'h8583;
defparam \inst3|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux6~7 (
// Equation(s):
// \inst3|Mux6~7_combout  = (\inst15|inst80~q  & (((\inst3|Mux6~4_combout ) # (!\inst15|inst81~q )) # (!\inst15|inst82~q ))) # (!\inst15|inst80~q  & ((\inst15|inst81~q  $ (!\inst3|Mux6~4_combout ))))

	.dataa(\inst15|inst80~q ),
	.datab(\inst15|inst82~q ),
	.datac(\inst15|inst81~q ),
	.datad(\inst3|Mux6~4_combout ),
	.cin(gnd),
	.combout(\inst3|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux6~7 .lut_mask = 16'hFA2F;
defparam \inst3|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux6~5 (
// Equation(s):
// \inst3|Mux6~5_combout  = (\inst3|Mux6~7_combout  & ((\inst11|inst10~q ) # ((\inst1|inst10~q ) # (!\inst3|ALU_Result[12]~61_combout ))))

	.dataa(\inst11|inst10~q ),
	.datab(\inst1|inst10~q ),
	.datac(\inst3|ALU_Result[12]~61_combout ),
	.datad(\inst3|Mux6~7_combout ),
	.cin(gnd),
	.combout(\inst3|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux6~5 .lut_mask = 16'hEF00;
defparam \inst3|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux6~6 (
// Equation(s):
// \inst3|Mux6~6_combout  = (\inst3|Mux6~5_combout  & ((\inst3|ALU_Result[12]~61_combout ) # ((\inst3|Add0~20_combout ) # (!\inst3|ALU_Result[12]~60_combout ))))

	.dataa(\inst3|ALU_Result[12]~61_combout ),
	.datab(\inst3|Add0~20_combout ),
	.datac(\inst3|ALU_Result[12]~60_combout ),
	.datad(\inst3|Mux6~5_combout ),
	.cin(gnd),
	.combout(\inst3|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux6~6 .lut_mask = 16'hEF00;
defparam \inst3|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[10]~5 (
// Equation(s):
// \inst3|ALU_Result[10]~5_combout  = (\inst15|inst76~q  & ((\inst15|inst81~q ))) # (!\inst15|inst76~q  & (\inst3|Mux6~6_combout ))

	.dataa(\inst3|Mux6~6_combout ),
	.datab(\inst15|inst81~q ),
	.datac(gnd),
	.datad(\inst15|inst76~q ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[10]~5 .lut_mask = 16'hCCAA;
defparam \inst3|ALU_Result[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|ALU_Result[10] (
	.clk(\Clock~input_o ),
	.d(\inst3|ALU_Result[10]~5_combout ),
	.asdata(\inst3|Add1~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|ALU_Result[12]~64_combout ),
	.ena(\inst3|ALU_Result[12]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|ALU_Result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|ALU_Result[10] .is_wysiwyg = "true";
defparam \inst3|ALU_Result[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst5|$00001|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst4|inst5|$00001|auto_generated|result_node[0]~0_combout  = (!\inst15|inst83~q  & ((\inst15|inst84~q  & (\inst3|ALU_Result [11])) # (!\inst15|inst84~q  & ((\inst3|ALU_Result [10])))))

	.dataa(\inst3|ALU_Result [11]),
	.datab(\inst3|ALU_Result [10]),
	.datac(\inst15|inst84~q ),
	.datad(\inst15|inst83~q ),
	.cin(gnd),
	.combout(\inst4|inst5|$00001|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst5|$00001|auto_generated|result_node[0]~0 .lut_mask = 16'h00AC;
defparam \inst4|inst5|$00001|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst5|$00001|auto_generated|result_node[0]~1 (
// Equation(s):
// \inst4|inst5|$00001|auto_generated|result_node[0]~1_combout  = (\inst4|inst5|$00001|auto_generated|result_node[0]~0_combout ) # ((\inst3|ALU_Result [9] & \inst15|inst83~q ))

	.dataa(\inst4|inst5|$00001|auto_generated|result_node[0]~0_combout ),
	.datab(\inst3|ALU_Result [9]),
	.datac(\inst15|inst83~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|inst5|$00001|auto_generated|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst5|$00001|auto_generated|result_node[0]~1 .lut_mask = 16'hEAEA;
defparam \inst4|inst5|$00001|auto_generated|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst4|inst23 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst5|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst4|inst23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst4|inst23 .is_wysiwyg = "true";
defparam \inst6|inst4|inst23 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst10~1 (
// Equation(s):
// \inst6|inst71|inst38|inst10~1_combout  = (\inst6|inst4|inst23~q  & ((\inst6|inst2|inst23~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode38w [3])))) # (!\inst6|inst4|inst23~q  & (!\inst6|inst71|inst73|auto_generated|w_anode58w [3] & 
// ((\inst6|inst2|inst23~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode38w [3]))))

	.dataa(\inst6|inst4|inst23~q ),
	.datab(\inst6|inst2|inst23~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode38w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode58w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst10~1 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst10~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst10~2 (
// Equation(s):
// \inst6|inst71|inst38|inst10~2_combout  = (\inst6|inst60|inst23~q  & ((\inst6|inst7|inst23~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout )))) # (!\inst6|inst60|inst23~q  & (!\inst6|inst71|inst73|auto_generated|w_anode341w [3] & 
// ((\inst6|inst7|inst23~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout ))))

	.dataa(\inst6|inst60|inst23~q ),
	.datab(\inst6|inst7|inst23~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode341w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst10~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst10~2 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst10~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst66|inst23 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst5|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode415w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst66|inst23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst66|inst23 .is_wysiwyg = "true";
defparam \inst6|inst66|inst23 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst10~3 (
// Equation(s):
// \inst6|inst71|inst38|inst10~3_combout  = (\inst6|inst49|inst23~q  & ((\inst6|inst66|inst23~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout )))) # (!\inst6|inst49|inst23~q  & (!\inst6|inst71|inst73|auto_generated|w_anode216w [3] & 
// ((\inst6|inst66|inst23~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout ))))

	.dataa(\inst6|inst49|inst23~q ),
	.datab(\inst6|inst66|inst23~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode216w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst10~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst10~3 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst10~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst10~4 (
// Equation(s):
// \inst6|inst71|inst38|inst10~4_combout  = (\inst6|inst50|inst23~q  & ((\inst6|inst46|inst23~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode183w [3])))) # (!\inst6|inst50|inst23~q  & (!\inst6|inst71|inst73|auto_generated|w_anode227w [3] & 
// ((\inst6|inst46|inst23~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode183w [3]))))

	.dataa(\inst6|inst50|inst23~q ),
	.datab(\inst6|inst46|inst23~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode183w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode227w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst10~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst10~4 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst10~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst10~5 (
// Equation(s):
// \inst6|inst71|inst38|inst10~5_combout  = (\inst6|inst71|inst38|inst10~1_combout  & (\inst6|inst71|inst38|inst10~2_combout  & (\inst6|inst71|inst38|inst10~3_combout  & \inst6|inst71|inst38|inst10~4_combout )))

	.dataa(\inst6|inst71|inst38|inst10~1_combout ),
	.datab(\inst6|inst71|inst38|inst10~2_combout ),
	.datac(\inst6|inst71|inst38|inst10~3_combout ),
	.datad(\inst6|inst71|inst38|inst10~4_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst10~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst10~5 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst10~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst10~6 (
// Equation(s):
// \inst6|inst71|inst38|inst10~6_combout  = (\inst6|inst57|inst23~q  & ((\inst6|inst58|inst23~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode321w [3])))) # (!\inst6|inst57|inst23~q  & (!\inst6|inst71|inst73|auto_generated|w_anode310w [3] & 
// ((\inst6|inst58|inst23~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode321w [3]))))

	.dataa(\inst6|inst57|inst23~q ),
	.datab(\inst6|inst58|inst23~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode321w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode310w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst10~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst10~6 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst10~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst10~7 (
// Equation(s):
// \inst6|inst71|inst38|inst10~7_combout  = (\inst6|inst55|inst23~q  & ((\inst6|inst56|inst23~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode287w [3])))) # (!\inst6|inst55|inst23~q  & (!\inst6|inst71|inst73|auto_generated|w_anode277w [3] & 
// ((\inst6|inst56|inst23~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode287w [3]))))

	.dataa(\inst6|inst55|inst23~q ),
	.datab(\inst6|inst56|inst23~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode287w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode277w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst10~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst10~7 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst10~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst50|inst10~0 (
// Equation(s):
// \inst6|inst71|inst50|inst10~0_combout  = (\inst6|inst54|inst23~q ) # (((!\inst6|inst71|inst73|auto_generated|w_anode257w[3]~0_combout ) # (!\inst6|inst71|inst73|auto_generated|w_anode110w[2]~1_combout )) # (!\inst15|inst16~q ))

	.dataa(\inst6|inst54|inst23~q ),
	.datab(\inst15|inst16~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode110w[2]~1_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode257w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst50|inst10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst50|inst10~0 .lut_mask = 16'hBFFF;
defparam \inst6|inst71|inst50|inst10~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst10~8 (
// Equation(s):
// \inst6|inst71|inst38|inst10~8_combout  = (\inst6|inst59|inst23~q  & ((\inst6|inst53|inst23~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode257w [3])))) # (!\inst6|inst59|inst23~q  & (!\inst6|inst71|inst73|auto_generated|w_anode331w [3] & 
// ((\inst6|inst53|inst23~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode257w [3]))))

	.dataa(\inst6|inst59|inst23~q ),
	.datab(\inst6|inst53|inst23~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode257w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode331w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst10~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst10~8 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst10~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst10~9 (
// Equation(s):
// \inst6|inst71|inst38|inst10~9_combout  = (\inst6|inst71|inst38|inst10~6_combout  & (\inst6|inst71|inst38|inst10~7_combout  & (\inst6|inst71|inst50|inst10~0_combout  & \inst6|inst71|inst38|inst10~8_combout )))

	.dataa(\inst6|inst71|inst38|inst10~6_combout ),
	.datab(\inst6|inst71|inst38|inst10~7_combout ),
	.datac(\inst6|inst71|inst50|inst10~0_combout ),
	.datad(\inst6|inst71|inst38|inst10~8_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst10~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst10~9 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst10~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst10~10 (
// Equation(s):
// \inst6|inst71|inst38|inst10~10_combout  = (\inst6|inst3|inst23~q  & ((\inst6|inst|inst23~q ) # ((\inst6|inst71|inst73|auto_generated|w_anode21w [3])))) # (!\inst6|inst3|inst23~q  & (!\inst6|inst71|inst73|auto_generated|w_anode48w[3]~0_combout  & 
// ((\inst6|inst|inst23~q ) # (\inst6|inst71|inst73|auto_generated|w_anode21w [3]))))

	.dataa(\inst6|inst3|inst23~q ),
	.datab(\inst6|inst|inst23~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode21w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode48w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst10~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst10~10 .lut_mask = 16'hA8FC;
defparam \inst6|inst71|inst38|inst10~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \FromToW[10]~input (
	.i(FromToW[10]),
	.ibar(gnd),
	.o(\FromToW[10]~input_o ));
// synopsys translate_off
defparam \FromToW[10]~input .bus_hold = "false";
defparam \FromToW[10]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst1|result[10]~5 (
// Equation(s):
// \inst6|inst70|inst1|result[10]~5_combout  = (\inst15|inst17~q  & (\FromToW[10]~input_o )) # (!\inst15|inst17~q  & ((\inst4|inst5|$00001|auto_generated|result_node[0]~1_combout )))

	.dataa(\FromToW[10]~input_o ),
	.datab(\inst4|inst5|$00001|auto_generated|result_node[0]~1_combout ),
	.datac(gnd),
	.datad(\inst15|inst17~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst1|result[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst1|result[10]~5 .lut_mask = 16'hAACC;
defparam \inst6|inst70|inst1|result[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst1|inst23 (
	.clk(\Clock~input_o ),
	.d(\inst6|inst70|inst1|result[10]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst1|inst23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst1|inst23 .is_wysiwyg = "true";
defparam \inst6|inst1|inst23 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst65|inst23 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst5|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode404w[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst65|inst23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst65|inst23 .is_wysiwyg = "true";
defparam \inst6|inst65|inst23 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst10~11 (
// Equation(s):
// \inst6|inst71|inst38|inst10~11_combout  = (\inst6|inst1|inst23~q  & ((\inst6|inst65|inst23~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout )))) # (!\inst6|inst1|inst23~q  & 
// (!\inst6|inst71|inst73|auto_generated|w_anode425w[3]~1_combout  & ((\inst6|inst65|inst23~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout ))))

	.dataa(\inst6|inst1|inst23~q ),
	.datab(\inst6|inst65|inst23~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode425w[3]~1_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst10~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst10~11 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst10~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst10~12 (
// Equation(s):
// \inst6|inst71|inst38|inst10~12_combout  = (\inst6|inst47|inst23~q  & ((\inst6|inst12|inst23~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode98w [3])))) # (!\inst6|inst47|inst23~q  & (!\inst6|inst71|inst73|auto_generated|w_anode193w [3] & 
// ((\inst6|inst12|inst23~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode98w [3]))))

	.dataa(\inst6|inst47|inst23~q ),
	.datab(\inst6|inst12|inst23~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode98w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode193w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst10~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst10~12 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst10~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst10~13 (
// Equation(s):
// \inst6|inst71|inst38|inst10~13_combout  = (\inst6|inst45|inst23~q  & ((\inst6|inst44|inst23~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode163w [3])))) # (!\inst6|inst45|inst23~q  & (!\inst6|inst71|inst73|auto_generated|w_anode173w [3] & 
// ((\inst6|inst44|inst23~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode163w [3]))))

	.dataa(\inst6|inst45|inst23~q ),
	.datab(\inst6|inst44|inst23~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode163w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode173w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst10~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst10~13 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst10~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst10~14 (
// Equation(s):
// \inst6|inst71|inst38|inst10~14_combout  = (\inst6|inst71|inst38|inst10~10_combout  & (\inst6|inst71|inst38|inst10~11_combout  & (\inst6|inst71|inst38|inst10~12_combout  & \inst6|inst71|inst38|inst10~13_combout )))

	.dataa(\inst6|inst71|inst38|inst10~10_combout ),
	.datab(\inst6|inst71|inst38|inst10~11_combout ),
	.datac(\inst6|inst71|inst38|inst10~12_combout ),
	.datad(\inst6|inst71|inst38|inst10~13_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst10~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst10~14 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst10~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst10~15 (
// Equation(s):
// \inst6|inst71|inst38|inst10~15_combout  = (\inst6|inst43|inst23~q  & ((\inst6|inst42|inst23~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode143w [3])))) # (!\inst6|inst43|inst23~q  & (!\inst6|inst71|inst73|auto_generated|w_anode153w [3] & 
// ((\inst6|inst42|inst23~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode143w [3]))))

	.dataa(\inst6|inst43|inst23~q ),
	.datab(\inst6|inst42|inst23~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode143w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode153w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst10~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst10~15 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst10~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst10~16 (
// Equation(s):
// \inst6|inst71|inst38|inst10~16_combout  = (\inst6|inst41|inst23~q  & ((\inst6|inst13|inst23~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode122w [3])))) # (!\inst6|inst41|inst23~q  & (!\inst6|inst71|inst73|auto_generated|w_anode133w [3] & 
// ((\inst6|inst13|inst23~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode122w [3]))))

	.dataa(\inst6|inst41|inst23~q ),
	.datab(\inst6|inst13|inst23~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode122w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode133w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst10~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst10~16 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst10~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst10~17 (
// Equation(s):
// \inst6|inst71|inst38|inst10~17_combout  = (\inst6|inst51|inst23~q  & ((\inst6|inst52|inst23~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode247w [3])))) # (!\inst6|inst51|inst23~q  & (!\inst6|inst71|inst73|auto_generated|w_anode237w [3] & 
// ((\inst6|inst52|inst23~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode247w [3]))))

	.dataa(\inst6|inst51|inst23~q ),
	.datab(\inst6|inst52|inst23~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode247w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode237w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst10~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst10~17 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst10~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst10~18 (
// Equation(s):
// \inst6|inst71|inst38|inst10~18_combout  = (\inst6|inst6|inst23~q  & ((\inst6|inst5|inst23~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout )))) # (!\inst6|inst6|inst23~q  & (!\inst6|inst71|inst73|auto_generated|w_anode78w [3] & 
// ((\inst6|inst5|inst23~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout ))))

	.dataa(\inst6|inst6|inst23~q ),
	.datab(\inst6|inst5|inst23~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode78w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst10~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst10~18 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst10~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst10~19 (
// Equation(s):
// \inst6|inst71|inst38|inst10~19_combout  = (\inst6|inst71|inst38|inst10~15_combout  & (\inst6|inst71|inst38|inst10~16_combout  & (\inst6|inst71|inst38|inst10~17_combout  & \inst6|inst71|inst38|inst10~18_combout )))

	.dataa(\inst6|inst71|inst38|inst10~15_combout ),
	.datab(\inst6|inst71|inst38|inst10~16_combout ),
	.datac(\inst6|inst71|inst38|inst10~17_combout ),
	.datad(\inst6|inst71|inst38|inst10~18_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst10~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst10~19 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst10~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst10~20 (
// Equation(s):
// \inst6|inst71|inst38|inst10~20_combout  = (\inst6|inst71|inst38|inst10~14_combout  & \inst6|inst71|inst38|inst10~19_combout )

	.dataa(\inst6|inst71|inst38|inst10~14_combout ),
	.datab(\inst6|inst71|inst38|inst10~19_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst10~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst10~20 .lut_mask = 16'h8888;
defparam \inst6|inst71|inst38|inst10~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst10~21 (
// Equation(s):
// \inst6|inst71|inst38|inst10~21_combout  = ((\inst6|inst71|inst38|inst10~5_combout  & (\inst6|inst71|inst38|inst10~9_combout  & \inst6|inst71|inst38|inst10~20_combout ))) # (!\inst6|inst71|inst38|inst15~22_combout )

	.dataa(\inst6|inst71|inst38|inst15~22_combout ),
	.datab(\inst6|inst71|inst38|inst10~5_combout ),
	.datac(\inst6|inst71|inst38|inst10~9_combout ),
	.datad(\inst6|inst71|inst38|inst10~20_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst10~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst10~21 .lut_mask = 16'hD555;
defparam \inst6|inst71|inst38|inst10~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|inst10 (
	.clk(\Clock~input_o ),
	.d(\inst6|inst71|inst38|inst10~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|inst10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|inst10 .is_wysiwyg = "true";
defparam \inst11|inst10 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add1~22 (
// Equation(s):
// \inst3|Add1~22_combout  = (\inst11|inst11~q  & ((\inst1|inst11~q  & (\inst3|Add1~21  & VCC)) # (!\inst1|inst11~q  & (!\inst3|Add1~21 )))) # (!\inst11|inst11~q  & ((\inst1|inst11~q  & (!\inst3|Add1~21 )) # (!\inst1|inst11~q  & ((\inst3|Add1~21 ) # 
// (GND)))))
// \inst3|Add1~23  = CARRY((\inst11|inst11~q  & (!\inst1|inst11~q  & !\inst3|Add1~21 )) # (!\inst11|inst11~q  & ((!\inst3|Add1~21 ) # (!\inst1|inst11~q ))))

	.dataa(\inst11|inst11~q ),
	.datab(\inst1|inst11~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add1~21 ),
	.combout(\inst3|Add1~22_combout ),
	.cout(\inst3|Add1~23 ));
// synopsys translate_off
defparam \inst3|Add1~22 .lut_mask = 16'h9617;
defparam \inst3|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add0~22 (
// Equation(s):
// \inst3|Add0~22_combout  = (\inst3|Add1~22_combout  & (!\inst3|Add0~21 )) # (!\inst3|Add1~22_combout  & ((\inst3|Add0~21 ) # (GND)))
// \inst3|Add0~23  = CARRY((!\inst3|Add0~21 ) # (!\inst3|Add1~22_combout ))

	.dataa(\inst3|Add1~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~21 ),
	.combout(\inst3|Add0~22_combout ),
	.cout(\inst3|Add0~23 ));
// synopsys translate_off
defparam \inst3|Add0~22 .lut_mask = 16'h5A5F;
defparam \inst3|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[11]~96 (
// Equation(s):
// \inst3|ALU_Result[11]~96_combout  = (((\inst1|inst11~q  & \inst11|inst11~q )) # (!\inst15|inst81~q )) # (!\inst15|inst80~q )

	.dataa(\inst15|inst80~q ),
	.datab(\inst15|inst81~q ),
	.datac(\inst1|inst11~q ),
	.datad(\inst11|inst11~q ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[11]~96_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[11]~96 .lut_mask = 16'hF777;
defparam \inst3|ALU_Result[11]~96 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[11]~78 (
// Equation(s):
// \inst3|ALU_Result[11]~78_combout  = (\inst3|ALU_Result[12]~61_combout  & ((\inst1|inst11~q ) # ((\inst11|inst11~q )))) # (!\inst3|ALU_Result[12]~61_combout  & ((\inst15|inst82~q  & ((\inst11|inst11~q ))) # (!\inst15|inst82~q  & (\inst1|inst11~q ))))

	.dataa(\inst3|ALU_Result[12]~61_combout ),
	.datab(\inst1|inst11~q ),
	.datac(\inst11|inst11~q ),
	.datad(\inst15|inst82~q ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[11]~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[11]~78 .lut_mask = 16'hF8EC;
defparam \inst3|ALU_Result[11]~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[11]~97 (
// Equation(s):
// \inst3|ALU_Result[11]~97_combout  = (\inst15|inst76~q  & (((\inst15|inst81~q )))) # (!\inst15|inst76~q  & (\inst3|ALU_Result[11]~78_combout  $ (((!\inst15|inst80~q  & \inst15|inst81~q )))))

	.dataa(\inst15|inst80~q ),
	.datab(\inst15|inst81~q ),
	.datac(\inst15|inst76~q ),
	.datad(\inst3|ALU_Result[11]~78_combout ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[11]~97_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[11]~97 .lut_mask = 16'hCBC4;
defparam \inst3|ALU_Result[11]~97 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[11]~79 (
// Equation(s):
// \inst3|ALU_Result[11]~79_combout  = (\inst15|inst76~q  & (((\inst3|ALU_Result[11]~97_combout )))) # (!\inst15|inst76~q  & ((\inst3|ALU_Result[12]~60_combout  & (\inst3|ALU_Result[11]~96_combout )) # (!\inst3|ALU_Result[12]~60_combout  & 
// ((\inst3|ALU_Result[11]~97_combout )))))

	.dataa(\inst15|inst76~q ),
	.datab(\inst3|ALU_Result[12]~60_combout ),
	.datac(\inst3|ALU_Result[11]~96_combout ),
	.datad(\inst3|ALU_Result[11]~97_combout ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[11]~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[11]~79 .lut_mask = 16'hFB40;
defparam \inst3|ALU_Result[11]~79 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[11]~102 (
// Equation(s):
// \inst3|ALU_Result[11]~102_combout  = (\inst15|inst81~q ) # (!\inst15|inst80~q )

	.dataa(\inst15|inst80~q ),
	.datab(\inst15|inst81~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|ALU_Result[11]~102_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[11]~102 .lut_mask = 16'hDDDD;
defparam \inst3|ALU_Result[11]~102 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[11]~4 (
// Equation(s):
// \inst3|ALU_Result[11]~4_combout  = (\inst3|ALU_Result[11]~79_combout  & ((\inst15|inst76~q ) # ((\inst3|Add0~22_combout ) # (\inst3|ALU_Result[11]~102_combout ))))

	.dataa(\inst15|inst76~q ),
	.datab(\inst3|Add0~22_combout ),
	.datac(\inst3|ALU_Result[11]~79_combout ),
	.datad(\inst3|ALU_Result[11]~102_combout ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[11]~4 .lut_mask = 16'hF0E0;
defparam \inst3|ALU_Result[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|ALU_Result[11] (
	.clk(\Clock~input_o ),
	.d(\inst3|ALU_Result[11]~4_combout ),
	.asdata(\inst3|Add1~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|ALU_Result[12]~64_combout ),
	.ena(\inst3|ALU_Result[12]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|ALU_Result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|ALU_Result[11] .is_wysiwyg = "true";
defparam \inst3|ALU_Result[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst4|$00001|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst4|inst4|$00001|auto_generated|result_node[0]~0_combout  = (!\inst15|inst83~q  & ((\inst15|inst84~q  & (\inst3|ALU_Result [12])) # (!\inst15|inst84~q  & ((\inst3|ALU_Result [11])))))

	.dataa(\inst3|ALU_Result [12]),
	.datab(\inst3|ALU_Result [11]),
	.datac(\inst15|inst84~q ),
	.datad(\inst15|inst83~q ),
	.cin(gnd),
	.combout(\inst4|inst4|$00001|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst4|$00001|auto_generated|result_node[0]~0 .lut_mask = 16'h00AC;
defparam \inst4|inst4|$00001|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst4|$00001|auto_generated|result_node[0]~1 (
// Equation(s):
// \inst4|inst4|$00001|auto_generated|result_node[0]~1_combout  = (\inst4|inst4|$00001|auto_generated|result_node[0]~0_combout ) # ((\inst3|ALU_Result [10] & \inst15|inst83~q ))

	.dataa(\inst4|inst4|$00001|auto_generated|result_node[0]~0_combout ),
	.datab(\inst3|ALU_Result [10]),
	.datac(\inst15|inst83~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|inst4|$00001|auto_generated|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst4|$00001|auto_generated|result_node[0]~1 .lut_mask = 16'hEAEA;
defparam \inst4|inst4|$00001|auto_generated|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst3|inst22 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst4|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode48w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst3|inst22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst3|inst22 .is_wysiwyg = "true";
defparam \inst6|inst3|inst22 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst11~1 (
// Equation(s):
// \inst6|inst71|inst38|inst11~1_combout  = (\inst6|inst3|inst22~q  & ((\inst6|inst|inst22~q ) # ((\inst6|inst71|inst73|auto_generated|w_anode21w [3])))) # (!\inst6|inst3|inst22~q  & (!\inst6|inst71|inst73|auto_generated|w_anode48w[3]~0_combout  & 
// ((\inst6|inst|inst22~q ) # (\inst6|inst71|inst73|auto_generated|w_anode21w [3]))))

	.dataa(\inst6|inst3|inst22~q ),
	.datab(\inst6|inst|inst22~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode21w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode48w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst11~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst11~1 .lut_mask = 16'hA8FC;
defparam \inst6|inst71|inst38|inst11~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \FromToW[11]~input (
	.i(FromToW[11]),
	.ibar(gnd),
	.o(\FromToW[11]~input_o ));
// synopsys translate_off
defparam \FromToW[11]~input .bus_hold = "false";
defparam \FromToW[11]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst1|result[11]~4 (
// Equation(s):
// \inst6|inst70|inst1|result[11]~4_combout  = (\inst15|inst17~q  & (\FromToW[11]~input_o )) # (!\inst15|inst17~q  & ((\inst4|inst4|$00001|auto_generated|result_node[0]~1_combout )))

	.dataa(\FromToW[11]~input_o ),
	.datab(\inst4|inst4|$00001|auto_generated|result_node[0]~1_combout ),
	.datac(gnd),
	.datad(\inst15|inst17~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst1|result[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst1|result[11]~4 .lut_mask = 16'hAACC;
defparam \inst6|inst70|inst1|result[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst1|inst22 (
	.clk(\Clock~input_o ),
	.d(\inst6|inst70|inst1|result[11]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst1|inst22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst1|inst22 .is_wysiwyg = "true";
defparam \inst6|inst1|inst22 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst65|inst22 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst4|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode404w[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst65|inst22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst65|inst22 .is_wysiwyg = "true";
defparam \inst6|inst65|inst22 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst11~2 (
// Equation(s):
// \inst6|inst71|inst38|inst11~2_combout  = (\inst6|inst1|inst22~q  & ((\inst6|inst65|inst22~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout )))) # (!\inst6|inst1|inst22~q  & 
// (!\inst6|inst71|inst73|auto_generated|w_anode425w[3]~1_combout  & ((\inst6|inst65|inst22~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout ))))

	.dataa(\inst6|inst1|inst22~q ),
	.datab(\inst6|inst65|inst22~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode425w[3]~1_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst11~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst11~2 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst11~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst11~3 (
// Equation(s):
// \inst6|inst71|inst38|inst11~3_combout  = (\inst6|inst47|inst22~q  & ((\inst6|inst12|inst22~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode98w [3])))) # (!\inst6|inst47|inst22~q  & (!\inst6|inst71|inst73|auto_generated|w_anode193w [3] & 
// ((\inst6|inst12|inst22~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode98w [3]))))

	.dataa(\inst6|inst47|inst22~q ),
	.datab(\inst6|inst12|inst22~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode98w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode193w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst11~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst11~3 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst11~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst11~4 (
// Equation(s):
// \inst6|inst71|inst38|inst11~4_combout  = (\inst6|inst45|inst22~q  & ((\inst6|inst44|inst22~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode163w [3])))) # (!\inst6|inst45|inst22~q  & (!\inst6|inst71|inst73|auto_generated|w_anode173w [3] & 
// ((\inst6|inst44|inst22~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode163w [3]))))

	.dataa(\inst6|inst45|inst22~q ),
	.datab(\inst6|inst44|inst22~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode163w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode173w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst11~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst11~4 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst11~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst11~5 (
// Equation(s):
// \inst6|inst71|inst38|inst11~5_combout  = (\inst6|inst71|inst38|inst11~1_combout  & (\inst6|inst71|inst38|inst11~2_combout  & (\inst6|inst71|inst38|inst11~3_combout  & \inst6|inst71|inst38|inst11~4_combout )))

	.dataa(\inst6|inst71|inst38|inst11~1_combout ),
	.datab(\inst6|inst71|inst38|inst11~2_combout ),
	.datac(\inst6|inst71|inst38|inst11~3_combout ),
	.datad(\inst6|inst71|inst38|inst11~4_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst11~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst11~5 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst11~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst11~6 (
// Equation(s):
// \inst6|inst71|inst38|inst11~6_combout  = (\inst6|inst43|inst22~q  & ((\inst6|inst42|inst22~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode143w [3])))) # (!\inst6|inst43|inst22~q  & (!\inst6|inst71|inst73|auto_generated|w_anode153w [3] & 
// ((\inst6|inst42|inst22~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode143w [3]))))

	.dataa(\inst6|inst43|inst22~q ),
	.datab(\inst6|inst42|inst22~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode143w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode153w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst11~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst11~6 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst11~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst11~7 (
// Equation(s):
// \inst6|inst71|inst38|inst11~7_combout  = (\inst6|inst41|inst22~q  & ((\inst6|inst13|inst22~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode122w [3])))) # (!\inst6|inst41|inst22~q  & (!\inst6|inst71|inst73|auto_generated|w_anode133w [3] & 
// ((\inst6|inst13|inst22~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode122w [3]))))

	.dataa(\inst6|inst41|inst22~q ),
	.datab(\inst6|inst13|inst22~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode122w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode133w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst11~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst11~7 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst11~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst11~8 (
// Equation(s):
// \inst6|inst71|inst38|inst11~8_combout  = (\inst6|inst51|inst22~q  & ((\inst6|inst52|inst22~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode247w [3])))) # (!\inst6|inst51|inst22~q  & (!\inst6|inst71|inst73|auto_generated|w_anode237w [3] & 
// ((\inst6|inst52|inst22~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode247w [3]))))

	.dataa(\inst6|inst51|inst22~q ),
	.datab(\inst6|inst52|inst22~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode247w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode237w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst11~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst11~8 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst11~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst11~9 (
// Equation(s):
// \inst6|inst71|inst38|inst11~9_combout  = (\inst6|inst6|inst22~q  & ((\inst6|inst5|inst22~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout )))) # (!\inst6|inst6|inst22~q  & (!\inst6|inst71|inst73|auto_generated|w_anode78w [3] & 
// ((\inst6|inst5|inst22~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout ))))

	.dataa(\inst6|inst6|inst22~q ),
	.datab(\inst6|inst5|inst22~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode78w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst11~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst11~9 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst11~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst11~10 (
// Equation(s):
// \inst6|inst71|inst38|inst11~10_combout  = (\inst6|inst71|inst38|inst11~6_combout  & (\inst6|inst71|inst38|inst11~7_combout  & (\inst6|inst71|inst38|inst11~8_combout  & \inst6|inst71|inst38|inst11~9_combout )))

	.dataa(\inst6|inst71|inst38|inst11~6_combout ),
	.datab(\inst6|inst71|inst38|inst11~7_combout ),
	.datac(\inst6|inst71|inst38|inst11~8_combout ),
	.datad(\inst6|inst71|inst38|inst11~9_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst11~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst11~10 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst11~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst11~11 (
// Equation(s):
// \inst6|inst71|inst38|inst11~11_combout  = (\inst6|inst4|inst22~q  & ((\inst6|inst2|inst22~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode38w [3])))) # (!\inst6|inst4|inst22~q  & (!\inst6|inst71|inst73|auto_generated|w_anode58w [3] & 
// ((\inst6|inst2|inst22~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode38w [3]))))

	.dataa(\inst6|inst4|inst22~q ),
	.datab(\inst6|inst2|inst22~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode38w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode58w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst11~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst11~11 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst11~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst11~12 (
// Equation(s):
// \inst6|inst71|inst38|inst11~12_combout  = (\inst6|inst60|inst22~q  & ((\inst6|inst7|inst22~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout )))) # (!\inst6|inst60|inst22~q  & (!\inst6|inst71|inst73|auto_generated|w_anode341w [3] & 
// ((\inst6|inst7|inst22~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout ))))

	.dataa(\inst6|inst60|inst22~q ),
	.datab(\inst6|inst7|inst22~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode341w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst11~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst11~12 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst11~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst66|inst22 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst4|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode415w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst66|inst22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst66|inst22 .is_wysiwyg = "true";
defparam \inst6|inst66|inst22 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst11~13 (
// Equation(s):
// \inst6|inst71|inst38|inst11~13_combout  = (\inst6|inst49|inst22~q  & ((\inst6|inst66|inst22~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout )))) # (!\inst6|inst49|inst22~q  & (!\inst6|inst71|inst73|auto_generated|w_anode216w [3] & 
// ((\inst6|inst66|inst22~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout ))))

	.dataa(\inst6|inst49|inst22~q ),
	.datab(\inst6|inst66|inst22~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode216w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst11~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst11~13 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst11~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst11~14 (
// Equation(s):
// \inst6|inst71|inst38|inst11~14_combout  = (\inst6|inst50|inst22~q  & ((\inst6|inst46|inst22~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode183w [3])))) # (!\inst6|inst50|inst22~q  & (!\inst6|inst71|inst73|auto_generated|w_anode227w [3] & 
// ((\inst6|inst46|inst22~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode183w [3]))))

	.dataa(\inst6|inst50|inst22~q ),
	.datab(\inst6|inst46|inst22~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode183w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode227w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst11~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst11~14 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst11~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst11~15 (
// Equation(s):
// \inst6|inst71|inst38|inst11~15_combout  = (\inst6|inst71|inst38|inst11~11_combout  & (\inst6|inst71|inst38|inst11~12_combout  & (\inst6|inst71|inst38|inst11~13_combout  & \inst6|inst71|inst38|inst11~14_combout )))

	.dataa(\inst6|inst71|inst38|inst11~11_combout ),
	.datab(\inst6|inst71|inst38|inst11~12_combout ),
	.datac(\inst6|inst71|inst38|inst11~13_combout ),
	.datad(\inst6|inst71|inst38|inst11~14_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst11~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst11~15 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst11~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst11~16 (
// Equation(s):
// \inst6|inst71|inst38|inst11~16_combout  = (\inst6|inst57|inst22~q  & ((\inst6|inst58|inst22~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode321w [3])))) # (!\inst6|inst57|inst22~q  & (!\inst6|inst71|inst73|auto_generated|w_anode310w [3] & 
// ((\inst6|inst58|inst22~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode321w [3]))))

	.dataa(\inst6|inst57|inst22~q ),
	.datab(\inst6|inst58|inst22~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode321w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode310w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst11~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst11~16 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst11~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst11~17 (
// Equation(s):
// \inst6|inst71|inst38|inst11~17_combout  = (\inst6|inst55|inst22~q  & ((\inst6|inst56|inst22~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode287w [3])))) # (!\inst6|inst55|inst22~q  & (!\inst6|inst71|inst73|auto_generated|w_anode277w [3] & 
// ((\inst6|inst56|inst22~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode287w [3]))))

	.dataa(\inst6|inst55|inst22~q ),
	.datab(\inst6|inst56|inst22~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode287w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode277w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst11~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst11~17 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst11~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst50|inst11~2 (
// Equation(s):
// \inst6|inst71|inst50|inst11~2_combout  = ((\inst15|inst15~q ) # ((\inst6|inst54|inst22~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode247w[3]~0_combout ))) # (!\inst15|inst14~q )

	.dataa(\inst15|inst14~q ),
	.datab(\inst15|inst15~q ),
	.datac(\inst6|inst54|inst22~q ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode247w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst50|inst11~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst50|inst11~2 .lut_mask = 16'hFDFF;
defparam \inst6|inst71|inst50|inst11~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst11~18 (
// Equation(s):
// \inst6|inst71|inst38|inst11~18_combout  = (\inst6|inst59|inst22~q  & ((\inst6|inst53|inst22~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode257w [3])))) # (!\inst6|inst59|inst22~q  & (!\inst6|inst71|inst73|auto_generated|w_anode331w [3] & 
// ((\inst6|inst53|inst22~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode257w [3]))))

	.dataa(\inst6|inst59|inst22~q ),
	.datab(\inst6|inst53|inst22~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode257w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode331w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst11~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst11~18 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst11~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst11~19 (
// Equation(s):
// \inst6|inst71|inst38|inst11~19_combout  = (\inst6|inst71|inst38|inst11~16_combout  & (\inst6|inst71|inst38|inst11~17_combout  & (\inst6|inst71|inst50|inst11~2_combout  & \inst6|inst71|inst38|inst11~18_combout )))

	.dataa(\inst6|inst71|inst38|inst11~16_combout ),
	.datab(\inst6|inst71|inst38|inst11~17_combout ),
	.datac(\inst6|inst71|inst50|inst11~2_combout ),
	.datad(\inst6|inst71|inst38|inst11~18_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst11~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst11~19 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst11~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst11~20 (
// Equation(s):
// \inst6|inst71|inst38|inst11~20_combout  = (\inst6|inst71|inst38|inst11~5_combout  & (\inst6|inst71|inst38|inst11~10_combout  & (\inst6|inst71|inst38|inst11~15_combout  & \inst6|inst71|inst38|inst11~19_combout )))

	.dataa(\inst6|inst71|inst38|inst11~5_combout ),
	.datab(\inst6|inst71|inst38|inst11~10_combout ),
	.datac(\inst6|inst71|inst38|inst11~15_combout ),
	.datad(\inst6|inst71|inst38|inst11~19_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst11~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst11~20 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst11~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst11~21 (
// Equation(s):
// \inst6|inst71|inst38|inst11~21_combout  = (\inst6|inst71|inst38|inst11~20_combout ) # (!\inst6|inst71|inst38|inst15~22_combout )

	.dataa(\inst6|inst71|inst38|inst11~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|inst71|inst38|inst15~22_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst11~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst11~21 .lut_mask = 16'hAAFF;
defparam \inst6|inst71|inst38|inst11~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|inst11 (
	.clk(\Clock~input_o ),
	.d(\inst6|inst71|inst38|inst11~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|inst11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|inst11 .is_wysiwyg = "true";
defparam \inst11|inst11 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add1~24 (
// Equation(s):
// \inst3|Add1~24_combout  = ((\inst11|inst12~q  $ (\inst1|inst12~q  $ (!\inst3|Add1~23 )))) # (GND)
// \inst3|Add1~25  = CARRY((\inst11|inst12~q  & ((\inst1|inst12~q ) # (!\inst3|Add1~23 ))) # (!\inst11|inst12~q  & (\inst1|inst12~q  & !\inst3|Add1~23 )))

	.dataa(\inst11|inst12~q ),
	.datab(\inst1|inst12~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add1~23 ),
	.combout(\inst3|Add1~24_combout ),
	.cout(\inst3|Add1~25 ));
// synopsys translate_off
defparam \inst3|Add1~24 .lut_mask = 16'h698E;
defparam \inst3|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add0~24 (
// Equation(s):
// \inst3|Add0~24_combout  = (\inst3|Add1~24_combout  & (\inst3|Add0~23  $ (GND))) # (!\inst3|Add1~24_combout  & (!\inst3|Add0~23  & VCC))
// \inst3|Add0~25  = CARRY((\inst3|Add1~24_combout  & !\inst3|Add0~23 ))

	.dataa(\inst3|Add1~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~23 ),
	.combout(\inst3|Add0~24_combout ),
	.cout(\inst3|Add0~25 ));
// synopsys translate_off
defparam \inst3|Add0~24 .lut_mask = 16'hA50A;
defparam \inst3|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[12]~73 (
// Equation(s):
// \inst3|ALU_Result[12]~73_combout  = (\inst3|ALU_Result[12]~60_combout  & (((!\inst3|ALU_Result[12]~61_combout )))) # (!\inst3|ALU_Result[12]~60_combout  & (\inst1|inst12~q  & ((\inst3|ALU_Result[12]~61_combout ) # (!\inst15|inst82~q ))))

	.dataa(\inst1|inst12~q ),
	.datab(\inst3|ALU_Result[12]~61_combout ),
	.datac(\inst3|ALU_Result[12]~60_combout ),
	.datad(\inst15|inst82~q ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[12]~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[12]~73 .lut_mask = 16'h383A;
defparam \inst3|ALU_Result[12]~73 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[12]~74 (
// Equation(s):
// \inst3|ALU_Result[12]~74_combout  = (\inst11|inst12~q  & ((\inst1|inst12~q ) # (!\inst3|ALU_Result[12]~60_combout )))

	.dataa(\inst11|inst12~q ),
	.datab(\inst1|inst12~q ),
	.datac(\inst3|ALU_Result[12]~60_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|ALU_Result[12]~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[12]~74 .lut_mask = 16'h8A8A;
defparam \inst3|ALU_Result[12]~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[12]~75 (
// Equation(s):
// \inst3|ALU_Result[12]~75_combout  = \inst15|inst81~q  $ (((!\inst15|inst76~q  & (\inst15|inst82~q  & \inst3|ALU_Result[12]~74_combout ))))

	.dataa(\inst15|inst81~q ),
	.datab(\inst15|inst76~q ),
	.datac(\inst15|inst82~q ),
	.datad(\inst3|ALU_Result[12]~74_combout ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[12]~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[12]~75 .lut_mask = 16'h9AAA;
defparam \inst3|ALU_Result[12]~75 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[12]~76 (
// Equation(s):
// \inst3|ALU_Result[12]~76_combout  = (\inst3|ALU_Result[12]~61_combout  & (((\inst3|ALU_Result[12]~73_combout )))) # (!\inst3|ALU_Result[12]~61_combout  & ((\inst3|ALU_Result[12]~60_combout ) # (\inst3|ALU_Result[12]~73_combout  $ 
// (\inst3|ALU_Result[12]~75_combout ))))

	.dataa(\inst3|ALU_Result[12]~61_combout ),
	.datab(\inst3|ALU_Result[12]~60_combout ),
	.datac(\inst3|ALU_Result[12]~73_combout ),
	.datad(\inst3|ALU_Result[12]~75_combout ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[12]~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[12]~76 .lut_mask = 16'hE5F4;
defparam \inst3|ALU_Result[12]~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[12]~95 (
// Equation(s):
// \inst3|ALU_Result[12]~95_combout  = (\inst3|ALU_Result[12]~76_combout ) # ((\inst15|inst80~q  & (\inst15|inst81~q  & \inst3|ALU_Result[12]~74_combout )))

	.dataa(\inst15|inst80~q ),
	.datab(\inst15|inst81~q ),
	.datac(\inst3|ALU_Result[12]~74_combout ),
	.datad(\inst3|ALU_Result[12]~76_combout ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[12]~95_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[12]~95 .lut_mask = 16'hFF80;
defparam \inst3|ALU_Result[12]~95 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[12]~77 (
// Equation(s):
// \inst3|ALU_Result[12]~77_combout  = (\inst15|inst76~q  & (\inst3|ALU_Result[12]~75_combout )) # (!\inst15|inst76~q  & ((\inst3|ALU_Result[12]~95_combout )))

	.dataa(\inst15|inst76~q ),
	.datab(\inst3|ALU_Result[12]~75_combout ),
	.datac(\inst3|ALU_Result[12]~95_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|ALU_Result[12]~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[12]~77 .lut_mask = 16'hD8D8;
defparam \inst3|ALU_Result[12]~77 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[12]~3 (
// Equation(s):
// \inst3|ALU_Result[12]~3_combout  = (\inst3|ALU_Result[12]~77_combout  & ((\inst3|Add0~24_combout ) # ((\inst3|ALU_Result[14]~92_combout ) # (!\inst3|ALU_Result[12]~76_combout ))))

	.dataa(\inst3|Add0~24_combout ),
	.datab(\inst3|ALU_Result[12]~76_combout ),
	.datac(\inst3|ALU_Result[12]~77_combout ),
	.datad(\inst3|ALU_Result[14]~92_combout ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[12]~3 .lut_mask = 16'hF0B0;
defparam \inst3|ALU_Result[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|ALU_Result[12] (
	.clk(\Clock~input_o ),
	.d(\inst3|ALU_Result[12]~3_combout ),
	.asdata(\inst3|Add1~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|ALU_Result[12]~64_combout ),
	.ena(\inst3|ALU_Result[12]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|ALU_Result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|ALU_Result[12] .is_wysiwyg = "true";
defparam \inst3|ALU_Result[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst3|$00001|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst4|inst3|$00001|auto_generated|result_node[0]~0_combout  = (!\inst15|inst83~q  & ((\inst15|inst84~q  & (\inst3|ALU_Result [13])) # (!\inst15|inst84~q  & ((\inst3|ALU_Result [12])))))

	.dataa(\inst3|ALU_Result [13]),
	.datab(\inst3|ALU_Result [12]),
	.datac(\inst15|inst84~q ),
	.datad(\inst15|inst83~q ),
	.cin(gnd),
	.combout(\inst4|inst3|$00001|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3|$00001|auto_generated|result_node[0]~0 .lut_mask = 16'h00AC;
defparam \inst4|inst3|$00001|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst3|$00001|auto_generated|result_node[0]~1 (
// Equation(s):
// \inst4|inst3|$00001|auto_generated|result_node[0]~1_combout  = (\inst4|inst3|$00001|auto_generated|result_node[0]~0_combout ) # ((\inst3|ALU_Result [11] & \inst15|inst83~q ))

	.dataa(\inst4|inst3|$00001|auto_generated|result_node[0]~0_combout ),
	.datab(\inst3|ALU_Result [11]),
	.datac(\inst15|inst83~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|inst3|$00001|auto_generated|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3|$00001|auto_generated|result_node[0]~1 .lut_mask = 16'hEAEA;
defparam \inst4|inst3|$00001|auto_generated|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst3|inst20 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst3|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode48w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst3|inst20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst3|inst20 .is_wysiwyg = "true";
defparam \inst6|inst3|inst20 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst12~1 (
// Equation(s):
// \inst6|inst71|inst38|inst12~1_combout  = (\inst6|inst3|inst20~q  & ((\inst6|inst|inst20~q ) # ((\inst6|inst71|inst73|auto_generated|w_anode21w [3])))) # (!\inst6|inst3|inst20~q  & (!\inst6|inst71|inst73|auto_generated|w_anode48w[3]~0_combout  & 
// ((\inst6|inst|inst20~q ) # (\inst6|inst71|inst73|auto_generated|w_anode21w [3]))))

	.dataa(\inst6|inst3|inst20~q ),
	.datab(\inst6|inst|inst20~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode21w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode48w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst12~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst12~1 .lut_mask = 16'hA8FC;
defparam \inst6|inst71|inst38|inst12~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \FromToW[12]~input (
	.i(FromToW[12]),
	.ibar(gnd),
	.o(\FromToW[12]~input_o ));
// synopsys translate_off
defparam \FromToW[12]~input .bus_hold = "false";
defparam \FromToW[12]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst1|result[12]~3 (
// Equation(s):
// \inst6|inst70|inst1|result[12]~3_combout  = (\inst15|inst17~q  & (\FromToW[12]~input_o )) # (!\inst15|inst17~q  & ((\inst4|inst3|$00001|auto_generated|result_node[0]~1_combout )))

	.dataa(\FromToW[12]~input_o ),
	.datab(\inst4|inst3|$00001|auto_generated|result_node[0]~1_combout ),
	.datac(gnd),
	.datad(\inst15|inst17~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst1|result[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst1|result[12]~3 .lut_mask = 16'hAACC;
defparam \inst6|inst70|inst1|result[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst1|inst20 (
	.clk(\Clock~input_o ),
	.d(\inst6|inst70|inst1|result[12]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst1|inst20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst1|inst20 .is_wysiwyg = "true";
defparam \inst6|inst1|inst20 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst65|inst20 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst3|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode404w[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst65|inst20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst65|inst20 .is_wysiwyg = "true";
defparam \inst6|inst65|inst20 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst12~2 (
// Equation(s):
// \inst6|inst71|inst38|inst12~2_combout  = (\inst6|inst1|inst20~q  & ((\inst6|inst65|inst20~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout )))) # (!\inst6|inst1|inst20~q  & 
// (!\inst6|inst71|inst73|auto_generated|w_anode425w[3]~1_combout  & ((\inst6|inst65|inst20~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout ))))

	.dataa(\inst6|inst1|inst20~q ),
	.datab(\inst6|inst65|inst20~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode425w[3]~1_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst12~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst12~2 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst12~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst12~3 (
// Equation(s):
// \inst6|inst71|inst38|inst12~3_combout  = (\inst6|inst47|inst20~q  & ((\inst6|inst12|inst20~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode98w [3])))) # (!\inst6|inst47|inst20~q  & (!\inst6|inst71|inst73|auto_generated|w_anode193w [3] & 
// ((\inst6|inst12|inst20~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode98w [3]))))

	.dataa(\inst6|inst47|inst20~q ),
	.datab(\inst6|inst12|inst20~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode98w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode193w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst12~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst12~3 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst12~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst12~4 (
// Equation(s):
// \inst6|inst71|inst38|inst12~4_combout  = (\inst6|inst45|inst20~q  & ((\inst6|inst44|inst20~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode163w [3])))) # (!\inst6|inst45|inst20~q  & (!\inst6|inst71|inst73|auto_generated|w_anode173w [3] & 
// ((\inst6|inst44|inst20~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode163w [3]))))

	.dataa(\inst6|inst45|inst20~q ),
	.datab(\inst6|inst44|inst20~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode163w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode173w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst12~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst12~4 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst12~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst12~5 (
// Equation(s):
// \inst6|inst71|inst38|inst12~5_combout  = (\inst6|inst71|inst38|inst12~1_combout  & (\inst6|inst71|inst38|inst12~2_combout  & (\inst6|inst71|inst38|inst12~3_combout  & \inst6|inst71|inst38|inst12~4_combout )))

	.dataa(\inst6|inst71|inst38|inst12~1_combout ),
	.datab(\inst6|inst71|inst38|inst12~2_combout ),
	.datac(\inst6|inst71|inst38|inst12~3_combout ),
	.datad(\inst6|inst71|inst38|inst12~4_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst12~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst12~5 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst12~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst12~6 (
// Equation(s):
// \inst6|inst71|inst38|inst12~6_combout  = (\inst6|inst43|inst20~q  & ((\inst6|inst42|inst20~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode143w [3])))) # (!\inst6|inst43|inst20~q  & (!\inst6|inst71|inst73|auto_generated|w_anode153w [3] & 
// ((\inst6|inst42|inst20~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode143w [3]))))

	.dataa(\inst6|inst43|inst20~q ),
	.datab(\inst6|inst42|inst20~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode143w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode153w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst12~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst12~6 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst12~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst12~7 (
// Equation(s):
// \inst6|inst71|inst38|inst12~7_combout  = (\inst6|inst41|inst20~q  & ((\inst6|inst13|inst20~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode122w [3])))) # (!\inst6|inst41|inst20~q  & (!\inst6|inst71|inst73|auto_generated|w_anode133w [3] & 
// ((\inst6|inst13|inst20~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode122w [3]))))

	.dataa(\inst6|inst41|inst20~q ),
	.datab(\inst6|inst13|inst20~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode122w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode133w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst12~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst12~7 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst12~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst12~8 (
// Equation(s):
// \inst6|inst71|inst38|inst12~8_combout  = (\inst6|inst51|inst20~q  & ((\inst6|inst52|inst20~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode247w [3])))) # (!\inst6|inst51|inst20~q  & (!\inst6|inst71|inst73|auto_generated|w_anode237w [3] & 
// ((\inst6|inst52|inst20~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode247w [3]))))

	.dataa(\inst6|inst51|inst20~q ),
	.datab(\inst6|inst52|inst20~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode247w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode237w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst12~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst12~8 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst12~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst12~9 (
// Equation(s):
// \inst6|inst71|inst38|inst12~9_combout  = (\inst6|inst6|inst20~q  & ((\inst6|inst5|inst20~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout )))) # (!\inst6|inst6|inst20~q  & (!\inst6|inst71|inst73|auto_generated|w_anode78w [3] & 
// ((\inst6|inst5|inst20~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout ))))

	.dataa(\inst6|inst6|inst20~q ),
	.datab(\inst6|inst5|inst20~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode78w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst12~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst12~9 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst12~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst12~10 (
// Equation(s):
// \inst6|inst71|inst38|inst12~10_combout  = (\inst6|inst71|inst38|inst12~6_combout  & (\inst6|inst71|inst38|inst12~7_combout  & (\inst6|inst71|inst38|inst12~8_combout  & \inst6|inst71|inst38|inst12~9_combout )))

	.dataa(\inst6|inst71|inst38|inst12~6_combout ),
	.datab(\inst6|inst71|inst38|inst12~7_combout ),
	.datac(\inst6|inst71|inst38|inst12~8_combout ),
	.datad(\inst6|inst71|inst38|inst12~9_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst12~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst12~10 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst12~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst12~11 (
// Equation(s):
// \inst6|inst71|inst38|inst12~11_combout  = (\inst6|inst4|inst20~q  & ((\inst6|inst2|inst20~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode38w [3])))) # (!\inst6|inst4|inst20~q  & (!\inst6|inst71|inst73|auto_generated|w_anode58w [3] & 
// ((\inst6|inst2|inst20~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode38w [3]))))

	.dataa(\inst6|inst4|inst20~q ),
	.datab(\inst6|inst2|inst20~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode38w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode58w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst12~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst12~11 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst12~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst12~12 (
// Equation(s):
// \inst6|inst71|inst38|inst12~12_combout  = (\inst6|inst60|inst20~q  & ((\inst6|inst7|inst20~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout )))) # (!\inst6|inst60|inst20~q  & (!\inst6|inst71|inst73|auto_generated|w_anode341w [3] & 
// ((\inst6|inst7|inst20~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout ))))

	.dataa(\inst6|inst60|inst20~q ),
	.datab(\inst6|inst7|inst20~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode341w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst12~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst12~12 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst12~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst66|inst20 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst3|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode415w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst66|inst20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst66|inst20 .is_wysiwyg = "true";
defparam \inst6|inst66|inst20 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst12~13 (
// Equation(s):
// \inst6|inst71|inst38|inst12~13_combout  = (\inst6|inst49|inst20~q  & ((\inst6|inst66|inst20~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout )))) # (!\inst6|inst49|inst20~q  & (!\inst6|inst71|inst73|auto_generated|w_anode216w [3] & 
// ((\inst6|inst66|inst20~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout ))))

	.dataa(\inst6|inst49|inst20~q ),
	.datab(\inst6|inst66|inst20~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode216w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst12~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst12~13 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst12~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst12~14 (
// Equation(s):
// \inst6|inst71|inst38|inst12~14_combout  = (\inst6|inst50|inst20~q  & ((\inst6|inst46|inst20~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode183w [3])))) # (!\inst6|inst50|inst20~q  & (!\inst6|inst71|inst73|auto_generated|w_anode227w [3] & 
// ((\inst6|inst46|inst20~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode183w [3]))))

	.dataa(\inst6|inst50|inst20~q ),
	.datab(\inst6|inst46|inst20~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode183w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode227w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst12~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst12~14 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst12~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst12~15 (
// Equation(s):
// \inst6|inst71|inst38|inst12~15_combout  = (\inst6|inst71|inst38|inst12~11_combout  & (\inst6|inst71|inst38|inst12~12_combout  & (\inst6|inst71|inst38|inst12~13_combout  & \inst6|inst71|inst38|inst12~14_combout )))

	.dataa(\inst6|inst71|inst38|inst12~11_combout ),
	.datab(\inst6|inst71|inst38|inst12~12_combout ),
	.datac(\inst6|inst71|inst38|inst12~13_combout ),
	.datad(\inst6|inst71|inst38|inst12~14_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst12~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst12~15 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst12~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst12~16 (
// Equation(s):
// \inst6|inst71|inst38|inst12~16_combout  = (\inst6|inst57|inst20~q  & ((\inst6|inst58|inst20~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode321w [3])))) # (!\inst6|inst57|inst20~q  & (!\inst6|inst71|inst73|auto_generated|w_anode310w [3] & 
// ((\inst6|inst58|inst20~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode321w [3]))))

	.dataa(\inst6|inst57|inst20~q ),
	.datab(\inst6|inst58|inst20~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode321w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode310w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst12~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst12~16 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst12~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst12~17 (
// Equation(s):
// \inst6|inst71|inst38|inst12~17_combout  = (\inst6|inst55|inst20~q  & ((\inst6|inst56|inst20~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode287w [3])))) # (!\inst6|inst55|inst20~q  & (!\inst6|inst71|inst73|auto_generated|w_anode277w [3] & 
// ((\inst6|inst56|inst20~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode287w [3]))))

	.dataa(\inst6|inst55|inst20~q ),
	.datab(\inst6|inst56|inst20~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode287w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode277w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst12~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst12~17 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst12~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst50|inst12~0 (
// Equation(s):
// \inst6|inst71|inst50|inst12~0_combout  = (\inst6|inst54|inst20~q ) # (((!\inst6|inst71|inst73|auto_generated|w_anode257w[3]~0_combout ) # (!\inst6|inst71|inst73|auto_generated|w_anode110w[2]~1_combout )) # (!\inst15|inst16~q ))

	.dataa(\inst6|inst54|inst20~q ),
	.datab(\inst15|inst16~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode110w[2]~1_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode257w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst50|inst12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst50|inst12~0 .lut_mask = 16'hBFFF;
defparam \inst6|inst71|inst50|inst12~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst12~18 (
// Equation(s):
// \inst6|inst71|inst38|inst12~18_combout  = (\inst6|inst59|inst20~q  & ((\inst6|inst53|inst20~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode257w [3])))) # (!\inst6|inst59|inst20~q  & (!\inst6|inst71|inst73|auto_generated|w_anode331w [3] & 
// ((\inst6|inst53|inst20~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode257w [3]))))

	.dataa(\inst6|inst59|inst20~q ),
	.datab(\inst6|inst53|inst20~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode257w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode331w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst12~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst12~18 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst12~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst12~19 (
// Equation(s):
// \inst6|inst71|inst38|inst12~19_combout  = (\inst6|inst71|inst38|inst12~16_combout  & (\inst6|inst71|inst38|inst12~17_combout  & (\inst6|inst71|inst50|inst12~0_combout  & \inst6|inst71|inst38|inst12~18_combout )))

	.dataa(\inst6|inst71|inst38|inst12~16_combout ),
	.datab(\inst6|inst71|inst38|inst12~17_combout ),
	.datac(\inst6|inst71|inst50|inst12~0_combout ),
	.datad(\inst6|inst71|inst38|inst12~18_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst12~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst12~19 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst12~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst12~20 (
// Equation(s):
// \inst6|inst71|inst38|inst12~20_combout  = (\inst6|inst71|inst38|inst12~5_combout  & (\inst6|inst71|inst38|inst12~10_combout  & (\inst6|inst71|inst38|inst12~15_combout  & \inst6|inst71|inst38|inst12~19_combout )))

	.dataa(\inst6|inst71|inst38|inst12~5_combout ),
	.datab(\inst6|inst71|inst38|inst12~10_combout ),
	.datac(\inst6|inst71|inst38|inst12~15_combout ),
	.datad(\inst6|inst71|inst38|inst12~19_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst12~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst12~20 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst12~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst12~21 (
// Equation(s):
// \inst6|inst71|inst38|inst12~21_combout  = (\inst6|inst71|inst38|inst12~20_combout ) # (!\inst6|inst71|inst38|inst15~22_combout )

	.dataa(\inst6|inst71|inst38|inst12~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|inst71|inst38|inst15~22_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst12~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst12~21 .lut_mask = 16'hAAFF;
defparam \inst6|inst71|inst38|inst12~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|inst12 (
	.clk(\Clock~input_o ),
	.d(\inst6|inst71|inst38|inst12~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|inst12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|inst12 .is_wysiwyg = "true";
defparam \inst11|inst12 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add1~26 (
// Equation(s):
// \inst3|Add1~26_combout  = (\inst11|inst13~q  & ((\inst1|inst13~q  & (\inst3|Add1~25  & VCC)) # (!\inst1|inst13~q  & (!\inst3|Add1~25 )))) # (!\inst11|inst13~q  & ((\inst1|inst13~q  & (!\inst3|Add1~25 )) # (!\inst1|inst13~q  & ((\inst3|Add1~25 ) # 
// (GND)))))
// \inst3|Add1~27  = CARRY((\inst11|inst13~q  & (!\inst1|inst13~q  & !\inst3|Add1~25 )) # (!\inst11|inst13~q  & ((!\inst3|Add1~25 ) # (!\inst1|inst13~q ))))

	.dataa(\inst11|inst13~q ),
	.datab(\inst1|inst13~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add1~25 ),
	.combout(\inst3|Add1~26_combout ),
	.cout(\inst3|Add1~27 ));
// synopsys translate_off
defparam \inst3|Add1~26 .lut_mask = 16'h9617;
defparam \inst3|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add0~26 (
// Equation(s):
// \inst3|Add0~26_combout  = (\inst3|Add1~26_combout  & (!\inst3|Add0~25 )) # (!\inst3|Add1~26_combout  & ((\inst3|Add0~25 ) # (GND)))
// \inst3|Add0~27  = CARRY((!\inst3|Add0~25 ) # (!\inst3|Add1~26_combout ))

	.dataa(\inst3|Add1~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~25 ),
	.combout(\inst3|Add0~26_combout ),
	.cout(\inst3|Add0~27 ));
// synopsys translate_off
defparam \inst3|Add0~26 .lut_mask = 16'h5A5F;
defparam \inst3|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[13]~93 (
// Equation(s):
// \inst3|ALU_Result[13]~93_combout  = (((\inst1|inst13~q  & \inst11|inst13~q )) # (!\inst15|inst81~q )) # (!\inst15|inst80~q )

	.dataa(\inst15|inst80~q ),
	.datab(\inst15|inst81~q ),
	.datac(\inst1|inst13~q ),
	.datad(\inst11|inst13~q ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[13]~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[13]~93 .lut_mask = 16'hF777;
defparam \inst3|ALU_Result[13]~93 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[13]~71 (
// Equation(s):
// \inst3|ALU_Result[13]~71_combout  = (\inst3|ALU_Result[12]~61_combout  & ((\inst1|inst13~q ) # ((\inst11|inst13~q )))) # (!\inst3|ALU_Result[12]~61_combout  & ((\inst15|inst82~q  & ((\inst11|inst13~q ))) # (!\inst15|inst82~q  & (\inst1|inst13~q ))))

	.dataa(\inst3|ALU_Result[12]~61_combout ),
	.datab(\inst1|inst13~q ),
	.datac(\inst11|inst13~q ),
	.datad(\inst15|inst82~q ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[13]~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[13]~71 .lut_mask = 16'hF8EC;
defparam \inst3|ALU_Result[13]~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[13]~94 (
// Equation(s):
// \inst3|ALU_Result[13]~94_combout  = (\inst15|inst76~q  & (((\inst15|inst81~q )))) # (!\inst15|inst76~q  & (\inst3|ALU_Result[13]~71_combout  $ (((!\inst15|inst80~q  & \inst15|inst81~q )))))

	.dataa(\inst15|inst80~q ),
	.datab(\inst15|inst81~q ),
	.datac(\inst15|inst76~q ),
	.datad(\inst3|ALU_Result[13]~71_combout ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[13]~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[13]~94 .lut_mask = 16'hCBC4;
defparam \inst3|ALU_Result[13]~94 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[13]~72 (
// Equation(s):
// \inst3|ALU_Result[13]~72_combout  = (\inst15|inst76~q  & (((\inst3|ALU_Result[13]~94_combout )))) # (!\inst15|inst76~q  & ((\inst3|ALU_Result[12]~60_combout  & (\inst3|ALU_Result[13]~93_combout )) # (!\inst3|ALU_Result[12]~60_combout  & 
// ((\inst3|ALU_Result[13]~94_combout )))))

	.dataa(\inst15|inst76~q ),
	.datab(\inst3|ALU_Result[12]~60_combout ),
	.datac(\inst3|ALU_Result[13]~93_combout ),
	.datad(\inst3|ALU_Result[13]~94_combout ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[13]~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[13]~72 .lut_mask = 16'hFB40;
defparam \inst3|ALU_Result[13]~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[15]~90 (
// Equation(s):
// \inst3|ALU_Result[15]~90_combout  = (\inst15|inst76~q ) # ((\inst15|inst80~q  & \inst15|inst81~q ))

	.dataa(\inst15|inst80~q ),
	.datab(\inst15|inst81~q ),
	.datac(\inst15|inst76~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|ALU_Result[15]~90_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[15]~90 .lut_mask = 16'hF8F8;
defparam \inst3|ALU_Result[15]~90 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[13]~2 (
// Equation(s):
// \inst3|ALU_Result[13]~2_combout  = (\inst3|ALU_Result[13]~72_combout  & ((\inst3|Add0~26_combout ) # ((\inst3|ALU_Result[15]~90_combout ) # (!\inst3|ALU_Result[12]~60_combout ))))

	.dataa(\inst3|Add0~26_combout ),
	.datab(\inst3|ALU_Result[12]~60_combout ),
	.datac(\inst3|ALU_Result[13]~72_combout ),
	.datad(\inst3|ALU_Result[15]~90_combout ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[13]~2 .lut_mask = 16'hF0B0;
defparam \inst3|ALU_Result[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|ALU_Result[13] (
	.clk(\Clock~input_o ),
	.d(\inst3|ALU_Result[13]~2_combout ),
	.asdata(\inst3|Add1~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|ALU_Result[12]~64_combout ),
	.ena(\inst3|ALU_Result[12]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|ALU_Result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|ALU_Result[13] .is_wysiwyg = "true";
defparam \inst3|ALU_Result[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst2|$00001|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst4|inst2|$00001|auto_generated|result_node[0]~0_combout  = (!\inst15|inst83~q  & ((\inst15|inst84~q  & (\inst3|ALU_Result [14])) # (!\inst15|inst84~q  & ((\inst3|ALU_Result [13])))))

	.dataa(\inst3|ALU_Result [14]),
	.datab(\inst3|ALU_Result [13]),
	.datac(\inst15|inst84~q ),
	.datad(\inst15|inst83~q ),
	.cin(gnd),
	.combout(\inst4|inst2|$00001|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst2|$00001|auto_generated|result_node[0]~0 .lut_mask = 16'h00AC;
defparam \inst4|inst2|$00001|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst2|$00001|auto_generated|result_node[0]~1 (
// Equation(s):
// \inst4|inst2|$00001|auto_generated|result_node[0]~1_combout  = (\inst4|inst2|$00001|auto_generated|result_node[0]~0_combout ) # ((\inst3|ALU_Result [12] & \inst15|inst83~q ))

	.dataa(\inst4|inst2|$00001|auto_generated|result_node[0]~0_combout ),
	.datab(\inst3|ALU_Result [12]),
	.datac(\inst15|inst83~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|inst2|$00001|auto_generated|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst2|$00001|auto_generated|result_node[0]~1 .lut_mask = 16'hEAEA;
defparam \inst4|inst2|$00001|auto_generated|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst3|inst19 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst2|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode48w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst3|inst19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst3|inst19 .is_wysiwyg = "true";
defparam \inst6|inst3|inst19 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst13~1 (
// Equation(s):
// \inst6|inst71|inst38|inst13~1_combout  = (\inst6|inst3|inst19~q  & ((\inst6|inst|inst19~q ) # ((\inst6|inst71|inst73|auto_generated|w_anode21w [3])))) # (!\inst6|inst3|inst19~q  & (!\inst6|inst71|inst73|auto_generated|w_anode48w[3]~0_combout  & 
// ((\inst6|inst|inst19~q ) # (\inst6|inst71|inst73|auto_generated|w_anode21w [3]))))

	.dataa(\inst6|inst3|inst19~q ),
	.datab(\inst6|inst|inst19~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode21w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode48w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst13~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst13~1 .lut_mask = 16'hA8FC;
defparam \inst6|inst71|inst38|inst13~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \FromToW[13]~input (
	.i(FromToW[13]),
	.ibar(gnd),
	.o(\FromToW[13]~input_o ));
// synopsys translate_off
defparam \FromToW[13]~input .bus_hold = "false";
defparam \FromToW[13]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst1|result[13]~2 (
// Equation(s):
// \inst6|inst70|inst1|result[13]~2_combout  = (\inst15|inst17~q  & (\FromToW[13]~input_o )) # (!\inst15|inst17~q  & ((\inst4|inst2|$00001|auto_generated|result_node[0]~1_combout )))

	.dataa(\FromToW[13]~input_o ),
	.datab(\inst4|inst2|$00001|auto_generated|result_node[0]~1_combout ),
	.datac(gnd),
	.datad(\inst15|inst17~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst1|result[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst1|result[13]~2 .lut_mask = 16'hAACC;
defparam \inst6|inst70|inst1|result[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst1|inst19 (
	.clk(\Clock~input_o ),
	.d(\inst6|inst70|inst1|result[13]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst1|inst19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst1|inst19 .is_wysiwyg = "true";
defparam \inst6|inst1|inst19 .power_up = "low";
// synopsys translate_on

dffeas \inst6|inst65|inst19 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst2|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode404w[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst65|inst19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst65|inst19 .is_wysiwyg = "true";
defparam \inst6|inst65|inst19 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst13~2 (
// Equation(s):
// \inst6|inst71|inst38|inst13~2_combout  = (\inst6|inst1|inst19~q  & ((\inst6|inst65|inst19~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout )))) # (!\inst6|inst1|inst19~q  & 
// (!\inst6|inst71|inst73|auto_generated|w_anode425w[3]~1_combout  & ((\inst6|inst65|inst19~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout ))))

	.dataa(\inst6|inst1|inst19~q ),
	.datab(\inst6|inst65|inst19~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode425w[3]~1_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst13~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst13~2 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst13~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst13~3 (
// Equation(s):
// \inst6|inst71|inst38|inst13~3_combout  = (\inst6|inst47|inst19~q  & ((\inst6|inst12|inst19~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode98w [3])))) # (!\inst6|inst47|inst19~q  & (!\inst6|inst71|inst73|auto_generated|w_anode193w [3] & 
// ((\inst6|inst12|inst19~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode98w [3]))))

	.dataa(\inst6|inst47|inst19~q ),
	.datab(\inst6|inst12|inst19~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode98w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode193w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst13~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst13~3 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst13~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst13~4 (
// Equation(s):
// \inst6|inst71|inst38|inst13~4_combout  = (\inst6|inst45|inst19~q  & ((\inst6|inst44|inst19~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode163w [3])))) # (!\inst6|inst45|inst19~q  & (!\inst6|inst71|inst73|auto_generated|w_anode173w [3] & 
// ((\inst6|inst44|inst19~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode163w [3]))))

	.dataa(\inst6|inst45|inst19~q ),
	.datab(\inst6|inst44|inst19~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode163w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode173w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst13~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst13~4 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst13~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst13~5 (
// Equation(s):
// \inst6|inst71|inst38|inst13~5_combout  = (\inst6|inst71|inst38|inst13~1_combout  & (\inst6|inst71|inst38|inst13~2_combout  & (\inst6|inst71|inst38|inst13~3_combout  & \inst6|inst71|inst38|inst13~4_combout )))

	.dataa(\inst6|inst71|inst38|inst13~1_combout ),
	.datab(\inst6|inst71|inst38|inst13~2_combout ),
	.datac(\inst6|inst71|inst38|inst13~3_combout ),
	.datad(\inst6|inst71|inst38|inst13~4_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst13~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst13~5 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst13~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst13~6 (
// Equation(s):
// \inst6|inst71|inst38|inst13~6_combout  = (\inst6|inst43|inst19~q  & ((\inst6|inst42|inst19~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode143w [3])))) # (!\inst6|inst43|inst19~q  & (!\inst6|inst71|inst73|auto_generated|w_anode153w [3] & 
// ((\inst6|inst42|inst19~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode143w [3]))))

	.dataa(\inst6|inst43|inst19~q ),
	.datab(\inst6|inst42|inst19~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode143w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode153w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst13~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst13~6 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst13~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst13~7 (
// Equation(s):
// \inst6|inst71|inst38|inst13~7_combout  = (\inst6|inst41|inst19~q  & ((\inst6|inst13|inst19~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode122w [3])))) # (!\inst6|inst41|inst19~q  & (!\inst6|inst71|inst73|auto_generated|w_anode133w [3] & 
// ((\inst6|inst13|inst19~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode122w [3]))))

	.dataa(\inst6|inst41|inst19~q ),
	.datab(\inst6|inst13|inst19~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode122w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode133w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst13~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst13~7 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst13~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst13~8 (
// Equation(s):
// \inst6|inst71|inst38|inst13~8_combout  = (\inst6|inst51|inst19~q  & ((\inst6|inst52|inst19~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode247w [3])))) # (!\inst6|inst51|inst19~q  & (!\inst6|inst71|inst73|auto_generated|w_anode237w [3] & 
// ((\inst6|inst52|inst19~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode247w [3]))))

	.dataa(\inst6|inst51|inst19~q ),
	.datab(\inst6|inst52|inst19~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode247w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode237w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst13~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst13~8 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst13~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst13~9 (
// Equation(s):
// \inst6|inst71|inst38|inst13~9_combout  = (\inst6|inst6|inst19~q  & ((\inst6|inst5|inst19~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout )))) # (!\inst6|inst6|inst19~q  & (!\inst6|inst71|inst73|auto_generated|w_anode78w [3] & 
// ((\inst6|inst5|inst19~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout ))))

	.dataa(\inst6|inst6|inst19~q ),
	.datab(\inst6|inst5|inst19~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode78w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst13~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst13~9 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst13~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst13~10 (
// Equation(s):
// \inst6|inst71|inst38|inst13~10_combout  = (\inst6|inst71|inst38|inst13~6_combout  & (\inst6|inst71|inst38|inst13~7_combout  & (\inst6|inst71|inst38|inst13~8_combout  & \inst6|inst71|inst38|inst13~9_combout )))

	.dataa(\inst6|inst71|inst38|inst13~6_combout ),
	.datab(\inst6|inst71|inst38|inst13~7_combout ),
	.datac(\inst6|inst71|inst38|inst13~8_combout ),
	.datad(\inst6|inst71|inst38|inst13~9_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst13~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst13~10 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst13~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst13~11 (
// Equation(s):
// \inst6|inst71|inst38|inst13~11_combout  = (\inst6|inst71|inst38|inst13~5_combout  & \inst6|inst71|inst38|inst13~10_combout )

	.dataa(\inst6|inst71|inst38|inst13~5_combout ),
	.datab(\inst6|inst71|inst38|inst13~10_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst13~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst13~11 .lut_mask = 16'h8888;
defparam \inst6|inst71|inst38|inst13~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst13~12 (
// Equation(s):
// \inst6|inst71|inst38|inst13~12_combout  = (\inst6|inst4|inst19~q  & ((\inst6|inst2|inst19~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode38w [3])))) # (!\inst6|inst4|inst19~q  & (!\inst6|inst71|inst73|auto_generated|w_anode58w [3] & 
// ((\inst6|inst2|inst19~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode38w [3]))))

	.dataa(\inst6|inst4|inst19~q ),
	.datab(\inst6|inst2|inst19~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode38w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode58w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst13~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst13~12 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst13~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst13~13 (
// Equation(s):
// \inst6|inst71|inst38|inst13~13_combout  = (\inst6|inst60|inst19~q  & ((\inst6|inst7|inst19~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout )))) # (!\inst6|inst60|inst19~q  & (!\inst6|inst71|inst73|auto_generated|w_anode341w [3] & 
// ((\inst6|inst7|inst19~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout ))))

	.dataa(\inst6|inst60|inst19~q ),
	.datab(\inst6|inst7|inst19~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode341w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst13~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst13~13 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst13~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst66|inst19 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst2|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode415w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst66|inst19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst66|inst19 .is_wysiwyg = "true";
defparam \inst6|inst66|inst19 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst13~14 (
// Equation(s):
// \inst6|inst71|inst38|inst13~14_combout  = (\inst6|inst49|inst19~q  & ((\inst6|inst66|inst19~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout )))) # (!\inst6|inst49|inst19~q  & (!\inst6|inst71|inst73|auto_generated|w_anode216w [3] & 
// ((\inst6|inst66|inst19~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout ))))

	.dataa(\inst6|inst49|inst19~q ),
	.datab(\inst6|inst66|inst19~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode216w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst13~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst13~14 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst13~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst13~15 (
// Equation(s):
// \inst6|inst71|inst38|inst13~15_combout  = (\inst6|inst50|inst19~q  & ((\inst6|inst46|inst19~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode183w [3])))) # (!\inst6|inst50|inst19~q  & (!\inst6|inst71|inst73|auto_generated|w_anode227w [3] & 
// ((\inst6|inst46|inst19~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode183w [3]))))

	.dataa(\inst6|inst50|inst19~q ),
	.datab(\inst6|inst46|inst19~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode183w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode227w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst13~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst13~15 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst13~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst13~16 (
// Equation(s):
// \inst6|inst71|inst38|inst13~16_combout  = (\inst6|inst71|inst38|inst13~12_combout  & (\inst6|inst71|inst38|inst13~13_combout  & (\inst6|inst71|inst38|inst13~14_combout  & \inst6|inst71|inst38|inst13~15_combout )))

	.dataa(\inst6|inst71|inst38|inst13~12_combout ),
	.datab(\inst6|inst71|inst38|inst13~13_combout ),
	.datac(\inst6|inst71|inst38|inst13~14_combout ),
	.datad(\inst6|inst71|inst38|inst13~15_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst13~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst13~16 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst13~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst13~17 (
// Equation(s):
// \inst6|inst71|inst38|inst13~17_combout  = (\inst6|inst57|inst19~q  & ((\inst6|inst58|inst19~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode321w [3])))) # (!\inst6|inst57|inst19~q  & (!\inst6|inst71|inst73|auto_generated|w_anode310w [3] & 
// ((\inst6|inst58|inst19~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode321w [3]))))

	.dataa(\inst6|inst57|inst19~q ),
	.datab(\inst6|inst58|inst19~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode321w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode310w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst13~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst13~17 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst13~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst54|inst13~0 (
// Equation(s):
// \inst6|inst71|inst54|inst13~0_combout  = (\inst6|inst56|inst19~q ) # (((!\inst6|inst71|inst73|auto_generated|w_anode110w[2]~1_combout ) # (!\inst6|inst71|inst73|auto_generated|w_anode287w[3]~0_combout )) # (!\inst15|inst16~q ))

	.dataa(\inst6|inst56|inst19~q ),
	.datab(\inst15|inst16~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode287w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode110w[2]~1_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst54|inst13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst54|inst13~0 .lut_mask = 16'hBFFF;
defparam \inst6|inst71|inst54|inst13~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst13~18 (
// Equation(s):
// \inst6|inst71|inst38|inst13~18_combout  = (\inst6|inst71|inst38|inst13~17_combout  & (\inst6|inst71|inst54|inst13~0_combout  & ((\inst6|inst55|inst19~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode277w [3]))))

	.dataa(\inst6|inst71|inst38|inst13~17_combout ),
	.datab(\inst6|inst71|inst54|inst13~0_combout ),
	.datac(\inst6|inst55|inst19~q ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode277w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst13~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst13~18 .lut_mask = 16'h8088;
defparam \inst6|inst71|inst38|inst13~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst13~19 (
// Equation(s):
// \inst6|inst71|inst38|inst13~19_combout  = (\inst6|inst59|inst19~q  & ((\inst6|inst53|inst19~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode257w [3])))) # (!\inst6|inst59|inst19~q  & (!\inst6|inst71|inst73|auto_generated|w_anode331w [3] & 
// ((\inst6|inst53|inst19~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode257w [3]))))

	.dataa(\inst6|inst59|inst19~q ),
	.datab(\inst6|inst53|inst19~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode257w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode331w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst13~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst13~19 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst13~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst73|auto_generated|w_anode267w[3] (
// Equation(s):
// \inst6|inst71|inst73|auto_generated|w_anode267w [3] = (\inst15|inst14~q  & (\inst15|inst16~q  & (\inst6|inst71|inst73|auto_generated|w_anode110w[2]~1_combout  & !\inst15|inst15~q )))

	.dataa(\inst15|inst14~q ),
	.datab(\inst15|inst16~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode110w[2]~1_combout ),
	.datad(\inst15|inst15~q ),
	.cin(gnd),
	.combout(\inst6|inst71|inst73|auto_generated|w_anode267w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst73|auto_generated|w_anode267w[3] .lut_mask = 16'h0080;
defparam \inst6|inst71|inst73|auto_generated|w_anode267w[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst13~20 (
// Equation(s):
// \inst6|inst71|inst38|inst13~20_combout  = (\inst6|inst71|inst38|inst13~18_combout  & (\inst6|inst71|inst38|inst13~19_combout  & ((\inst6|inst54|inst19~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode267w [3]))))

	.dataa(\inst6|inst71|inst38|inst13~18_combout ),
	.datab(\inst6|inst71|inst38|inst13~19_combout ),
	.datac(\inst6|inst54|inst19~q ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode267w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst13~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst13~20 .lut_mask = 16'h8088;
defparam \inst6|inst71|inst38|inst13~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst13~21 (
// Equation(s):
// \inst6|inst71|inst38|inst13~21_combout  = ((\inst6|inst71|inst38|inst13~11_combout  & (\inst6|inst71|inst38|inst13~16_combout  & \inst6|inst71|inst38|inst13~20_combout ))) # (!\inst6|inst71|inst38|inst15~22_combout )

	.dataa(\inst6|inst71|inst38|inst13~11_combout ),
	.datab(\inst6|inst71|inst38|inst13~16_combout ),
	.datac(\inst6|inst71|inst38|inst13~20_combout ),
	.datad(\inst6|inst71|inst38|inst15~22_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst13~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst13~21 .lut_mask = 16'h80FF;
defparam \inst6|inst71|inst38|inst13~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|inst13 (
	.clk(\Clock~input_o ),
	.d(\inst6|inst71|inst38|inst13~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|inst13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|inst13 .is_wysiwyg = "true";
defparam \inst11|inst13 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add1~28 (
// Equation(s):
// \inst3|Add1~28_combout  = ((\inst11|inst14~q  $ (\inst1|inst14~q  $ (!\inst3|Add1~27 )))) # (GND)
// \inst3|Add1~29  = CARRY((\inst11|inst14~q  & ((\inst1|inst14~q ) # (!\inst3|Add1~27 ))) # (!\inst11|inst14~q  & (\inst1|inst14~q  & !\inst3|Add1~27 )))

	.dataa(\inst11|inst14~q ),
	.datab(\inst1|inst14~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add1~27 ),
	.combout(\inst3|Add1~28_combout ),
	.cout(\inst3|Add1~29 ));
// synopsys translate_off
defparam \inst3|Add1~28 .lut_mask = 16'h698E;
defparam \inst3|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add1~30 (
// Equation(s):
// \inst3|Add1~30_combout  = (\inst11|inst15~q  & ((\inst1|inst15~q  & (\inst3|Add1~29  & VCC)) # (!\inst1|inst15~q  & (!\inst3|Add1~29 )))) # (!\inst11|inst15~q  & ((\inst1|inst15~q  & (!\inst3|Add1~29 )) # (!\inst1|inst15~q  & ((\inst3|Add1~29 ) # 
// (GND)))))
// \inst3|Add1~31  = CARRY((\inst11|inst15~q  & (!\inst1|inst15~q  & !\inst3|Add1~29 )) # (!\inst11|inst15~q  & ((!\inst3|Add1~29 ) # (!\inst1|inst15~q ))))

	.dataa(\inst11|inst15~q ),
	.datab(\inst1|inst15~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add1~29 ),
	.combout(\inst3|Add1~30_combout ),
	.cout(\inst3|Add1~31 ));
// synopsys translate_off
defparam \inst3|Add1~30 .lut_mask = 16'h9617;
defparam \inst3|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add1~32 (
// Equation(s):
// \inst3|Add1~32_combout  = !\inst3|Add1~31 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst3|Add1~31 ),
	.combout(\inst3|Add1~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add1~32 .lut_mask = 16'h0F0F;
defparam \inst3|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add0~28 (
// Equation(s):
// \inst3|Add0~28_combout  = (\inst3|Add1~28_combout  & (\inst3|Add0~27  $ (GND))) # (!\inst3|Add1~28_combout  & (!\inst3|Add0~27  & VCC))
// \inst3|Add0~29  = CARRY((\inst3|Add1~28_combout  & !\inst3|Add0~27 ))

	.dataa(\inst3|Add1~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~27 ),
	.combout(\inst3|Add0~28_combout ),
	.cout(\inst3|Add0~29 ));
// synopsys translate_off
defparam \inst3|Add0~28 .lut_mask = 16'hA50A;
defparam \inst3|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add0~30 (
// Equation(s):
// \inst3|Add0~30_combout  = (\inst3|Add1~30_combout  & (!\inst3|Add0~29 )) # (!\inst3|Add1~30_combout  & ((\inst3|Add0~29 ) # (GND)))
// \inst3|Add0~31  = CARRY((!\inst3|Add0~29 ) # (!\inst3|Add1~30_combout ))

	.dataa(\inst3|Add1~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~29 ),
	.combout(\inst3|Add0~30_combout ),
	.cout(\inst3|Add0~31 ));
// synopsys translate_off
defparam \inst3|Add0~30 .lut_mask = 16'h5A5F;
defparam \inst3|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add0~32 (
// Equation(s):
// \inst3|Add0~32_combout  = \inst3|Add1~32_combout  $ (!\inst3|Add0~31 )

	.dataa(\inst3|Add1~32_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst3|Add0~31 ),
	.combout(\inst3|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~32 .lut_mask = 16'hA5A5;
defparam \inst3|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux0~1 (
// Equation(s):
// \inst3|Mux0~1_combout  = (\inst15|inst80~q  & ((\inst3|Add1~32_combout ))) # (!\inst15|inst80~q  & (\inst3|ALU_Result [16]))

	.dataa(\inst15|inst80~q ),
	.datab(\inst3|ALU_Result [16]),
	.datac(\inst3|Add1~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux0~1 .lut_mask = 16'hE4E4;
defparam \inst3|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux0~2 (
// Equation(s):
// \inst3|Mux0~2_combout  = (\inst15|inst81~q  & (((!\inst15|inst76~q  & !\inst15|inst80~q )))) # (!\inst15|inst81~q  & (\inst15|inst80~q  & (\inst15|inst82~q  $ (\inst15|inst76~q ))))

	.dataa(\inst15|inst82~q ),
	.datab(\inst15|inst81~q ),
	.datac(\inst15|inst76~q ),
	.datad(\inst15|inst80~q ),
	.cin(gnd),
	.combout(\inst3|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux0~2 .lut_mask = 16'h120C;
defparam \inst3|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux0~3 (
// Equation(s):
// \inst3|Mux0~3_combout  = (\inst15|inst81~q  & (\inst15|inst76~q  & ((\inst15|inst80~q ) # (!\inst15|inst82~q )))) # (!\inst15|inst81~q  & ((\inst15|inst76~q  & (\inst15|inst82~q )) # (!\inst15|inst76~q  & ((\inst15|inst80~q )))))

	.dataa(\inst15|inst82~q ),
	.datab(\inst15|inst81~q ),
	.datac(\inst15|inst76~q ),
	.datad(\inst15|inst80~q ),
	.cin(gnd),
	.combout(\inst3|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux0~3 .lut_mask = 16'hE360;
defparam \inst3|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux0~4 (
// Equation(s):
// \inst3|Mux0~4_combout  = (\inst3|Mux0~2_combout  & ((\inst3|Add0~32_combout ) # ((!\inst3|Mux0~3_combout )))) # (!\inst3|Mux0~2_combout  & (((\inst3|Mux0~1_combout  & \inst3|Mux0~3_combout ))))

	.dataa(\inst3|Add0~32_combout ),
	.datab(\inst3|Mux0~1_combout ),
	.datac(\inst3|Mux0~2_combout ),
	.datad(\inst3|Mux0~3_combout ),
	.cin(gnd),
	.combout(\inst3|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux0~4 .lut_mask = 16'hACF0;
defparam \inst3|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|ALU_Result[16] (
	.clk(\Clock~input_o ),
	.d(\inst3|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|ALU_Result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|ALU_Result[16] .is_wysiwyg = "true";
defparam \inst3|ALU_Result[16] .power_up = "low";
// synopsys translate_on

dffeas \inst5|inst6|out[0] (
	.clk(\Clock~input_o ),
	.d(\inst15|inst82~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst6|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst6|out[0] .is_wysiwyg = "true";
defparam \inst5|inst6|out[0] .power_up = "low";
// synopsys translate_on

dffeas \inst5|inst6|out[3] (
	.clk(\Clock~input_o ),
	.d(\inst15|inst76~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst6|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst6|out[3] .is_wysiwyg = "true";
defparam \inst5|inst6|out[3] .power_up = "low";
// synopsys translate_on

dffeas \inst5|inst6|out[1] (
	.clk(\Clock~input_o ),
	.d(\inst15|inst81~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst6|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst6|out[1] .is_wysiwyg = "true";
defparam \inst5|inst6|out[1] .power_up = "low";
// synopsys translate_on

dffeas \inst5|inst6|out[2] (
	.clk(\Clock~input_o ),
	.d(\inst15|inst80~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst6|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst6|out[2] .is_wysiwyg = "true";
defparam \inst5|inst6|out[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst5|inst3~0 (
// Equation(s):
// \inst5|inst3~0_combout  = (\inst5|inst6|out [1] & (\inst5|inst6|out [0] & (\inst5|inst6|out [3] & !\inst5|inst6|out [2]))) # (!\inst5|inst6|out [1] & (\inst5|inst6|out [2] & ((!\inst5|inst6|out [3]) # (!\inst5|inst6|out [0]))))

	.dataa(\inst5|inst6|out [0]),
	.datab(\inst5|inst6|out [3]),
	.datac(\inst5|inst6|out [1]),
	.datad(\inst5|inst6|out [2]),
	.cin(gnd),
	.combout(\inst5|inst3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst3~0 .lut_mask = 16'h0780;
defparam \inst5|inst3~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|inst (
	.clk(\Clock~input_o ),
	.d(\inst3|ALU_Result [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|inst3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst .is_wysiwyg = "true";
defparam \inst5|inst .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \FromToW[15]~input (
	.i(FromToW[15]),
	.ibar(gnd),
	.o(\FromToW[15]~input_o ));
// synopsys translate_off
defparam \FromToW[15]~input .bus_hold = "false";
defparam \FromToW[15]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst1|result[15]~0 (
// Equation(s):
// \inst6|inst70|inst1|result[15]~0_combout  = (\inst15|inst17~q  & (\FromToW[15]~input_o )) # (!\inst15|inst17~q  & ((\inst4|inst|$00001|auto_generated|result_node[0]~0_combout )))

	.dataa(\FromToW[15]~input_o ),
	.datab(\inst4|inst|$00001|auto_generated|result_node[0]~0_combout ),
	.datac(gnd),
	.datad(\inst15|inst17~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst1|result[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst1|result[15]~0 .lut_mask = 16'hAACC;
defparam \inst6|inst70|inst1|result[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst1|inst (
	.clk(\Clock~input_o ),
	.d(\inst6|inst70|inst1|result[15]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst1|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst1|inst .is_wysiwyg = "true";
defparam \inst6|inst1|inst .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst10|inst2|$00001|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst13|inst10|inst2|$00001|auto_generated|result_node[0]~0_combout  = (\inst21|inst6|out [5] & ((\inst21|inst6|out [4] & (\inst5|inst~q )) # (!\inst21|inst6|out [4] & ((\inst6|inst1|inst~q ))))) # (!\inst21|inst6|out [5] & (((!\inst21|inst6|out [4]))))

	.dataa(\inst5|inst~q ),
	.datab(\inst21|inst6|out [5]),
	.datac(\inst6|inst1|inst~q ),
	.datad(\inst21|inst6|out [4]),
	.cin(gnd),
	.combout(\inst13|inst10|inst2|$00001|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst10|inst2|$00001|auto_generated|result_node[0]~0 .lut_mask = 16'h88F3;
defparam \inst13|inst10|inst2|$00001|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst10|inst2|$00001|auto_generated|result_node[0]~1 (
// Equation(s):
// \inst13|inst10|inst2|$00001|auto_generated|result_node[0]~1_combout  = (!\inst21|inst6|out [5] & (!\inst6|inst1|inst33~q  & (!\inst6|inst1|inst32~q  & !\inst6|inst1|inst31~q )))

	.dataa(\inst21|inst6|out [5]),
	.datab(\inst6|inst1|inst33~q ),
	.datac(\inst6|inst1|inst32~q ),
	.datad(\inst6|inst1|inst31~q ),
	.cin(gnd),
	.combout(\inst13|inst10|inst2|$00001|auto_generated|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst10|inst2|$00001|auto_generated|result_node[0]~1 .lut_mask = 16'h0001;
defparam \inst13|inst10|inst2|$00001|auto_generated|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst10|inst2|$00001|auto_generated|result_node[0]~2 (
// Equation(s):
// \inst13|inst10|inst2|$00001|auto_generated|result_node[0]~2_combout  = (!\inst6|inst1|inst30~q  & (!\inst6|inst1|inst29~q  & (!\inst6|inst1|inst28~q  & !\inst6|inst1|inst27~q )))

	.dataa(\inst6|inst1|inst30~q ),
	.datab(\inst6|inst1|inst29~q ),
	.datac(\inst6|inst1|inst28~q ),
	.datad(\inst6|inst1|inst27~q ),
	.cin(gnd),
	.combout(\inst13|inst10|inst2|$00001|auto_generated|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst10|inst2|$00001|auto_generated|result_node[0]~2 .lut_mask = 16'h0001;
defparam \inst13|inst10|inst2|$00001|auto_generated|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst10|inst2|$00001|auto_generated|result_node[0]~3 (
// Equation(s):
// \inst13|inst10|inst2|$00001|auto_generated|result_node[0]~3_combout  = (!\inst6|inst1|inst26~q  & (!\inst6|inst1|inst25~q  & (!\inst6|inst1|inst24~q  & !\inst6|inst1|inst22~q )))

	.dataa(\inst6|inst1|inst26~q ),
	.datab(\inst6|inst1|inst25~q ),
	.datac(\inst6|inst1|inst24~q ),
	.datad(\inst6|inst1|inst22~q ),
	.cin(gnd),
	.combout(\inst13|inst10|inst2|$00001|auto_generated|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst10|inst2|$00001|auto_generated|result_node[0]~3 .lut_mask = 16'h0001;
defparam \inst13|inst10|inst2|$00001|auto_generated|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \FromToW[14]~input (
	.i(FromToW[14]),
	.ibar(gnd),
	.o(\FromToW[14]~input_o ));
// synopsys translate_off
defparam \FromToW[14]~input .bus_hold = "false";
defparam \FromToW[14]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst1|result[14]~1 (
// Equation(s):
// \inst6|inst70|inst1|result[14]~1_combout  = (\inst15|inst17~q  & (\FromToW[14]~input_o )) # (!\inst15|inst17~q  & ((\inst4|inst1|$00001|auto_generated|result_node[0]~1_combout )))

	.dataa(\FromToW[14]~input_o ),
	.datab(\inst4|inst1|$00001|auto_generated|result_node[0]~1_combout ),
	.datac(gnd),
	.datad(\inst15|inst17~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst1|result[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst1|result[14]~1 .lut_mask = 16'hAACC;
defparam \inst6|inst70|inst1|result[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst1|inst18 (
	.clk(\Clock~input_o ),
	.d(\inst6|inst70|inst1|result[14]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst1|inst18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst1|inst18 .is_wysiwyg = "true";
defparam \inst6|inst1|inst18 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst10|inst2|$00001|auto_generated|result_node[0]~4 (
// Equation(s):
// \inst13|inst10|inst2|$00001|auto_generated|result_node[0]~4_combout  = (!\inst6|inst1|inst20~q  & (!\inst6|inst1|inst19~q  & (!\inst6|inst1|inst18~q  & !\inst6|inst1|inst~q )))

	.dataa(\inst6|inst1|inst20~q ),
	.datab(\inst6|inst1|inst19~q ),
	.datac(\inst6|inst1|inst18~q ),
	.datad(\inst6|inst1|inst~q ),
	.cin(gnd),
	.combout(\inst13|inst10|inst2|$00001|auto_generated|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst10|inst2|$00001|auto_generated|result_node[0]~4 .lut_mask = 16'h0001;
defparam \inst13|inst10|inst2|$00001|auto_generated|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst10|inst2|$00001|auto_generated|result_node[0]~5 (
// Equation(s):
// \inst13|inst10|inst2|$00001|auto_generated|result_node[0]~5_combout  = (\inst13|inst10|inst2|$00001|auto_generated|result_node[0]~1_combout  & (\inst13|inst10|inst2|$00001|auto_generated|result_node[0]~2_combout  & 
// (\inst13|inst10|inst2|$00001|auto_generated|result_node[0]~3_combout  & \inst13|inst10|inst2|$00001|auto_generated|result_node[0]~4_combout )))

	.dataa(\inst13|inst10|inst2|$00001|auto_generated|result_node[0]~1_combout ),
	.datab(\inst13|inst10|inst2|$00001|auto_generated|result_node[0]~2_combout ),
	.datac(\inst13|inst10|inst2|$00001|auto_generated|result_node[0]~3_combout ),
	.datad(\inst13|inst10|inst2|$00001|auto_generated|result_node[0]~4_combout ),
	.cin(gnd),
	.combout(\inst13|inst10|inst2|$00001|auto_generated|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst10|inst2|$00001|auto_generated|result_node[0]~5 .lut_mask = 16'h8000;
defparam \inst13|inst10|inst2|$00001|auto_generated|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst1|inst9 (
// Equation(s):
// \inst13|inst1|inst9~combout  = (\inst13|inst1|inst9~0_combout  & ((\inst13|inst10|inst2|$00001|auto_generated|result_node[0]~0_combout ) # ((\inst13|inst10|inst2|$00001|auto_generated|result_node[0]~5_combout  & !\inst6|inst1|inst23~q ))))

	.dataa(\inst13|inst1|inst9~0_combout ),
	.datab(\inst13|inst10|inst2|$00001|auto_generated|result_node[0]~0_combout ),
	.datac(\inst13|inst10|inst2|$00001|auto_generated|result_node[0]~5_combout ),
	.datad(\inst6|inst1|inst23~q ),
	.cin(gnd),
	.combout(\inst13|inst1|inst9~combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst1|inst9 .lut_mask = 16'h88A8;
defparam \inst13|inst1|inst9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|new_PC[5]~5 (
// Equation(s):
// \inst13|inst2|new_PC[5]~5_combout  = (\inst13|inst6|inst9~1_combout  & (((!\inst13|inst5|inst3~q ) # (!\inst13|inst5|inst2~q )) # (!\inst13|inst5|inst9~0_combout )))

	.dataa(\inst13|inst5|inst9~0_combout ),
	.datab(\inst13|inst5|inst2~q ),
	.datac(\inst13|inst5|inst3~q ),
	.datad(\inst13|inst6|inst9~1_combout ),
	.cin(gnd),
	.combout(\inst13|inst2|new_PC[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|new_PC[5]~5 .lut_mask = 16'h7F00;
defparam \inst13|inst2|new_PC[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|new_PC[5]~6 (
// Equation(s):
// \inst13|inst2|new_PC[5]~6_combout  = (\inst13|inst7|inst~1_combout ) # ((\inst13|inst6|inst9~0_combout  & (\inst13|inst6|inst3~q  & \inst13|inst2|new_PC[5]~5_combout )))

	.dataa(\inst13|inst7|inst~1_combout ),
	.datab(\inst13|inst6|inst9~0_combout ),
	.datac(\inst13|inst6|inst3~q ),
	.datad(\inst13|inst2|new_PC[5]~5_combout ),
	.cin(gnd),
	.combout(\inst13|inst2|new_PC[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|new_PC[5]~6 .lut_mask = 16'hEAAA;
defparam \inst13|inst2|new_PC[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|new_PC[5]~7 (
// Equation(s):
// \inst13|inst2|new_PC[5]~7_combout  = (\inst15|inst147~q ) # ((\inst13|inst2|new_PC[5]~6_combout ) # ((!\inst13|inst1|inst9~combout  & \inst13|inst2|new_PC[5]~30_combout )))

	.dataa(\inst15|inst147~q ),
	.datab(\inst13|inst1|inst9~combout ),
	.datac(\inst13|inst2|new_PC[5]~6_combout ),
	.datad(\inst13|inst2|new_PC[5]~30_combout ),
	.cin(gnd),
	.combout(\inst13|inst2|new_PC[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|new_PC[5]~7 .lut_mask = 16'hFBFA;
defparam \inst13|inst2|new_PC[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|new_PC~28 (
// Equation(s):
// \inst13|inst2|new_PC~28_combout  = (\inst13|inst2|new_PC[5]~7_combout  & (((\inst13|inst2|new_PC[5]~4_combout )))) # (!\inst13|inst2|new_PC[5]~7_combout  & ((\inst13|inst2|new_PC[5]~4_combout  & (\inst21|inst|inst1|out [8])) # 
// (!\inst13|inst2|new_PC[5]~4_combout  & ((\inst13|inst2|Add1~0_combout )))))

	.dataa(\inst13|inst2|new_PC[5]~7_combout ),
	.datab(\inst21|inst|inst1|out [8]),
	.datac(\inst13|inst2|new_PC[5]~4_combout ),
	.datad(\inst13|inst2|Add1~0_combout ),
	.cin(gnd),
	.combout(\inst13|inst2|new_PC~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|new_PC~28 .lut_mask = 16'hE5E0;
defparam \inst13|inst2|new_PC~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst2|new_PC~29 (
// Equation(s):
// \inst13|inst2|new_PC~29_combout  = (\inst13|inst2|new_PC[5]~7_combout  & ((\inst13|inst2|new_PC~28_combout  & ((\inst13|inst2|Add3~0_combout ))) # (!\inst13|inst2|new_PC~28_combout  & (\inst13|inst2|Add4~0_combout )))) # 
// (!\inst13|inst2|new_PC[5]~7_combout  & (((\inst13|inst2|new_PC~28_combout ))))

	.dataa(\inst13|inst2|Add4~0_combout ),
	.datab(\inst13|inst2|new_PC[5]~7_combout ),
	.datac(\inst13|inst2|new_PC~28_combout ),
	.datad(\inst13|inst2|Add3~0_combout ),
	.cin(gnd),
	.combout(\inst13|inst2|new_PC~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|new_PC~29 .lut_mask = 16'hF838;
defparam \inst13|inst2|new_PC~29 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|inst2|new_PC[0] (
	.clk(\Clock~input_o ),
	.d(\inst13|inst2|new_PC~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst15|inst147~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|new_PC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|new_PC[0] .is_wysiwyg = "true";
defparam \inst13|inst2|new_PC[0] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst13|inst2|new_PC [10],\inst13|inst2|new_PC [9],\inst13|inst2|new_PC [8],\inst13|inst2|new_PC [7],\inst13|inst2|new_PC [6],\inst13|inst2|new_PC [5],\inst13|inst2|new_PC [4],\inst13|inst2|new_PC [3],\inst13|inst2|new_PC [2],\inst13|inst2|new_PC [1],\inst13|inst2|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_r7b1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020;
// synopsys translate_on

cycloneive_ram_block \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "MIR.mif";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "Decode_Unit:inst21|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_laa1:auto_generated|ALTSYNCRAM";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 127;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 128;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 28;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 128'h0000000000000000007F000000FF00F0;
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst146|inst11~8 (
// Equation(s):
// \inst15|inst146|inst11~8_combout  = (\inst15|inst107~q  & (\inst21|inst|inst1|out [10] & (\inst15|inst105~q  $ (!\inst21|inst|inst1|out [12])))) # (!\inst15|inst107~q  & (!\inst21|inst|inst1|out [10] & (\inst15|inst105~q  $ (!\inst21|inst|inst1|out 
// [12]))))

	.dataa(\inst15|inst107~q ),
	.datab(\inst15|inst105~q ),
	.datac(\inst21|inst|inst1|out [12]),
	.datad(\inst21|inst|inst1|out [10]),
	.cin(gnd),
	.combout(\inst15|inst146|inst11~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst146|inst11~8 .lut_mask = 16'h8241;
defparam \inst15|inst146|inst11~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst146|inst11~9 (
// Equation(s):
// \inst15|inst146|inst11~9_combout  = (\inst21|inst|inst1|out [12] & (\inst15|inst92~q  & (\inst21|inst|inst1|out [10] $ (!\inst15|inst94~q )))) # (!\inst21|inst|inst1|out [12] & (!\inst15|inst92~q  & (\inst21|inst|inst1|out [10] $ (!\inst15|inst94~q ))))

	.dataa(\inst21|inst|inst1|out [12]),
	.datab(\inst21|inst|inst1|out [10]),
	.datac(\inst15|inst94~q ),
	.datad(\inst15|inst92~q ),
	.cin(gnd),
	.combout(\inst15|inst146|inst11~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst146|inst11~9 .lut_mask = 16'h8241;
defparam \inst15|inst146|inst11~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst146|inst11~10 (
// Equation(s):
// \inst15|inst146|inst11~10_combout  = (\inst21|inst|inst1|out [11] & (\inst15|inst93~q  & (\inst21|inst|inst1|out [9] $ (!\inst15|inst95~q )))) # (!\inst21|inst|inst1|out [11] & (!\inst15|inst93~q  & (\inst21|inst|inst1|out [9] $ (!\inst15|inst95~q ))))

	.dataa(\inst21|inst|inst1|out [11]),
	.datab(\inst21|inst|inst1|out [9]),
	.datac(\inst15|inst95~q ),
	.datad(\inst15|inst93~q ),
	.cin(gnd),
	.combout(\inst15|inst146|inst11~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst146|inst11~10 .lut_mask = 16'h8241;
defparam \inst15|inst146|inst11~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "MIR.mif";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "Decode_Unit:inst21|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_laa1:auto_generated|ALTSYNCRAM";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 127;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 128;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 28;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 128'h0000000000000000007F0000FFFF0000;
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst163|inst3 (
// Equation(s):
// \inst15|inst163|inst3~combout  = (\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [9] & !\inst15|inst161|inst70~q )

	.dataa(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|inst161|inst70~q ),
	.cin(gnd),
	.combout(\inst15|inst163|inst3~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst163|inst3 .lut_mask = 16'h00AA;
defparam \inst15|inst163|inst3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst15|inst7 (
	.clk(\inst15|inst149~combout ),
	.d(\inst15|inst163|inst3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst7 .is_wysiwyg = "true";
defparam \inst15|inst7 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst151|inst3 (
// Equation(s):
// \inst15|inst151|inst3~combout  = (\inst14|altsyncram_component|auto_generated|rden_a_store~q  & \inst15|inst7~q )

	.dataa(\inst14|altsyncram_component|auto_generated|rden_a_store~q ),
	.datab(\inst15|inst7~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|inst151|inst3~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst151|inst3 .lut_mask = 16'h8888;
defparam \inst15|inst151|inst3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst15|inst119 (
	.clk(\Clock~input_o ),
	.d(\inst15|inst151|inst3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst119~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst119 .is_wysiwyg = "true";
defparam \inst15|inst119 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst146|inst11~11 (
// Equation(s):
// \inst15|inst146|inst11~11_combout  = (\inst15|inst146|inst11~10_combout  & (\inst15|inst119~q  & (\inst21|inst|inst1|out [8] $ (!\inst15|inst96~q ))))

	.dataa(\inst15|inst146|inst11~10_combout ),
	.datab(\inst15|inst119~q ),
	.datac(\inst21|inst|inst1|out [8]),
	.datad(\inst15|inst96~q ),
	.cin(gnd),
	.combout(\inst15|inst146|inst11~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst146|inst11~11 .lut_mask = 16'h8008;
defparam \inst15|inst146|inst11~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst15|inst134 (
	.clk(\Clock~input_o ),
	.d(\inst15|inst119~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst134~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst134 .is_wysiwyg = "true";
defparam \inst15|inst134 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst146|inst11~12 (
// Equation(s):
// \inst15|inst146|inst11~12_combout  = (\inst15|inst108~q  & (\inst21|inst|inst1|out [9] & (\inst15|inst106~q  $ (!\inst21|inst|inst1|out [11])))) # (!\inst15|inst108~q  & (!\inst21|inst|inst1|out [9] & (\inst15|inst106~q  $ (!\inst21|inst|inst1|out 
// [11]))))

	.dataa(\inst15|inst108~q ),
	.datab(\inst15|inst106~q ),
	.datac(\inst21|inst|inst1|out [11]),
	.datad(\inst21|inst|inst1|out [9]),
	.cin(gnd),
	.combout(\inst15|inst146|inst11~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst146|inst11~12 .lut_mask = 16'h8241;
defparam \inst15|inst146|inst11~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst146|inst11~13 (
// Equation(s):
// \inst15|inst146|inst11~13_combout  = (\inst15|inst134~q  & (\inst15|inst146|inst11~12_combout  & (\inst15|inst109~q  $ (!\inst21|inst|inst1|out [8]))))

	.dataa(\inst15|inst134~q ),
	.datab(\inst15|inst146|inst11~12_combout ),
	.datac(\inst15|inst109~q ),
	.datad(\inst21|inst|inst1|out [8]),
	.cin(gnd),
	.combout(\inst15|inst146|inst11~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst146|inst11~13 .lut_mask = 16'h8008;
defparam \inst15|inst146|inst11~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst146|inst11~14 (
// Equation(s):
// \inst15|inst146|inst11~14_combout  = (\inst15|inst146|inst11~8_combout  & ((\inst15|inst146|inst11~13_combout ) # ((\inst15|inst146|inst11~9_combout  & \inst15|inst146|inst11~11_combout )))) # (!\inst15|inst146|inst11~8_combout  & 
// (\inst15|inst146|inst11~9_combout  & (\inst15|inst146|inst11~11_combout )))

	.dataa(\inst15|inst146|inst11~8_combout ),
	.datab(\inst15|inst146|inst11~9_combout ),
	.datac(\inst15|inst146|inst11~11_combout ),
	.datad(\inst15|inst146|inst11~13_combout ),
	.cin(gnd),
	.combout(\inst15|inst146|inst11~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst146|inst11~14 .lut_mask = 16'hEAC0;
defparam \inst15|inst146|inst11~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst146|inst11~15 (
// Equation(s):
// \inst15|inst146|inst11~15_combout  = (\inst14|altsyncram_component|auto_generated|rden_a_store~q  & (\inst15|inst7~q  & (\inst21|inst|inst1|out [12] $ (!\inst15|inst27~q ))))

	.dataa(\inst14|altsyncram_component|auto_generated|rden_a_store~q ),
	.datab(\inst15|inst7~q ),
	.datac(\inst21|inst|inst1|out [12]),
	.datad(\inst15|inst27~q ),
	.cin(gnd),
	.combout(\inst15|inst146|inst11~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst146|inst11~15 .lut_mask = 16'h8008;
defparam \inst15|inst146|inst11~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst146|inst11~24 (
// Equation(s):
// \inst15|inst146|inst11~24_combout  = (\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [8] & (!\inst15|inst161|inst70~q  & ((\inst15|inst146|inst11~14_combout ) # (\inst15|inst146|inst11~15_combout ))))

	.dataa(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [8]),
	.datab(\inst15|inst161|inst70~q ),
	.datac(\inst15|inst146|inst11~14_combout ),
	.datad(\inst15|inst146|inst11~15_combout ),
	.cin(gnd),
	.combout(\inst15|inst146|inst11~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst146|inst11~24 .lut_mask = 16'h2220;
defparam \inst15|inst146|inst11~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst146|inst11~16 (
// Equation(s):
// \inst15|inst146|inst11~16_combout  = (\inst21|inst|inst1|out [11] & (\inst15|inst151|inst9~combout  & (\inst21|inst|inst1|out [9] $ (!\inst15|inst151|inst8~combout )))) # (!\inst21|inst|inst1|out [11] & (!\inst15|inst151|inst9~combout  & 
// (\inst21|inst|inst1|out [9] $ (!\inst15|inst151|inst8~combout ))))

	.dataa(\inst21|inst|inst1|out [11]),
	.datab(\inst21|inst|inst1|out [9]),
	.datac(\inst15|inst151|inst8~combout ),
	.datad(\inst15|inst151|inst9~combout ),
	.cin(gnd),
	.combout(\inst15|inst146|inst11~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst146|inst11~16 .lut_mask = 16'h8241;
defparam \inst15|inst146|inst11~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "MIR.mif";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "Decode_Unit:inst21|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_laa1:auto_generated|ALTSYNCRAM";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 127;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 128;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 28;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 128'h0000FFFFFFFF0000007F00FFFF00FCE1;
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst163|inst5 (
// Equation(s):
// \inst15|inst163|inst5~combout  = (\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [6] & !\inst15|inst161|inst70~q )

	.dataa(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|inst161|inst70~q ),
	.cin(gnd),
	.combout(\inst15|inst163|inst5~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst163|inst5 .lut_mask = 16'h00AA;
defparam \inst15|inst163|inst5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst15|inst10 (
	.clk(\inst15|inst149~combout ),
	.d(\inst15|inst163|inst5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst10 .is_wysiwyg = "true";
defparam \inst15|inst10 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst151|inst5 (
// Equation(s):
// \inst15|inst151|inst5~combout  = (\inst14|altsyncram_component|auto_generated|rden_a_store~q  & \inst15|inst10~q )

	.dataa(\inst14|altsyncram_component|auto_generated|rden_a_store~q ),
	.datab(\inst15|inst10~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|inst151|inst5~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst151|inst5 .lut_mask = 16'h8888;
defparam \inst15|inst151|inst5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst15|inst122 (
	.clk(\Clock~input_o ),
	.d(\inst15|inst151|inst5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst122~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst122 .is_wysiwyg = "true";
defparam \inst15|inst122 .power_up = "low";
// synopsys translate_on

dffeas \inst15|inst137 (
	.clk(\Clock~input_o ),
	.d(\inst15|inst122~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst137~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst137 .is_wysiwyg = "true";
defparam \inst15|inst137 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst146|inst11~17 (
// Equation(s):
// \inst15|inst146|inst11~17_combout  = (\inst15|inst137~q ) # (\inst15|inst122~q )

	.dataa(\inst15|inst137~q ),
	.datab(\inst15|inst122~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|inst146|inst11~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst146|inst11~17 .lut_mask = 16'hEEEE;
defparam \inst15|inst146|inst11~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst146|inst11~18 (
// Equation(s):
// \inst15|inst146|inst11~18_combout  = (\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [20] & ((\inst15|inst146|inst11~17_combout ) # (\inst21|inst|inst1|out [8] $ (!\inst15|inst151|inst13~combout )))) # 
// (!\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [20] & (\inst21|inst|inst1|out [8] $ ((!\inst15|inst151|inst13~combout ))))

	.dataa(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\inst21|inst|inst1|out [8]),
	.datac(\inst15|inst151|inst13~combout ),
	.datad(\inst15|inst146|inst11~17_combout ),
	.cin(gnd),
	.combout(\inst15|inst146|inst11~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst146|inst11~18 .lut_mask = 16'hEBC3;
defparam \inst15|inst146|inst11~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst146|inst11~25 (
// Equation(s):
// \inst15|inst146|inst11~25_combout  = \inst21|inst|inst1|out [10] $ (((!\inst15|inst29~q ) # (!\inst14|altsyncram_component|auto_generated|rden_a_store~q )))

	.dataa(\inst14|altsyncram_component|auto_generated|rden_a_store~q ),
	.datab(\inst15|inst29~q ),
	.datac(\inst21|inst|inst1|out [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|inst146|inst11~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst146|inst11~25 .lut_mask = 16'h8787;
defparam \inst15|inst146|inst11~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst146|inst11~19 (
// Equation(s):
// \inst15|inst146|inst11~19_combout  = (\inst15|inst146|inst11~14_combout ) # ((\inst15|inst146|inst11~16_combout  & (\inst15|inst146|inst11~18_combout  & \inst15|inst146|inst11~25_combout )))

	.dataa(\inst15|inst146|inst11~14_combout ),
	.datab(\inst15|inst146|inst11~16_combout ),
	.datac(\inst15|inst146|inst11~18_combout ),
	.datad(\inst15|inst146|inst11~25_combout ),
	.cin(gnd),
	.combout(\inst15|inst146|inst11~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst146|inst11~19 .lut_mask = 16'hEAAA;
defparam \inst15|inst146|inst11~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst146|inst11~26 (
// Equation(s):
// \inst15|inst146|inst11~26_combout  = (\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [20] & ((\inst15|inst146|inst11~17_combout ) # ((\inst14|altsyncram_component|auto_generated|rden_a_store~q  & \inst15|inst10~q ))))

	.dataa(\inst14|altsyncram_component|auto_generated|rden_a_store~q ),
	.datab(\inst15|inst10~q ),
	.datac(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [20]),
	.datad(\inst15|inst146|inst11~17_combout ),
	.cin(gnd),
	.combout(\inst15|inst146|inst11~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst146|inst11~26 .lut_mask = 16'hF080;
defparam \inst15|inst146|inst11~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "MIR.mif";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "Decode_Unit:inst21|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_laa1:auto_generated|ALTSYNCRAM";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 127;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 128;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 28;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 128'h00000000000000000000FF000000FFF1;
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst163|inst6 (
// Equation(s):
// \inst15|inst163|inst6~combout  = (\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [7] & !\inst15|inst161|inst70~q )

	.dataa(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|inst161|inst70~q ),
	.cin(gnd),
	.combout(\inst15|inst163|inst6~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst163|inst6 .lut_mask = 16'h00AA;
defparam \inst15|inst163|inst6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst15|inst9 (
	.clk(\inst15|inst149~combout ),
	.d(\inst15|inst163|inst6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst9 .is_wysiwyg = "true";
defparam \inst15|inst9 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst151|inst6 (
// Equation(s):
// \inst15|inst151|inst6~combout  = (\inst14|altsyncram_component|auto_generated|rden_a_store~q  & \inst15|inst9~q )

	.dataa(\inst14|altsyncram_component|auto_generated|rden_a_store~q ),
	.datab(\inst15|inst9~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|inst151|inst6~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst151|inst6 .lut_mask = 16'h8888;
defparam \inst15|inst151|inst6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst15|inst121 (
	.clk(\Clock~input_o ),
	.d(\inst15|inst151|inst6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst121~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst121 .is_wysiwyg = "true";
defparam \inst15|inst121 .power_up = "low";
// synopsys translate_on

dffeas \inst15|inst136 (
	.clk(\Clock~input_o ),
	.d(\inst15|inst121~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst136~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst136 .is_wysiwyg = "true";
defparam \inst15|inst136 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst146|inst11~20 (
// Equation(s):
// \inst15|inst146|inst11~20_combout  = (\inst15|inst136~q ) # ((\inst15|inst121~q ) # ((\inst14|altsyncram_component|auto_generated|rden_a_store~q  & \inst15|inst9~q )))

	.dataa(\inst15|inst136~q ),
	.datab(\inst15|inst121~q ),
	.datac(\inst14|altsyncram_component|auto_generated|rden_a_store~q ),
	.datad(\inst15|inst9~q ),
	.cin(gnd),
	.combout(\inst15|inst146|inst11~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst146|inst11~20 .lut_mask = 16'hFEEE;
defparam \inst15|inst146|inst11~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "MIR.mif";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "Decode_Unit:inst21|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_laa1:auto_generated|ALTSYNCRAM";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 127;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 128;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 28;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 128'hFFFF000000000000007F00000000C080;
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst163|inst2 (
// Equation(s):
// \inst15|inst163|inst2~combout  = (\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [10] & !\inst15|inst161|inst70~q )

	.dataa(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|inst161|inst70~q ),
	.cin(gnd),
	.combout(\inst15|inst163|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst163|inst2 .lut_mask = 16'h00AA;
defparam \inst15|inst163|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "MIR.mif";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "Decode_Unit:inst21|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_laa1:auto_generated|ALTSYNCRAM";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 127;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 128;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 28;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 128'h0000000000000000007F00000000C086;
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst163|inst11 (
// Equation(s):
// \inst15|inst163|inst11~combout  = (\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [11] & !\inst15|inst161|inst70~q )

	.dataa(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|inst161|inst70~q ),
	.cin(gnd),
	.combout(\inst15|inst163|inst11~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst163|inst11 .lut_mask = 16'h00AA;
defparam \inst15|inst163|inst11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst15|inst5 (
	.clk(\inst15|inst149~combout ),
	.d(\inst15|inst163|inst11~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst5 .is_wysiwyg = "true";
defparam \inst15|inst5 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst151|inst11 (
// Equation(s):
// \inst15|inst151|inst11~combout  = (\inst14|altsyncram_component|auto_generated|rden_a_store~q  & \inst15|inst5~q )

	.dataa(\inst14|altsyncram_component|auto_generated|rden_a_store~q ),
	.datab(\inst15|inst5~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|inst151|inst11~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst151|inst11 .lut_mask = 16'h8888;
defparam \inst15|inst151|inst11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst15|inst117 (
	.clk(\Clock~input_o ),
	.d(\inst15|inst151|inst11~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst117~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst117 .is_wysiwyg = "true";
defparam \inst15|inst117 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst146|inst11~21 (
// Equation(s):
// \inst15|inst146|inst11~21_combout  = (\inst15|inst163|inst2~combout  & ((\inst15|inst117~q ) # ((\inst14|altsyncram_component|auto_generated|rden_a_store~q  & \inst15|inst5~q ))))

	.dataa(\inst15|inst163|inst2~combout ),
	.datab(\inst15|inst117~q ),
	.datac(\inst14|altsyncram_component|auto_generated|rden_a_store~q ),
	.datad(\inst15|inst5~q ),
	.cin(gnd),
	.combout(\inst15|inst146|inst11~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst146|inst11~21 .lut_mask = 16'hA888;
defparam \inst15|inst146|inst11~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst146|inst11~22 (
// Equation(s):
// \inst15|inst146|inst11~22_combout  = (\inst15|inst146|inst11~21_combout ) # ((\inst15|inst146|inst11~20_combout  & ((\inst15|inst163|inst5~combout ) # (\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\inst15|inst146|inst11~20_combout ),
	.datab(\inst15|inst163|inst5~combout ),
	.datac(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [20]),
	.datad(\inst15|inst146|inst11~21_combout ),
	.cin(gnd),
	.combout(\inst15|inst146|inst11~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst146|inst11~22 .lut_mask = 16'hFFA8;
defparam \inst15|inst146|inst11~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst146|inst11~23 (
// Equation(s):
// \inst15|inst146|inst11~23_combout  = (\inst15|inst146|inst11~26_combout ) # ((\inst15|inst146|inst11~22_combout ) # ((\inst15|inst146|inst11~24_combout  & \inst15|inst146|inst11~19_combout )))

	.dataa(\inst15|inst146|inst11~24_combout ),
	.datab(\inst15|inst146|inst11~19_combout ),
	.datac(\inst15|inst146|inst11~26_combout ),
	.datad(\inst15|inst146|inst11~22_combout ),
	.cin(gnd),
	.combout(\inst15|inst146|inst11~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst146|inst11~23 .lut_mask = 16'hFFF8;
defparam \inst15|inst146|inst11~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst15|inst147 (
	.clk(!\Clock~input_o ),
	.d(\inst15|inst146|inst11~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst147~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst147 .is_wysiwyg = "true";
defparam \inst15|inst147 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst149 (
// Equation(s):
// \inst15|inst149~combout  = LCELL((\Clock~input_o  & !\inst15|inst147~q ))

	.dataa(\Clock~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|inst147~q ),
	.cin(gnd),
	.combout(\inst15|inst149~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst149 .lut_mask = 16'h00AA;
defparam \inst15|inst149 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "MIR.mif";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "Decode_Unit:inst21|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_laa1:auto_generated|ALTSYNCRAM";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 127;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 128;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 28;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 128'hFFFFFFFFFFFFFFFFFF80FFFF0000FFFF;
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst162|inst8 (
// Equation(s):
// \inst15|inst162|inst8~combout  = (\inst15|inst161|inst70~q ) # ((\inst21|inst3|inst6~q  & (\inst21|inst|inst1|out [14])) # (!\inst21|inst3|inst6~q  & ((\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\inst15|inst161|inst70~q ),
	.datab(\inst21|inst|inst1|out [14]),
	.datac(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst21|inst3|inst6~q ),
	.cin(gnd),
	.combout(\inst15|inst162|inst8~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst162|inst8 .lut_mask = 16'hEEFA;
defparam \inst15|inst162|inst8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst15|inst30 (
	.clk(\inst15|inst149~combout ),
	.d(\inst15|inst162|inst8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst30 .is_wysiwyg = "true";
defparam \inst15|inst30 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst151|inst8 (
// Equation(s):
// \inst15|inst151|inst8~combout  = (\inst15|inst30~q ) # (!\inst14|altsyncram_component|auto_generated|rden_a_store~q )

	.dataa(\inst15|inst30~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst14|altsyncram_component|auto_generated|rden_a_store~q ),
	.cin(gnd),
	.combout(\inst15|inst151|inst8~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst151|inst8 .lut_mask = 16'hAAFF;
defparam \inst15|inst151|inst8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst15|inst95 (
	.clk(\Clock~input_o ),
	.d(\inst15|inst151|inst8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst95~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst95 .is_wysiwyg = "true";
defparam \inst15|inst95 .power_up = "low";
// synopsys translate_on

dffeas \inst15|inst108 (
	.clk(\Clock~input_o ),
	.d(\inst15|inst95~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst108~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst108 .is_wysiwyg = "true";
defparam \inst15|inst108 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst70|inst|auto_generated|w_anode153w[3] (
// Equation(s):
// \inst6|inst70|inst|auto_generated|w_anode153w [3] = (\inst15|inst108~q  & (\inst15|inst109~q  & (\inst6|inst70|inst|auto_generated|w_anode110w[2]~1_combout  & !\inst15|inst107~q )))

	.dataa(\inst15|inst108~q ),
	.datab(\inst15|inst109~q ),
	.datac(\inst6|inst70|inst|auto_generated|w_anode110w[2]~1_combout ),
	.datad(\inst15|inst107~q ),
	.cin(gnd),
	.combout(\inst6|inst70|inst|auto_generated|w_anode153w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|inst70|inst|auto_generated|w_anode153w[3] .lut_mask = 16'h0080;
defparam \inst6|inst70|inst|auto_generated|w_anode153w[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst43|inst (
	.clk(\Clock~input_o ),
	.d(\inst4|inst|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst43|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst43|inst .is_wysiwyg = "true";
defparam \inst6|inst43|inst .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst15~6 (
// Equation(s):
// \inst6|inst71|inst38|inst15~6_combout  = (\inst6|inst43|inst~q  & ((\inst6|inst42|inst~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode143w [3])))) # (!\inst6|inst43|inst~q  & (!\inst6|inst71|inst73|auto_generated|w_anode153w [3] & 
// ((\inst6|inst42|inst~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode143w [3]))))

	.dataa(\inst6|inst43|inst~q ),
	.datab(\inst6|inst42|inst~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode143w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode153w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst15~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst15~6 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst15~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst15~7 (
// Equation(s):
// \inst6|inst71|inst38|inst15~7_combout  = (\inst6|inst41|inst~q  & ((\inst6|inst13|inst~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode122w [3])))) # (!\inst6|inst41|inst~q  & (!\inst6|inst71|inst73|auto_generated|w_anode133w [3] & 
// ((\inst6|inst13|inst~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode122w [3]))))

	.dataa(\inst6|inst41|inst~q ),
	.datab(\inst6|inst13|inst~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode122w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode133w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst15~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst15~7 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst15~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst15~8 (
// Equation(s):
// \inst6|inst71|inst38|inst15~8_combout  = (\inst6|inst51|inst~q  & ((\inst6|inst52|inst~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode247w [3])))) # (!\inst6|inst51|inst~q  & (!\inst6|inst71|inst73|auto_generated|w_anode237w [3] & 
// ((\inst6|inst52|inst~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode247w [3]))))

	.dataa(\inst6|inst51|inst~q ),
	.datab(\inst6|inst52|inst~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode247w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode237w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst15~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst15~8 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst15~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst15~9 (
// Equation(s):
// \inst6|inst71|inst38|inst15~9_combout  = (\inst6|inst6|inst~q  & ((\inst6|inst5|inst~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout )))) # (!\inst6|inst6|inst~q  & (!\inst6|inst71|inst73|auto_generated|w_anode78w [3] & 
// ((\inst6|inst5|inst~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout ))))

	.dataa(\inst6|inst6|inst~q ),
	.datab(\inst6|inst5|inst~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode78w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst15~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst15~9 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst15~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst15~10 (
// Equation(s):
// \inst6|inst71|inst38|inst15~10_combout  = (\inst6|inst71|inst38|inst15~6_combout  & (\inst6|inst71|inst38|inst15~7_combout  & (\inst6|inst71|inst38|inst15~8_combout  & \inst6|inst71|inst38|inst15~9_combout )))

	.dataa(\inst6|inst71|inst38|inst15~6_combout ),
	.datab(\inst6|inst71|inst38|inst15~7_combout ),
	.datac(\inst6|inst71|inst38|inst15~8_combout ),
	.datad(\inst6|inst71|inst38|inst15~9_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst15~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst15~10 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst15~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst15~11 (
// Equation(s):
// \inst6|inst71|inst38|inst15~11_combout  = (\inst6|inst71|inst38|inst15~5_combout  & \inst6|inst71|inst38|inst15~10_combout )

	.dataa(\inst6|inst71|inst38|inst15~5_combout ),
	.datab(\inst6|inst71|inst38|inst15~10_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst15~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst15~11 .lut_mask = 16'h8888;
defparam \inst6|inst71|inst38|inst15~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst15~12 (
// Equation(s):
// \inst6|inst71|inst38|inst15~12_combout  = (\inst6|inst4|inst~q  & ((\inst6|inst2|inst~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode38w [3])))) # (!\inst6|inst4|inst~q  & (!\inst6|inst71|inst73|auto_generated|w_anode58w [3] & ((\inst6|inst2|inst~q ) 
// # (!\inst6|inst71|inst73|auto_generated|w_anode38w [3]))))

	.dataa(\inst6|inst4|inst~q ),
	.datab(\inst6|inst2|inst~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode38w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode58w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst15~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst15~12 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst15~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst15~13 (
// Equation(s):
// \inst6|inst71|inst38|inst15~13_combout  = (\inst6|inst60|inst~q  & ((\inst6|inst7|inst~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout )))) # (!\inst6|inst60|inst~q  & (!\inst6|inst71|inst73|auto_generated|w_anode341w [3] & 
// ((\inst6|inst7|inst~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout ))))

	.dataa(\inst6|inst60|inst~q ),
	.datab(\inst6|inst7|inst~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode341w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst15~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst15~13 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst15~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst66|inst (
	.clk(\Clock~input_o ),
	.d(\inst4|inst|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode415w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst66|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst66|inst .is_wysiwyg = "true";
defparam \inst6|inst66|inst .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst15~14 (
// Equation(s):
// \inst6|inst71|inst38|inst15~14_combout  = (\inst6|inst49|inst~q  & ((\inst6|inst66|inst~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout )))) # (!\inst6|inst49|inst~q  & (!\inst6|inst71|inst73|auto_generated|w_anode216w [3] & 
// ((\inst6|inst66|inst~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout ))))

	.dataa(\inst6|inst49|inst~q ),
	.datab(\inst6|inst66|inst~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode216w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst15~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst15~14 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst15~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst15~15 (
// Equation(s):
// \inst6|inst71|inst38|inst15~15_combout  = (\inst6|inst50|inst~q  & ((\inst6|inst46|inst~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode183w [3])))) # (!\inst6|inst50|inst~q  & (!\inst6|inst71|inst73|auto_generated|w_anode227w [3] & 
// ((\inst6|inst46|inst~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode183w [3]))))

	.dataa(\inst6|inst50|inst~q ),
	.datab(\inst6|inst46|inst~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode183w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode227w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst15~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst15~15 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst15~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst15~16 (
// Equation(s):
// \inst6|inst71|inst38|inst15~16_combout  = (\inst6|inst71|inst38|inst15~12_combout  & (\inst6|inst71|inst38|inst15~13_combout  & (\inst6|inst71|inst38|inst15~14_combout  & \inst6|inst71|inst38|inst15~15_combout )))

	.dataa(\inst6|inst71|inst38|inst15~12_combout ),
	.datab(\inst6|inst71|inst38|inst15~13_combout ),
	.datac(\inst6|inst71|inst38|inst15~14_combout ),
	.datad(\inst6|inst71|inst38|inst15~15_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst15~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst15~16 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst15~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst15~17 (
// Equation(s):
// \inst6|inst71|inst38|inst15~17_combout  = (\inst6|inst57|inst~q  & ((\inst6|inst58|inst~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode321w [3])))) # (!\inst6|inst57|inst~q  & (!\inst6|inst71|inst73|auto_generated|w_anode310w [3] & 
// ((\inst6|inst58|inst~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode321w [3]))))

	.dataa(\inst6|inst57|inst~q ),
	.datab(\inst6|inst58|inst~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode321w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode310w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst15~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst15~17 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst15~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst54|inst15~0 (
// Equation(s):
// \inst6|inst71|inst54|inst15~0_combout  = (\inst6|inst56|inst~q ) # (((!\inst6|inst71|inst73|auto_generated|w_anode110w[2]~1_combout ) # (!\inst6|inst71|inst73|auto_generated|w_anode287w[3]~0_combout )) # (!\inst15|inst16~q ))

	.dataa(\inst6|inst56|inst~q ),
	.datab(\inst15|inst16~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode287w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode110w[2]~1_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst54|inst15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst54|inst15~0 .lut_mask = 16'hBFFF;
defparam \inst6|inst71|inst54|inst15~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst15~18 (
// Equation(s):
// \inst6|inst71|inst38|inst15~18_combout  = (\inst6|inst71|inst38|inst15~17_combout  & (\inst6|inst71|inst54|inst15~0_combout  & ((\inst6|inst55|inst~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode277w [3]))))

	.dataa(\inst6|inst71|inst38|inst15~17_combout ),
	.datab(\inst6|inst71|inst54|inst15~0_combout ),
	.datac(\inst6|inst55|inst~q ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode277w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst15~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst15~18 .lut_mask = 16'h8088;
defparam \inst6|inst71|inst38|inst15~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst15~19 (
// Equation(s):
// \inst6|inst71|inst38|inst15~19_combout  = (\inst6|inst59|inst~q  & ((\inst6|inst53|inst~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode257w [3])))) # (!\inst6|inst59|inst~q  & (!\inst6|inst71|inst73|auto_generated|w_anode331w [3] & 
// ((\inst6|inst53|inst~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode257w [3]))))

	.dataa(\inst6|inst59|inst~q ),
	.datab(\inst6|inst53|inst~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode257w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode331w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst15~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst15~19 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst15~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst15~20 (
// Equation(s):
// \inst6|inst71|inst38|inst15~20_combout  = (\inst6|inst71|inst38|inst15~18_combout  & (\inst6|inst71|inst38|inst15~19_combout  & ((\inst6|inst54|inst~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode267w [3]))))

	.dataa(\inst6|inst71|inst38|inst15~18_combout ),
	.datab(\inst6|inst71|inst38|inst15~19_combout ),
	.datac(\inst6|inst54|inst~q ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode267w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst15~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst15~20 .lut_mask = 16'h8088;
defparam \inst6|inst71|inst38|inst15~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst15~23 (
// Equation(s):
// \inst6|inst71|inst38|inst15~23_combout  = ((\inst6|inst71|inst38|inst15~11_combout  & (\inst6|inst71|inst38|inst15~16_combout  & \inst6|inst71|inst38|inst15~20_combout ))) # (!\inst6|inst71|inst38|inst15~22_combout )

	.dataa(\inst6|inst71|inst38|inst15~11_combout ),
	.datab(\inst6|inst71|inst38|inst15~16_combout ),
	.datac(\inst6|inst71|inst38|inst15~20_combout ),
	.datad(\inst6|inst71|inst38|inst15~22_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst15~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst15~23 .lut_mask = 16'h80FF;
defparam \inst6|inst71|inst38|inst15~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|inst15 (
	.clk(\Clock~input_o ),
	.d(\inst6|inst71|inst38|inst15~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|inst15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|inst15 .is_wysiwyg = "true";
defparam \inst11|inst15 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[15]~88 (
// Equation(s):
// \inst3|ALU_Result[15]~88_combout  = (((\inst1|inst15~q  & \inst11|inst15~q )) # (!\inst15|inst81~q )) # (!\inst15|inst80~q )

	.dataa(\inst15|inst80~q ),
	.datab(\inst15|inst81~q ),
	.datac(\inst1|inst15~q ),
	.datad(\inst11|inst15~q ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[15]~88_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[15]~88 .lut_mask = 16'hF777;
defparam \inst3|ALU_Result[15]~88 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[15]~62 (
// Equation(s):
// \inst3|ALU_Result[15]~62_combout  = (\inst3|ALU_Result[12]~61_combout  & ((\inst1|inst15~q ) # ((\inst11|inst15~q )))) # (!\inst3|ALU_Result[12]~61_combout  & ((\inst15|inst82~q  & ((\inst11|inst15~q ))) # (!\inst15|inst82~q  & (\inst1|inst15~q ))))

	.dataa(\inst3|ALU_Result[12]~61_combout ),
	.datab(\inst1|inst15~q ),
	.datac(\inst11|inst15~q ),
	.datad(\inst15|inst82~q ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[15]~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[15]~62 .lut_mask = 16'hF8EC;
defparam \inst3|ALU_Result[15]~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[15]~89 (
// Equation(s):
// \inst3|ALU_Result[15]~89_combout  = (\inst15|inst76~q  & (((\inst15|inst81~q )))) # (!\inst15|inst76~q  & (\inst3|ALU_Result[15]~62_combout  $ (((!\inst15|inst80~q  & \inst15|inst81~q )))))

	.dataa(\inst15|inst80~q ),
	.datab(\inst15|inst81~q ),
	.datac(\inst15|inst76~q ),
	.datad(\inst3|ALU_Result[15]~62_combout ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[15]~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[15]~89 .lut_mask = 16'hCBC4;
defparam \inst3|ALU_Result[15]~89 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[15]~63 (
// Equation(s):
// \inst3|ALU_Result[15]~63_combout  = (\inst15|inst76~q  & (((\inst3|ALU_Result[15]~89_combout )))) # (!\inst15|inst76~q  & ((\inst3|ALU_Result[12]~60_combout  & (\inst3|ALU_Result[15]~88_combout )) # (!\inst3|ALU_Result[12]~60_combout  & 
// ((\inst3|ALU_Result[15]~89_combout )))))

	.dataa(\inst15|inst76~q ),
	.datab(\inst3|ALU_Result[12]~60_combout ),
	.datac(\inst3|ALU_Result[15]~88_combout ),
	.datad(\inst3|ALU_Result[15]~89_combout ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[15]~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[15]~63 .lut_mask = 16'hFB40;
defparam \inst3|ALU_Result[15]~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[15]~0 (
// Equation(s):
// \inst3|ALU_Result[15]~0_combout  = (\inst3|ALU_Result[15]~63_combout  & ((\inst3|Add0~30_combout ) # ((\inst3|ALU_Result[15]~90_combout ) # (!\inst3|ALU_Result[12]~60_combout ))))

	.dataa(\inst3|Add0~30_combout ),
	.datab(\inst3|ALU_Result[12]~60_combout ),
	.datac(\inst3|ALU_Result[15]~63_combout ),
	.datad(\inst3|ALU_Result[15]~90_combout ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[15]~0 .lut_mask = 16'hF0B0;
defparam \inst3|ALU_Result[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|ALU_Result[15] (
	.clk(\Clock~input_o ),
	.d(\inst3|ALU_Result[15]~0_combout ),
	.asdata(\inst3|Add1~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|ALU_Result[12]~64_combout ),
	.ena(\inst3|ALU_Result[12]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|ALU_Result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|ALU_Result[15] .is_wysiwyg = "true";
defparam \inst3|ALU_Result[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst1|$00001|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst4|inst1|$00001|auto_generated|result_node[0]~0_combout  = (!\inst15|inst83~q  & ((\inst15|inst84~q  & (\inst3|ALU_Result [15])) # (!\inst15|inst84~q  & ((\inst3|ALU_Result [14])))))

	.dataa(\inst3|ALU_Result [15]),
	.datab(\inst3|ALU_Result [14]),
	.datac(\inst15|inst84~q ),
	.datad(\inst15|inst83~q ),
	.cin(gnd),
	.combout(\inst4|inst1|$00001|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|$00001|auto_generated|result_node[0]~0 .lut_mask = 16'h00AC;
defparam \inst4|inst1|$00001|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst1|$00001|auto_generated|result_node[0]~1 (
// Equation(s):
// \inst4|inst1|$00001|auto_generated|result_node[0]~1_combout  = (\inst4|inst1|$00001|auto_generated|result_node[0]~0_combout ) # ((\inst3|ALU_Result [13] & \inst15|inst83~q ))

	.dataa(\inst4|inst1|$00001|auto_generated|result_node[0]~0_combout ),
	.datab(\inst3|ALU_Result [13]),
	.datac(\inst15|inst83~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|inst1|$00001|auto_generated|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|$00001|auto_generated|result_node[0]~1 .lut_mask = 16'hEAEA;
defparam \inst4|inst1|$00001|auto_generated|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst3|inst18 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst1|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode48w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst3|inst18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst3|inst18 .is_wysiwyg = "true";
defparam \inst6|inst3|inst18 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst14~1 (
// Equation(s):
// \inst6|inst71|inst38|inst14~1_combout  = (\inst6|inst3|inst18~q  & ((\inst6|inst|inst18~q ) # ((\inst6|inst71|inst73|auto_generated|w_anode21w [3])))) # (!\inst6|inst3|inst18~q  & (!\inst6|inst71|inst73|auto_generated|w_anode48w[3]~0_combout  & 
// ((\inst6|inst|inst18~q ) # (\inst6|inst71|inst73|auto_generated|w_anode21w [3]))))

	.dataa(\inst6|inst3|inst18~q ),
	.datab(\inst6|inst|inst18~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode21w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode48w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst14~1 .lut_mask = 16'hA8FC;
defparam \inst6|inst71|inst38|inst14~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst65|inst18 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst1|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode404w[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst65|inst18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst65|inst18 .is_wysiwyg = "true";
defparam \inst6|inst65|inst18 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst14~2 (
// Equation(s):
// \inst6|inst71|inst38|inst14~2_combout  = (\inst6|inst1|inst18~q  & ((\inst6|inst65|inst18~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout )))) # (!\inst6|inst1|inst18~q  & 
// (!\inst6|inst71|inst73|auto_generated|w_anode425w[3]~1_combout  & ((\inst6|inst65|inst18~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout ))))

	.dataa(\inst6|inst1|inst18~q ),
	.datab(\inst6|inst65|inst18~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode425w[3]~1_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst14~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst14~2 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst14~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst14~3 (
// Equation(s):
// \inst6|inst71|inst38|inst14~3_combout  = (\inst6|inst47|inst18~q  & ((\inst6|inst12|inst18~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode98w [3])))) # (!\inst6|inst47|inst18~q  & (!\inst6|inst71|inst73|auto_generated|w_anode193w [3] & 
// ((\inst6|inst12|inst18~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode98w [3]))))

	.dataa(\inst6|inst47|inst18~q ),
	.datab(\inst6|inst12|inst18~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode98w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode193w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst14~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst14~3 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst14~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst14~4 (
// Equation(s):
// \inst6|inst71|inst38|inst14~4_combout  = (\inst6|inst45|inst18~q  & ((\inst6|inst44|inst18~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode163w [3])))) # (!\inst6|inst45|inst18~q  & (!\inst6|inst71|inst73|auto_generated|w_anode173w [3] & 
// ((\inst6|inst44|inst18~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode163w [3]))))

	.dataa(\inst6|inst45|inst18~q ),
	.datab(\inst6|inst44|inst18~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode163w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode173w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst14~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst14~4 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst14~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst14~5 (
// Equation(s):
// \inst6|inst71|inst38|inst14~5_combout  = (\inst6|inst71|inst38|inst14~1_combout  & (\inst6|inst71|inst38|inst14~2_combout  & (\inst6|inst71|inst38|inst14~3_combout  & \inst6|inst71|inst38|inst14~4_combout )))

	.dataa(\inst6|inst71|inst38|inst14~1_combout ),
	.datab(\inst6|inst71|inst38|inst14~2_combout ),
	.datac(\inst6|inst71|inst38|inst14~3_combout ),
	.datad(\inst6|inst71|inst38|inst14~4_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst14~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst14~5 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst14~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst14~6 (
// Equation(s):
// \inst6|inst71|inst38|inst14~6_combout  = (\inst6|inst43|inst18~q  & ((\inst6|inst42|inst18~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode143w [3])))) # (!\inst6|inst43|inst18~q  & (!\inst6|inst71|inst73|auto_generated|w_anode153w [3] & 
// ((\inst6|inst42|inst18~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode143w [3]))))

	.dataa(\inst6|inst43|inst18~q ),
	.datab(\inst6|inst42|inst18~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode143w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode153w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst14~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst14~6 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst14~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst14~7 (
// Equation(s):
// \inst6|inst71|inst38|inst14~7_combout  = (\inst6|inst41|inst18~q  & ((\inst6|inst13|inst18~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode122w [3])))) # (!\inst6|inst41|inst18~q  & (!\inst6|inst71|inst73|auto_generated|w_anode133w [3] & 
// ((\inst6|inst13|inst18~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode122w [3]))))

	.dataa(\inst6|inst41|inst18~q ),
	.datab(\inst6|inst13|inst18~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode122w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode133w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst14~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst14~7 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst14~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst14~8 (
// Equation(s):
// \inst6|inst71|inst38|inst14~8_combout  = (\inst6|inst51|inst18~q  & ((\inst6|inst52|inst18~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode247w [3])))) # (!\inst6|inst51|inst18~q  & (!\inst6|inst71|inst73|auto_generated|w_anode237w [3] & 
// ((\inst6|inst52|inst18~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode247w [3]))))

	.dataa(\inst6|inst51|inst18~q ),
	.datab(\inst6|inst52|inst18~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode247w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode237w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst14~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst14~8 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst14~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst14~9 (
// Equation(s):
// \inst6|inst71|inst38|inst14~9_combout  = (\inst6|inst6|inst18~q  & ((\inst6|inst5|inst18~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout )))) # (!\inst6|inst6|inst18~q  & (!\inst6|inst71|inst73|auto_generated|w_anode78w [3] & 
// ((\inst6|inst5|inst18~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout ))))

	.dataa(\inst6|inst6|inst18~q ),
	.datab(\inst6|inst5|inst18~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode68w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode78w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst14~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst14~9 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst14~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst14~10 (
// Equation(s):
// \inst6|inst71|inst38|inst14~10_combout  = (\inst6|inst71|inst38|inst14~6_combout  & (\inst6|inst71|inst38|inst14~7_combout  & (\inst6|inst71|inst38|inst14~8_combout  & \inst6|inst71|inst38|inst14~9_combout )))

	.dataa(\inst6|inst71|inst38|inst14~6_combout ),
	.datab(\inst6|inst71|inst38|inst14~7_combout ),
	.datac(\inst6|inst71|inst38|inst14~8_combout ),
	.datad(\inst6|inst71|inst38|inst14~9_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst14~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst14~10 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst14~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst14~11 (
// Equation(s):
// \inst6|inst71|inst38|inst14~11_combout  = (\inst6|inst4|inst18~q  & ((\inst6|inst2|inst18~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode38w [3])))) # (!\inst6|inst4|inst18~q  & (!\inst6|inst71|inst73|auto_generated|w_anode58w [3] & 
// ((\inst6|inst2|inst18~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode38w [3]))))

	.dataa(\inst6|inst4|inst18~q ),
	.datab(\inst6|inst2|inst18~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode38w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode58w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst14~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst14~11 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst14~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst14~12 (
// Equation(s):
// \inst6|inst71|inst38|inst14~12_combout  = (\inst6|inst60|inst18~q  & ((\inst6|inst7|inst18~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout )))) # (!\inst6|inst60|inst18~q  & (!\inst6|inst71|inst73|auto_generated|w_anode341w [3] & 
// ((\inst6|inst7|inst18~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout ))))

	.dataa(\inst6|inst60|inst18~q ),
	.datab(\inst6|inst7|inst18~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode88w[3]~3_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode341w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst14~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst14~12 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst14~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst66|inst18 (
	.clk(\Clock~input_o ),
	.d(\inst4|inst1|$00001|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode415w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst66|inst18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst66|inst18 .is_wysiwyg = "true";
defparam \inst6|inst66|inst18 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst14~13 (
// Equation(s):
// \inst6|inst71|inst38|inst14~13_combout  = (\inst6|inst49|inst18~q  & ((\inst6|inst66|inst18~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout )))) # (!\inst6|inst49|inst18~q  & (!\inst6|inst71|inst73|auto_generated|w_anode216w [3] & 
// ((\inst6|inst66|inst18~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout ))))

	.dataa(\inst6|inst49|inst18~q ),
	.datab(\inst6|inst66|inst18~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode415w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode216w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst14~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst14~13 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst14~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst14~14 (
// Equation(s):
// \inst6|inst71|inst38|inst14~14_combout  = (\inst6|inst50|inst18~q  & ((\inst6|inst46|inst18~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode183w [3])))) # (!\inst6|inst50|inst18~q  & (!\inst6|inst71|inst73|auto_generated|w_anode227w [3] & 
// ((\inst6|inst46|inst18~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode183w [3]))))

	.dataa(\inst6|inst50|inst18~q ),
	.datab(\inst6|inst46|inst18~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode183w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode227w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst14~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst14~14 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst14~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst14~15 (
// Equation(s):
// \inst6|inst71|inst38|inst14~15_combout  = (\inst6|inst71|inst38|inst14~11_combout  & (\inst6|inst71|inst38|inst14~12_combout  & (\inst6|inst71|inst38|inst14~13_combout  & \inst6|inst71|inst38|inst14~14_combout )))

	.dataa(\inst6|inst71|inst38|inst14~11_combout ),
	.datab(\inst6|inst71|inst38|inst14~12_combout ),
	.datac(\inst6|inst71|inst38|inst14~13_combout ),
	.datad(\inst6|inst71|inst38|inst14~14_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst14~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst14~15 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst14~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst14~16 (
// Equation(s):
// \inst6|inst71|inst38|inst14~16_combout  = (\inst6|inst57|inst18~q  & ((\inst6|inst58|inst18~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode321w [3])))) # (!\inst6|inst57|inst18~q  & (!\inst6|inst71|inst73|auto_generated|w_anode310w [3] & 
// ((\inst6|inst58|inst18~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode321w [3]))))

	.dataa(\inst6|inst57|inst18~q ),
	.datab(\inst6|inst58|inst18~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode321w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode310w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst14~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst14~16 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst14~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst14~17 (
// Equation(s):
// \inst6|inst71|inst38|inst14~17_combout  = (\inst6|inst55|inst18~q  & ((\inst6|inst56|inst18~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode287w [3])))) # (!\inst6|inst55|inst18~q  & (!\inst6|inst71|inst73|auto_generated|w_anode277w [3] & 
// ((\inst6|inst56|inst18~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode287w [3]))))

	.dataa(\inst6|inst55|inst18~q ),
	.datab(\inst6|inst56|inst18~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode287w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode277w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst14~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst14~17 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst14~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst50|inst14~2 (
// Equation(s):
// \inst6|inst71|inst50|inst14~2_combout  = ((\inst15|inst15~q ) # ((\inst6|inst54|inst18~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode247w[3]~0_combout ))) # (!\inst15|inst14~q )

	.dataa(\inst15|inst14~q ),
	.datab(\inst15|inst15~q ),
	.datac(\inst6|inst54|inst18~q ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode247w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst50|inst14~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst50|inst14~2 .lut_mask = 16'hFDFF;
defparam \inst6|inst71|inst50|inst14~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst14~18 (
// Equation(s):
// \inst6|inst71|inst38|inst14~18_combout  = (\inst6|inst59|inst18~q  & ((\inst6|inst53|inst18~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode257w [3])))) # (!\inst6|inst59|inst18~q  & (!\inst6|inst71|inst73|auto_generated|w_anode331w [3] & 
// ((\inst6|inst53|inst18~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode257w [3]))))

	.dataa(\inst6|inst59|inst18~q ),
	.datab(\inst6|inst53|inst18~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode257w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode331w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst14~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst14~18 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst14~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst14~19 (
// Equation(s):
// \inst6|inst71|inst38|inst14~19_combout  = (\inst6|inst71|inst38|inst14~16_combout  & (\inst6|inst71|inst38|inst14~17_combout  & (\inst6|inst71|inst50|inst14~2_combout  & \inst6|inst71|inst38|inst14~18_combout )))

	.dataa(\inst6|inst71|inst38|inst14~16_combout ),
	.datab(\inst6|inst71|inst38|inst14~17_combout ),
	.datac(\inst6|inst71|inst50|inst14~2_combout ),
	.datad(\inst6|inst71|inst38|inst14~18_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst14~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst14~19 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst14~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst14~20 (
// Equation(s):
// \inst6|inst71|inst38|inst14~20_combout  = (\inst6|inst71|inst38|inst14~5_combout  & (\inst6|inst71|inst38|inst14~10_combout  & (\inst6|inst71|inst38|inst14~15_combout  & \inst6|inst71|inst38|inst14~19_combout )))

	.dataa(\inst6|inst71|inst38|inst14~5_combout ),
	.datab(\inst6|inst71|inst38|inst14~10_combout ),
	.datac(\inst6|inst71|inst38|inst14~15_combout ),
	.datad(\inst6|inst71|inst38|inst14~19_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst14~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst14~20 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst14~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst14~21 (
// Equation(s):
// \inst6|inst71|inst38|inst14~21_combout  = (\inst6|inst71|inst38|inst14~20_combout ) # (!\inst6|inst71|inst38|inst15~22_combout )

	.dataa(\inst6|inst71|inst38|inst14~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|inst71|inst38|inst15~22_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst14~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst14~21 .lut_mask = 16'hAAFF;
defparam \inst6|inst71|inst38|inst14~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|inst14 (
	.clk(\Clock~input_o ),
	.d(\inst6|inst71|inst38|inst14~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|inst14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|inst14 .is_wysiwyg = "true";
defparam \inst11|inst14 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[14]~66 (
// Equation(s):
// \inst3|ALU_Result[14]~66_combout  = (\inst3|ALU_Result[12]~60_combout  & (((!\inst3|ALU_Result[12]~61_combout )))) # (!\inst3|ALU_Result[12]~60_combout  & (\inst1|inst14~q  & ((\inst3|ALU_Result[12]~61_combout ) # (!\inst15|inst82~q ))))

	.dataa(\inst1|inst14~q ),
	.datab(\inst3|ALU_Result[12]~61_combout ),
	.datac(\inst3|ALU_Result[12]~60_combout ),
	.datad(\inst15|inst82~q ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[14]~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[14]~66 .lut_mask = 16'h383A;
defparam \inst3|ALU_Result[14]~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[14]~67 (
// Equation(s):
// \inst3|ALU_Result[14]~67_combout  = (\inst11|inst14~q  & ((\inst1|inst14~q ) # (!\inst3|ALU_Result[12]~60_combout )))

	.dataa(\inst11|inst14~q ),
	.datab(\inst1|inst14~q ),
	.datac(\inst3|ALU_Result[12]~60_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|ALU_Result[14]~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[14]~67 .lut_mask = 16'h8A8A;
defparam \inst3|ALU_Result[14]~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[14]~68 (
// Equation(s):
// \inst3|ALU_Result[14]~68_combout  = \inst15|inst81~q  $ (((!\inst15|inst76~q  & (\inst15|inst82~q  & \inst3|ALU_Result[14]~67_combout ))))

	.dataa(\inst15|inst81~q ),
	.datab(\inst15|inst76~q ),
	.datac(\inst15|inst82~q ),
	.datad(\inst3|ALU_Result[14]~67_combout ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[14]~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[14]~68 .lut_mask = 16'h9AAA;
defparam \inst3|ALU_Result[14]~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[14]~69 (
// Equation(s):
// \inst3|ALU_Result[14]~69_combout  = (\inst3|ALU_Result[12]~61_combout  & (((\inst3|ALU_Result[14]~66_combout )))) # (!\inst3|ALU_Result[12]~61_combout  & ((\inst3|ALU_Result[12]~60_combout ) # (\inst3|ALU_Result[14]~66_combout  $ 
// (\inst3|ALU_Result[14]~68_combout ))))

	.dataa(\inst3|ALU_Result[12]~61_combout ),
	.datab(\inst3|ALU_Result[12]~60_combout ),
	.datac(\inst3|ALU_Result[14]~66_combout ),
	.datad(\inst3|ALU_Result[14]~68_combout ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[14]~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[14]~69 .lut_mask = 16'hE5F4;
defparam \inst3|ALU_Result[14]~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[14]~91 (
// Equation(s):
// \inst3|ALU_Result[14]~91_combout  = (\inst3|ALU_Result[14]~69_combout ) # ((\inst15|inst80~q  & (\inst15|inst81~q  & \inst3|ALU_Result[14]~67_combout )))

	.dataa(\inst15|inst80~q ),
	.datab(\inst15|inst81~q ),
	.datac(\inst3|ALU_Result[14]~67_combout ),
	.datad(\inst3|ALU_Result[14]~69_combout ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[14]~91_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[14]~91 .lut_mask = 16'hFF80;
defparam \inst3|ALU_Result[14]~91 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[14]~70 (
// Equation(s):
// \inst3|ALU_Result[14]~70_combout  = (\inst15|inst76~q  & (\inst3|ALU_Result[14]~68_combout )) # (!\inst15|inst76~q  & ((\inst3|ALU_Result[14]~91_combout )))

	.dataa(\inst15|inst76~q ),
	.datab(\inst3|ALU_Result[14]~68_combout ),
	.datac(\inst3|ALU_Result[14]~91_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|ALU_Result[14]~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[14]~70 .lut_mask = 16'hD8D8;
defparam \inst3|ALU_Result[14]~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[14]~1 (
// Equation(s):
// \inst3|ALU_Result[14]~1_combout  = (\inst3|ALU_Result[14]~70_combout  & ((\inst3|Add0~28_combout ) # ((\inst3|ALU_Result[14]~92_combout ) # (!\inst3|ALU_Result[14]~69_combout ))))

	.dataa(\inst3|Add0~28_combout ),
	.datab(\inst3|ALU_Result[14]~69_combout ),
	.datac(\inst3|ALU_Result[14]~70_combout ),
	.datad(\inst3|ALU_Result[14]~92_combout ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[14]~1 .lut_mask = 16'hF0B0;
defparam \inst3|ALU_Result[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|ALU_Result[14] (
	.clk(\Clock~input_o ),
	.d(\inst3|ALU_Result[14]~1_combout ),
	.asdata(\inst3|Add1~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|ALU_Result[12]~64_combout ),
	.ena(\inst3|ALU_Result[12]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|ALU_Result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|ALU_Result[14] .is_wysiwyg = "true";
defparam \inst3|ALU_Result[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst|$00001|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst4|inst|$00001|auto_generated|result_node[0]~0_combout  = (\inst15|inst83~q  & (\inst3|ALU_Result [14])) # (!\inst15|inst83~q  & (((\inst3|ALU_Result [15] & !\inst15|inst84~q ))))

	.dataa(\inst3|ALU_Result [14]),
	.datab(\inst15|inst83~q ),
	.datac(\inst3|ALU_Result [15]),
	.datad(\inst15|inst84~q ),
	.cin(gnd),
	.combout(\inst4|inst|$00001|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|$00001|auto_generated|result_node[0]~0 .lut_mask = 16'h88B8;
defparam \inst4|inst|$00001|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst3|inst (
	.clk(\Clock~input_o ),
	.d(\inst4|inst|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode48w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst3|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst3|inst .is_wysiwyg = "true";
defparam \inst6|inst3|inst .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst15~1 (
// Equation(s):
// \inst6|inst71|inst38|inst15~1_combout  = (\inst6|inst3|inst~q  & ((\inst6|inst|inst~q ) # ((\inst6|inst71|inst73|auto_generated|w_anode21w [3])))) # (!\inst6|inst3|inst~q  & (!\inst6|inst71|inst73|auto_generated|w_anode48w[3]~0_combout  & 
// ((\inst6|inst|inst~q ) # (\inst6|inst71|inst73|auto_generated|w_anode21w [3]))))

	.dataa(\inst6|inst3|inst~q ),
	.datab(\inst6|inst|inst~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode21w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode48w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst15~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst15~1 .lut_mask = 16'hA8FC;
defparam \inst6|inst71|inst38|inst15~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|inst65|inst (
	.clk(\Clock~input_o ),
	.d(\inst4|inst|$00001|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|inst70|inst|auto_generated|w_anode404w[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst65|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst65|inst .is_wysiwyg = "true";
defparam \inst6|inst65|inst .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst15~2 (
// Equation(s):
// \inst6|inst71|inst38|inst15~2_combout  = (\inst6|inst1|inst~q  & ((\inst6|inst65|inst~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout )))) # (!\inst6|inst1|inst~q  & (!\inst6|inst71|inst73|auto_generated|w_anode425w[3]~1_combout  & 
// ((\inst6|inst65|inst~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout ))))

	.dataa(\inst6|inst1|inst~q ),
	.datab(\inst6|inst65|inst~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode404w[3]~0_combout ),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode425w[3]~1_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst15~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst15~2 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst15~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst15~3 (
// Equation(s):
// \inst6|inst71|inst38|inst15~3_combout  = (\inst6|inst47|inst~q  & ((\inst6|inst12|inst~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode98w [3])))) # (!\inst6|inst47|inst~q  & (!\inst6|inst71|inst73|auto_generated|w_anode193w [3] & 
// ((\inst6|inst12|inst~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode98w [3]))))

	.dataa(\inst6|inst47|inst~q ),
	.datab(\inst6|inst12|inst~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode98w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode193w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst15~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst15~3 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst15~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst15~4 (
// Equation(s):
// \inst6|inst71|inst38|inst15~4_combout  = (\inst6|inst45|inst~q  & ((\inst6|inst44|inst~q ) # ((!\inst6|inst71|inst73|auto_generated|w_anode163w [3])))) # (!\inst6|inst45|inst~q  & (!\inst6|inst71|inst73|auto_generated|w_anode173w [3] & 
// ((\inst6|inst44|inst~q ) # (!\inst6|inst71|inst73|auto_generated|w_anode163w [3]))))

	.dataa(\inst6|inst45|inst~q ),
	.datab(\inst6|inst44|inst~q ),
	.datac(\inst6|inst71|inst73|auto_generated|w_anode163w [3]),
	.datad(\inst6|inst71|inst73|auto_generated|w_anode173w [3]),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst15~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst15~4 .lut_mask = 16'h8ACF;
defparam \inst6|inst71|inst38|inst15~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst15~5 (
// Equation(s):
// \inst6|inst71|inst38|inst15~5_combout  = (\inst6|inst71|inst38|inst15~1_combout  & (\inst6|inst71|inst38|inst15~2_combout  & (\inst6|inst71|inst38|inst15~3_combout  & \inst6|inst71|inst38|inst15~4_combout )))

	.dataa(\inst6|inst71|inst38|inst15~1_combout ),
	.datab(\inst6|inst71|inst38|inst15~2_combout ),
	.datac(\inst6|inst71|inst38|inst15~3_combout ),
	.datad(\inst6|inst71|inst38|inst15~4_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst15~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst15~5 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst15~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst15~24 (
// Equation(s):
// \inst6|inst71|inst38|inst15~24_combout  = (\inst6|inst71|inst38|inst15~5_combout  & (\inst6|inst71|inst38|inst15~10_combout  & (\inst6|inst71|inst38|inst15~16_combout  & \inst6|inst71|inst38|inst15~20_combout )))

	.dataa(\inst6|inst71|inst38|inst15~5_combout ),
	.datab(\inst6|inst71|inst38|inst15~10_combout ),
	.datac(\inst6|inst71|inst38|inst15~16_combout ),
	.datad(\inst6|inst71|inst38|inst15~20_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst15~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst15~24 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst15~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst13~22 (
// Equation(s):
// \inst6|inst71|inst38|inst13~22_combout  = (\inst6|inst71|inst38|inst13~5_combout  & (\inst6|inst71|inst38|inst13~10_combout  & (\inst6|inst71|inst38|inst13~16_combout  & \inst6|inst71|inst38|inst13~20_combout )))

	.dataa(\inst6|inst71|inst38|inst13~5_combout ),
	.datab(\inst6|inst71|inst38|inst13~10_combout ),
	.datac(\inst6|inst71|inst38|inst13~16_combout ),
	.datad(\inst6|inst71|inst38|inst13~20_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst13~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst13~22 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst13~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst10~22 (
// Equation(s):
// \inst6|inst71|inst38|inst10~22_combout  = (\inst6|inst71|inst38|inst10~14_combout  & (\inst6|inst71|inst38|inst10~19_combout  & (\inst6|inst71|inst38|inst10~5_combout  & \inst6|inst71|inst38|inst10~9_combout )))

	.dataa(\inst6|inst71|inst38|inst10~14_combout ),
	.datab(\inst6|inst71|inst38|inst10~19_combout ),
	.datac(\inst6|inst71|inst38|inst10~5_combout ),
	.datad(\inst6|inst71|inst38|inst10~9_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst10~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst10~22 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst10~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|inst71|inst38|inst8~22 (
// Equation(s):
// \inst6|inst71|inst38|inst8~22_combout  = (\inst6|inst71|inst38|inst8~15_combout  & (\inst6|inst71|inst38|inst8~5_combout  & (\inst6|inst71|inst38|inst8~10_combout  & \inst6|inst71|inst38|inst8~19_combout )))

	.dataa(\inst6|inst71|inst38|inst8~15_combout ),
	.datab(\inst6|inst71|inst38|inst8~5_combout ),
	.datac(\inst6|inst71|inst38|inst8~10_combout ),
	.datad(\inst6|inst71|inst38|inst8~19_combout ),
	.cin(gnd),
	.combout(\inst6|inst71|inst38|inst8~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst71|inst38|inst8~22 .lut_mask = 16'h8000;
defparam \inst6|inst71|inst38|inst8~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .init_file = "MIR.mif";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "Decode_Unit:inst21|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_laa1:auto_generated|ALTSYNCRAM";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 127;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 128;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 28;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 128'h0000000000000000000000FF00000000;
// synopsys translate_on

dffeas \inst15|inst18 (
	.clk(\inst15|inst149~combout ),
	.d(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst18 .is_wysiwyg = "true";
defparam \inst15|inst18 .power_up = "low";
// synopsys translate_on

dffeas \inst15|inst66 (
	.clk(\inst15|inst149~combout ),
	.d(\inst21|inst|inst1|out [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst66~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst66 .is_wysiwyg = "true";
defparam \inst15|inst66 .power_up = "low";
// synopsys translate_on

dffeas \inst15|inst67 (
	.clk(\inst15|inst149~combout ),
	.d(\inst21|inst|inst1|out [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst67~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst67 .is_wysiwyg = "true";
defparam \inst15|inst67 .power_up = "low";
// synopsys translate_on

dffeas \inst15|inst68 (
	.clk(\inst15|inst149~combout ),
	.d(\inst21|inst6|out [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst68~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst68 .is_wysiwyg = "true";
defparam \inst15|inst68 .power_up = "low";
// synopsys translate_on

dffeas \inst15|inst69 (
	.clk(\inst15|inst149~combout ),
	.d(\inst21|inst6|out [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst69~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst69 .is_wysiwyg = "true";
defparam \inst15|inst69 .power_up = "low";
// synopsys translate_on

dffeas \inst15|inst70 (
	.clk(\inst15|inst149~combout ),
	.d(\inst21|inst6|out [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst70~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst70 .is_wysiwyg = "true";
defparam \inst15|inst70 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\inst15|inst18~q ),
	.portare(\inst15|inst17~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\FromToW[15]~input_o }),
	.portaaddr({\inst15|inst70~q ,\inst15|inst69~q ,\inst15|inst68~q ,\inst15|inst67~q ,\inst15|inst66~q ,\inst15|inst65~q ,\inst15|inst~q ,\inst15|inst1~q ,\inst15|inst2~q ,\inst15|inst3~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "DATA_Mem:inst2|altsyncram:altsyncram_component|altsyncram_dkh1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 1023;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 1024;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .power_up_uninitialized = "true";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst15~1 (
// Equation(s):
// \inst8|inst15~1_combout  = (\inst6|inst1|inst~q  & ((\inst2|altsyncram_component|auto_generated|q_a [15]) # ((!\inst15|inst17~q )))) # (!\inst6|inst1|inst~q  & (!\inst15|inst18~q  & ((\inst2|altsyncram_component|auto_generated|q_a [15]) # 
// (!\inst15|inst17~q ))))

	.dataa(\inst6|inst1|inst~q ),
	.datab(\inst2|altsyncram_component|auto_generated|q_a [15]),
	.datac(\inst15|inst17~q ),
	.datad(\inst15|inst18~q ),
	.cin(gnd),
	.combout(\inst8|inst15~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst15~1 .lut_mask = 16'h8ACF;
defparam \inst8|inst15~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst15~2 (
// Equation(s):
// \inst8|inst15~2_combout  = (\inst15|inst17~q ) # (\inst15|inst18~q )

	.dataa(\inst15|inst17~q ),
	.datab(\inst15|inst18~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|inst15~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst15~2 .lut_mask = 16'hEEEE;
defparam \inst8|inst15~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\inst15|inst18~q ),
	.portare(\inst15|inst17~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\FromToW[14]~input_o }),
	.portaaddr({\inst15|inst70~q ,\inst15|inst69~q ,\inst15|inst68~q ,\inst15|inst67~q ,\inst15|inst66~q ,\inst15|inst65~q ,\inst15|inst~q ,\inst15|inst1~q ,\inst15|inst2~q ,\inst15|inst3~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "DATA_Mem:inst2|altsyncram:altsyncram_component|altsyncram_dkh1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 1023;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 1024;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .power_up_uninitialized = "true";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst14~1 (
// Equation(s):
// \inst8|inst14~1_combout  = (\inst6|inst1|inst18~q  & ((\inst2|altsyncram_component|auto_generated|q_a [14]) # ((!\inst15|inst17~q )))) # (!\inst6|inst1|inst18~q  & (!\inst15|inst18~q  & ((\inst2|altsyncram_component|auto_generated|q_a [14]) # 
// (!\inst15|inst17~q ))))

	.dataa(\inst6|inst1|inst18~q ),
	.datab(\inst2|altsyncram_component|auto_generated|q_a [14]),
	.datac(\inst15|inst17~q ),
	.datad(\inst15|inst18~q ),
	.cin(gnd),
	.combout(\inst8|inst14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst14~1 .lut_mask = 16'h8ACF;
defparam \inst8|inst14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\inst15|inst18~q ),
	.portare(\inst15|inst17~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\FromToW[13]~input_o }),
	.portaaddr({\inst15|inst70~q ,\inst15|inst69~q ,\inst15|inst68~q ,\inst15|inst67~q ,\inst15|inst66~q ,\inst15|inst65~q ,\inst15|inst~q ,\inst15|inst1~q ,\inst15|inst2~q ,\inst15|inst3~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "DATA_Mem:inst2|altsyncram:altsyncram_component|altsyncram_dkh1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 1023;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 1024;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .power_up_uninitialized = "true";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst13~1 (
// Equation(s):
// \inst8|inst13~1_combout  = (\inst6|inst1|inst19~q  & ((\inst2|altsyncram_component|auto_generated|q_a [13]) # ((!\inst15|inst17~q )))) # (!\inst6|inst1|inst19~q  & (!\inst15|inst18~q  & ((\inst2|altsyncram_component|auto_generated|q_a [13]) # 
// (!\inst15|inst17~q ))))

	.dataa(\inst6|inst1|inst19~q ),
	.datab(\inst2|altsyncram_component|auto_generated|q_a [13]),
	.datac(\inst15|inst17~q ),
	.datad(\inst15|inst18~q ),
	.cin(gnd),
	.combout(\inst8|inst13~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst13~1 .lut_mask = 16'h8ACF;
defparam \inst8|inst13~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\inst15|inst18~q ),
	.portare(\inst15|inst17~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\FromToW[12]~input_o }),
	.portaaddr({\inst15|inst70~q ,\inst15|inst69~q ,\inst15|inst68~q ,\inst15|inst67~q ,\inst15|inst66~q ,\inst15|inst65~q ,\inst15|inst~q ,\inst15|inst1~q ,\inst15|inst2~q ,\inst15|inst3~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "DATA_Mem:inst2|altsyncram:altsyncram_component|altsyncram_dkh1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 1023;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 1024;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .power_up_uninitialized = "true";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst12~1 (
// Equation(s):
// \inst8|inst12~1_combout  = (\inst6|inst1|inst20~q  & ((\inst2|altsyncram_component|auto_generated|q_a [12]) # ((!\inst15|inst17~q )))) # (!\inst6|inst1|inst20~q  & (!\inst15|inst18~q  & ((\inst2|altsyncram_component|auto_generated|q_a [12]) # 
// (!\inst15|inst17~q ))))

	.dataa(\inst6|inst1|inst20~q ),
	.datab(\inst2|altsyncram_component|auto_generated|q_a [12]),
	.datac(\inst15|inst17~q ),
	.datad(\inst15|inst18~q ),
	.cin(gnd),
	.combout(\inst8|inst12~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst12~1 .lut_mask = 16'h8ACF;
defparam \inst8|inst12~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\inst15|inst18~q ),
	.portare(\inst15|inst17~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\FromToW[11]~input_o }),
	.portaaddr({\inst15|inst70~q ,\inst15|inst69~q ,\inst15|inst68~q ,\inst15|inst67~q ,\inst15|inst66~q ,\inst15|inst65~q ,\inst15|inst~q ,\inst15|inst1~q ,\inst15|inst2~q ,\inst15|inst3~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "DATA_Mem:inst2|altsyncram:altsyncram_component|altsyncram_dkh1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 1023;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 1024;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .power_up_uninitialized = "true";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst11~1 (
// Equation(s):
// \inst8|inst11~1_combout  = (\inst6|inst1|inst22~q  & ((\inst2|altsyncram_component|auto_generated|q_a [11]) # ((!\inst15|inst17~q )))) # (!\inst6|inst1|inst22~q  & (!\inst15|inst18~q  & ((\inst2|altsyncram_component|auto_generated|q_a [11]) # 
// (!\inst15|inst17~q ))))

	.dataa(\inst6|inst1|inst22~q ),
	.datab(\inst2|altsyncram_component|auto_generated|q_a [11]),
	.datac(\inst15|inst17~q ),
	.datad(\inst15|inst18~q ),
	.cin(gnd),
	.combout(\inst8|inst11~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst11~1 .lut_mask = 16'h8ACF;
defparam \inst8|inst11~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\inst15|inst18~q ),
	.portare(\inst15|inst17~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\FromToW[10]~input_o }),
	.portaaddr({\inst15|inst70~q ,\inst15|inst69~q ,\inst15|inst68~q ,\inst15|inst67~q ,\inst15|inst66~q ,\inst15|inst65~q ,\inst15|inst~q ,\inst15|inst1~q ,\inst15|inst2~q ,\inst15|inst3~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "DATA_Mem:inst2|altsyncram:altsyncram_component|altsyncram_dkh1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 1023;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 1024;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .power_up_uninitialized = "true";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst10~1 (
// Equation(s):
// \inst8|inst10~1_combout  = (\inst6|inst1|inst23~q  & ((\inst2|altsyncram_component|auto_generated|q_a [10]) # ((!\inst15|inst17~q )))) # (!\inst6|inst1|inst23~q  & (!\inst15|inst18~q  & ((\inst2|altsyncram_component|auto_generated|q_a [10]) # 
// (!\inst15|inst17~q ))))

	.dataa(\inst6|inst1|inst23~q ),
	.datab(\inst2|altsyncram_component|auto_generated|q_a [10]),
	.datac(\inst15|inst17~q ),
	.datad(\inst15|inst18~q ),
	.cin(gnd),
	.combout(\inst8|inst10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst10~1 .lut_mask = 16'h8ACF;
defparam \inst8|inst10~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\inst15|inst18~q ),
	.portare(\inst15|inst17~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\FromToW[9]~input_o }),
	.portaaddr({\inst15|inst70~q ,\inst15|inst69~q ,\inst15|inst68~q ,\inst15|inst67~q ,\inst15|inst66~q ,\inst15|inst65~q ,\inst15|inst~q ,\inst15|inst1~q ,\inst15|inst2~q ,\inst15|inst3~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "DATA_Mem:inst2|altsyncram:altsyncram_component|altsyncram_dkh1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .power_up_uninitialized = "true";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst9~1 (
// Equation(s):
// \inst8|inst9~1_combout  = (\inst6|inst1|inst24~q  & ((\inst2|altsyncram_component|auto_generated|q_a [9]) # ((!\inst15|inst17~q )))) # (!\inst6|inst1|inst24~q  & (!\inst15|inst18~q  & ((\inst2|altsyncram_component|auto_generated|q_a [9]) # 
// (!\inst15|inst17~q ))))

	.dataa(\inst6|inst1|inst24~q ),
	.datab(\inst2|altsyncram_component|auto_generated|q_a [9]),
	.datac(\inst15|inst17~q ),
	.datad(\inst15|inst18~q ),
	.cin(gnd),
	.combout(\inst8|inst9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst9~1 .lut_mask = 16'h8ACF;
defparam \inst8|inst9~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\inst15|inst18~q ),
	.portare(\inst15|inst17~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\FromToW[8]~input_o }),
	.portaaddr({\inst15|inst70~q ,\inst15|inst69~q ,\inst15|inst68~q ,\inst15|inst67~q ,\inst15|inst66~q ,\inst15|inst65~q ,\inst15|inst~q ,\inst15|inst1~q ,\inst15|inst2~q ,\inst15|inst3~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "DATA_Mem:inst2|altsyncram:altsyncram_component|altsyncram_dkh1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .power_up_uninitialized = "true";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst8~1 (
// Equation(s):
// \inst8|inst8~1_combout  = (\inst6|inst1|inst25~q  & ((\inst2|altsyncram_component|auto_generated|q_a [8]) # ((!\inst15|inst17~q )))) # (!\inst6|inst1|inst25~q  & (!\inst15|inst18~q  & ((\inst2|altsyncram_component|auto_generated|q_a [8]) # 
// (!\inst15|inst17~q ))))

	.dataa(\inst6|inst1|inst25~q ),
	.datab(\inst2|altsyncram_component|auto_generated|q_a [8]),
	.datac(\inst15|inst17~q ),
	.datad(\inst15|inst18~q ),
	.cin(gnd),
	.combout(\inst8|inst8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst8~1 .lut_mask = 16'h8ACF;
defparam \inst8|inst8~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\inst15|inst18~q ),
	.portare(\inst15|inst17~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\FromToW[7]~input_o }),
	.portaaddr({\inst15|inst70~q ,\inst15|inst69~q ,\inst15|inst68~q ,\inst15|inst67~q ,\inst15|inst66~q ,\inst15|inst65~q ,\inst15|inst~q ,\inst15|inst1~q ,\inst15|inst2~q ,\inst15|inst3~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "DATA_Mem:inst2|altsyncram:altsyncram_component|altsyncram_dkh1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 1023;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 1024;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .power_up_uninitialized = "true";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst7~1 (
// Equation(s):
// \inst8|inst7~1_combout  = (\inst6|inst1|inst26~q  & ((\inst2|altsyncram_component|auto_generated|q_a [7]) # ((!\inst15|inst17~q )))) # (!\inst6|inst1|inst26~q  & (!\inst15|inst18~q  & ((\inst2|altsyncram_component|auto_generated|q_a [7]) # 
// (!\inst15|inst17~q ))))

	.dataa(\inst6|inst1|inst26~q ),
	.datab(\inst2|altsyncram_component|auto_generated|q_a [7]),
	.datac(\inst15|inst17~q ),
	.datad(\inst15|inst18~q ),
	.cin(gnd),
	.combout(\inst8|inst7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst7~1 .lut_mask = 16'h8ACF;
defparam \inst8|inst7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\inst15|inst18~q ),
	.portare(\inst15|inst17~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\FromToW[6]~input_o }),
	.portaaddr({\inst15|inst70~q ,\inst15|inst69~q ,\inst15|inst68~q ,\inst15|inst67~q ,\inst15|inst66~q ,\inst15|inst65~q ,\inst15|inst~q ,\inst15|inst1~q ,\inst15|inst2~q ,\inst15|inst3~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "DATA_Mem:inst2|altsyncram:altsyncram_component|altsyncram_dkh1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 1023;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 1024;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .power_up_uninitialized = "true";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst6~1 (
// Equation(s):
// \inst8|inst6~1_combout  = (\inst6|inst1|inst27~q  & ((\inst2|altsyncram_component|auto_generated|q_a [6]) # ((!\inst15|inst17~q )))) # (!\inst6|inst1|inst27~q  & (!\inst15|inst18~q  & ((\inst2|altsyncram_component|auto_generated|q_a [6]) # 
// (!\inst15|inst17~q ))))

	.dataa(\inst6|inst1|inst27~q ),
	.datab(\inst2|altsyncram_component|auto_generated|q_a [6]),
	.datac(\inst15|inst17~q ),
	.datad(\inst15|inst18~q ),
	.cin(gnd),
	.combout(\inst8|inst6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst6~1 .lut_mask = 16'h8ACF;
defparam \inst8|inst6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\inst15|inst18~q ),
	.portare(\inst15|inst17~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\FromToW[5]~input_o }),
	.portaaddr({\inst15|inst70~q ,\inst15|inst69~q ,\inst15|inst68~q ,\inst15|inst67~q ,\inst15|inst66~q ,\inst15|inst65~q ,\inst15|inst~q ,\inst15|inst1~q ,\inst15|inst2~q ,\inst15|inst3~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "DATA_Mem:inst2|altsyncram:altsyncram_component|altsyncram_dkh1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 1023;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 1024;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .power_up_uninitialized = "true";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst5~1 (
// Equation(s):
// \inst8|inst5~1_combout  = (\inst6|inst1|inst28~q  & ((\inst2|altsyncram_component|auto_generated|q_a [5]) # ((!\inst15|inst17~q )))) # (!\inst6|inst1|inst28~q  & (!\inst15|inst18~q  & ((\inst2|altsyncram_component|auto_generated|q_a [5]) # 
// (!\inst15|inst17~q ))))

	.dataa(\inst6|inst1|inst28~q ),
	.datab(\inst2|altsyncram_component|auto_generated|q_a [5]),
	.datac(\inst15|inst17~q ),
	.datad(\inst15|inst18~q ),
	.cin(gnd),
	.combout(\inst8|inst5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst5~1 .lut_mask = 16'h8ACF;
defparam \inst8|inst5~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\inst15|inst18~q ),
	.portare(\inst15|inst17~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\FromToW[4]~input_o }),
	.portaaddr({\inst15|inst70~q ,\inst15|inst69~q ,\inst15|inst68~q ,\inst15|inst67~q ,\inst15|inst66~q ,\inst15|inst65~q ,\inst15|inst~q ,\inst15|inst1~q ,\inst15|inst2~q ,\inst15|inst3~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "DATA_Mem:inst2|altsyncram:altsyncram_component|altsyncram_dkh1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 1023;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .power_up_uninitialized = "true";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst4~1 (
// Equation(s):
// \inst8|inst4~1_combout  = (\inst6|inst1|inst29~q  & ((\inst2|altsyncram_component|auto_generated|q_a [4]) # ((!\inst15|inst17~q )))) # (!\inst6|inst1|inst29~q  & (!\inst15|inst18~q  & ((\inst2|altsyncram_component|auto_generated|q_a [4]) # 
// (!\inst15|inst17~q ))))

	.dataa(\inst6|inst1|inst29~q ),
	.datab(\inst2|altsyncram_component|auto_generated|q_a [4]),
	.datac(\inst15|inst17~q ),
	.datad(\inst15|inst18~q ),
	.cin(gnd),
	.combout(\inst8|inst4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst4~1 .lut_mask = 16'h8ACF;
defparam \inst8|inst4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\inst15|inst18~q ),
	.portare(\inst15|inst17~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\FromToW[3]~input_o }),
	.portaaddr({\inst15|inst70~q ,\inst15|inst69~q ,\inst15|inst68~q ,\inst15|inst67~q ,\inst15|inst66~q ,\inst15|inst65~q ,\inst15|inst~q ,\inst15|inst1~q ,\inst15|inst2~q ,\inst15|inst3~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "DATA_Mem:inst2|altsyncram:altsyncram_component|altsyncram_dkh1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 1023;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 1024;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .power_up_uninitialized = "true";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst3~1 (
// Equation(s):
// \inst8|inst3~1_combout  = (\inst6|inst1|inst30~q  & ((\inst2|altsyncram_component|auto_generated|q_a [3]) # ((!\inst15|inst17~q )))) # (!\inst6|inst1|inst30~q  & (!\inst15|inst18~q  & ((\inst2|altsyncram_component|auto_generated|q_a [3]) # 
// (!\inst15|inst17~q ))))

	.dataa(\inst6|inst1|inst30~q ),
	.datab(\inst2|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst15|inst17~q ),
	.datad(\inst15|inst18~q ),
	.cin(gnd),
	.combout(\inst8|inst3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst3~1 .lut_mask = 16'h8ACF;
defparam \inst8|inst3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\inst15|inst18~q ),
	.portare(\inst15|inst17~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\FromToW[2]~input_o }),
	.portaaddr({\inst15|inst70~q ,\inst15|inst69~q ,\inst15|inst68~q ,\inst15|inst67~q ,\inst15|inst66~q ,\inst15|inst65~q ,\inst15|inst~q ,\inst15|inst1~q ,\inst15|inst2~q ,\inst15|inst3~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "DATA_Mem:inst2|altsyncram:altsyncram_component|altsyncram_dkh1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 1023;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 1024;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .power_up_uninitialized = "true";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst2~1 (
// Equation(s):
// \inst8|inst2~1_combout  = (\inst6|inst1|inst31~q  & ((\inst2|altsyncram_component|auto_generated|q_a [2]) # ((!\inst15|inst17~q )))) # (!\inst6|inst1|inst31~q  & (!\inst15|inst18~q  & ((\inst2|altsyncram_component|auto_generated|q_a [2]) # 
// (!\inst15|inst17~q ))))

	.dataa(\inst6|inst1|inst31~q ),
	.datab(\inst2|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst15|inst17~q ),
	.datad(\inst15|inst18~q ),
	.cin(gnd),
	.combout(\inst8|inst2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst2~1 .lut_mask = 16'h8ACF;
defparam \inst8|inst2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\inst15|inst18~q ),
	.portare(\inst15|inst17~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\FromToW[1]~input_o }),
	.portaaddr({\inst15|inst70~q ,\inst15|inst69~q ,\inst15|inst68~q ,\inst15|inst67~q ,\inst15|inst66~q ,\inst15|inst65~q ,\inst15|inst~q ,\inst15|inst1~q ,\inst15|inst2~q ,\inst15|inst3~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "DATA_Mem:inst2|altsyncram:altsyncram_component|altsyncram_dkh1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 1023;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 1024;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .power_up_uninitialized = "true";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1~1 (
// Equation(s):
// \inst8|inst1~1_combout  = (\inst6|inst1|inst32~q  & ((\inst2|altsyncram_component|auto_generated|q_a [1]) # ((!\inst15|inst17~q )))) # (!\inst6|inst1|inst32~q  & (!\inst15|inst18~q  & ((\inst2|altsyncram_component|auto_generated|q_a [1]) # 
// (!\inst15|inst17~q ))))

	.dataa(\inst6|inst1|inst32~q ),
	.datab(\inst2|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst15|inst17~q ),
	.datad(\inst15|inst18~q ),
	.cin(gnd),
	.combout(\inst8|inst1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1~1 .lut_mask = 16'h8ACF;
defparam \inst8|inst1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\inst15|inst18~q ),
	.portare(\inst15|inst17~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\FromToW[0]~input_o }),
	.portaaddr({\inst15|inst70~q ,\inst15|inst69~q ,\inst15|inst68~q ,\inst15|inst67~q ,\inst15|inst66~q ,\inst15|inst65~q ,\inst15|inst~q ,\inst15|inst1~q ,\inst15|inst2~q ,\inst15|inst3~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "DATA_Mem:inst2|altsyncram:altsyncram_component|altsyncram_dkh1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .power_up_uninitialized = "true";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst~1 (
// Equation(s):
// \inst8|inst~1_combout  = (\inst6|inst1|inst33~q  & ((\inst2|altsyncram_component|auto_generated|q_a [0]) # ((!\inst15|inst17~q )))) # (!\inst6|inst1|inst33~q  & (!\inst15|inst18~q  & ((\inst2|altsyncram_component|auto_generated|q_a [0]) # 
// (!\inst15|inst17~q ))))

	.dataa(\inst6|inst1|inst33~q ),
	.datab(\inst2|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst15|inst17~q ),
	.datad(\inst15|inst18~q ),
	.cin(gnd),
	.combout(\inst8|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst~1 .lut_mask = 16'h8ACF;
defparam \inst8|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst21|inst3|inst5|$00000|auto_generated|result_node[5]~0 (
// Equation(s):
// \inst21|inst3|inst5|$00000|auto_generated|result_node[5]~0_combout  = (\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [5] & !\inst21|inst3|inst6~q )

	.dataa(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst21|inst3|inst6~q ),
	.cin(gnd),
	.combout(\inst21|inst3|inst5|$00000|auto_generated|result_node[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|inst3|inst5|$00000|auto_generated|result_node[5]~0 .lut_mask = 16'h00AA;
defparam \inst21|inst3|inst5|$00000|auto_generated|result_node[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst21|inst3|inst5|$00000|auto_generated|result_node[4]~1 (
// Equation(s):
// \inst21|inst3|inst5|$00000|auto_generated|result_node[4]~1_combout  = (\inst21|inst3|inst6~q  & (\inst21|inst6|out [2])) # (!\inst21|inst3|inst6~q  & ((\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\inst21|inst6|out [2]),
	.datab(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [4]),
	.datac(gnd),
	.datad(\inst21|inst3|inst6~q ),
	.cin(gnd),
	.combout(\inst21|inst3|inst5|$00000|auto_generated|result_node[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|inst3|inst5|$00000|auto_generated|result_node[4]~1 .lut_mask = 16'hAACC;
defparam \inst21|inst3|inst5|$00000|auto_generated|result_node[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst21|inst3|inst5|$00000|auto_generated|result_node[3]~2 (
// Equation(s):
// \inst21|inst3|inst5|$00000|auto_generated|result_node[3]~2_combout  = (\inst21|inst3|inst6~q  & (\inst21|inst6|out [1])) # (!\inst21|inst3|inst6~q  & ((\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\inst21|inst6|out [1]),
	.datab(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(gnd),
	.datad(\inst21|inst3|inst6~q ),
	.cin(gnd),
	.combout(\inst21|inst3|inst5|$00000|auto_generated|result_node[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|inst3|inst5|$00000|auto_generated|result_node[3]~2 .lut_mask = 16'hAACC;
defparam \inst21|inst3|inst5|$00000|auto_generated|result_node[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst21|inst3|inst5|$00000|auto_generated|result_node[2]~3 (
// Equation(s):
// \inst21|inst3|inst5|$00000|auto_generated|result_node[2]~3_combout  = (\inst21|inst3|inst6~q  & (\inst21|inst6|out [0])) # (!\inst21|inst3|inst6~q  & ((\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\inst21|inst6|out [0]),
	.datab(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(gnd),
	.datad(\inst21|inst3|inst6~q ),
	.cin(gnd),
	.combout(\inst21|inst3|inst5|$00000|auto_generated|result_node[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|inst3|inst5|$00000|auto_generated|result_node[2]~3 .lut_mask = 16'hAACC;
defparam \inst21|inst3|inst5|$00000|auto_generated|result_node[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst21|inst3|inst5|$00000|auto_generated|result_node[1]~4 (
// Equation(s):
// \inst21|inst3|inst5|$00000|auto_generated|result_node[1]~4_combout  = (\inst21|inst3|inst6~q  & (\inst21|inst|inst1|out [14])) # (!\inst21|inst3|inst6~q  & ((\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\inst21|inst|inst1|out [14]),
	.datab(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(\inst21|inst3|inst6~q ),
	.cin(gnd),
	.combout(\inst21|inst3|inst5|$00000|auto_generated|result_node[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|inst3|inst5|$00000|auto_generated|result_node[1]~4 .lut_mask = 16'hAACC;
defparam \inst21|inst3|inst5|$00000|auto_generated|result_node[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst21|inst3|inst5|$00000|auto_generated|result_node[0]~5 (
// Equation(s):
// \inst21|inst3|inst5|$00000|auto_generated|result_node[0]~5_combout  = (\inst21|inst3|inst6~q  & (\inst21|inst|inst1|out [13])) # (!\inst21|inst3|inst6~q  & ((\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\inst21|inst|inst1|out [13]),
	.datab(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(gnd),
	.datad(\inst21|inst3|inst6~q ),
	.cin(gnd),
	.combout(\inst21|inst3|inst5|$00000|auto_generated|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|inst3|inst5|$00000|auto_generated|result_node[0]~5 .lut_mask = 16'hAACC;
defparam \inst21|inst3|inst5|$00000|auto_generated|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(!\inst15|inst147~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "MIR.mif";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "Decode_Unit:inst21|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_laa1:auto_generated|ALTSYNCRAM";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 127;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 128;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 28;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 7;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \inst21|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 128'hFFFFFFFFFFFFFFFFFF00000000000008;
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst163|inst1 (
// Equation(s):
// \inst15|inst163|inst1~combout  = (\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [12] & !\inst15|inst161|inst70~q )

	.dataa(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|inst161|inst70~q ),
	.cin(gnd),
	.combout(\inst15|inst163|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst163|inst1 .lut_mask = 16'h00AA;
defparam \inst15|inst163|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst15|inst4 (
	.clk(\inst15|inst149~combout ),
	.d(\inst15|inst163|inst1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst4 .is_wysiwyg = "true";
defparam \inst15|inst4 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst151|inst1 (
// Equation(s):
// \inst15|inst151|inst1~combout  = (\inst14|altsyncram_component|auto_generated|rden_a_store~q  & \inst15|inst4~q )

	.dataa(\inst14|altsyncram_component|auto_generated|rden_a_store~q ),
	.datab(\inst15|inst4~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|inst151|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst151|inst1 .lut_mask = 16'h8888;
defparam \inst15|inst151|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst15|inst116 (
	.clk(\Clock~input_o ),
	.d(\inst15|inst151|inst1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst116~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst116 .is_wysiwyg = "true";
defparam \inst15|inst116 .power_up = "low";
// synopsys translate_on

dffeas \inst15|inst131 (
	.clk(\Clock~input_o ),
	.d(\inst15|inst116~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst131~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst131 .is_wysiwyg = "true";
defparam \inst15|inst131 .power_up = "low";
// synopsys translate_on

dffeas \inst15|inst132 (
	.clk(\Clock~input_o ),
	.d(\inst15|inst117~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst132~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst132 .is_wysiwyg = "true";
defparam \inst15|inst132 .power_up = "low";
// synopsys translate_on

dffeas \inst15|inst6 (
	.clk(\inst15|inst149~combout ),
	.d(\inst15|inst163|inst2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst6 .is_wysiwyg = "true";
defparam \inst15|inst6 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst151|inst2 (
// Equation(s):
// \inst15|inst151|inst2~combout  = (\inst14|altsyncram_component|auto_generated|rden_a_store~q  & \inst15|inst6~q )

	.dataa(\inst14|altsyncram_component|auto_generated|rden_a_store~q ),
	.datab(\inst15|inst6~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|inst151|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst151|inst2 .lut_mask = 16'h8888;
defparam \inst15|inst151|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst15|inst118 (
	.clk(\Clock~input_o ),
	.d(\inst15|inst151|inst2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst118~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst118 .is_wysiwyg = "true";
defparam \inst15|inst118 .power_up = "low";
// synopsys translate_on

dffeas \inst15|inst133 (
	.clk(\Clock~input_o ),
	.d(\inst15|inst118~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst133~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst133 .is_wysiwyg = "true";
defparam \inst15|inst133 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst163|inst4 (
// Equation(s):
// \inst15|inst163|inst4~combout  = (\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [8] & !\inst15|inst161|inst70~q )

	.dataa(\inst21|inst3|inst|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|inst161|inst70~q ),
	.cin(gnd),
	.combout(\inst15|inst163|inst4~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst163|inst4 .lut_mask = 16'h00AA;
defparam \inst15|inst163|inst4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst15|inst8 (
	.clk(\inst15|inst149~combout ),
	.d(\inst15|inst163|inst4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst8 .is_wysiwyg = "true";
defparam \inst15|inst8 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst151|inst4 (
// Equation(s):
// \inst15|inst151|inst4~combout  = (\inst14|altsyncram_component|auto_generated|rden_a_store~q  & \inst15|inst8~q )

	.dataa(\inst14|altsyncram_component|auto_generated|rden_a_store~q ),
	.datab(\inst15|inst8~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|inst151|inst4~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst151|inst4 .lut_mask = 16'h8888;
defparam \inst15|inst151|inst4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst15|inst120 (
	.clk(\Clock~input_o ),
	.d(\inst15|inst151|inst4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst120~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst120 .is_wysiwyg = "true";
defparam \inst15|inst120 .power_up = "low";
// synopsys translate_on

dffeas \inst15|inst135 (
	.clk(\Clock~input_o ),
	.d(\inst15|inst120~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst135~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst135 .is_wysiwyg = "true";
defparam \inst15|inst135 .power_up = "low";
// synopsys translate_on

assign Pipe_Hold = \Pipe_Hold~output_o ;

assign Pipe_K_Reg = \Pipe_K_Reg~output_o ;

assign W_ENABLE = \W_ENABLE~output_o ;

assign CARRY_IN = \CARRY_IN~output_o ;

assign Jump_Flag = \Jump_Flag~output_o ;

assign RET = \RET~output_o ;

assign BSR = \BSR~output_o ;

assign PL = \PL~output_o ;

assign A_ALUN_IN[15] = \A_ALUN_IN[15]~output_o ;

assign A_ALUN_IN[14] = \A_ALUN_IN[14]~output_o ;

assign A_ALUN_IN[13] = \A_ALUN_IN[13]~output_o ;

assign A_ALUN_IN[12] = \A_ALUN_IN[12]~output_o ;

assign A_ALUN_IN[11] = \A_ALUN_IN[11]~output_o ;

assign A_ALUN_IN[10] = \A_ALUN_IN[10]~output_o ;

assign A_ALUN_IN[9] = \A_ALUN_IN[9]~output_o ;

assign A_ALUN_IN[8] = \A_ALUN_IN[8]~output_o ;

assign A_ALUN_IN[7] = \A_ALUN_IN[7]~output_o ;

assign A_ALUN_IN[6] = \A_ALUN_IN[6]~output_o ;

assign A_ALUN_IN[5] = \A_ALUN_IN[5]~output_o ;

assign A_ALUN_IN[4] = \A_ALUN_IN[4]~output_o ;

assign A_ALUN_IN[3] = \A_ALUN_IN[3]~output_o ;

assign A_ALUN_IN[2] = \A_ALUN_IN[2]~output_o ;

assign A_ALUN_IN[1] = \A_ALUN_IN[1]~output_o ;

assign A_ALUN_IN[0] = \A_ALUN_IN[0]~output_o ;

assign A_LATCH[15] = \A_LATCH[15]~output_o ;

assign A_LATCH[14] = \A_LATCH[14]~output_o ;

assign A_LATCH[13] = \A_LATCH[13]~output_o ;

assign A_LATCH[12] = \A_LATCH[12]~output_o ;

assign A_LATCH[11] = \A_LATCH[11]~output_o ;

assign A_LATCH[10] = \A_LATCH[10]~output_o ;

assign A_LATCH[9] = \A_LATCH[9]~output_o ;

assign A_LATCH[8] = \A_LATCH[8]~output_o ;

assign A_LATCH[7] = \A_LATCH[7]~output_o ;

assign A_LATCH[6] = \A_LATCH[6]~output_o ;

assign A_LATCH[5] = \A_LATCH[5]~output_o ;

assign A_LATCH[4] = \A_LATCH[4]~output_o ;

assign A_LATCH[3] = \A_LATCH[3]~output_o ;

assign A_LATCH[2] = \A_LATCH[2]~output_o ;

assign A_LATCH[1] = \A_LATCH[1]~output_o ;

assign A_LATCH[0] = \A_LATCH[0]~output_o ;

assign ALU_OUT[15] = \ALU_OUT[15]~output_o ;

assign ALU_OUT[14] = \ALU_OUT[14]~output_o ;

assign ALU_OUT[13] = \ALU_OUT[13]~output_o ;

assign ALU_OUT[12] = \ALU_OUT[12]~output_o ;

assign ALU_OUT[11] = \ALU_OUT[11]~output_o ;

assign ALU_OUT[10] = \ALU_OUT[10]~output_o ;

assign ALU_OUT[9] = \ALU_OUT[9]~output_o ;

assign ALU_OUT[8] = \ALU_OUT[8]~output_o ;

assign ALU_OUT[7] = \ALU_OUT[7]~output_o ;

assign ALU_OUT[6] = \ALU_OUT[6]~output_o ;

assign ALU_OUT[5] = \ALU_OUT[5]~output_o ;

assign ALU_OUT[4] = \ALU_OUT[4]~output_o ;

assign ALU_OUT[3] = \ALU_OUT[3]~output_o ;

assign ALU_OUT[2] = \ALU_OUT[2]~output_o ;

assign ALU_OUT[1] = \ALU_OUT[1]~output_o ;

assign ALU_OUT[0] = \ALU_OUT[0]~output_o ;

assign B_ALU_IN[15] = \B_ALU_IN[15]~output_o ;

assign B_ALU_IN[14] = \B_ALU_IN[14]~output_o ;

assign B_ALU_IN[13] = \B_ALU_IN[13]~output_o ;

assign B_ALU_IN[12] = \B_ALU_IN[12]~output_o ;

assign B_ALU_IN[11] = \B_ALU_IN[11]~output_o ;

assign B_ALU_IN[10] = \B_ALU_IN[10]~output_o ;

assign B_ALU_IN[9] = \B_ALU_IN[9]~output_o ;

assign B_ALU_IN[8] = \B_ALU_IN[8]~output_o ;

assign B_ALU_IN[7] = \B_ALU_IN[7]~output_o ;

assign B_ALU_IN[6] = \B_ALU_IN[6]~output_o ;

assign B_ALU_IN[5] = \B_ALU_IN[5]~output_o ;

assign B_ALU_IN[4] = \B_ALU_IN[4]~output_o ;

assign B_ALU_IN[3] = \B_ALU_IN[3]~output_o ;

assign B_ALU_IN[2] = \B_ALU_IN[2]~output_o ;

assign B_ALU_IN[1] = \B_ALU_IN[1]~output_o ;

assign B_ALU_IN[0] = \B_ALU_IN[0]~output_o ;

assign B_LATCH[15] = \B_LATCH[15]~output_o ;

assign B_LATCH[14] = \B_LATCH[14]~output_o ;

assign B_LATCH[13] = \B_LATCH[13]~output_o ;

assign B_LATCH[12] = \B_LATCH[12]~output_o ;

assign B_LATCH[11] = \B_LATCH[11]~output_o ;

assign B_LATCH[10] = \B_LATCH[10]~output_o ;

assign B_LATCH[9] = \B_LATCH[9]~output_o ;

assign B_LATCH[8] = \B_LATCH[8]~output_o ;

assign B_LATCH[7] = \B_LATCH[7]~output_o ;

assign B_LATCH[6] = \B_LATCH[6]~output_o ;

assign B_LATCH[5] = \B_LATCH[5]~output_o ;

assign B_LATCH[4] = \B_LATCH[4]~output_o ;

assign B_LATCH[3] = \B_LATCH[3]~output_o ;

assign B_LATCH[2] = \B_LATCH[2]~output_o ;

assign B_LATCH[1] = \B_LATCH[1]~output_o ;

assign B_LATCH[0] = \B_LATCH[0]~output_o ;

assign C_To_RGank[15] = \C_To_RGank[15]~output_o ;

assign C_To_RGank[14] = \C_To_RGank[14]~output_o ;

assign C_To_RGank[13] = \C_To_RGank[13]~output_o ;

assign C_To_RGank[12] = \C_To_RGank[12]~output_o ;

assign C_To_RGank[11] = \C_To_RGank[11]~output_o ;

assign C_To_RGank[10] = \C_To_RGank[10]~output_o ;

assign C_To_RGank[9] = \C_To_RGank[9]~output_o ;

assign C_To_RGank[8] = \C_To_RGank[8]~output_o ;

assign C_To_RGank[7] = \C_To_RGank[7]~output_o ;

assign C_To_RGank[6] = \C_To_RGank[6]~output_o ;

assign C_To_RGank[5] = \C_To_RGank[5]~output_o ;

assign C_To_RGank[4] = \C_To_RGank[4]~output_o ;

assign C_To_RGank[3] = \C_To_RGank[3]~output_o ;

assign C_To_RGank[2] = \C_To_RGank[2]~output_o ;

assign C_To_RGank[1] = \C_To_RGank[1]~output_o ;

assign C_To_RGank[0] = \C_To_RGank[0]~output_o ;

assign DEC_A_Addr[9] = \DEC_A_Addr[9]~output_o ;

assign DEC_A_Addr[8] = \DEC_A_Addr[8]~output_o ;

assign DEC_A_Addr[7] = \DEC_A_Addr[7]~output_o ;

assign DEC_A_Addr[6] = \DEC_A_Addr[6]~output_o ;

assign DEC_A_Addr[5] = \DEC_A_Addr[5]~output_o ;

assign DEC_A_Addr[4] = \DEC_A_Addr[4]~output_o ;

assign DEC_A_Addr[3] = \DEC_A_Addr[3]~output_o ;

assign DEC_A_Addr[2] = \DEC_A_Addr[2]~output_o ;

assign DEC_A_Addr[1] = \DEC_A_Addr[1]~output_o ;

assign DEC_A_Addr[0] = \DEC_A_Addr[0]~output_o ;

assign DEC_ALU_SH[5] = \DEC_ALU_SH[5]~output_o ;

assign DEC_ALU_SH[4] = \DEC_ALU_SH[4]~output_o ;

assign DEC_ALU_SH[3] = \DEC_ALU_SH[3]~output_o ;

assign DEC_ALU_SH[2] = \DEC_ALU_SH[2]~output_o ;

assign DEC_ALU_SH[1] = \DEC_ALU_SH[1]~output_o ;

assign DEC_ALU_SH[0] = \DEC_ALU_SH[0]~output_o ;

assign DEC_B[5] = \DEC_B[5]~output_o ;

assign DEC_B[4] = \DEC_B[4]~output_o ;

assign DEC_B[3] = \DEC_B[3]~output_o ;

assign DEC_B[2] = \DEC_B[2]~output_o ;

assign DEC_B[1] = \DEC_B[1]~output_o ;

assign DEC_B[0] = \DEC_B[0]~output_o ;

assign DEC_C[5] = \DEC_C[5]~output_o ;

assign DEC_C[4] = \DEC_C[4]~output_o ;

assign DEC_C[3] = \DEC_C[3]~output_o ;

assign DEC_C[2] = \DEC_C[2]~output_o ;

assign DEC_C[1] = \DEC_C[1]~output_o ;

assign DEC_C[0] = \DEC_C[0]~output_o ;

assign DEC_JMP_OPCODE[2] = \DEC_JMP_OPCODE[2]~output_o ;

assign DEC_JMP_OPCODE[1] = \DEC_JMP_OPCODE[1]~output_o ;

assign DEC_JMP_OPCODE[0] = \DEC_JMP_OPCODE[0]~output_o ;

assign DEC_Jump_PC[10] = \DEC_Jump_PC[10]~output_o ;

assign DEC_Jump_PC[9] = \DEC_Jump_PC[9]~output_o ;

assign DEC_Jump_PC[8] = \DEC_Jump_PC[8]~output_o ;

assign DEC_Jump_PC[7] = \DEC_Jump_PC[7]~output_o ;

assign DEC_Jump_PC[6] = \DEC_Jump_PC[6]~output_o ;

assign DEC_Jump_PC[5] = \DEC_Jump_PC[5]~output_o ;

assign DEC_Jump_PC[4] = \DEC_Jump_PC[4]~output_o ;

assign DEC_Jump_PC[3] = \DEC_Jump_PC[3]~output_o ;

assign DEC_Jump_PC[2] = \DEC_Jump_PC[2]~output_o ;

assign DEC_Jump_PC[1] = \DEC_Jump_PC[1]~output_o ;

assign DEC_Jump_PC[0] = \DEC_Jump_PC[0]~output_o ;

assign DEC_K_VAL[15] = \DEC_K_VAL[15]~output_o ;

assign DEC_K_VAL[14] = \DEC_K_VAL[14]~output_o ;

assign DEC_K_VAL[13] = \DEC_K_VAL[13]~output_o ;

assign DEC_K_VAL[12] = \DEC_K_VAL[12]~output_o ;

assign DEC_K_VAL[11] = \DEC_K_VAL[11]~output_o ;

assign DEC_K_VAL[10] = \DEC_K_VAL[10]~output_o ;

assign DEC_K_VAL[9] = \DEC_K_VAL[9]~output_o ;

assign DEC_K_VAL[8] = \DEC_K_VAL[8]~output_o ;

assign DEC_K_VAL[7] = \DEC_K_VAL[7]~output_o ;

assign DEC_K_VAL[6] = \DEC_K_VAL[6]~output_o ;

assign DEC_K_VAL[5] = \DEC_K_VAL[5]~output_o ;

assign DEC_K_VAL[4] = \DEC_K_VAL[4]~output_o ;

assign DEC_K_VAL[3] = \DEC_K_VAL[3]~output_o ;

assign DEC_K_VAL[2] = \DEC_K_VAL[2]~output_o ;

assign DEC_K_VAL[1] = \DEC_K_VAL[1]~output_o ;

assign DEC_K_VAL[0] = \DEC_K_VAL[0]~output_o ;

assign DEC_TYPE[6] = \DEC_TYPE[6]~output_o ;

assign DEC_TYPE[5] = \DEC_TYPE[5]~output_o ;

assign DEC_TYPE[4] = \DEC_TYPE[4]~output_o ;

assign DEC_TYPE[3] = \DEC_TYPE[3]~output_o ;

assign DEC_TYPE[2] = \DEC_TYPE[2]~output_o ;

assign DEC_TYPE[1] = \DEC_TYPE[1]~output_o ;

assign DEC_TYPE[0] = \DEC_TYPE[0]~output_o ;

assign Mem_Out[21] = \Mem_Out[21]~output_o ;

assign Mem_Out[20] = \Mem_Out[20]~output_o ;

assign Mem_Out[19] = \Mem_Out[19]~output_o ;

assign Mem_Out[18] = \Mem_Out[18]~output_o ;

assign Mem_Out[17] = \Mem_Out[17]~output_o ;

assign Mem_Out[16] = \Mem_Out[16]~output_o ;

assign Mem_Out[15] = \Mem_Out[15]~output_o ;

assign Mem_Out[14] = \Mem_Out[14]~output_o ;

assign Mem_Out[13] = \Mem_Out[13]~output_o ;

assign Mem_Out[12] = \Mem_Out[12]~output_o ;

assign Mem_Out[11] = \Mem_Out[11]~output_o ;

assign Mem_Out[10] = \Mem_Out[10]~output_o ;

assign Mem_Out[9] = \Mem_Out[9]~output_o ;

assign Mem_Out[8] = \Mem_Out[8]~output_o ;

assign Mem_Out[7] = \Mem_Out[7]~output_o ;

assign Mem_Out[6] = \Mem_Out[6]~output_o ;

assign Mem_Out[5] = \Mem_Out[5]~output_o ;

assign Mem_Out[4] = \Mem_Out[4]~output_o ;

assign Mem_Out[3] = \Mem_Out[3]~output_o ;

assign Mem_Out[2] = \Mem_Out[2]~output_o ;

assign Mem_Out[1] = \Mem_Out[1]~output_o ;

assign Mem_Out[0] = \Mem_Out[0]~output_o ;

assign New_PC[10] = \New_PC[10]~output_o ;

assign New_PC[9] = \New_PC[9]~output_o ;

assign New_PC[8] = \New_PC[8]~output_o ;

assign New_PC[7] = \New_PC[7]~output_o ;

assign New_PC[6] = \New_PC[6]~output_o ;

assign New_PC[5] = \New_PC[5]~output_o ;

assign New_PC[4] = \New_PC[4]~output_o ;

assign New_PC[3] = \New_PC[3]~output_o ;

assign New_PC[2] = \New_PC[2]~output_o ;

assign New_PC[1] = \New_PC[1]~output_o ;

assign New_PC[0] = \New_PC[0]~output_o ;

assign Pipe_A_Addr[9] = \Pipe_A_Addr[9]~output_o ;

assign Pipe_A_Addr[8] = \Pipe_A_Addr[8]~output_o ;

assign Pipe_A_Addr[7] = \Pipe_A_Addr[7]~output_o ;

assign Pipe_A_Addr[6] = \Pipe_A_Addr[6]~output_o ;

assign Pipe_A_Addr[5] = \Pipe_A_Addr[5]~output_o ;

assign Pipe_A_Addr[4] = \Pipe_A_Addr[4]~output_o ;

assign Pipe_A_Addr[3] = \Pipe_A_Addr[3]~output_o ;

assign Pipe_A_Addr[2] = \Pipe_A_Addr[2]~output_o ;

assign Pipe_A_Addr[1] = \Pipe_A_Addr[1]~output_o ;

assign Pipe_A_Addr[0] = \Pipe_A_Addr[0]~output_o ;

assign Pipe_ALU_SH[5] = \Pipe_ALU_SH[5]~output_o ;

assign Pipe_ALU_SH[4] = \Pipe_ALU_SH[4]~output_o ;

assign Pipe_ALU_SH[3] = \Pipe_ALU_SH[3]~output_o ;

assign Pipe_ALU_SH[2] = \Pipe_ALU_SH[2]~output_o ;

assign Pipe_ALU_SH[1] = \Pipe_ALU_SH[1]~output_o ;

assign Pipe_ALU_SH[0] = \Pipe_ALU_SH[0]~output_o ;

assign Pipe_B_Reg[5] = \Pipe_B_Reg[5]~output_o ;

assign Pipe_B_Reg[4] = \Pipe_B_Reg[4]~output_o ;

assign Pipe_B_Reg[3] = \Pipe_B_Reg[3]~output_o ;

assign Pipe_B_Reg[2] = \Pipe_B_Reg[2]~output_o ;

assign Pipe_B_Reg[1] = \Pipe_B_Reg[1]~output_o ;

assign Pipe_B_Reg[0] = \Pipe_B_Reg[0]~output_o ;

assign Pipe_C_Reg[5] = \Pipe_C_Reg[5]~output_o ;

assign Pipe_C_Reg[4] = \Pipe_C_Reg[4]~output_o ;

assign Pipe_C_Reg[3] = \Pipe_C_Reg[3]~output_o ;

assign Pipe_C_Reg[2] = \Pipe_C_Reg[2]~output_o ;

assign Pipe_C_Reg[1] = \Pipe_C_Reg[1]~output_o ;

assign Pipe_C_Reg[0] = \Pipe_C_Reg[0]~output_o ;

assign Pipe_Mem_Reg[1] = \Pipe_Mem_Reg[1]~output_o ;

assign Pipe_Mem_Reg[0] = \Pipe_Mem_Reg[0]~output_o ;

assign Pipe_Type_Reg[6] = \Pipe_Type_Reg[6]~output_o ;

assign Pipe_Type_Reg[5] = \Pipe_Type_Reg[5]~output_o ;

assign Pipe_Type_Reg[4] = \Pipe_Type_Reg[4]~output_o ;

assign Pipe_Type_Reg[3] = \Pipe_Type_Reg[3]~output_o ;

assign Pipe_Type_Reg[2] = \Pipe_Type_Reg[2]~output_o ;

assign Pipe_Type_Reg[1] = \Pipe_Type_Reg[1]~output_o ;

assign Pipe_Type_Reg[0] = \Pipe_Type_Reg[0]~output_o ;

assign Shft_Out[15] = \Shft_Out[15]~output_o ;

assign Shft_Out[14] = \Shft_Out[14]~output_o ;

assign Shft_Out[13] = \Shft_Out[13]~output_o ;

assign Shft_Out[12] = \Shft_Out[12]~output_o ;

assign Shft_Out[11] = \Shft_Out[11]~output_o ;

assign Shft_Out[10] = \Shft_Out[10]~output_o ;

assign Shft_Out[9] = \Shft_Out[9]~output_o ;

assign Shft_Out[8] = \Shft_Out[8]~output_o ;

assign Shft_Out[7] = \Shft_Out[7]~output_o ;

assign Shft_Out[6] = \Shft_Out[6]~output_o ;

assign Shft_Out[5] = \Shft_Out[5]~output_o ;

assign Shft_Out[4] = \Shft_Out[4]~output_o ;

assign Shft_Out[3] = \Shft_Out[3]~output_o ;

assign Shft_Out[2] = \Shft_Out[2]~output_o ;

assign Shft_Out[1] = \Shft_Out[1]~output_o ;

assign Shft_Out[0] = \Shft_Out[0]~output_o ;

assign W_OUT[15] = \W_OUT[15]~output_o ;

assign W_OUT[14] = \W_OUT[14]~output_o ;

assign W_OUT[13] = \W_OUT[13]~output_o ;

assign W_OUT[12] = \W_OUT[12]~output_o ;

assign W_OUT[11] = \W_OUT[11]~output_o ;

assign W_OUT[10] = \W_OUT[10]~output_o ;

assign W_OUT[9] = \W_OUT[9]~output_o ;

assign W_OUT[8] = \W_OUT[8]~output_o ;

assign W_OUT[7] = \W_OUT[7]~output_o ;

assign W_OUT[6] = \W_OUT[6]~output_o ;

assign W_OUT[5] = \W_OUT[5]~output_o ;

assign W_OUT[4] = \W_OUT[4]~output_o ;

assign W_OUT[3] = \W_OUT[3]~output_o ;

assign W_OUT[2] = \W_OUT[2]~output_o ;

assign W_OUT[1] = \W_OUT[1]~output_o ;

assign W_OUT[0] = \W_OUT[0]~output_o ;

assign W_REAL[15] = \W_REAL[15]~output_o ;

assign W_REAL[14] = \W_REAL[14]~output_o ;

assign W_REAL[13] = \W_REAL[13]~output_o ;

assign W_REAL[12] = \W_REAL[12]~output_o ;

assign W_REAL[11] = \W_REAL[11]~output_o ;

assign W_REAL[10] = \W_REAL[10]~output_o ;

assign W_REAL[9] = \W_REAL[9]~output_o ;

assign W_REAL[8] = \W_REAL[8]~output_o ;

assign W_REAL[7] = \W_REAL[7]~output_o ;

assign W_REAL[6] = \W_REAL[6]~output_o ;

assign W_REAL[5] = \W_REAL[5]~output_o ;

assign W_REAL[4] = \W_REAL[4]~output_o ;

assign W_REAL[3] = \W_REAL[3]~output_o ;

assign W_REAL[2] = \W_REAL[2]~output_o ;

assign W_REAL[1] = \W_REAL[1]~output_o ;

assign W_REAL[0] = \W_REAL[0]~output_o ;

assign FromToW[15] = \FromToW[15]~output_o ;

assign FromToW[14] = \FromToW[14]~output_o ;

assign FromToW[13] = \FromToW[13]~output_o ;

assign FromToW[12] = \FromToW[12]~output_o ;

assign FromToW[11] = \FromToW[11]~output_o ;

assign FromToW[10] = \FromToW[10]~output_o ;

assign FromToW[9] = \FromToW[9]~output_o ;

assign FromToW[8] = \FromToW[8]~output_o ;

assign FromToW[7] = \FromToW[7]~output_o ;

assign FromToW[6] = \FromToW[6]~output_o ;

assign FromToW[5] = \FromToW[5]~output_o ;

assign FromToW[4] = \FromToW[4]~output_o ;

assign FromToW[3] = \FromToW[3]~output_o ;

assign FromToW[2] = \FromToW[2]~output_o ;

assign FromToW[1] = \FromToW[1]~output_o ;

assign FromToW[0] = \FromToW[0]~output_o ;

endmodule
