gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 compiled Apr 13 2020 13:20:41
gem5 started Apr 18 2020 00:16:07
gem5 executing on tarund-desk, pid 415
command line: build/X86/gem5.opt --debug-flags=O3PipeView --debug-file=pipeline.txt --debug-start=41000000 configs/example/se.py --cmd=./tests/my_progs/spectre_v4 --cpu-type=DerivO3CPU --caches --mem-size=4GB --l1d_size=32kB --l1i_size=1kB --l1d_assoc=1 --l1i_assoc=1 --cacheline_size=64

Global frequency set at 1000000000000 ticks per second
**** REAL SIMULATION ****
HERE 1 : enable_memreq_tracing = 1
Adding non-speculative instruction [sn:60230] PC %s to the IQ.
Adding non-speculative instruction [sn:60240] PC %s to the IQ.
-- PC: (0x400bc8)- Tick (40409000) - ISN: (60234) :: S -> (0xe0) at (0x6be3c8) of Size = (8) -- vaddr (0x6be3c8) -- paddr (0xbe3c8) 

-- PC: (0x400bd6)- Tick (40409000) - ISN: (60237) :: S -> (0xc8) at (0x7fffffffed28) of Size = (8) -- vaddr (0x7fffffffed28) -- paddr (0x1c1d28) 

-- PC: (0x400bda)- Tick (40409000) - ISN: (60238) :: L from (0x7fffffffed28) of Size = (8) -- vaddr (0x7fffffffed28) -- paddr (0x1c1d28) 

-- PC: (0x400bde)- Tick (40410000) - ISN: (60239) :: S -> (0x0) at (0x6be3c8) of Size = (1) -- vaddr (0x6be3c8) -- paddr (0xbe3c8) 

-- WriteReq [be3c8:be3cf] Miss --  Latency: 502 

-- WriteReq [1c1d28:1c1d2f] Hit -- Blk -> state: f (M) valid: 1 writable: 1 readable: 1 dirty: 1 | tag: 0x38 set: 0x74 way: 0 Latency: 2 

-- CleanInvalidReq [be3c8:be3c8] PoC Hit -- Blk -> state: f (M) valid: 1 writable: 1 readable: 1 dirty: 1 | tag: 0x17 set: 0x18f way: 0Adding non-speculative instruction [sn:60242] PC %s to the IQ.
-- ReadReq [1240:127f] IF Hit -- Blk -> state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0x4 set: 0x9 way: 0 Latency: 2 

-- PC: (0x400be7)- Tick (40510000) - ISN: (60244) :: L from (0x6be3c8) of Size = (8) -- vaddr (0x6be3c8) -- paddr (0xbe3c8) 

-- ReadReq [be3c8:be3cf] Miss --  Latency: 502 

-- PC: (0x400bf5)- Tick (40510000) - ISN: (60248) :: L from (0x7c03e8) of Size = (8) -- vaddr (0x7c03e8) -- paddr (0x1c03e8) 

-- ReadReq [1c03e8:1c03ef] Hit -- Blk -> state: f (M) valid: 1 writable: 1 readable: 1 dirty: 1 | tag: 0x38 set: 0xf way: 0 Latency: 2 

-- ReadReq [1280:12bf] IF Hit -- Blk -> state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0x4 set: 0xa way: 0 Latency: 2 

-- PC: (0x400bfc)- Tick (40511500) - ISN: (60249) :: L from (0x6bc3c0) of Size = (1) -- vaddr (0x6bc3c0) -- paddr (0xbc3c0) 

-- ReadReq [bc3c0:bc3c0] Hit -- Blk -> state: f (M) valid: 1 writable: 1 readable: 1 dirty: 1 | tag: 0x17 set: 0x10f way: 0 Latency: 2 

-- PC: (0x400c0f)- Tick (40515500) - ISN: (60257) :: L from (0x6be420) of Size = (1) -- vaddr (0x6be420) -- paddr (0xbe420) 

-- ReadReq [be420:be420] Miss --  Latency: 502 		=> Transient Execution which reads wrong address from array[] 
													=> 0x6be420 corresponds to array[64*1] which shows that secret array K was loaded.

-- PC: (0x400bee)- Tick (40639500) - ISN: (60246) :: S -> (0xe0) at (0x7c03e8) of Size = (8) -- vaddr (0x7c03e8) -- paddr (0x1c03e8) 

-- Sqsh -> ISN (60247)

-- ReadReq [bc0:bff] IF Hit -- Blk -> state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0x2 set: 0xf way: 0 Latency: 2 

-- ReadReq [c00:c3f] IF Hit -- Blk -> state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0x3 set: 0 way: 0 Latency: 2 

-- WriteReq [1c03e8:1c03ef] Hit -- Blk -> state: f (M) valid: 1 writable: 1 readable: 1 dirty: 1 | tag: 0x38 set: 0xf way: 0 Latency: 2 

-- ReadReq [1200:123f] IF Hit -- Blk -> state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0x4 set: 0x8 way: 0 Latency: 2 

-- PC: (0x400bf5)- Tick (40645000) - ISN: (60326) :: L from (0x7c03e8) of Size = (8) -- vaddr (0x7c03e8) -- paddr (0x1c03e8) 

-- ReadReq [1c03e8:1c03ef] Hit -- Blk -> state: f (M) valid: 1 writable: 1 readable: 1 dirty: 1 | tag: 0x38 set: 0xf way: 0 Latency: 2 

-- ReadReq [1240:127f] IF Hit -- Blk -> state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0x4 set: 0x9 way: 0 Latency: 2 

-- PC: (0x400bfc)- Tick (40646500) - ISN: (60327) :: L from (0x7be3e0) of Size = (1) -- vaddr (0x7be3e0) -- paddr (0x1be3e0) 

-- ReadReq [1be3e0:1be3e0] Miss --  Latency: 502 			

-- PC: (0x400c0f)- Tick (40673000) - ISN: (60335) :: L from (0x6be460) of Size = (1) -- vaddr (0x6be460) -- paddr (0xbe460) 

-- ReadReq [be460:be460] Miss --  Latency: 502 		 => Correct execution
													 => 0x6be460 corresponds to array[64*2] which shows that array M is loaded.

-- PC: (0x400c13)- Tick (40725000) - ISN: (60338) :: S -> (0x0) at (0x6be3d8) of Size = (1) -- vaddr (0x6be3d8) -- paddr (0xbe3d8) 

-- WriteReq [be3d8:be3d8] Miss --  Latency: 502 

Adding non-speculative instruction [sn:60340] PC %s to the IQ.
-- ReadReq [1280:12bf] IF Hit -- Blk -> state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0x4 set: 0xa way: 0 Latency: 2 

-- Sqsh -> ISN (60346)

-- PC: (0x400c24)- Tick (40782500) - ISN: (60344) :: S -> (0x29) at (0x7fffffffed18) of Size = (8) -- vaddr (0x7fffffffed18) -- paddr (0x1c1d18) 

-- ReadReq [c40:c7f] IF Hit -- Blk -> state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0x3 set: 0x1 way: 0 Latency: 2 

-- ReadReq [c00:c3f] IF Hit -- Blk -> state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0x3 set: 0 way: 0 Latency: 2 

-- WriteReq [1c1d18:1c1d1f] Hit -- Blk -> state: f (M) valid: 1 writable: 1 readable: 1 dirty: 1 | tag: 0x38 set: 0x74 way: 0 Latency: 2 

-- ReadReq [1200:123f] IF Hit -- Blk -> state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0x4 set: 0x8 way: 0 Latency: 2 

Adding non-speculative instruction [sn:60402] PC %s to the IQ.
-- ReadReq [1240:127f] IF Hit -- Blk -> state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0x4 set: 0x9 way: 0 Latency: 2 

-- PC: (0x400c75)- Tick (40786500) - ISN: (60403) :: L from (0x7fffffffed18) of Size = (8) -- vaddr (0x7fffffffed18) -- paddr (0x1c1d18) 

-- ReadReq [1c1d18:1c1d1f] Hit -- Blk -> state: f (M) valid: 1 writable: 1 readable: 1 dirty: 1 | tag: 0x38 set: 0x74 way: 0 Latency: 2 

HERE 2 : enable_memreq_tracing = 0
Exiting @ tick 44092500 because exiting with last active thread context
