============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Apr 11 2022  10:31:17 pm
  Module:                 z80_top_direct_n
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (5756 ps) Late External Delay Assertion at pin address_pins__RC_CG_HIER_INST5/g6/B
          Group: CLK
     Startpoint: (R) address_pins__RC_CG_HIER_INST5/enl_reg/G
          Clock: (R) CLK
       Endpoint: (R) address_pins__RC_CG_HIER_INST5/g6/B
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-       0                  
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-    4244                  
             Slack:=    5756                  

#--------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                     (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------
  address_pins__RC_CG_HIER_INST5/enl_reg/G -       -     R     (arrival)            -    -     -     -       0 
  -                                        -       -     F     latch_d_arrival      -    -     -     -    3919 
  address_pins__RC_CG_HIER_INST5/enl_reg/Q -       -     F     DLHQX1               1 12.4   118  4179    4179 
  address_pins__RC_CG_HIER_INST5/g7/Q      -       A->Q  R     INX1                 1  9.2    76    65    4244 
  address_pins__RC_CG_HIER_INST5/g6/B      (b)     -     R     OR2X1                -    -     -     0    4244 
#--------------------------------------------------------------------------------------------------------------

(b) : Timing paths are broken.

