#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Jul  6 23:23:11 2025
# Process ID         : 421581
# Current directory  : /home/aanout/Documents/mestrado/project_test/project_test/project_test.runs/impl_1
# Command line       : vivado -log design_2_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_2_wrapper.tcl -notrace
# Log file           : /home/aanout/Documents/mestrado/project_test/project_test/project_test.runs/impl_1/design_2_wrapper.vdi
# Journal file       : /home/aanout/Documents/mestrado/project_test/project_test/project_test.runs/impl_1/vivado.jou
# Running On         : ANV-15
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : 13th Gen Intel(R) Core(TM) i5-13420H
# CPU Frequency      : 2611.200 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 12387 MB
# Swap memory        : 3221 MB
# Total Virtual      : 15608 MB
# Available Virtual  : 12109 MB
#-----------------------------------------------------------
source design_2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/aanout/Documents/mestrado/ip_detectFaces_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top design_2_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0.dcp' for cell 'design_2_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_1_0/design_2_axi_gpio_1_0.dcp' for cell 'design_2_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_10_0/design_2_axi_gpio_10_0.dcp' for cell 'design_2_i/axi_gpio_10'
INFO: [Project 1-454] Reading design checkpoint '/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_11_0/design_2_axi_gpio_11_0.dcp' for cell 'design_2_i/axi_gpio_11'
INFO: [Project 1-454] Reading design checkpoint '/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_12_0/design_2_axi_gpio_12_0.dcp' for cell 'design_2_i/axi_gpio_12'
INFO: [Project 1-454] Reading design checkpoint '/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_3_0/design_2_axi_gpio_3_0.dcp' for cell 'design_2_i/axi_gpio_3'
INFO: [Project 1-454] Reading design checkpoint '/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_4_0/design_2_axi_gpio_4_0.dcp' for cell 'design_2_i/axi_gpio_4'
INFO: [Project 1-454] Reading design checkpoint '/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_5_0/design_2_axi_gpio_5_0.dcp' for cell 'design_2_i/axi_gpio_5'
INFO: [Project 1-454] Reading design checkpoint '/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_6_0/design_2_axi_gpio_6_0.dcp' for cell 'design_2_i/axi_gpio_6'
INFO: [Project 1-454] Reading design checkpoint '/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_7_0/design_2_axi_gpio_7_0.dcp' for cell 'design_2_i/axi_gpio_7'
INFO: [Project 1-454] Reading design checkpoint '/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_8_0/design_2_axi_gpio_8_0.dcp' for cell 'design_2_i/axi_gpio_8'
INFO: [Project 1-454] Reading design checkpoint '/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_9_0/design_2_axi_gpio_9_0.dcp' for cell 'design_2_i/axi_gpio_9'
INFO: [Project 1-454] Reading design checkpoint '/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_detectFaces_0_0/design_2_detectFaces_0_0.dcp' for cell 'design_2_i/detectFaces_0'
INFO: [Project 1-454] Reading design checkpoint '/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_ps7_0/design_2_ps7_0.dcp' for cell 'design_2_i/ps7'
INFO: [Project 1-454] Reading design checkpoint '/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_rst_ps7_50M_0/design_2_rst_ps7_50M_0.dcp' for cell 'design_2_i/rst_ps7_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_ps7_axi_periph_upgraded_ipi_imp_xbar_0/design_2_ps7_axi_periph_upgraded_ipi_imp_xbar_0.dcp' for cell 'design_2_i/ps7_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_ps7_axi_periph_imp_auto_pc_0/design_2_ps7_axi_periph_imp_auto_pc_0.dcp' for cell 'design_2_i/ps7_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1691.422 ; gain = 0.000 ; free physical = 6551 ; free virtual = 10781
INFO: [Netlist 29-17] Analyzing 10774 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_7_0/design_2_axi_gpio_7_0_board.xdc] for cell 'design_2_i/axi_gpio_7/U0'
Finished Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_7_0/design_2_axi_gpio_7_0_board.xdc] for cell 'design_2_i/axi_gpio_7/U0'
Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_1_0/design_2_axi_gpio_1_0.xdc] for cell 'design_2_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_1_0/design_2_axi_gpio_1_0.xdc] for cell 'design_2_i/axi_gpio_1/U0'
Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_1_0/design_2_axi_gpio_1_0_board.xdc] for cell 'design_2_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_1_0/design_2_axi_gpio_1_0_board.xdc] for cell 'design_2_i/axi_gpio_1/U0'
Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_12_0/design_2_axi_gpio_12_0.xdc] for cell 'design_2_i/axi_gpio_12/U0'
Finished Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_12_0/design_2_axi_gpio_12_0.xdc] for cell 'design_2_i/axi_gpio_12/U0'
Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_12_0/design_2_axi_gpio_12_0_board.xdc] for cell 'design_2_i/axi_gpio_12/U0'
Finished Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_12_0/design_2_axi_gpio_12_0_board.xdc] for cell 'design_2_i/axi_gpio_12/U0'
Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_11_0/design_2_axi_gpio_11_0.xdc] for cell 'design_2_i/axi_gpio_11/U0'
Finished Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_11_0/design_2_axi_gpio_11_0.xdc] for cell 'design_2_i/axi_gpio_11/U0'
Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_11_0/design_2_axi_gpio_11_0_board.xdc] for cell 'design_2_i/axi_gpio_11/U0'
Finished Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_11_0/design_2_axi_gpio_11_0_board.xdc] for cell 'design_2_i/axi_gpio_11/U0'
Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_10_0/design_2_axi_gpio_10_0.xdc] for cell 'design_2_i/axi_gpio_10/U0'
Finished Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_10_0/design_2_axi_gpio_10_0.xdc] for cell 'design_2_i/axi_gpio_10/U0'
Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_10_0/design_2_axi_gpio_10_0_board.xdc] for cell 'design_2_i/axi_gpio_10/U0'
Finished Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_10_0/design_2_axi_gpio_10_0_board.xdc] for cell 'design_2_i/axi_gpio_10/U0'
Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_9_0/design_2_axi_gpio_9_0.xdc] for cell 'design_2_i/axi_gpio_9/U0'
Finished Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_9_0/design_2_axi_gpio_9_0.xdc] for cell 'design_2_i/axi_gpio_9/U0'
Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_9_0/design_2_axi_gpio_9_0_board.xdc] for cell 'design_2_i/axi_gpio_9/U0'
Finished Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_9_0/design_2_axi_gpio_9_0_board.xdc] for cell 'design_2_i/axi_gpio_9/U0'
Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_8_0/design_2_axi_gpio_8_0.xdc] for cell 'design_2_i/axi_gpio_8/U0'
Finished Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_8_0/design_2_axi_gpio_8_0.xdc] for cell 'design_2_i/axi_gpio_8/U0'
Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_8_0/design_2_axi_gpio_8_0_board.xdc] for cell 'design_2_i/axi_gpio_8/U0'
Finished Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_8_0/design_2_axi_gpio_8_0_board.xdc] for cell 'design_2_i/axi_gpio_8/U0'
Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_7_0/design_2_axi_gpio_7_0.xdc] for cell 'design_2_i/axi_gpio_7/U0'
Finished Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_7_0/design_2_axi_gpio_7_0.xdc] for cell 'design_2_i/axi_gpio_7/U0'
Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_ps7_0/design_2_ps7_0.xdc] for cell 'design_2_i/ps7/inst'
Finished Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_ps7_0/design_2_ps7_0.xdc] for cell 'design_2_i/ps7/inst'
Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_6_0/design_2_axi_gpio_6_0.xdc] for cell 'design_2_i/axi_gpio_6/U0'
Finished Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_6_0/design_2_axi_gpio_6_0.xdc] for cell 'design_2_i/axi_gpio_6/U0'
Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_6_0/design_2_axi_gpio_6_0_board.xdc] for cell 'design_2_i/axi_gpio_6/U0'
Finished Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_6_0/design_2_axi_gpio_6_0_board.xdc] for cell 'design_2_i/axi_gpio_6/U0'
Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_5_0/design_2_axi_gpio_5_0.xdc] for cell 'design_2_i/axi_gpio_5/U0'
Finished Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_5_0/design_2_axi_gpio_5_0.xdc] for cell 'design_2_i/axi_gpio_5/U0'
Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_5_0/design_2_axi_gpio_5_0_board.xdc] for cell 'design_2_i/axi_gpio_5/U0'
Finished Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_5_0/design_2_axi_gpio_5_0_board.xdc] for cell 'design_2_i/axi_gpio_5/U0'
Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_4_0/design_2_axi_gpio_4_0.xdc] for cell 'design_2_i/axi_gpio_4/U0'
Finished Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_4_0/design_2_axi_gpio_4_0.xdc] for cell 'design_2_i/axi_gpio_4/U0'
Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_4_0/design_2_axi_gpio_4_0_board.xdc] for cell 'design_2_i/axi_gpio_4/U0'
Finished Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_4_0/design_2_axi_gpio_4_0_board.xdc] for cell 'design_2_i/axi_gpio_4/U0'
Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_3_0/design_2_axi_gpio_3_0.xdc] for cell 'design_2_i/axi_gpio_3/U0'
Finished Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_3_0/design_2_axi_gpio_3_0.xdc] for cell 'design_2_i/axi_gpio_3/U0'
Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_3_0/design_2_axi_gpio_3_0_board.xdc] for cell 'design_2_i/axi_gpio_3/U0'
Finished Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_3_0/design_2_axi_gpio_3_0_board.xdc] for cell 'design_2_i/axi_gpio_3/U0'
Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0.xdc] for cell 'design_2_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0.xdc] for cell 'design_2_i/axi_gpio_0/U0'
Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0_board.xdc] for cell 'design_2_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0_board.xdc] for cell 'design_2_i/axi_gpio_0/U0'
Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_rst_ps7_50M_0/design_2_rst_ps7_50M_0.xdc] for cell 'design_2_i/rst_ps7_50M/U0'
Finished Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_rst_ps7_50M_0/design_2_rst_ps7_50M_0.xdc] for cell 'design_2_i/rst_ps7_50M/U0'
Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_rst_ps7_50M_0/design_2_rst_ps7_50M_0_board.xdc] for cell 'design_2_i/rst_ps7_50M/U0'
Finished Parsing XDC File [/home/aanout/Documents/mestrado/project_test/project_test/project_test.gen/sources_1/bd/design_2/ip/design_2_rst_ps7_50M_0/design_2_rst_ps7_50M_0_board.xdc] for cell 'design_2_i/rst_ps7_50M/U0'
Parsing XDC File [/home/aanout/Documents/mestrado/facedetect_fpga_project/vivado/Zedboard-Master.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [/home/aanout/Documents/mestrado/facedetect_fpga_project/vivado/Zedboard-Master.xdc:401]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/aanout/Documents/mestrado/facedetect_fpga_project/vivado/Zedboard-Master.xdc:401]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [/home/aanout/Documents/mestrado/facedetect_fpga_project/vivado/Zedboard-Master.xdc:406]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/aanout/Documents/mestrado/facedetect_fpga_project/vivado/Zedboard-Master.xdc:406]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [/home/aanout/Documents/mestrado/facedetect_fpga_project/vivado/Zedboard-Master.xdc:414]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/aanout/Documents/mestrado/facedetect_fpga_project/vivado/Zedboard-Master.xdc:414]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/aanout/Documents/mestrado/facedetect_fpga_project/vivado/Zedboard-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1969.512 ; gain = 0.000 ; free physical = 6410 ; free virtual = 10641
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

27 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1969.512 ; gain = 534.355 ; free physical = 6409 ; free virtual = 10641
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2077.988 ; gain = 108.477 ; free physical = 6347 ; free virtual = 10579

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e23ebd27

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2604.941 ; gain = 526.953 ; free physical = 5831 ; free virtual = 10078

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: e23ebd27

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2940.715 ; gain = 0.000 ; free physical = 5508 ; free virtual = 9755

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: e23ebd27

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2940.715 ; gain = 0.000 ; free physical = 5508 ; free virtual = 9755
Phase 1 Initialization | Checksum: e23ebd27

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2940.715 ; gain = 0.000 ; free physical = 5508 ; free virtual = 9755

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: e23ebd27

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2940.715 ; gain = 0.000 ; free physical = 5507 ; free virtual = 9754

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: e23ebd27

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2940.715 ; gain = 0.000 ; free physical = 5493 ; free virtual = 9740
Phase 2 Timer Update And Timing Data Collection | Checksum: e23ebd27

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2940.715 ; gain = 0.000 ; free physical = 5493 ; free virtual = 9740

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 5 inverters resulting in an inversion of 34 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 12e3aaa01

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2940.715 ; gain = 0.000 ; free physical = 5493 ; free virtual = 9740
Retarget | Checksum: 12e3aaa01
INFO: [Opt 31-389] Phase Retarget created 38 cells and removed 171 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 3 load pin(s).
Phase 4 Constant propagation | Checksum: ca409231

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2940.715 ; gain = 0.000 ; free physical = 5493 ; free virtual = 9739
Constant propagation | Checksum: ca409231
INFO: [Opt 31-389] Phase Constant propagation created 224 cells and removed 1191 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2940.715 ; gain = 0.000 ; free physical = 5492 ; free virtual = 9739
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2940.715 ; gain = 0.000 ; free physical = 5492 ; free virtual = 9739
Phase 5 Sweep | Checksum: 1a5ae7094

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2940.715 ; gain = 0.000 ; free physical = 5492 ; free virtual = 9739
Sweep | Checksum: 1a5ae7094
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 264 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1a5ae7094

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2972.730 ; gain = 32.016 ; free physical = 5492 ; free virtual = 9739
BUFG optimization | Checksum: 1a5ae7094
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1a5ae7094

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2972.730 ; gain = 32.016 ; free physical = 5492 ; free virtual = 9739
Shift Register Optimization | Checksum: 1a5ae7094
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: e71b610d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2972.730 ; gain = 32.016 ; free physical = 5492 ; free virtual = 9739
Post Processing Netlist | Checksum: e71b610d
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: ec6f88e5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2972.730 ; gain = 32.016 ; free physical = 5492 ; free virtual = 9739

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2972.730 ; gain = 0.000 ; free physical = 5492 ; free virtual = 9739
Phase 9.2 Verifying Netlist Connectivity | Checksum: ec6f88e5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2972.730 ; gain = 32.016 ; free physical = 5492 ; free virtual = 9739
Phase 9 Finalization | Checksum: ec6f88e5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2972.730 ; gain = 32.016 ; free physical = 5492 ; free virtual = 9739
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              38  |             171  |                                              0  |
|  Constant propagation         |             224  |            1191  |                                              0  |
|  Sweep                        |               0  |             264  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: ec6f88e5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2972.730 ; gain = 32.016 ; free physical = 5492 ; free virtual = 9739

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 108 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 12 Total Ports: 216
Ending PowerOpt Patch Enables Task | Checksum: 247fb1145

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4945 ; free virtual = 9202
Ending Power Optimization Task | Checksum: 247fb1145

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 3565.535 ; gain = 592.805 ; free physical = 4945 ; free virtual = 9202

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 247fb1145

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4945 ; free virtual = 9202

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4945 ; free virtual = 9202
Ending Netlist Obfuscation Task | Checksum: 182a96059

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4945 ; free virtual = 9202
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 3565.535 ; gain = 1596.023 ; free physical = 4945 ; free virtual = 9202
INFO: [Vivado 12-24828] Executing command : report_drc -file design_2_wrapper_drc_opted.rpt -pb design_2_wrapper_drc_opted.pb -rpx design_2_wrapper_drc_opted.rpx
Command: report_drc -file design_2_wrapper_drc_opted.rpt -pb design_2_wrapper_drc_opted.pb -rpx design_2_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/aanout/Documents/mestrado/project_test/project_test/project_test.runs/impl_1/design_2_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4940 ; free virtual = 9200
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4940 ; free virtual = 9200
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4921 ; free virtual = 9197
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4921 ; free virtual = 9197
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4921 ; free virtual = 9197
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4919 ; free virtual = 9196
Write Physdb Complete: Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4919 ; free virtual = 9196
INFO: [Common 17-1381] The checkpoint '/home/aanout/Documents/mestrado/project_test/project_test/project_test.runs/impl_1/design_2_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4928 ; free virtual = 9200
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 181ad10e9

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4928 ; free virtual = 9200
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4928 ; free virtual = 9200

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1b1539a45

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4909 ; free virtual = 9186

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19cfa79ef

Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4830 ; free virtual = 9109

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19cfa79ef

Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4830 ; free virtual = 9109
Phase 1 Placer Initialization | Checksum: 19cfa79ef

Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4829 ; free virtual = 9108

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 228668471

Time (s): cpu = 00:00:44 ; elapsed = 00:00:16 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4830 ; free virtual = 9110

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1a57a84a7

Time (s): cpu = 00:00:54 ; elapsed = 00:00:20 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4820 ; free virtual = 9099

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1a57a84a7

Time (s): cpu = 00:00:55 ; elapsed = 00:00:20 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4818 ; free virtual = 9098

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 184fa9894

Time (s): cpu = 00:02:15 ; elapsed = 00:00:49 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4816 ; free virtual = 9097

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 184fa9894

Time (s): cpu = 00:02:27 ; elapsed = 00:00:53 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4813 ; free virtual = 9094

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1120 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 386 nets or LUTs. Breaked 0 LUT, combined 386 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4808 ; free virtual = 9091

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            386  |                   386  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            386  |                   386  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 256f19750

Time (s): cpu = 00:02:39 ; elapsed = 00:00:57 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4807 ; free virtual = 9091
Phase 2.5 Global Place Phase2 | Checksum: 217689fd4

Time (s): cpu = 00:02:44 ; elapsed = 00:00:59 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4807 ; free virtual = 9091
Phase 2 Global Placement | Checksum: 217689fd4

Time (s): cpu = 00:02:44 ; elapsed = 00:00:59 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4807 ; free virtual = 9091

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 230b63c1a

Time (s): cpu = 00:02:58 ; elapsed = 00:01:03 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4805 ; free virtual = 9089

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2579972fb

Time (s): cpu = 00:03:28 ; elapsed = 00:01:18 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4805 ; free virtual = 9090

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1fd81b58f

Time (s): cpu = 00:03:30 ; elapsed = 00:01:19 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4805 ; free virtual = 9090

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ac82b0fd

Time (s): cpu = 00:03:30 ; elapsed = 00:01:19 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4805 ; free virtual = 9090

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 24d80b878

Time (s): cpu = 00:03:45 ; elapsed = 00:01:37 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4808 ; free virtual = 9093

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 24b3c4c5a

Time (s): cpu = 00:03:49 ; elapsed = 00:01:40 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4804 ; free virtual = 9090

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 218545ef3

Time (s): cpu = 00:03:49 ; elapsed = 00:01:41 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4804 ; free virtual = 9090
Phase 3 Detail Placement | Checksum: 218545ef3

Time (s): cpu = 00:03:50 ; elapsed = 00:01:41 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4804 ; free virtual = 9090

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: dacad812

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.433 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 9806435d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4799 ; free virtual = 9084
INFO: [Place 46-33] Processed net design_2_i/detectFaces_0/inst/grp_processImage_fu_295/grp_processImage_fu_295_AllCandidates_h_ce0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_NS_fsm122_out, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_CS_fsm_state6, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_CS_fsm_state17, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 4 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 4, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 74bb03cc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4799 ; free virtual = 9084
Phase 4.1.1.1 BUFG Insertion | Checksum: dacad812

Time (s): cpu = 00:04:29 ; elapsed = 00:01:54 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4803 ; free virtual = 9089

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.433. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1137f1328

Time (s): cpu = 00:04:30 ; elapsed = 00:01:54 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4803 ; free virtual = 9089

Time (s): cpu = 00:04:30 ; elapsed = 00:01:54 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4803 ; free virtual = 9089
Phase 4.1 Post Commit Optimization | Checksum: 1137f1328

Time (s): cpu = 00:04:30 ; elapsed = 00:01:55 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4803 ; free virtual = 9089

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1137f1328

Time (s): cpu = 00:04:32 ; elapsed = 00:01:55 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4803 ; free virtual = 9089

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|              32x32|                4x4|
|___________|___________________|___________________|
|      South|                4x4|                8x8|
|___________|___________________|___________________|
|       East|                8x8|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1137f1328

Time (s): cpu = 00:04:32 ; elapsed = 00:01:56 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4803 ; free virtual = 9089
Phase 4.3 Placer Reporting | Checksum: 1137f1328

Time (s): cpu = 00:04:33 ; elapsed = 00:01:56 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4804 ; free virtual = 9089

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4804 ; free virtual = 9089

Time (s): cpu = 00:04:33 ; elapsed = 00:01:56 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4804 ; free virtual = 9089
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a14898d2

Time (s): cpu = 00:04:34 ; elapsed = 00:01:56 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4804 ; free virtual = 9089
Ending Placer Task | Checksum: 101883a06

Time (s): cpu = 00:04:35 ; elapsed = 00:01:57 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4804 ; free virtual = 9089
93 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:40 ; elapsed = 00:01:58 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4804 ; free virtual = 9089
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file design_2_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4788 ; free virtual = 9073
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_2_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4799 ; free virtual = 9084
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_2_wrapper_utilization_placed.rpt -pb design_2_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4768 ; free virtual = 9079
Wrote PlaceDB: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4692 ; free virtual = 9073
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4692 ; free virtual = 9073
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4692 ; free virtual = 9073
Wrote Netlist Cache: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4678 ; free virtual = 9073
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4677 ; free virtual = 9073
Write Physdb Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4677 ; free virtual = 9072
INFO: [Common 17-1381] The checkpoint '/home/aanout/Documents/mestrado/project_test/project_test/project_test.runs/impl_1/design_2_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4763 ; free virtual = 9073
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4754 ; free virtual = 9065
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 6.433 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4754 ; free virtual = 9065
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4732 ; free virtual = 9066
Wrote PlaceDB: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4659 ; free virtual = 9065
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4659 ; free virtual = 9065
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4659 ; free virtual = 9065
Wrote Netlist Cache: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4645 ; free virtual = 9064
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4645 ; free virtual = 9064
Write Physdb Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4645 ; free virtual = 9064
INFO: [Common 17-1381] The checkpoint '/home/aanout/Documents/mestrado/project_test/project_test/project_test.runs/impl_1/design_2_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2dc77135 ConstDB: 0 ShapeSum: bdc755e1 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: e9eb5664 | NumContArr: 90b37035 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2fff0bbd3

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4724 ; free virtual = 9060

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2fff0bbd3

Time (s): cpu = 00:00:40 ; elapsed = 00:00:17 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4723 ; free virtual = 9060

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2fff0bbd3

Time (s): cpu = 00:00:40 ; elapsed = 00:00:17 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4723 ; free virtual = 9060
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 29a7395b4

Time (s): cpu = 00:01:19 ; elapsed = 00:00:29 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4719 ; free virtual = 9056
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.542  | TNS=0.000  | WHS=-0.237 | THS=-815.085|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 83487
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 83486
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 22d3b47f8

Time (s): cpu = 00:01:35 ; elapsed = 00:00:33 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4720 ; free virtual = 9058

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 22d3b47f8

Time (s): cpu = 00:01:35 ; elapsed = 00:00:33 . Memory (MB): peak = 3565.535 ; gain = 0.000 ; free physical = 4720 ; free virtual = 9058

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 17db6b7fd

Time (s): cpu = 00:02:03 ; elapsed = 00:00:41 . Memory (MB): peak = 3677.680 ; gain = 112.145 ; free physical = 4582 ; free virtual = 8920
Phase 4 Initial Routing | Checksum: 17db6b7fd

Time (s): cpu = 00:02:04 ; elapsed = 00:00:42 . Memory (MB): peak = 3677.680 ; gain = 112.145 ; free physical = 4582 ; free virtual = 8920

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 8047
 Number of Nodes with overlaps = 664
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.481  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1d55851e2

Time (s): cpu = 00:04:09 ; elapsed = 00:01:38 . Memory (MB): peak = 3677.680 ; gain = 112.145 ; free physical = 4576 ; free virtual = 8915

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.481  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 267a8a34d

Time (s): cpu = 00:04:14 ; elapsed = 00:01:40 . Memory (MB): peak = 3677.680 ; gain = 112.145 ; free physical = 4573 ; free virtual = 8912
Phase 5 Rip-up And Reroute | Checksum: 267a8a34d

Time (s): cpu = 00:04:14 ; elapsed = 00:01:41 . Memory (MB): peak = 3677.680 ; gain = 112.145 ; free physical = 4573 ; free virtual = 8912

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18b895a66

Time (s): cpu = 00:04:23 ; elapsed = 00:01:43 . Memory (MB): peak = 3677.680 ; gain = 112.145 ; free physical = 4571 ; free virtual = 8910
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.481  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 18b895a66

Time (s): cpu = 00:04:24 ; elapsed = 00:01:43 . Memory (MB): peak = 3677.680 ; gain = 112.145 ; free physical = 4571 ; free virtual = 8910

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 18b895a66

Time (s): cpu = 00:04:24 ; elapsed = 00:01:43 . Memory (MB): peak = 3677.680 ; gain = 112.145 ; free physical = 4571 ; free virtual = 8910
Phase 6 Delay and Skew Optimization | Checksum: 18b895a66

Time (s): cpu = 00:04:24 ; elapsed = 00:01:43 . Memory (MB): peak = 3677.680 ; gain = 112.145 ; free physical = 4571 ; free virtual = 8910

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.481  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1ea3e7071

Time (s): cpu = 00:04:36 ; elapsed = 00:01:46 . Memory (MB): peak = 3677.680 ; gain = 112.145 ; free physical = 4528 ; free virtual = 8903
Phase 7 Post Hold Fix | Checksum: 1ea3e7071

Time (s): cpu = 00:04:36 ; elapsed = 00:01:46 . Memory (MB): peak = 3677.680 ; gain = 112.145 ; free physical = 4528 ; free virtual = 8903

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 46.43 %
  Global Horizontal Routing Utilization  = 43.8074 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1ea3e7071

Time (s): cpu = 00:04:37 ; elapsed = 00:01:46 . Memory (MB): peak = 3677.680 ; gain = 112.145 ; free physical = 4528 ; free virtual = 8903

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1ea3e7071

Time (s): cpu = 00:04:37 ; elapsed = 00:01:46 . Memory (MB): peak = 3677.680 ; gain = 112.145 ; free physical = 4528 ; free virtual = 8903

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 16dac5fac

Time (s): cpu = 00:04:45 ; elapsed = 00:01:50 . Memory (MB): peak = 3677.680 ; gain = 112.145 ; free physical = 4530 ; free virtual = 8905

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 16dac5fac

Time (s): cpu = 00:04:46 ; elapsed = 00:01:50 . Memory (MB): peak = 3677.680 ; gain = 112.145 ; free physical = 4530 ; free virtual = 8905

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.481  | TNS=0.000  | WHS=0.013  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 16dac5fac

Time (s): cpu = 00:04:47 ; elapsed = 00:01:50 . Memory (MB): peak = 3677.680 ; gain = 112.145 ; free physical = 4530 ; free virtual = 8905
Total Elapsed time in route_design: 110.34 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1aaf6328c

Time (s): cpu = 00:04:48 ; elapsed = 00:01:51 . Memory (MB): peak = 3677.680 ; gain = 112.145 ; free physical = 4530 ; free virtual = 8905
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1aaf6328c

Time (s): cpu = 00:04:49 ; elapsed = 00:01:51 . Memory (MB): peak = 3677.680 ; gain = 112.145 ; free physical = 4530 ; free virtual = 8905

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
117 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:50 ; elapsed = 00:01:52 . Memory (MB): peak = 3677.680 ; gain = 112.145 ; free physical = 4530 ; free virtual = 8905
INFO: [Vivado 12-24828] Executing command : report_drc -file design_2_wrapper_drc_routed.rpt -pb design_2_wrapper_drc_routed.pb -rpx design_2_wrapper_drc_routed.rpx
Command: report_drc -file design_2_wrapper_drc_routed.rpt -pb design_2_wrapper_drc_routed.pb -rpx design_2_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/aanout/Documents/mestrado/project_test/project_test/project_test.runs/impl_1/design_2_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_2_wrapper_methodology_drc_routed.rpt -pb design_2_wrapper_methodology_drc_routed.pb -rpx design_2_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_2_wrapper_methodology_drc_routed.rpt -pb design_2_wrapper_methodology_drc_routed.pb -rpx design_2_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/aanout/Documents/mestrado/project_test/project_test/project_test.runs/impl_1/design_2_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:56 ; elapsed = 00:00:13 . Memory (MB): peak = 3677.680 ; gain = 0.000 ; free physical = 4530 ; free virtual = 8907
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file design_2_wrapper_timing_summary_routed.rpt -pb design_2_wrapper_timing_summary_routed.pb -rpx design_2_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 3677.680 ; gain = 0.000 ; free physical = 4529 ; free virtual = 8907
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_2_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_2_wrapper_bus_skew_routed.rpt -pb design_2_wrapper_bus_skew_routed.pb -rpx design_2_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_2_wrapper_route_status.rpt -pb design_2_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file design_2_wrapper_power_routed.rpt -pb design_2_wrapper_power_summary_routed.pb -rpx design_2_wrapper_power_routed.rpx
Command: report_power -file design_2_wrapper_power_routed.rpt -pb design_2_wrapper_power_summary_routed.pb -rpx design_2_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
137 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 3757.730 ; gain = 80.051 ; free physical = 4486 ; free virtual = 8875
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_2_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:02:10 ; elapsed = 00:00:37 . Memory (MB): peak = 3757.730 ; gain = 80.051 ; free physical = 4486 ; free virtual = 8877
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3757.730 ; gain = 0.000 ; free physical = 4454 ; free virtual = 8869
Wrote PlaceDB: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3757.730 ; gain = 0.000 ; free physical = 4364 ; free virtual = 8850
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3757.730 ; gain = 0.000 ; free physical = 4364 ; free virtual = 8850
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3757.730 ; gain = 0.000 ; free physical = 4346 ; free virtual = 8846
Wrote Netlist Cache: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3757.730 ; gain = 0.000 ; free physical = 4333 ; free virtual = 8845
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3757.730 ; gain = 0.000 ; free physical = 4332 ; free virtual = 8845
Write Physdb Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3757.730 ; gain = 0.000 ; free physical = 4332 ; free virtual = 8845
INFO: [Common 17-1381] The checkpoint '/home/aanout/Documents/mestrado/project_test/project_test/project_test.runs/impl_1/design_2_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3757.730 ; gain = 0.000 ; free physical = 4421 ; free virtual = 8843
Command: write_bitstream -force design_2_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_2_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
149 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:12 ; elapsed = 00:00:19 . Memory (MB): peak = 4201.844 ; gain = 277.043 ; free physical = 3951 ; free virtual = 8381
INFO: [Common 17-206] Exiting Vivado at Sun Jul  6 23:29:20 2025...
