0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/SSC_Proj/SSC_Proj.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/SSC_Proj/SSC_Proj.srcs/sim_1/imports/Homework1-2024/ssc_tb.sv,1707093862,systemVerilog,,,,ssc_tb,,uvm,,,,,,
C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/SSC_Proj/SSC_Proj.srcs/sources_1/imports/Homework1-2024/addr_mux.sv,1707085861,systemVerilog,,C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/SSC_Proj/SSC_Proj.srcs/sources_1/imports/Homework1-2024/amux.sv,,addr_mux,,uvm,,,,,,
C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/SSC_Proj/SSC_Proj.srcs/sources_1/imports/Homework1-2024/amux.sv,1707085861,systemVerilog,,C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/comparator.sv,,amux,,uvm,,,,,,
C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/SSC_Proj/SSC_Proj.srcs/sources_1/imports/Homework1-2024/counter_1.sv,1707100655,systemVerilog,,C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/SSC_Proj/SSC_Proj.srcs/sources_1/imports/Homework1-2024/counter_2.sv,,counter_1,,uvm,,,,,,
C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/SSC_Proj/SSC_Proj.srcs/sources_1/imports/Homework1-2024/counter_2.sv,1707100718,systemVerilog,,C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/SSC_Proj/SSC_Proj.srcs/sources_1/imports/Homework1-2024/data_mux.sv,,counter_2,,uvm,,,,,,
C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/SSC_Proj/SSC_Proj.srcs/sources_1/imports/Homework1-2024/data_mux.sv,1707085861,systemVerilog,,C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/SSC_Proj/SSC_Proj.srcs/sources_1/imports/Homework1-2024/mem_buffer.sv,,data_mux,,uvm,,,,,,
C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/SSC_Proj/SSC_Proj.srcs/sources_1/imports/Homework1-2024/mem_buffer.sv,1707088937,systemVerilog,,C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/min_reg.sv,,mem_buffer,,uvm,,,,,,
C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/SSC_Proj/SSC_Proj.srcs/sources_1/imports/Homework1-2024/ssc_controller.sv,1707100935,systemVerilog,,C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/SSC_Proj/SSC_Proj.srcs/sources_1/imports/Homework1-2024/ssc_datapath.sv,,ssc_controller,,uvm,,,,,,
C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/SSC_Proj/SSC_Proj.srcs/sources_1/imports/Homework1-2024/ssc_datapath.sv,1707102624,systemVerilog,,C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/SSC_Proj/SSC_Proj.srcs/sources_1/imports/Homework1-2024/ssc_wrapper.sv,,ssc_datapath,,uvm,,,,,,
C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/SSC_Proj/SSC_Proj.srcs/sources_1/imports/Homework1-2024/ssc_wrapper.sv,1707087629,systemVerilog,,C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/temp_reg.sv,,ssc_wrapper,,uvm,,,,,,
C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/comparator.sv,1707103522,systemVerilog,,C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/SSC_Proj/SSC_Proj.srcs/sources_1/imports/Homework1-2024/counter_1.sv,,comparator,,uvm,,,,,,
C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/min_reg.sv,1707102533,systemVerilog,,C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/minaddr_reg.sv,,min_reg,,uvm,,,,,,
C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/minaddr_reg.sv,1707102269,systemVerilog,,C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/SSC_Proj/SSC_Proj.srcs/sources_1/imports/Homework1-2024/ssc_controller.sv,,minaddr_reg,,uvm,,,,,,
C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/temp_reg.sv,1707101755,systemVerilog,,C:/Users/Evan/Documents/S24/5724/ECE5724/Homework1-2024/SSC_Proj/SSC_Proj.srcs/sim_1/imports/Homework1-2024/ssc_tb.sv,,temp_reg,,uvm,,,,,,
