

================================================================
== Vitis HLS Report for 'jacobi_2d_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_19_5'
================================================================
* Date:           Mon May  5 03:22:35 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        jacobi_2d
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    23259|    23259|  0.116 ms|  0.116 ms|  23259|  23259|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_4_VITIS_LOOP_19_5  |    23257|    23257|        29|          3|          1|  7744|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     2|        -|        -|    -|
|Expression           |        -|     -|        0|      202|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|        0|       40|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      274|    -|
|Register             |        -|     -|      923|      128|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|      923|      644|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_7ns_8ns_13_1_1_U14  |mul_7ns_8ns_13_1_1  |        0|   0|  0|  40|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   0|  0|  40|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_7ns_7ns_7ns_13_4_1_U15  |mac_muladd_7ns_7ns_7ns_13_4_1  |  i0 * i1 + i2|
    |mac_muladd_7ns_7ns_7ns_13_4_1_U16  |mac_muladd_7ns_7ns_7ns_13_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln17_fu_171_p2                |         +|   0|  0|  20|          13|           1|
    |add_ln20_1_fu_279_p2              |         +|   0|  0|  14|           7|           1|
    |add_ln20_2_fu_257_p2              |         +|   0|  0|  20|          13|          13|
    |add_ln20_5_fu_273_p2              |         +|   0|  0|  20|          13|          13|
    |add_ln20_6_fu_289_p2              |         +|   0|  0|  20|          13|          13|
    |add_ln20_fu_263_p2                |         +|   0|  0|  14|           7|           2|
    |empty_9_fu_239_p2                 |         +|   0|  0|  14|           7|           2|
    |indvars_iv_next289_fu_197_p2      |         +|   0|  0|  14|           7|           1|
    |indvars_iv_next28_mid1_fu_221_p2  |         +|   0|  0|  14|           7|           2|
    |icmp_ln17_fu_165_p2               |      icmp|   0|  0|  12|          13|          10|
    |icmp_ln19_fu_183_p2               |      icmp|   0|  0|  10|           7|           7|
    |select_ln17_1_fu_203_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln17_2_fu_227_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln17_3_fu_245_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln17_fu_189_p3             |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 202|         112|          89|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |B_address0                             |  20|          4|   13|         52|
    |B_address1                             |  14|          3|   13|         39|
    |ap_NS_fsm                              |  20|          4|    1|          4|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9                |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg       |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten9_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_j_load                |   9|          2|    7|         14|
    |grp_fu_124_p0                          |  20|          4|   64|        256|
    |grp_fu_124_p1                          |  20|          4|   64|        256|
    |i_fu_54                                |   9|          2|    7|         14|
    |indvar_flatten9_fu_58                  |   9|          2|   13|         26|
    |j_fu_50                                |   9|          2|    7|         14|
    |reg_137                                |   9|          2|   64|        128|
    |reg_142                                |   9|          2|   64|        128|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 274|         59|  349|        995|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |B_load_4_reg_506                  |  64|   0|   64|          0|
    |add4_reg_476                      |  64|   0|   64|          0|
    |add5_reg_491                      |  64|   0|   64|          0|
    |add6_reg_511                      |  64|   0|   64|          0|
    |add7_reg_521                      |  64|   0|   64|          0|
    |add_ln20_2_reg_416                |  13|   0|   13|          0|
    |add_ln20_3_reg_451                |  13|   0|   13|          0|
    |add_ln20_4_reg_466                |  13|   0|   13|          0|
    |add_ln20_5_reg_421                |  13|   0|   13|          0|
    |add_ln20_6_reg_426                |  13|   0|   13|          0|
    |add_ln20_6_reg_426_pp0_iter1_reg  |  13|   0|   13|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |i_fu_54                           |   7|   0|    7|          0|
    |icmp_ln17_reg_396                 |   1|   0|    1|          0|
    |indvar_flatten9_fu_58             |  13|   0|   13|          0|
    |j_fu_50                           |   7|   0|    7|          0|
    |mul1_reg_526                      |  64|   0|   64|          0|
    |reg_137                           |  64|   0|   64|          0|
    |reg_142                           |  64|   0|   64|          0|
    |select_ln17_3_reg_405             |   7|   0|    7|          0|
    |zext_ln20_1_reg_436               |  13|   0|   64|         51|
    |zext_ln20_reg_410                 |   7|   0|   13|          6|
    |add_ln20_3_reg_451                |  64|  32|   13|          0|
    |add_ln20_4_reg_466                |  64|  32|   13|          0|
    |icmp_ln17_reg_396                 |  64|  32|    1|          0|
    |zext_ln20_1_reg_436               |  64|  32|   64|         51|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 923| 128|  815|        108|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  jacobi_2d_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_19_5|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  jacobi_2d_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_19_5|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  jacobi_2d_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_19_5|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  jacobi_2d_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_19_5|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  jacobi_2d_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_19_5|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  jacobi_2d_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_19_5|  return value|
|grp_fu_101_p_din0    |  out|   64|  ap_ctrl_hs|  jacobi_2d_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_19_5|  return value|
|grp_fu_101_p_din1    |  out|   64|  ap_ctrl_hs|  jacobi_2d_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_19_5|  return value|
|grp_fu_101_p_opcode  |  out|    2|  ap_ctrl_hs|  jacobi_2d_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_19_5|  return value|
|grp_fu_101_p_dout0   |   in|   64|  ap_ctrl_hs|  jacobi_2d_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_19_5|  return value|
|grp_fu_101_p_ce      |  out|    1|  ap_ctrl_hs|  jacobi_2d_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_19_5|  return value|
|grp_fu_105_p_din0    |  out|   64|  ap_ctrl_hs|  jacobi_2d_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_19_5|  return value|
|grp_fu_105_p_din1    |  out|   64|  ap_ctrl_hs|  jacobi_2d_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_19_5|  return value|
|grp_fu_105_p_opcode  |  out|    2|  ap_ctrl_hs|  jacobi_2d_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_19_5|  return value|
|grp_fu_105_p_dout0   |   in|   64|  ap_ctrl_hs|  jacobi_2d_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_19_5|  return value|
|grp_fu_105_p_ce      |  out|    1|  ap_ctrl_hs|  jacobi_2d_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_19_5|  return value|
|grp_fu_109_p_din0    |  out|   64|  ap_ctrl_hs|  jacobi_2d_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_19_5|  return value|
|grp_fu_109_p_din1    |  out|   64|  ap_ctrl_hs|  jacobi_2d_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_19_5|  return value|
|grp_fu_109_p_dout0   |   in|   64|  ap_ctrl_hs|  jacobi_2d_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_19_5|  return value|
|grp_fu_109_p_ce      |  out|    1|  ap_ctrl_hs|  jacobi_2d_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_19_5|  return value|
|A_address0           |  out|   13|   ap_memory|                                                   A|         array|
|A_ce0                |  out|    1|   ap_memory|                                                   A|         array|
|A_we0                |  out|    1|   ap_memory|                                                   A|         array|
|A_d0                 |  out|   64|   ap_memory|                                                   A|         array|
|B_address0           |  out|   13|   ap_memory|                                                   B|         array|
|B_ce0                |  out|    1|   ap_memory|                                                   B|         array|
|B_q0                 |   in|   64|   ap_memory|                                                   B|         array|
|B_address1           |  out|   13|   ap_memory|                                                   B|         array|
|B_ce1                |  out|    1|   ap_memory|                                                   B|         array|
|B_q1                 |   in|   64|   ap_memory|                                                   B|         array|
+---------------------+-----+-----+------------+----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 29


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 3, D = 29, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.31>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 32 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 33 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten9 = alloca i32 1"   --->   Operation 34 'alloca' 'indvar_flatten9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten9"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 1, i7 %i"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 1, i7 %j"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc77"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten9_load = load i13 %indvar_flatten9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:17]   --->   Operation 41 'load' 'indvar_flatten9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 42 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.64ns)   --->   "%icmp_ln17 = icmp_eq  i13 %indvar_flatten9_load, i13 7744" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:17]   --->   Operation 43 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.75ns)   --->   "%add_ln17 = add i13 %indvar_flatten9_load, i13 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:17]   --->   Operation 44 'add' 'add_ln17' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %for.inc80, void %for.inc83.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:17]   --->   Operation 45 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:19]   --->   Operation 46 'load' 'j_load' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%i_load = load i7 %i"   --->   Operation 47 'load' 'i_load' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.59ns)   --->   "%icmp_ln19 = icmp_eq  i7 %j_load, i7 89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:19]   --->   Operation 48 'icmp' 'icmp_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.30ns)   --->   "%select_ln17 = select i1 %icmp_ln19, i7 1, i7 %j_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:17]   --->   Operation 49 'select' 'select_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.70ns)   --->   "%indvars_iv_next289 = add i7 %i_load, i7 1"   --->   Operation 50 'add' 'indvars_iv_next289' <Predicate = (!icmp_ln17)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.30ns)   --->   "%select_ln17_1 = select i1 %icmp_ln19, i7 %indvars_iv_next289, i7 %i_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:17]   --->   Operation 51 'select' 'select_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%select_ln17_1_cast = zext i7 %select_ln17_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:17]   --->   Operation 52 'zext' 'select_ln17_1_cast' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.55ns)   --->   "%mul_ln20 = mul i13 %select_ln17_1_cast, i13 90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:17]   --->   Operation 53 'mul' 'mul_ln20' <Predicate = (!icmp_ln17)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.70ns)   --->   "%indvars_iv_next28_mid1 = add i7 %i_load, i7 2"   --->   Operation 54 'add' 'indvars_iv_next28_mid1' <Predicate = (!icmp_ln17)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.30ns)   --->   "%select_ln17_2 = select i1 %icmp_ln19, i7 %indvars_iv_next28_mid1, i7 %indvars_iv_next289" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:17]   --->   Operation 55 'select' 'select_ln17_2' <Predicate = (!icmp_ln17)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%select_ln17_2_cast = zext i7 %select_ln17_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:17]   --->   Operation 56 'zext' 'select_ln17_2_cast' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 57 [3/3] (0.99ns) (grouped into DSP with root node add_ln20_3)   --->   "%mul_ln20_1 = mul i13 %select_ln17_2_cast, i13 90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:17]   --->   Operation 57 'mul' 'mul_ln20_1' <Predicate = (!icmp_ln17)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 58 [1/1] (0.70ns)   --->   "%empty_9 = add i7 %i_load, i7 127"   --->   Operation 58 'add' 'empty_9' <Predicate = (!icmp_ln17)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.30ns)   --->   "%select_ln17_3 = select i1 %icmp_ln19, i7 %i_load, i7 %empty_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:17]   --->   Operation 59 'select' 'select_ln17_3' <Predicate = (!icmp_ln17)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i7 %select_ln17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 60 'zext' 'zext_ln20' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.75ns)   --->   "%add_ln20_2 = add i13 %mul_ln20, i13 %zext_ln20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 61 'add' 'add_ln20_2' <Predicate = (!icmp_ln17)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.70ns)   --->   "%add_ln20 = add i7 %select_ln17, i7 127" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 62 'add' 'add_ln20' <Predicate = (!icmp_ln17)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln20_4 = zext i7 %add_ln20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 63 'zext' 'zext_ln20_4' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.75ns)   --->   "%add_ln20_5 = add i13 %mul_ln20, i13 %zext_ln20_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 64 'add' 'add_ln20_5' <Predicate = (!icmp_ln17)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.70ns)   --->   "%add_ln20_1 = add i7 %select_ln17, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 65 'add' 'add_ln20_1' <Predicate = (!icmp_ln17)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln20_6 = zext i7 %add_ln20_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 66 'zext' 'zext_ln20_6' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.75ns)   --->   "%add_ln20_6 = add i13 %mul_ln20, i13 %zext_ln20_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 67 'add' 'add_ln20_6' <Predicate = (!icmp_ln17)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.38ns)   --->   "%store_ln19 = store i13 %add_ln17, i13 %indvar_flatten9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:19]   --->   Operation 68 'store' 'store_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.38>
ST_1 : Operation 69 [1/1] (0.38ns)   --->   "%store_ln19 = store i7 %select_ln17_1, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:19]   --->   Operation 69 'store' 'store_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.38>
ST_1 : Operation 70 [1/1] (0.38ns)   --->   "%store_ln19 = store i7 %add_ln20_1, i7 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:19]   --->   Operation 70 'store' 'store_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.98>
ST_2 : Operation 71 [2/3] (0.99ns) (grouped into DSP with root node add_ln20_3)   --->   "%mul_ln20_1 = mul i13 %select_ln17_2_cast, i13 90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:17]   --->   Operation 71 'mul' 'mul_ln20_1' <Predicate = (!icmp_ln17)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%select_ln17_3_cast = zext i7 %select_ln17_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:17]   --->   Operation 72 'zext' 'select_ln17_3_cast' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 73 [3/3] (0.99ns) (grouped into DSP with root node add_ln20_4)   --->   "%mul_ln20_2 = mul i13 %select_ln17_3_cast, i13 90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:17]   --->   Operation 73 'mul' 'mul_ln20_2' <Predicate = (!icmp_ln17)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i13 %add_ln20_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 74 'zext' 'zext_ln20_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i64 %B, i64 0, i64 %zext_ln20_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 75 'getelementptr' 'B_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 76 [2/2] (2.98ns)   --->   "%B_load = load i13 %B_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 76 'load' 'B_load' <Predicate = (!icmp_ln17)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8100> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln20_5 = zext i13 %add_ln20_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 77 'zext' 'zext_ln20_5' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%B_addr_2 = getelementptr i64 %B, i64 0, i64 %zext_ln20_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 78 'getelementptr' 'B_addr_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 79 [2/2] (2.98ns)   --->   "%B_load_1 = load i13 %B_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 79 'load' 'B_load_1' <Predicate = (!icmp_ln17)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8100> <RAM>

State 3 <SV = 2> <Delay = 2.98>
ST_3 : Operation 80 [1/3] (0.00ns) (grouped into DSP with root node add_ln20_3)   --->   "%mul_ln20_1 = mul i13 %select_ln17_2_cast, i13 90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:17]   --->   Operation 80 'mul' 'mul_ln20_1' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 81 [2/3] (0.99ns) (grouped into DSP with root node add_ln20_4)   --->   "%mul_ln20_2 = mul i13 %select_ln17_3_cast, i13 90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:17]   --->   Operation 81 'mul' 'mul_ln20_2' <Predicate = (!icmp_ln17)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 82 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln20_3 = add i13 %mul_ln20_1, i13 %zext_ln20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 82 'add' 'add_ln20_3' <Predicate = (!icmp_ln17)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 83 [1/2] (2.98ns)   --->   "%B_load = load i13 %B_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 83 'load' 'B_load' <Predicate = (!icmp_ln17)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8100> <RAM>
ST_3 : Operation 84 [1/2] (2.98ns)   --->   "%B_load_1 = load i13 %B_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 84 'load' 'B_load_1' <Predicate = (!icmp_ln17)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8100> <RAM>

State 4 <SV = 3> <Delay = 2.89>
ST_4 : Operation 85 [1/3] (0.00ns) (grouped into DSP with root node add_ln20_4)   --->   "%mul_ln20_2 = mul i13 %select_ln17_3_cast, i13 90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:17]   --->   Operation 85 'mul' 'mul_ln20_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 86 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln20_3 = add i13 %mul_ln20_1, i13 %zext_ln20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 86 'add' 'add_ln20_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 87 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln20_4 = add i13 %mul_ln20_2, i13 %zext_ln20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 87 'add' 'add_ln20_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast i64 %B_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 88 'bitcast' 'bitcast_ln20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%bitcast_ln20_1 = bitcast i64 %B_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 89 'bitcast' 'bitcast_ln20_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [5/5] (2.89ns)   --->   "%add4 = dadd i64 %bitcast_ln20, i64 %bitcast_ln20_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 90 'dadd' 'add4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.89>
ST_5 : Operation 91 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln20_4 = add i13 %mul_ln20_2, i13 %zext_ln20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 91 'add' 'add_ln20_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 92 [4/5] (2.89ns)   --->   "%add4 = dadd i64 %bitcast_ln20, i64 %bitcast_ln20_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 92 'dadd' 'add4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.98>
ST_6 : Operation 93 [3/5] (2.89ns)   --->   "%add4 = dadd i64 %bitcast_ln20, i64 %bitcast_ln20_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 93 'dadd' 'add4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln20_7 = zext i13 %add_ln20_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 94 'zext' 'zext_ln20_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%B_addr_3 = getelementptr i64 %B, i64 0, i64 %zext_ln20_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 95 'getelementptr' 'B_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [2/2] (2.98ns)   --->   "%B_load_2 = load i13 %B_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 96 'load' 'B_load_2' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8100> <RAM>

State 7 <SV = 6> <Delay = 2.98>
ST_7 : Operation 97 [2/5] (2.89ns)   --->   "%add4 = dadd i64 %bitcast_ln20, i64 %bitcast_ln20_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 97 'dadd' 'add4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/2] (2.98ns)   --->   "%B_load_2 = load i13 %B_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 98 'load' 'B_load_2' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8100> <RAM>

State 8 <SV = 7> <Delay = 2.89>
ST_8 : Operation 99 [1/5] (2.89ns)   --->   "%add4 = dadd i64 %bitcast_ln20, i64 %bitcast_ln20_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 99 'dadd' 'add4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.89>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%bitcast_ln20_2 = bitcast i64 %B_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 100 'bitcast' 'bitcast_ln20_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [5/5] (2.89ns)   --->   "%add5 = dadd i64 %add4, i64 %bitcast_ln20_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 101 'dadd' 'add5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.89>
ST_10 : Operation 102 [4/5] (2.89ns)   --->   "%add5 = dadd i64 %add4, i64 %bitcast_ln20_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 102 'dadd' 'add5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.89>
ST_11 : Operation 103 [3/5] (2.89ns)   --->   "%add5 = dadd i64 %add4, i64 %bitcast_ln20_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 103 'dadd' 'add5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.98>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln20_2 = zext i13 %add_ln20_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 104 'zext' 'zext_ln20_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr i64 %B, i64 0, i64 %zext_ln20_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 105 'getelementptr' 'B_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [2/5] (2.89ns)   --->   "%add5 = dadd i64 %add4, i64 %bitcast_ln20_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 106 'dadd' 'add5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 107 [2/2] (2.98ns)   --->   "%B_load_3 = load i13 %B_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 107 'load' 'B_load_3' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8100> <RAM>

State 13 <SV = 12> <Delay = 2.98>
ST_13 : Operation 108 [1/5] (2.89ns)   --->   "%add5 = dadd i64 %add4, i64 %bitcast_ln20_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 108 'dadd' 'add5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 109 [1/2] (2.98ns)   --->   "%B_load_3 = load i13 %B_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 109 'load' 'B_load_3' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8100> <RAM>

State 14 <SV = 13> <Delay = 2.89>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%bitcast_ln20_3 = bitcast i64 %B_load_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 110 'bitcast' 'bitcast_ln20_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [5/5] (2.89ns)   --->   "%add6 = dadd i64 %add5, i64 %bitcast_ln20_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 111 'dadd' 'add6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.89>
ST_15 : Operation 112 [4/5] (2.89ns)   --->   "%add6 = dadd i64 %add5, i64 %bitcast_ln20_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 112 'dadd' 'add6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.98>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln20_3 = zext i13 %add_ln20_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 113 'zext' 'zext_ln20_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%B_addr_4 = getelementptr i64 %B, i64 0, i64 %zext_ln20_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 114 'getelementptr' 'B_addr_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 115 [3/5] (2.89ns)   --->   "%add6 = dadd i64 %add5, i64 %bitcast_ln20_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 115 'dadd' 'add6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 116 [2/2] (2.98ns)   --->   "%B_load_4 = load i13 %B_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 116 'load' 'B_load_4' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8100> <RAM>

State 17 <SV = 16> <Delay = 2.98>
ST_17 : Operation 117 [2/5] (2.89ns)   --->   "%add6 = dadd i64 %add5, i64 %bitcast_ln20_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 117 'dadd' 'add6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 118 [1/2] (2.98ns)   --->   "%B_load_4 = load i13 %B_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 118 'load' 'B_load_4' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8100> <RAM>

State 18 <SV = 17> <Delay = 2.89>
ST_18 : Operation 119 [1/5] (2.89ns)   --->   "%add6 = dadd i64 %add5, i64 %bitcast_ln20_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 119 'dadd' 'add6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.89>
ST_19 : Operation 120 [1/1] (0.00ns)   --->   "%bitcast_ln20_4 = bitcast i64 %B_load_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 120 'bitcast' 'bitcast_ln20_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 121 [5/5] (2.89ns)   --->   "%add7 = dadd i64 %add6, i64 %bitcast_ln20_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 121 'dadd' 'add7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.89>
ST_20 : Operation 122 [4/5] (2.89ns)   --->   "%add7 = dadd i64 %add6, i64 %bitcast_ln20_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 122 'dadd' 'add7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.89>
ST_21 : Operation 123 [3/5] (2.89ns)   --->   "%add7 = dadd i64 %add6, i64 %bitcast_ln20_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 123 'dadd' 'add7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.89>
ST_22 : Operation 124 [2/5] (2.89ns)   --->   "%add7 = dadd i64 %add6, i64 %bitcast_ln20_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 124 'dadd' 'add7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.89>
ST_23 : Operation 125 [1/5] (2.89ns)   --->   "%add7 = dadd i64 %add6, i64 %bitcast_ln20_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 125 'dadd' 'add7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.33>
ST_24 : Operation 126 [5/5] (3.33ns)   --->   "%mul1 = dmul i64 %add7, i64 0.2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 126 'dmul' 'mul1' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.33>
ST_25 : Operation 127 [4/5] (3.33ns)   --->   "%mul1 = dmul i64 %add7, i64 0.2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 127 'dmul' 'mul1' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.33>
ST_26 : Operation 128 [3/5] (3.33ns)   --->   "%mul1 = dmul i64 %add7, i64 0.2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 128 'dmul' 'mul1' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 139 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 139 'ret' 'ret_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 3.33>
ST_27 : Operation 129 [2/5] (3.33ns)   --->   "%mul1 = dmul i64 %add7, i64 0.2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 129 'dmul' 'mul1' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.33>
ST_28 : Operation 130 [1/5] (3.33ns)   --->   "%mul1 = dmul i64 %add7, i64 0.2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 130 'dmul' 'mul1' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.98>
ST_29 : Operation 131 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_17_4_VITIS_LOOP_19_5_str"   --->   Operation 131 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 132 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 7744, i64 7744, i64 7744"   --->   Operation 132 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 133 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 133 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 134 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i64 %A, i64 0, i64 %zext_ln20_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 134 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 135 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:6]   --->   Operation 135 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 136 [1/1] (0.00ns)   --->   "%bitcast_ln20_5 = bitcast i64 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 136 'bitcast' 'bitcast_ln20_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 137 [1/1] (2.98ns)   --->   "%store_ln20 = store i64 %bitcast_ln20_5, i13 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 137 'store' 'store_ln20' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8100> <RAM>
ST_29 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.inc77" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:19]   --->   Operation 138 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                      (alloca           ) [ 010000000000000000000000000000]
i                      (alloca           ) [ 010000000000000000000000000000]
indvar_flatten9        (alloca           ) [ 010000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000]
store_ln0              (store            ) [ 000000000000000000000000000000]
store_ln0              (store            ) [ 000000000000000000000000000000]
store_ln0              (store            ) [ 000000000000000000000000000000]
br_ln0                 (br               ) [ 000000000000000000000000000000]
indvar_flatten9_load   (load             ) [ 000000000000000000000000000000]
specpipeline_ln0       (specpipeline     ) [ 000000000000000000000000000000]
icmp_ln17              (icmp             ) [ 011111111111111111111111111000]
add_ln17               (add              ) [ 000000000000000000000000000000]
br_ln17                (br               ) [ 000000000000000000000000000000]
j_load                 (load             ) [ 000000000000000000000000000000]
i_load                 (load             ) [ 000000000000000000000000000000]
icmp_ln19              (icmp             ) [ 000000000000000000000000000000]
select_ln17            (select           ) [ 000000000000000000000000000000]
indvars_iv_next289     (add              ) [ 000000000000000000000000000000]
select_ln17_1          (select           ) [ 000000000000000000000000000000]
select_ln17_1_cast     (zext             ) [ 000000000000000000000000000000]
mul_ln20               (mul              ) [ 000000000000000000000000000000]
indvars_iv_next28_mid1 (add              ) [ 000000000000000000000000000000]
select_ln17_2          (select           ) [ 000000000000000000000000000000]
select_ln17_2_cast     (zext             ) [ 001100000000000000000000000000]
empty_9                (add              ) [ 000000000000000000000000000000]
select_ln17_3          (select           ) [ 001000000000000000000000000000]
zext_ln20              (zext             ) [ 011111000000000000000000000000]
add_ln20_2             (add              ) [ 001000000000000000000000000000]
add_ln20               (add              ) [ 000000000000000000000000000000]
zext_ln20_4            (zext             ) [ 000000000000000000000000000000]
add_ln20_5             (add              ) [ 001000000000000000000000000000]
add_ln20_1             (add              ) [ 000000000000000000000000000000]
zext_ln20_6            (zext             ) [ 000000000000000000000000000000]
add_ln20_6             (add              ) [ 011111100000000000000000000000]
store_ln19             (store            ) [ 000000000000000000000000000000]
store_ln19             (store            ) [ 000000000000000000000000000000]
store_ln19             (store            ) [ 000000000000000000000000000000]
select_ln17_3_cast     (zext             ) [ 010110000000000000000000000000]
zext_ln20_1            (zext             ) [ 011111111111111111111111111111]
B_addr                 (getelementptr    ) [ 000100000000000000000000000000]
zext_ln20_5            (zext             ) [ 000000000000000000000000000000]
B_addr_2               (getelementptr    ) [ 000100000000000000000000000000]
mul_ln20_1             (mul              ) [ 010010000000000000000000000000]
B_load                 (load             ) [ 010010000000000000000000000000]
B_load_1               (load             ) [ 010010000000000000000000000000]
mul_ln20_2             (mul              ) [ 001001000000000000000000000000]
add_ln20_3             (add              ) [ 011101111111100000000000000000]
bitcast_ln20           (bitcast          ) [ 011101111000000000000000000000]
bitcast_ln20_1         (bitcast          ) [ 011101111000000000000000000000]
add_ln20_4             (add              ) [ 011100111111111110000000000000]
zext_ln20_7            (zext             ) [ 000000000000000000000000000000]
B_addr_3               (getelementptr    ) [ 010000010000000000000000000000]
B_load_2               (load             ) [ 001100001100000000000000000000]
add4                   (dadd             ) [ 011100000111110000000000000000]
bitcast_ln20_2         (bitcast          ) [ 011100000011110000000000000000]
zext_ln20_2            (zext             ) [ 000000000000000000000000000000]
B_addr_1               (getelementptr    ) [ 010000000000010000000000000000]
add5                   (dadd             ) [ 011100000000001111100000000000]
B_load_3               (load             ) [ 001000000000001000000000000000]
bitcast_ln20_3         (bitcast          ) [ 011100000000000111100000000000]
zext_ln20_3            (zext             ) [ 000000000000000000000000000000]
B_addr_4               (getelementptr    ) [ 001000000000000001000000000000]
B_load_4               (load             ) [ 010100000000000000110000000000]
add6                   (dadd             ) [ 011100000000000000011111000000]
bitcast_ln20_4         (bitcast          ) [ 011100000000000000001111000000]
add7                   (dadd             ) [ 011100000000000000000000111110]
mul1                   (dmul             ) [ 001000000000000000000000000001]
specloopname_ln0       (specloopname     ) [ 000000000000000000000000000000]
empty                  (speclooptripcount) [ 000000000000000000000000000000]
specpipeline_ln0       (specpipeline     ) [ 000000000000000000000000000000]
A_addr                 (getelementptr    ) [ 000000000000000000000000000000]
specloopname_ln6       (specloopname     ) [ 000000000000000000000000000000]
bitcast_ln20_5         (bitcast          ) [ 000000000000000000000000000000]
store_ln20             (store            ) [ 000000000000000000000000000000]
br_ln19                (br               ) [ 000000000000000000000000000000]
ret_ln0                (ret              ) [ 000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_17_4_VITIS_LOOP_19_5_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="j_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="indvar_flatten9_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten9/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="B_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="13" slack="0"/>
<pin id="66" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="13" slack="0"/>
<pin id="71" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="0"/>
<pin id="74" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="75" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="76" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="64" slack="1"/>
<pin id="77" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load/2 B_load_1/2 B_load_2/6 B_load_3/12 B_load_4/16 "/>
</bind>
</comp>

<comp id="79" class="1004" name="B_addr_2_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="64" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="13" slack="0"/>
<pin id="83" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_2/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="B_addr_3_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="64" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="13" slack="0"/>
<pin id="91" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_3/6 "/>
</bind>
</comp>

<comp id="95" class="1004" name="B_addr_1_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="64" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="13" slack="0"/>
<pin id="99" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_1/12 "/>
</bind>
</comp>

<comp id="103" class="1004" name="B_addr_4_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="64" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="13" slack="0"/>
<pin id="107" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_4/16 "/>
</bind>
</comp>

<comp id="111" class="1004" name="A_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="64" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="13" slack="27"/>
<pin id="115" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/29 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln20_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="13" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/29 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add4/4 add5/9 add6/14 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="1"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add7/19 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="1"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul1/24 "/>
</bind>
</comp>

<comp id="137" class="1005" name="reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="1"/>
<pin id="139" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="B_load B_load_2 "/>
</bind>
</comp>

<comp id="142" class="1005" name="reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="1"/>
<pin id="144" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="B_load_1 B_load_3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln0_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="13" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln0_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="7" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln0_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="7" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="indvar_flatten9_load_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="13" slack="0"/>
<pin id="164" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten9_load/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln17_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="13" slack="0"/>
<pin id="167" dir="0" index="1" bw="13" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="add_ln17_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="13" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="j_load_load_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="7" slack="0"/>
<pin id="179" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="i_load_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="0"/>
<pin id="182" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="icmp_ln19_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="7" slack="0"/>
<pin id="185" dir="0" index="1" bw="7" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="select_ln17_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="7" slack="0"/>
<pin id="192" dir="0" index="2" bw="7" slack="0"/>
<pin id="193" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="indvars_iv_next289_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="7" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next289/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="select_ln17_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="7" slack="0"/>
<pin id="206" dir="0" index="2" bw="7" slack="0"/>
<pin id="207" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_1/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="select_ln17_1_cast_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="7" slack="0"/>
<pin id="213" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln17_1_cast/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="mul_ln20_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="7" slack="0"/>
<pin id="217" dir="0" index="1" bw="8" slack="0"/>
<pin id="218" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln20/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="indvars_iv_next28_mid1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="7" slack="0"/>
<pin id="223" dir="0" index="1" bw="3" slack="0"/>
<pin id="224" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next28_mid1/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="select_ln17_2_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="7" slack="0"/>
<pin id="230" dir="0" index="2" bw="7" slack="0"/>
<pin id="231" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_2/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="select_ln17_2_cast_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="7" slack="0"/>
<pin id="237" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln17_2_cast/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="empty_9_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="7" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_9/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="select_ln17_3_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="7" slack="0"/>
<pin id="248" dir="0" index="2" bw="7" slack="0"/>
<pin id="249" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_3/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln20_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="7" slack="0"/>
<pin id="255" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="add_ln20_2_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="13" slack="0"/>
<pin id="259" dir="0" index="1" bw="7" slack="0"/>
<pin id="260" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_2/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln20_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="7" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln20_4_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="7" slack="0"/>
<pin id="271" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_4/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="add_ln20_5_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="13" slack="0"/>
<pin id="275" dir="0" index="1" bw="7" slack="0"/>
<pin id="276" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_5/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="add_ln20_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="7" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_1/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln20_6_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="7" slack="0"/>
<pin id="287" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_6/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="add_ln20_6_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="13" slack="0"/>
<pin id="291" dir="0" index="1" bw="7" slack="0"/>
<pin id="292" dir="1" index="2" bw="13" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_6/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln19_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="13" slack="0"/>
<pin id="297" dir="0" index="1" bw="13" slack="0"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln19_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="7" slack="0"/>
<pin id="302" dir="0" index="1" bw="7" slack="0"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln19_store_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="7" slack="0"/>
<pin id="307" dir="0" index="1" bw="7" slack="0"/>
<pin id="308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="select_ln17_3_cast_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="7" slack="1"/>
<pin id="312" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln17_3_cast/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln20_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="13" slack="1"/>
<pin id="315" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_1/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln20_5_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="13" slack="1"/>
<pin id="319" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_5/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="bitcast_ln20_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="1"/>
<pin id="323" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln20/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="bitcast_ln20_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="1"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln20_1/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln20_7_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="13" slack="5"/>
<pin id="333" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_7/6 "/>
</bind>
</comp>

<comp id="335" class="1004" name="bitcast_ln20_2_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="64" slack="2"/>
<pin id="337" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln20_2/9 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln20_2_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="13" slack="8"/>
<pin id="342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_2/12 "/>
</bind>
</comp>

<comp id="344" class="1004" name="bitcast_ln20_3_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="64" slack="1"/>
<pin id="346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln20_3/14 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln20_3_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="13" slack="11"/>
<pin id="351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_3/16 "/>
</bind>
</comp>

<comp id="353" class="1004" name="bitcast_ln20_4_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="64" slack="2"/>
<pin id="355" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln20_4/19 "/>
</bind>
</comp>

<comp id="357" class="1004" name="bitcast_ln20_5_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="64" slack="1"/>
<pin id="359" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln20_5/29 "/>
</bind>
</comp>

<comp id="361" class="1007" name="grp_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="7" slack="0"/>
<pin id="363" dir="0" index="1" bw="7" slack="0"/>
<pin id="364" dir="0" index="2" bw="7" slack="2147483647"/>
<pin id="365" dir="1" index="3" bw="13" slack="8"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln20_1/1 add_ln20_3/3 "/>
</bind>
</comp>

<comp id="368" class="1007" name="grp_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="7" slack="0"/>
<pin id="370" dir="0" index="1" bw="7" slack="0"/>
<pin id="371" dir="0" index="2" bw="7" slack="2147483647"/>
<pin id="372" dir="1" index="3" bw="13" slack="11"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln20_2/2 add_ln20_4/4 "/>
</bind>
</comp>

<comp id="375" class="1005" name="j_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="7" slack="0"/>
<pin id="377" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="382" class="1005" name="i_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="7" slack="0"/>
<pin id="384" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="389" class="1005" name="indvar_flatten9_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="13" slack="0"/>
<pin id="391" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten9 "/>
</bind>
</comp>

<comp id="396" class="1005" name="icmp_ln17_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="1"/>
<pin id="398" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17 "/>
</bind>
</comp>

<comp id="400" class="1005" name="select_ln17_2_cast_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="13" slack="1"/>
<pin id="402" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="select_ln17_2_cast "/>
</bind>
</comp>

<comp id="405" class="1005" name="select_ln17_3_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="7" slack="1"/>
<pin id="407" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln17_3 "/>
</bind>
</comp>

<comp id="410" class="1005" name="zext_ln20_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="13" slack="2"/>
<pin id="412" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln20 "/>
</bind>
</comp>

<comp id="416" class="1005" name="add_ln20_2_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="13" slack="1"/>
<pin id="418" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln20_2 "/>
</bind>
</comp>

<comp id="421" class="1005" name="add_ln20_5_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="13" slack="1"/>
<pin id="423" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln20_5 "/>
</bind>
</comp>

<comp id="426" class="1005" name="add_ln20_6_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="13" slack="5"/>
<pin id="428" dir="1" index="1" bw="13" slack="5"/>
</pin_list>
<bind>
<opset="add_ln20_6 "/>
</bind>
</comp>

<comp id="431" class="1005" name="select_ln17_3_cast_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="13" slack="1"/>
<pin id="433" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="select_ln17_3_cast "/>
</bind>
</comp>

<comp id="436" class="1005" name="zext_ln20_1_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="64" slack="27"/>
<pin id="438" dir="1" index="1" bw="64" slack="27"/>
</pin_list>
<bind>
<opset="zext_ln20_1 "/>
</bind>
</comp>

<comp id="441" class="1005" name="B_addr_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="13" slack="1"/>
<pin id="443" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="446" class="1005" name="B_addr_2_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="13" slack="1"/>
<pin id="448" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_2 "/>
</bind>
</comp>

<comp id="451" class="1005" name="add_ln20_3_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="13" slack="8"/>
<pin id="453" dir="1" index="1" bw="13" slack="8"/>
</pin_list>
<bind>
<opset="add_ln20_3 "/>
</bind>
</comp>

<comp id="456" class="1005" name="bitcast_ln20_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="64" slack="1"/>
<pin id="458" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln20 "/>
</bind>
</comp>

<comp id="461" class="1005" name="bitcast_ln20_1_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="64" slack="1"/>
<pin id="463" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln20_1 "/>
</bind>
</comp>

<comp id="466" class="1005" name="add_ln20_4_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="13" slack="11"/>
<pin id="468" dir="1" index="1" bw="13" slack="11"/>
</pin_list>
<bind>
<opset="add_ln20_4 "/>
</bind>
</comp>

<comp id="471" class="1005" name="B_addr_3_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="13" slack="1"/>
<pin id="473" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_3 "/>
</bind>
</comp>

<comp id="476" class="1005" name="add4_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="64" slack="1"/>
<pin id="478" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add4 "/>
</bind>
</comp>

<comp id="481" class="1005" name="bitcast_ln20_2_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="64" slack="1"/>
<pin id="483" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln20_2 "/>
</bind>
</comp>

<comp id="486" class="1005" name="B_addr_1_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="13" slack="1"/>
<pin id="488" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_1 "/>
</bind>
</comp>

<comp id="491" class="1005" name="add5_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="64" slack="1"/>
<pin id="493" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add5 "/>
</bind>
</comp>

<comp id="496" class="1005" name="bitcast_ln20_3_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="64" slack="1"/>
<pin id="498" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln20_3 "/>
</bind>
</comp>

<comp id="501" class="1005" name="B_addr_4_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="13" slack="1"/>
<pin id="503" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_4 "/>
</bind>
</comp>

<comp id="506" class="1005" name="B_load_4_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="64" slack="2"/>
<pin id="508" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="B_load_4 "/>
</bind>
</comp>

<comp id="511" class="1005" name="add6_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="64" slack="1"/>
<pin id="513" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add6 "/>
</bind>
</comp>

<comp id="516" class="1005" name="bitcast_ln20_4_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="64" slack="1"/>
<pin id="518" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln20_4 "/>
</bind>
</comp>

<comp id="521" class="1005" name="add7_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="64" slack="1"/>
<pin id="523" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add7 "/>
</bind>
</comp>

<comp id="526" class="1005" name="mul1_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="64" slack="1"/>
<pin id="528" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="36" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="78"><net_src comp="62" pin="3"/><net_sink comp="69" pin=2"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="36" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="86"><net_src comp="79" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="36" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="94"><net_src comp="87" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="36" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="102"><net_src comp="95" pin="3"/><net_sink comp="69" pin=2"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="36" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="103" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="116"><net_src comp="0" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="36" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="136"><net_src comp="38" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="140"><net_src comp="69" pin="7"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="69" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="145"><net_src comp="69" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="69" pin="7"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="18" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="169"><net_src comp="162" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="24" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="162" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="28" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="194"><net_src comp="183" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="177" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="201"><net_src comp="180" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="18" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="183" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="197" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="180" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="214"><net_src comp="203" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="30" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="180" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="32" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="183" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="221" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="197" pin="2"/><net_sink comp="227" pin=2"/></net>

<net id="238"><net_src comp="227" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="180" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="34" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="183" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="180" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="239" pin="2"/><net_sink comp="245" pin=2"/></net>

<net id="256"><net_src comp="189" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="215" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="253" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="189" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="34" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="263" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="215" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="269" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="189" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="18" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="279" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="215" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="285" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="171" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="203" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="279" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="316"><net_src comp="313" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="320"><net_src comp="317" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="324"><net_src comp="137" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="329"><net_src comp="142" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="334"><net_src comp="331" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="338"><net_src comp="137" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="343"><net_src comp="340" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="347"><net_src comp="142" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="352"><net_src comp="349" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="356"><net_src comp="353" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="360"><net_src comp="357" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="366"><net_src comp="235" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="30" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="373"><net_src comp="310" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="30" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="50" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="380"><net_src comp="375" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="381"><net_src comp="375" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="385"><net_src comp="54" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="388"><net_src comp="382" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="392"><net_src comp="58" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="395"><net_src comp="389" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="399"><net_src comp="165" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="235" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="408"><net_src comp="245" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="413"><net_src comp="253" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="419"><net_src comp="257" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="424"><net_src comp="273" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="429"><net_src comp="289" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="434"><net_src comp="310" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="439"><net_src comp="313" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="444"><net_src comp="62" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="449"><net_src comp="79" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="454"><net_src comp="361" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="459"><net_src comp="321" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="464"><net_src comp="326" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="469"><net_src comp="368" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="474"><net_src comp="87" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="479"><net_src comp="124" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="484"><net_src comp="335" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="489"><net_src comp="95" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="494"><net_src comp="124" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="499"><net_src comp="344" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="504"><net_src comp="103" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="509"><net_src comp="69" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="514"><net_src comp="124" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="519"><net_src comp="353" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="524"><net_src comp="128" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="529"><net_src comp="132" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="357" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {29 }
	Port: B | {}
 - Input state : 
	Port: jacobi_2d_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_19_5 : A | {}
	Port: jacobi_2d_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_19_5 : B | {2 3 6 7 12 13 16 17 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten9_load : 1
		icmp_ln17 : 2
		add_ln17 : 2
		br_ln17 : 3
		j_load : 1
		i_load : 1
		icmp_ln19 : 2
		select_ln17 : 3
		indvars_iv_next289 : 2
		select_ln17_1 : 3
		select_ln17_1_cast : 4
		mul_ln20 : 5
		indvars_iv_next28_mid1 : 2
		select_ln17_2 : 3
		select_ln17_2_cast : 4
		mul_ln20_1 : 5
		empty_9 : 2
		select_ln17_3 : 3
		zext_ln20 : 4
		add_ln20_2 : 6
		add_ln20 : 4
		zext_ln20_4 : 5
		add_ln20_5 : 6
		add_ln20_1 : 4
		zext_ln20_6 : 5
		add_ln20_6 : 6
		store_ln19 : 3
		store_ln19 : 4
		store_ln19 : 5
	State 2
		mul_ln20_2 : 1
		B_addr : 1
		B_load : 2
		B_addr_2 : 1
		B_load_1 : 2
	State 3
		add_ln20_3 : 1
	State 4
		add_ln20_4 : 1
		add4 : 1
	State 5
	State 6
		B_addr_3 : 1
		B_load_2 : 2
	State 7
	State 8
	State 9
		add5 : 1
	State 10
	State 11
	State 12
		B_addr_1 : 1
		B_load_3 : 2
	State 13
	State 14
		add6 : 1
	State 15
	State 16
		B_addr_4 : 1
		B_load_4 : 2
	State 17
	State 18
	State 19
		add7 : 1
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
		store_ln20 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   dadd   |           grp_fu_124          |    3    |   457   |   698   |
|          |           grp_fu_128          |    3    |   457   |   698   |
|----------|-------------------------------|---------|---------|---------|
|   dmul   |           grp_fu_132          |    8    |   312   |   109   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln17_fu_171        |    0    |    0    |    20   |
|          |   indvars_iv_next289_fu_197   |    0    |    0    |    14   |
|          | indvars_iv_next28_mid1_fu_221 |    0    |    0    |    14   |
|          |         empty_9_fu_239        |    0    |    0    |    14   |
|    add   |       add_ln20_2_fu_257       |    0    |    0    |    20   |
|          |        add_ln20_fu_263        |    0    |    0    |    14   |
|          |       add_ln20_5_fu_273       |    0    |    0    |    20   |
|          |       add_ln20_1_fu_279       |    0    |    0    |    14   |
|          |       add_ln20_6_fu_289       |    0    |    0    |    20   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |        mul_ln20_fu_215        |    0    |    0    |    40   |
|----------|-------------------------------|---------|---------|---------|
|          |       select_ln17_fu_189      |    0    |    0    |    7    |
|  select  |      select_ln17_1_fu_203     |    0    |    0    |    7    |
|          |      select_ln17_2_fu_227     |    0    |    0    |    7    |
|          |      select_ln17_3_fu_245     |    0    |    0    |    7    |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln17_fu_165       |    0    |    0    |    12   |
|          |        icmp_ln19_fu_183       |    0    |    0    |    10   |
|----------|-------------------------------|---------|---------|---------|
|  muladd  |           grp_fu_361          |    1    |    0    |    0    |
|          |           grp_fu_368          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |   select_ln17_1_cast_fu_211   |    0    |    0    |    0    |
|          |   select_ln17_2_cast_fu_235   |    0    |    0    |    0    |
|          |        zext_ln20_fu_253       |    0    |    0    |    0    |
|          |       zext_ln20_4_fu_269      |    0    |    0    |    0    |
|          |       zext_ln20_6_fu_285      |    0    |    0    |    0    |
|   zext   |   select_ln17_3_cast_fu_310   |    0    |    0    |    0    |
|          |       zext_ln20_1_fu_313      |    0    |    0    |    0    |
|          |       zext_ln20_5_fu_317      |    0    |    0    |    0    |
|          |       zext_ln20_7_fu_331      |    0    |    0    |    0    |
|          |       zext_ln20_2_fu_340      |    0    |    0    |    0    |
|          |       zext_ln20_3_fu_349      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    16   |   1226  |   1745  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     B_addr_1_reg_486     |   13   |
|     B_addr_2_reg_446     |   13   |
|     B_addr_3_reg_471     |   13   |
|     B_addr_4_reg_501     |   13   |
|      B_addr_reg_441      |   13   |
|     B_load_4_reg_506     |   64   |
|       add4_reg_476       |   64   |
|       add5_reg_491       |   64   |
|       add6_reg_511       |   64   |
|       add7_reg_521       |   64   |
|    add_ln20_2_reg_416    |   13   |
|    add_ln20_3_reg_451    |   13   |
|    add_ln20_4_reg_466    |   13   |
|    add_ln20_5_reg_421    |   13   |
|    add_ln20_6_reg_426    |   13   |
|  bitcast_ln20_1_reg_461  |   64   |
|  bitcast_ln20_2_reg_481  |   64   |
|  bitcast_ln20_3_reg_496  |   64   |
|  bitcast_ln20_4_reg_516  |   64   |
|   bitcast_ln20_reg_456   |   64   |
|         i_reg_382        |    7   |
|     icmp_ln17_reg_396    |    1   |
|  indvar_flatten9_reg_389 |   13   |
|         j_reg_375        |    7   |
|       mul1_reg_526       |   64   |
|          reg_137         |   64   |
|          reg_142         |   64   |
|select_ln17_2_cast_reg_400|   13   |
|select_ln17_3_cast_reg_431|   13   |
|   select_ln17_3_reg_405  |    7   |
|    zext_ln20_1_reg_436   |   64   |
|     zext_ln20_reg_410    |   13   |
+--------------------------+--------+
|           Total          |  1100  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_69 |  p0  |   6  |  13  |   78   ||    31   |
| grp_access_fu_69 |  p2  |   4  |   0  |    0   ||    20   |
|    grp_fu_124    |  p0  |   4  |  64  |   256  ||    20   |
|    grp_fu_124    |  p1  |   6  |  64  |   384  ||    31   |
|    grp_fu_128    |  p1  |   2  |  64  |   128  ||    9    |
|      reg_137     |  p0  |   2  |  64  |   128  ||    9    |
|      reg_142     |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_361    |  p0  |   2  |   7  |   14   ||    9    |
|    grp_fu_361    |  p1  |   2  |   7  |   14   ||    9    |
|    grp_fu_368    |  p0  |   2  |   7  |   14   ||    9    |
|    grp_fu_368    |  p1  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  1158  || 4.65129 ||   165   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |  1226  |  1745  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   165  |
|  Register |    -   |    -   |  1100  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    4   |  2326  |  1910  |
+-----------+--------+--------+--------+--------+
