15:29:19 INFO  : Registering command handlers for SDK TCF services
15:29:22 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\user\Documents\GitHub\FPGA_Design\Lab06\lab6\lab6.sdk\temp_xsdb_launch_script.tcl
15:29:32 INFO  : XSCT server has started successfully.
15:29:42 INFO  : Successfully done setting XSCT server connection channel  
15:29:42 INFO  : Successfully done setting SDK workspace  
15:29:42 INFO  : Processing command line option -hwspec C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper.hdf.
19:06:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:07:00 INFO  : 'jtag frequency' command is executed.
19:07:00 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:07:01 INFO  : Context for 'APU' is selected.
19:07:01 INFO  : System reset is completed.
19:07:04 INFO  : 'after 3000' command is executed.
19:07:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:07:06 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
19:07:06 INFO  : Context for 'APU' is selected.
19:07:07 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
19:07:07 INFO  : 'configparams force-mem-access 1' command is executed.
19:07:07 INFO  : Context for 'APU' is selected.
19:07:07 INFO  : 'ps7_init' command is executed.
19:07:07 INFO  : 'ps7_post_config' command is executed.
19:07:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:08 INFO  : The application 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:07:08 INFO  : 'configparams force-mem-access 0' command is executed.
19:07:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

19:07:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:08 INFO  : 'con' command is executed.
19:07:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:07:08 INFO  : Disconnected from the channel tcfchan#1.
19:08:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:08:46 INFO  : 'jtag frequency' command is executed.
19:08:46 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:08:47 INFO  : Context for 'APU' is selected.
19:08:47 INFO  : System reset is completed.
19:08:50 INFO  : 'after 3000' command is executed.
19:08:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:08:52 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
19:08:52 INFO  : Context for 'APU' is selected.
19:08:57 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
19:08:57 INFO  : 'configparams force-mem-access 1' command is executed.
19:08:57 INFO  : Context for 'APU' is selected.
19:08:58 INFO  : 'ps7_init' command is executed.
19:08:58 INFO  : 'ps7_post_config' command is executed.
19:08:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:58 INFO  : The application 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:08:58 INFO  : 'configparams force-mem-access 0' command is executed.
19:08:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

19:08:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:59 INFO  : 'con' command is executed.
19:08:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:08:59 INFO  : Disconnected from the channel tcfchan#2.
19:11:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:11:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:11:55 INFO  : 'jtag frequency' command is executed.
19:11:55 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:11:55 INFO  : Context for 'APU' is selected.
19:11:55 INFO  : System reset is completed.
19:11:58 INFO  : 'after 3000' command is executed.
19:11:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:12:01 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
19:12:01 INFO  : Context for 'APU' is selected.
19:12:04 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
19:12:04 INFO  : 'configparams force-mem-access 1' command is executed.
19:12:04 INFO  : Context for 'APU' is selected.
19:12:05 INFO  : 'ps7_init' command is executed.
19:12:05 INFO  : 'ps7_post_config' command is executed.
19:12:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:05 INFO  : The application 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:12:05 INFO  : 'configparams force-mem-access 0' command is executed.
19:12:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

19:12:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:06 INFO  : 'con' command is executed.
19:12:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:12:06 INFO  : Disconnected from the channel tcfchan#3.
19:13:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:13:04 INFO  : 'jtag frequency' command is executed.
19:13:04 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:13:05 INFO  : Context for 'APU' is selected.
19:13:05 INFO  : System reset is completed.
19:13:08 INFO  : 'after 3000' command is executed.
19:13:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:13:10 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
19:13:10 INFO  : Context for 'APU' is selected.
19:13:14 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
19:13:14 INFO  : 'configparams force-mem-access 1' command is executed.
19:13:14 INFO  : Context for 'APU' is selected.
19:13:14 INFO  : 'ps7_init' command is executed.
19:13:14 INFO  : 'ps7_post_config' command is executed.
19:13:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:15 INFO  : The application 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:13:15 INFO  : 'configparams force-mem-access 0' command is executed.
19:13:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

19:13:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:15 INFO  : 'con' command is executed.
19:13:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:13:15 INFO  : Disconnected from the channel tcfchan#4.
19:13:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:13:35 INFO  : 'jtag frequency' command is executed.
19:13:35 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:13:35 INFO  : Context for 'APU' is selected.
19:13:35 INFO  : System reset is completed.
19:13:38 INFO  : 'after 3000' command is executed.
19:13:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:13:41 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
19:13:41 INFO  : Context for 'APU' is selected.
19:13:44 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
19:13:44 INFO  : 'configparams force-mem-access 1' command is executed.
19:13:44 INFO  : Context for 'APU' is selected.
19:13:45 INFO  : 'ps7_init' command is executed.
19:13:45 INFO  : 'ps7_post_config' command is executed.
19:13:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:45 INFO  : The application 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:13:45 INFO  : 'configparams force-mem-access 0' command is executed.
19:13:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

19:13:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:45 INFO  : 'con' command is executed.
19:13:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:13:45 INFO  : Disconnected from the channel tcfchan#5.
19:25:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:25:11 INFO  : 'jtag frequency' command is executed.
19:25:11 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:25:11 INFO  : Context for 'APU' is selected.
19:25:11 INFO  : System reset is completed.
19:25:14 INFO  : 'after 3000' command is executed.
19:25:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:25:17 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
19:25:17 INFO  : Context for 'APU' is selected.
19:25:21 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
19:25:21 INFO  : 'configparams force-mem-access 1' command is executed.
19:25:21 INFO  : Context for 'APU' is selected.
19:25:22 INFO  : 'ps7_init' command is executed.
19:25:22 INFO  : 'ps7_post_config' command is executed.
19:25:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:22 INFO  : The application 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:25:22 INFO  : 'configparams force-mem-access 0' command is executed.
19:25:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

19:25:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:22 INFO  : 'con' command is executed.
19:25:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:25:22 INFO  : Disconnected from the channel tcfchan#6.
19:34:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:34:30 INFO  : 'jtag frequency' command is executed.
19:34:30 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:34:30 INFO  : Context for 'APU' is selected.
19:34:30 INFO  : System reset is completed.
19:34:33 INFO  : 'after 3000' command is executed.
19:34:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:34:35 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
19:34:35 INFO  : Context for 'APU' is selected.
19:34:39 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
19:34:39 INFO  : 'configparams force-mem-access 1' command is executed.
19:34:40 INFO  : Context for 'APU' is selected.
19:34:40 INFO  : 'ps7_init' command is executed.
19:34:40 INFO  : 'ps7_post_config' command is executed.
19:34:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:41 INFO  : The application 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:34:41 INFO  : 'configparams force-mem-access 0' command is executed.
19:34:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

19:34:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:41 INFO  : 'con' command is executed.
19:34:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:34:41 INFO  : Disconnected from the channel tcfchan#7.
19:39:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:39:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:39:31 INFO  : 'jtag frequency' command is executed.
19:39:31 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:39:31 INFO  : Context for 'APU' is selected.
19:39:31 INFO  : System reset is completed.
19:39:34 INFO  : 'after 3000' command is executed.
19:39:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:39:37 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
19:39:37 INFO  : Context for 'APU' is selected.
19:39:40 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
19:39:40 INFO  : 'configparams force-mem-access 1' command is executed.
19:39:40 INFO  : Context for 'APU' is selected.
19:39:41 INFO  : 'ps7_init' command is executed.
19:39:41 INFO  : 'ps7_post_config' command is executed.
19:39:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:41 INFO  : The application 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:39:41 INFO  : 'configparams force-mem-access 0' command is executed.
19:39:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

19:39:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:42 INFO  : 'con' command is executed.
19:39:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:39:42 INFO  : Disconnected from the channel tcfchan#8.
19:41:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:41:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:41:09 INFO  : 'jtag frequency' command is executed.
19:41:09 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:41:09 INFO  : Context for 'APU' is selected.
19:41:09 INFO  : System reset is completed.
19:41:12 INFO  : 'after 3000' command is executed.
19:41:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:41:15 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
19:41:15 INFO  : Context for 'APU' is selected.
19:41:20 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
19:41:20 INFO  : 'configparams force-mem-access 1' command is executed.
19:41:20 INFO  : Context for 'APU' is selected.
19:41:21 INFO  : 'ps7_init' command is executed.
19:41:21 INFO  : 'ps7_post_config' command is executed.
19:41:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:21 INFO  : The application 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:41:21 INFO  : 'configparams force-mem-access 0' command is executed.
19:41:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

19:41:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:22 INFO  : 'con' command is executed.
19:41:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:41:22 INFO  : Disconnected from the channel tcfchan#9.
21:28:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:28:02 INFO  : 'jtag frequency' command is executed.
21:28:02 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:28:02 INFO  : Context for 'APU' is selected.
21:28:02 INFO  : System reset is completed.
21:28:05 INFO  : 'after 3000' command is executed.
21:28:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:28:08 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
21:28:08 INFO  : Context for 'APU' is selected.
21:28:12 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
21:28:12 INFO  : 'configparams force-mem-access 1' command is executed.
21:28:13 INFO  : Context for 'APU' is selected.
21:28:13 INFO  : 'ps7_init' command is executed.
21:28:13 INFO  : 'ps7_post_config' command is executed.
21:28:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:14 INFO  : The application 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:28:14 INFO  : 'configparams force-mem-access 0' command is executed.
21:28:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

21:28:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:14 INFO  : 'con' command is executed.
21:28:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:28:14 INFO  : Disconnected from the channel tcfchan#10.
21:37:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:37:24 INFO  : 'jtag frequency' command is executed.
21:37:24 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:37:24 INFO  : Context for 'APU' is selected.
21:37:24 INFO  : System reset is completed.
21:37:27 INFO  : 'after 3000' command is executed.
21:37:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:37:30 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
21:37:30 INFO  : Context for 'APU' is selected.
21:37:33 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
21:37:33 INFO  : 'configparams force-mem-access 1' command is executed.
21:37:33 INFO  : Context for 'APU' is selected.
21:37:34 INFO  : 'ps7_init' command is executed.
21:37:34 INFO  : 'ps7_post_config' command is executed.
21:37:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:34 INFO  : The application 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:37:34 INFO  : 'configparams force-mem-access 0' command is executed.
21:37:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

21:37:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:34 INFO  : 'con' command is executed.
21:37:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:37:35 INFO  : Disconnected from the channel tcfchan#11.
21:38:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:38:13 INFO  : 'jtag frequency' command is executed.
21:38:13 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:38:13 INFO  : Context for 'APU' is selected.
21:38:13 INFO  : System reset is completed.
21:38:16 INFO  : 'after 3000' command is executed.
21:38:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:38:19 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
21:38:19 INFO  : Context for 'APU' is selected.
21:38:23 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
21:38:23 INFO  : 'configparams force-mem-access 1' command is executed.
21:38:23 INFO  : Context for 'APU' is selected.
21:38:23 INFO  : 'ps7_init' command is executed.
21:38:23 INFO  : 'ps7_post_config' command is executed.
21:38:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:24 INFO  : The application 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:38:24 INFO  : 'configparams force-mem-access 0' command is executed.
21:38:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

21:38:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:24 INFO  : 'con' command is executed.
21:38:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:38:24 INFO  : Disconnected from the channel tcfchan#12.
22:00:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:00:06 INFO  : 'jtag frequency' command is executed.
22:00:06 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:00:06 INFO  : Context for 'APU' is selected.
22:00:06 INFO  : System reset is completed.
22:00:09 INFO  : 'after 3000' command is executed.
22:00:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:00:12 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
22:00:12 INFO  : Context for 'APU' is selected.
22:00:15 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
22:00:15 INFO  : 'configparams force-mem-access 1' command is executed.
22:00:15 INFO  : Context for 'APU' is selected.
22:00:16 INFO  : 'ps7_init' command is executed.
22:00:16 INFO  : 'ps7_post_config' command is executed.
22:00:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:16 INFO  : The application 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:00:16 INFO  : 'configparams force-mem-access 0' command is executed.
22:00:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

22:00:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:17 INFO  : 'con' command is executed.
22:00:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:00:17 INFO  : Disconnected from the channel tcfchan#13.
22:02:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:02:54 INFO  : 'jtag frequency' command is executed.
22:02:54 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:02:54 INFO  : Context for 'APU' is selected.
22:02:54 INFO  : System reset is completed.
22:02:57 INFO  : 'after 3000' command is executed.
22:02:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:02:59 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
22:02:59 INFO  : Context for 'APU' is selected.
22:03:03 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
22:03:03 INFO  : 'configparams force-mem-access 1' command is executed.
22:03:03 INFO  : Context for 'APU' is selected.
22:03:03 INFO  : 'ps7_init' command is executed.
22:03:03 INFO  : 'ps7_post_config' command is executed.
22:03:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:04 INFO  : The application 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:03:04 INFO  : 'configparams force-mem-access 0' command is executed.
22:03:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

22:03:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:04 INFO  : 'con' command is executed.
22:03:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:03:04 INFO  : Disconnected from the channel tcfchan#14.
23:47:15 INFO  : Registering command handlers for SDK TCF services
23:47:17 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\user\Documents\GitHub\FPGA_Design\Lab06\lab6\lab6.sdk\temp_xsdb_launch_script.tcl
23:47:23 INFO  : XSCT server has started successfully.
23:47:23 INFO  : Processing command line option -hwspec C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper.hdf.
23:47:23 INFO  : Checking for hwspec changes in the project hw6_wrapper_hw_platform_0.
23:47:23 INFO  : Successfully done setting XSCT server connection channel  
23:47:29 INFO  : Successfully done setting SDK workspace  
23:49:17 INFO  : Registering command handlers for SDK TCF services
23:49:18 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\user\Documents\GitHub\FPGA_Design\Lab06\lab6\lab6.sdk\temp_xsdb_launch_script.tcl
23:49:22 INFO  : XSCT server has started successfully.
23:49:23 INFO  : Processing command line option -hwspec C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper.hdf.
23:49:23 INFO  : Successfully done setting XSCT server connection channel  
23:49:23 INFO  : Checking for hwspec changes in the project hw6_wrapper_hw_platform_0.
23:49:23 INFO  : Successfully done setting SDK workspace  
23:50:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:50:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:50:16 INFO  : 'jtag frequency' command is executed.
23:50:16 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:50:16 INFO  : Context for 'APU' is selected.
23:50:16 INFO  : System reset is completed.
23:50:19 INFO  : 'after 3000' command is executed.
23:50:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:50:22 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
23:50:22 INFO  : Context for 'APU' is selected.
23:50:22 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
23:50:22 INFO  : 'configparams force-mem-access 1' command is executed.
23:50:22 INFO  : Context for 'APU' is selected.
23:50:23 INFO  : 'ps7_init' command is executed.
23:50:23 INFO  : 'ps7_post_config' command is executed.
23:50:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:23 INFO  : The application 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:50:23 INFO  : 'configparams force-mem-access 0' command is executed.
23:50:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

23:50:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:23 INFO  : 'con' command is executed.
23:50:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:50:23 INFO  : Disconnected from the channel tcfchan#1.
23:57:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:57:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:57:32 INFO  : 'jtag frequency' command is executed.
23:57:32 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:57:32 INFO  : Context for 'APU' is selected.
23:57:32 INFO  : System reset is completed.
23:57:35 INFO  : 'after 3000' command is executed.
23:57:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:57:38 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
23:57:38 INFO  : Context for 'APU' is selected.
23:57:41 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
23:57:41 INFO  : 'configparams force-mem-access 1' command is executed.
23:57:41 INFO  : Context for 'APU' is selected.
23:57:42 INFO  : 'ps7_init' command is executed.
23:57:42 INFO  : 'ps7_post_config' command is executed.
23:57:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:42 INFO  : The application 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:57:42 INFO  : 'configparams force-mem-access 0' command is executed.
23:57:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

23:57:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:42 INFO  : 'con' command is executed.
23:57:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:57:42 INFO  : Disconnected from the channel tcfchan#2.
00:06:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:06:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:06:19 INFO  : 'jtag frequency' command is executed.
00:06:19 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:06:19 INFO  : Context for 'APU' is selected.
00:06:19 INFO  : System reset is completed.
00:06:22 INFO  : 'after 3000' command is executed.
00:06:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:06:25 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
00:06:25 INFO  : Context for 'APU' is selected.
00:06:28 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
00:06:28 INFO  : 'configparams force-mem-access 1' command is executed.
00:06:28 INFO  : Context for 'APU' is selected.
00:06:29 INFO  : 'ps7_init' command is executed.
00:06:29 INFO  : 'ps7_post_config' command is executed.
00:06:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:29 INFO  : The application 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:06:29 INFO  : 'configparams force-mem-access 0' command is executed.
00:06:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

00:06:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:30 INFO  : 'con' command is executed.
00:06:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:06:30 INFO  : Disconnected from the channel tcfchan#3.
00:13:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:13:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:13:39 INFO  : 'jtag frequency' command is executed.
00:13:39 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:13:40 INFO  : Context for 'APU' is selected.
00:13:40 INFO  : System reset is completed.
00:13:43 INFO  : 'after 3000' command is executed.
00:13:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:13:45 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
00:13:45 INFO  : Context for 'APU' is selected.
00:13:49 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
00:13:49 INFO  : 'configparams force-mem-access 1' command is executed.
00:13:49 INFO  : Context for 'APU' is selected.
00:13:50 INFO  : 'ps7_init' command is executed.
00:13:50 INFO  : 'ps7_post_config' command is executed.
00:13:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:50 INFO  : The application 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:13:50 INFO  : 'configparams force-mem-access 0' command is executed.
00:13:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

00:13:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:50 INFO  : 'con' command is executed.
00:13:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:13:50 INFO  : Disconnected from the channel tcfchan#4.
00:14:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:14:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:14:55 INFO  : 'jtag frequency' command is executed.
00:14:55 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:14:55 INFO  : Context for 'APU' is selected.
00:14:55 INFO  : System reset is completed.
00:14:58 INFO  : 'after 3000' command is executed.
00:14:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:15:01 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
00:15:01 INFO  : Context for 'APU' is selected.
00:15:04 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
00:15:04 INFO  : 'configparams force-mem-access 1' command is executed.
00:15:04 INFO  : Context for 'APU' is selected.
00:15:05 INFO  : 'ps7_init' command is executed.
00:15:05 INFO  : 'ps7_post_config' command is executed.
00:15:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:05 INFO  : The application 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:15:05 INFO  : 'configparams force-mem-access 0' command is executed.
00:15:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

00:15:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:05 INFO  : 'con' command is executed.
00:15:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:15:05 INFO  : Disconnected from the channel tcfchan#5.
00:24:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:24:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:24:01 INFO  : 'jtag frequency' command is executed.
00:24:01 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:24:01 INFO  : Context for 'APU' is selected.
00:24:01 INFO  : System reset is completed.
00:24:04 INFO  : 'after 3000' command is executed.
00:24:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:24:06 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
00:24:06 INFO  : Context for 'APU' is selected.
00:24:09 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
00:24:09 INFO  : 'configparams force-mem-access 1' command is executed.
00:24:09 INFO  : Context for 'APU' is selected.
00:24:10 INFO  : 'ps7_init' command is executed.
00:24:10 INFO  : 'ps7_post_config' command is executed.
00:24:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:11 INFO  : The application 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:24:11 INFO  : 'configparams force-mem-access 0' command is executed.
00:24:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

00:24:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:11 INFO  : 'con' command is executed.
00:24:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:24:11 INFO  : Disconnected from the channel tcfchan#6.
00:25:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:25:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:25:59 INFO  : 'jtag frequency' command is executed.
00:25:59 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:26:00 INFO  : Context for 'APU' is selected.
00:26:00 INFO  : System reset is completed.
00:26:03 INFO  : 'after 3000' command is executed.
00:26:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:26:05 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
00:26:05 INFO  : Context for 'APU' is selected.
00:26:08 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
00:26:08 INFO  : 'configparams force-mem-access 1' command is executed.
00:26:08 INFO  : Context for 'APU' is selected.
00:26:09 INFO  : 'ps7_init' command is executed.
00:26:09 INFO  : 'ps7_post_config' command is executed.
00:26:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:10 INFO  : The application 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:26:10 INFO  : 'configparams force-mem-access 0' command is executed.
00:26:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

00:26:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:10 INFO  : 'con' command is executed.
00:26:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:26:10 INFO  : Disconnected from the channel tcfchan#7.
00:29:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:29:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:29:22 INFO  : 'jtag frequency' command is executed.
00:29:22 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:29:22 INFO  : Context for 'APU' is selected.
00:29:22 INFO  : System reset is completed.
00:29:25 INFO  : 'after 3000' command is executed.
00:29:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:29:27 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
00:29:27 INFO  : Context for 'APU' is selected.
00:29:31 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
00:29:31 INFO  : 'configparams force-mem-access 1' command is executed.
00:29:31 INFO  : Context for 'APU' is selected.
00:29:31 INFO  : 'ps7_init' command is executed.
00:29:31 INFO  : 'ps7_post_config' command is executed.
00:29:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:32 INFO  : The application 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:29:32 INFO  : 'configparams force-mem-access 0' command is executed.
00:29:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

00:29:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:32 INFO  : 'con' command is executed.
00:29:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:29:32 INFO  : Disconnected from the channel tcfchan#8.
00:30:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:30:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:30:23 INFO  : 'jtag frequency' command is executed.
00:30:23 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:30:23 INFO  : Context for 'APU' is selected.
00:30:24 INFO  : System reset is completed.
00:30:27 INFO  : 'after 3000' command is executed.
00:30:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:30:29 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
00:30:29 INFO  : Context for 'APU' is selected.
00:30:33 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
00:30:33 INFO  : 'configparams force-mem-access 1' command is executed.
00:30:33 INFO  : Context for 'APU' is selected.
00:30:33 INFO  : 'ps7_init' command is executed.
00:30:33 INFO  : 'ps7_post_config' command is executed.
00:30:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:34 INFO  : The application 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:30:34 INFO  : 'configparams force-mem-access 0' command is executed.
00:30:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

00:30:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:34 INFO  : 'con' command is executed.
00:30:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:30:34 INFO  : Disconnected from the channel tcfchan#9.
00:43:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:43:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:43:43 INFO  : 'jtag frequency' command is executed.
00:43:43 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:43:43 INFO  : Context for 'APU' is selected.
00:43:43 INFO  : System reset is completed.
00:43:46 INFO  : 'after 3000' command is executed.
00:43:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:43:48 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
00:43:49 INFO  : Context for 'APU' is selected.
00:43:52 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
00:43:52 INFO  : 'configparams force-mem-access 1' command is executed.
00:43:52 INFO  : Context for 'APU' is selected.
00:43:52 INFO  : 'ps7_init' command is executed.
00:43:52 INFO  : 'ps7_post_config' command is executed.
00:43:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:53 INFO  : The application 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:43:53 INFO  : 'configparams force-mem-access 0' command is executed.
00:43:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

00:43:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:53 INFO  : 'con' command is executed.
00:43:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:43:53 INFO  : Disconnected from the channel tcfchan#10.
00:46:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:46:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:46:54 INFO  : 'jtag frequency' command is executed.
00:46:54 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:46:54 INFO  : Context for 'APU' is selected.
00:46:54 INFO  : System reset is completed.
00:46:57 INFO  : 'after 3000' command is executed.
00:46:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:47:00 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
00:47:00 INFO  : Context for 'APU' is selected.
00:47:03 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
00:47:03 INFO  : 'configparams force-mem-access 1' command is executed.
00:47:03 INFO  : Context for 'APU' is selected.
00:47:04 INFO  : 'ps7_init' command is executed.
00:47:04 INFO  : 'ps7_post_config' command is executed.
00:47:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:47:04 INFO  : The application 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:47:04 INFO  : 'configparams force-mem-access 0' command is executed.
00:47:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

00:47:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:47:04 INFO  : 'con' command is executed.
00:47:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:47:04 INFO  : Disconnected from the channel tcfchan#11.
00:49:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:49:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:49:06 INFO  : 'jtag frequency' command is executed.
00:49:06 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:49:07 INFO  : Context for 'APU' is selected.
00:49:07 INFO  : System reset is completed.
00:49:10 INFO  : 'after 3000' command is executed.
00:49:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:49:12 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
00:49:12 INFO  : Context for 'APU' is selected.
00:49:16 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
00:49:16 INFO  : 'configparams force-mem-access 1' command is executed.
00:49:16 INFO  : Context for 'APU' is selected.
00:49:16 INFO  : 'ps7_init' command is executed.
00:49:17 INFO  : 'ps7_post_config' command is executed.
00:49:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:49:17 INFO  : The application 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:49:17 INFO  : 'configparams force-mem-access 0' command is executed.
00:49:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

00:49:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:49:17 INFO  : 'con' command is executed.
00:49:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:49:17 INFO  : Disconnected from the channel tcfchan#12.
00:54:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:54:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:54:58 INFO  : 'jtag frequency' command is executed.
00:54:58 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:54:58 INFO  : Context for 'APU' is selected.
00:54:58 INFO  : System reset is completed.
00:55:01 INFO  : 'after 3000' command is executed.
00:55:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:55:04 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
00:55:04 INFO  : Context for 'APU' is selected.
00:55:07 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
00:55:07 INFO  : 'configparams force-mem-access 1' command is executed.
00:55:07 INFO  : Context for 'APU' is selected.
00:55:08 INFO  : 'ps7_init' command is executed.
00:55:08 INFO  : 'ps7_post_config' command is executed.
00:55:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:08 INFO  : The application 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:55:09 INFO  : 'configparams force-mem-access 0' command is executed.
00:55:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

00:55:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:09 INFO  : 'con' command is executed.
00:55:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:55:09 INFO  : Disconnected from the channel tcfchan#13.
00:56:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:56:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:56:43 INFO  : 'jtag frequency' command is executed.
00:56:44 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:56:44 INFO  : Context for 'APU' is selected.
00:56:44 INFO  : System reset is completed.
00:56:47 INFO  : 'after 3000' command is executed.
00:56:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:56:49 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
00:56:49 INFO  : Context for 'APU' is selected.
00:56:53 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
00:56:53 INFO  : 'configparams force-mem-access 1' command is executed.
00:56:53 INFO  : Context for 'APU' is selected.
00:56:54 INFO  : 'ps7_init' command is executed.
00:56:54 INFO  : 'ps7_post_config' command is executed.
00:56:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:56:54 INFO  : The application 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:56:54 INFO  : 'configparams force-mem-access 0' command is executed.
00:56:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

00:56:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:56:54 INFO  : 'con' command is executed.
00:56:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:56:54 INFO  : Disconnected from the channel tcfchan#14.
00:58:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:58:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:58:09 INFO  : 'jtag frequency' command is executed.
00:58:10 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:58:10 INFO  : Context for 'APU' is selected.
00:58:10 INFO  : System reset is completed.
00:58:13 INFO  : 'after 3000' command is executed.
00:58:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:58:15 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
00:58:15 INFO  : Context for 'APU' is selected.
00:58:18 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
00:58:18 INFO  : 'configparams force-mem-access 1' command is executed.
00:58:19 INFO  : Context for 'APU' is selected.
00:58:19 INFO  : 'ps7_init' command is executed.
00:58:19 INFO  : 'ps7_post_config' command is executed.
00:58:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:20 INFO  : The application 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:58:20 INFO  : 'configparams force-mem-access 0' command is executed.
00:58:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

00:58:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:20 INFO  : 'con' command is executed.
00:58:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:58:20 INFO  : Disconnected from the channel tcfchan#15.
00:59:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:59:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:59:41 INFO  : 'jtag frequency' command is executed.
00:59:41 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:59:41 INFO  : Context for 'APU' is selected.
00:59:41 INFO  : System reset is completed.
00:59:44 INFO  : 'after 3000' command is executed.
00:59:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:59:46 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
00:59:46 INFO  : Context for 'APU' is selected.
00:59:50 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
00:59:50 INFO  : 'configparams force-mem-access 1' command is executed.
00:59:50 INFO  : Context for 'APU' is selected.
00:59:50 INFO  : 'ps7_init' command is executed.
00:59:50 INFO  : 'ps7_post_config' command is executed.
00:59:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:59:51 INFO  : The application 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:59:51 INFO  : 'configparams force-mem-access 0' command is executed.
00:59:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

00:59:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:59:51 INFO  : 'con' command is executed.
00:59:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:59:51 INFO  : Disconnected from the channel tcfchan#16.
01:01:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:01:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:01:53 INFO  : 'jtag frequency' command is executed.
01:01:53 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:01:53 INFO  : Context for 'APU' is selected.
01:01:53 INFO  : System reset is completed.
01:01:56 INFO  : 'after 3000' command is executed.
01:01:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:01:58 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
01:01:59 INFO  : Context for 'APU' is selected.
01:02:02 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
01:02:02 INFO  : 'configparams force-mem-access 1' command is executed.
01:02:02 INFO  : Context for 'APU' is selected.
01:02:02 INFO  : 'ps7_init' command is executed.
01:02:02 INFO  : 'ps7_post_config' command is executed.
01:02:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:02:03 INFO  : The application 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:02:03 INFO  : 'configparams force-mem-access 0' command is executed.
01:02:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

01:02:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:02:03 INFO  : 'con' command is executed.
01:02:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:02:03 INFO  : Disconnected from the channel tcfchan#17.
01:05:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:05:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:05:19 INFO  : 'jtag frequency' command is executed.
01:05:19 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:05:20 INFO  : Context for 'APU' is selected.
01:05:20 INFO  : System reset is completed.
01:05:23 INFO  : 'after 3000' command is executed.
01:05:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:05:25 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
01:05:25 INFO  : Context for 'APU' is selected.
01:05:28 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
01:05:28 INFO  : 'configparams force-mem-access 1' command is executed.
01:05:28 INFO  : Context for 'APU' is selected.
01:05:29 INFO  : 'ps7_init' command is executed.
01:05:29 INFO  : 'ps7_post_config' command is executed.
01:05:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:29 INFO  : The application 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:05:29 INFO  : 'configparams force-mem-access 0' command is executed.
01:05:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

01:05:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:30 INFO  : 'con' command is executed.
01:05:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:05:30 INFO  : Disconnected from the channel tcfchan#18.
01:05:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:06:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:06:00 INFO  : 'jtag frequency' command is executed.
01:06:00 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:06:00 INFO  : Context for 'APU' is selected.
01:06:00 INFO  : System reset is completed.
01:06:03 INFO  : 'after 3000' command is executed.
01:06:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:06:05 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
01:06:05 INFO  : Context for 'APU' is selected.
01:06:09 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
01:06:09 INFO  : 'configparams force-mem-access 1' command is executed.
01:06:09 INFO  : Context for 'APU' is selected.
01:06:10 INFO  : 'ps7_init' command is executed.
01:06:10 INFO  : 'ps7_post_config' command is executed.
01:06:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:06:10 INFO  : The application 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:06:10 INFO  : 'configparams force-mem-access 0' command is executed.
01:06:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

01:06:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:06:10 INFO  : 'con' command is executed.
01:06:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:06:10 INFO  : Disconnected from the channel tcfchan#19.
01:08:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:08:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:08:04 INFO  : 'jtag frequency' command is executed.
01:08:04 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:08:04 INFO  : Context for 'APU' is selected.
01:08:04 INFO  : System reset is completed.
01:08:07 INFO  : 'after 3000' command is executed.
01:08:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:08:10 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
01:08:10 INFO  : Context for 'APU' is selected.
01:08:13 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
01:08:13 INFO  : 'configparams force-mem-access 1' command is executed.
01:08:13 INFO  : Context for 'APU' is selected.
01:08:14 INFO  : 'ps7_init' command is executed.
01:08:14 INFO  : 'ps7_post_config' command is executed.
01:08:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:08:14 INFO  : The application 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:08:14 INFO  : 'configparams force-mem-access 0' command is executed.
01:08:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

01:08:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:08:15 INFO  : 'con' command is executed.
01:08:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:08:15 INFO  : Disconnected from the channel tcfchan#20.
01:12:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:12:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:12:12 INFO  : 'jtag frequency' command is executed.
01:12:12 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:12:12 INFO  : Context for 'APU' is selected.
01:12:12 INFO  : System reset is completed.
01:12:15 INFO  : 'after 3000' command is executed.
01:12:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:12:17 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
01:12:18 INFO  : Context for 'APU' is selected.
01:12:21 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
01:12:21 INFO  : 'configparams force-mem-access 1' command is executed.
01:12:21 INFO  : Context for 'APU' is selected.
01:12:21 INFO  : 'ps7_init' command is executed.
01:12:21 INFO  : 'ps7_post_config' command is executed.
01:12:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:22 INFO  : The application 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:12:22 INFO  : 'configparams force-mem-access 0' command is executed.
01:12:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

01:12:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:22 INFO  : 'con' command is executed.
01:12:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:12:22 INFO  : Disconnected from the channel tcfchan#21.
01:14:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:14:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:14:01 INFO  : 'jtag frequency' command is executed.
01:14:01 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:14:01 INFO  : Context for 'APU' is selected.
01:14:01 INFO  : System reset is completed.
01:14:04 INFO  : 'after 3000' command is executed.
01:14:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:14:07 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
01:14:07 INFO  : Context for 'APU' is selected.
01:14:10 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
01:14:10 INFO  : 'configparams force-mem-access 1' command is executed.
01:14:10 INFO  : Context for 'APU' is selected.
01:14:11 INFO  : 'ps7_init' command is executed.
01:14:11 INFO  : 'ps7_post_config' command is executed.
01:14:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:14:11 INFO  : The application 'C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:14:11 INFO  : 'configparams force-mem-access 0' command is executed.
01:14:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

01:14:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:14:11 INFO  : 'con' command is executed.
01:14:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:14:11 INFO  : Disconnected from the channel tcfchan#22.
01:22:17 INFO  : Registering command handlers for SDK TCF services
01:22:18 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\user\Documents\GitHub\F84051053\Lab6\lab6\lab6.sdk\temp_xsdb_launch_script.tcl
01:22:22 INFO  : XSCT server has started successfully.
01:22:23 INFO  : Processing command line option -hwspec C:/Users/user/Documents/GitHub/F84051053/Lab6/lab6/lab6.sdk/hw6_wrapper.hdf.
01:22:23 INFO  : Successfully done setting XSCT server connection channel  
01:22:23 INFO  : Successfully done setting SDK workspace  
01:23:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:23:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:23:24 INFO  : 'jtag frequency' command is executed.
01:23:24 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/F84051053/Lab6/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:23:24 INFO  : Context for 'APU' is selected.
01:23:25 INFO  : System reset is completed.
01:23:28 INFO  : 'after 3000' command is executed.
01:23:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:23:31 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/F84051053/Lab6/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
01:23:32 INFO  : Context for 'APU' is selected.
01:23:32 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/F84051053/Lab6/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
01:23:32 INFO  : 'configparams force-mem-access 1' command is executed.
01:23:32 INFO  : Context for 'APU' is selected.
01:23:33 INFO  : 'ps7_init' command is executed.
01:23:33 INFO  : 'ps7_post_config' command is executed.
01:23:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:23:33 INFO  : The application 'C:/Users/user/Documents/GitHub/F84051053/Lab6/lab6/lab6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:23:33 INFO  : 'configparams force-mem-access 0' command is executed.
01:23:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/F84051053/Lab6/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/F84051053/Lab6/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/F84051053/Lab6/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/F84051053/Lab6/lab6/lab6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

01:23:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:23:33 INFO  : 'con' command is executed.
01:23:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:23:33 INFO  : Disconnected from the channel tcfchan#1.
01:28:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:28:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:28:55 INFO  : 'jtag frequency' command is executed.
01:28:55 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/F84051053/Lab6/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:28:55 INFO  : Context for 'APU' is selected.
01:28:56 INFO  : System reset is completed.
01:28:59 INFO  : 'after 3000' command is executed.
01:28:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:29:01 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/F84051053/Lab6/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
01:29:01 INFO  : Context for 'APU' is selected.
01:29:05 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/F84051053/Lab6/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
01:29:05 INFO  : 'configparams force-mem-access 1' command is executed.
01:29:05 INFO  : Context for 'APU' is selected.
01:29:05 INFO  : 'ps7_init' command is executed.
01:29:05 INFO  : 'ps7_post_config' command is executed.
01:29:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:06 INFO  : The application 'C:/Users/user/Documents/GitHub/F84051053/Lab6/lab6/lab6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:29:06 INFO  : 'configparams force-mem-access 0' command is executed.
01:29:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/F84051053/Lab6/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/F84051053/Lab6/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/F84051053/Lab6/lab6/lab6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/F84051053/Lab6/lab6/lab6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

01:29:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:06 INFO  : 'con' command is executed.
01:29:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:29:06 INFO  : Disconnected from the channel tcfchan#2.
