ARM GAS  /tmp/ccuSg3II.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"bsp_rc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.RC_init,"ax",%progbits
  20              		.align	1
  21              		.global	RC_init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	RC_init:
  27              	.LVL0:
  28              	.LFB130:
  29              		.file 1 "Core/Src/bsp_rc.c"
   1:Core/Src/bsp_rc.c **** #include "bsp_rc.h"
   2:Core/Src/bsp_rc.c **** #include "main.h"
   3:Core/Src/bsp_rc.c **** 
   4:Core/Src/bsp_rc.c **** extern UART_HandleTypeDef huart3;
   5:Core/Src/bsp_rc.c **** extern DMA_HandleTypeDef hdma_usart3_rx;
   6:Core/Src/bsp_rc.c **** 
   7:Core/Src/bsp_rc.c **** void RC_init(uint8_t *rx1_buf, uint8_t *rx2_buf, uint16_t dma_buf_num)
   8:Core/Src/bsp_rc.c **** {
  30              		.loc 1 8 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35              		.loc 1 8 1 is_stmt 0 view .LVU1
  36 0000 10B4     		push	{r4}
  37              	.LCFI0:
  38              		.cfi_def_cfa_offset 4
  39              		.cfi_offset 4, -4
   9:Core/Src/bsp_rc.c ****     //enable the DMA transfer for the receiver request
  10:Core/Src/bsp_rc.c ****     SET_BIT(huart3.Instance->CR3, USART_CR3_DMAR);
  40              		.loc 1 10 5 is_stmt 1 view .LVU2
  41 0002 164B     		ldr	r3, .L5
  42 0004 1B68     		ldr	r3, [r3]
  43 0006 5C69     		ldr	r4, [r3, #20]
  44 0008 44F04004 		orr	r4, r4, #64
  45 000c 5C61     		str	r4, [r3, #20]
  11:Core/Src/bsp_rc.c **** 
  12:Core/Src/bsp_rc.c ****     //enalbe idle interrupt
  13:Core/Src/bsp_rc.c ****     __HAL_UART_ENABLE_IT(&huart3, UART_IT_IDLE);
ARM GAS  /tmp/ccuSg3II.s 			page 2


  46              		.loc 1 13 5 view .LVU3
  47 000e DC68     		ldr	r4, [r3, #12]
  48 0010 44F01004 		orr	r4, r4, #16
  49 0014 DC60     		str	r4, [r3, #12]
  14:Core/Src/bsp_rc.c **** 
  15:Core/Src/bsp_rc.c ****     //disable DMA
  16:Core/Src/bsp_rc.c ****     __HAL_DMA_DISABLE(&hdma_usart3_rx);
  50              		.loc 1 16 5 view .LVU4
  51 0016 124B     		ldr	r3, .L5+4
  52 0018 1C68     		ldr	r4, [r3]
  53 001a 2368     		ldr	r3, [r4]
  54 001c 23F00103 		bic	r3, r3, #1
  55 0020 2360     		str	r3, [r4]
  17:Core/Src/bsp_rc.c ****     while(hdma_usart3_rx.Instance->CR & DMA_SxCR_EN)
  56              		.loc 1 17 5 view .LVU5
  57              		.loc 1 17 10 is_stmt 0 view .LVU6
  58 0022 03E0     		b	.L2
  59              	.L3:
  18:Core/Src/bsp_rc.c ****     {
  19:Core/Src/bsp_rc.c ****         __HAL_DMA_DISABLE(&hdma_usart3_rx);
  60              		.loc 1 19 9 is_stmt 1 view .LVU7
  61 0024 1C68     		ldr	r4, [r3]
  62 0026 24F00104 		bic	r4, r4, #1
  63 002a 1C60     		str	r4, [r3]
  64              	.L2:
  17:Core/Src/bsp_rc.c ****     while(hdma_usart3_rx.Instance->CR & DMA_SxCR_EN)
  65              		.loc 1 17 10 view .LVU8
  17:Core/Src/bsp_rc.c ****     while(hdma_usart3_rx.Instance->CR & DMA_SxCR_EN)
  66              		.loc 1 17 25 is_stmt 0 view .LVU9
  67 002c 0C4B     		ldr	r3, .L5+4
  68 002e 1B68     		ldr	r3, [r3]
  17:Core/Src/bsp_rc.c ****     while(hdma_usart3_rx.Instance->CR & DMA_SxCR_EN)
  69              		.loc 1 17 34 view .LVU10
  70 0030 1C68     		ldr	r4, [r3]
  17:Core/Src/bsp_rc.c ****     while(hdma_usart3_rx.Instance->CR & DMA_SxCR_EN)
  71              		.loc 1 17 10 view .LVU11
  72 0032 14F0010F 		tst	r4, #1
  73 0036 F5D1     		bne	.L3
  20:Core/Src/bsp_rc.c ****     }
  21:Core/Src/bsp_rc.c **** 
  22:Core/Src/bsp_rc.c ****     hdma_usart3_rx.Instance->PAR = (uint32_t) & (USART3->DR);
  74              		.loc 1 22 5 is_stmt 1 view .LVU12
  75              		.loc 1 22 34 is_stmt 0 view .LVU13
  76 0038 0A4C     		ldr	r4, .L5+8
  77 003a 9C60     		str	r4, [r3, #8]
  23:Core/Src/bsp_rc.c ****     //memory buffer 1
  24:Core/Src/bsp_rc.c ****     hdma_usart3_rx.Instance->M0AR = (uint32_t)(rx1_buf);
  78              		.loc 1 24 5 is_stmt 1 view .LVU14
  79              		.loc 1 24 35 is_stmt 0 view .LVU15
  80 003c D860     		str	r0, [r3, #12]
  25:Core/Src/bsp_rc.c ****     //memory buffer 2
  26:Core/Src/bsp_rc.c ****     hdma_usart3_rx.Instance->M1AR = (uint32_t)(rx2_buf);
  81              		.loc 1 26 5 is_stmt 1 view .LVU16
  82              		.loc 1 26 35 is_stmt 0 view .LVU17
  83 003e 1961     		str	r1, [r3, #16]
  27:Core/Src/bsp_rc.c ****     //data length
  28:Core/Src/bsp_rc.c ****     hdma_usart3_rx.Instance->NDTR = dma_buf_num;
ARM GAS  /tmp/ccuSg3II.s 			page 3


  84              		.loc 1 28 5 is_stmt 1 view .LVU18
  85              		.loc 1 28 35 is_stmt 0 view .LVU19
  86 0040 5A60     		str	r2, [r3, #4]
  29:Core/Src/bsp_rc.c ****     //enable double memory buffer
  30:Core/Src/bsp_rc.c ****     SET_BIT(hdma_usart3_rx.Instance->CR, DMA_SxCR_DBM);
  87              		.loc 1 30 5 is_stmt 1 view .LVU20
  88 0042 1A68     		ldr	r2, [r3]
  89              	.LVL1:
  90              		.loc 1 30 5 is_stmt 0 view .LVU21
  91 0044 42F48022 		orr	r2, r2, #262144
  92 0048 1A60     		str	r2, [r3]
  31:Core/Src/bsp_rc.c **** 
  32:Core/Src/bsp_rc.c ****     //enable DMA
  33:Core/Src/bsp_rc.c ****     __HAL_DMA_ENABLE(&hdma_usart3_rx);
  93              		.loc 1 33 5 is_stmt 1 view .LVU22
  94 004a 054B     		ldr	r3, .L5+4
  95 004c 1A68     		ldr	r2, [r3]
  96 004e 1368     		ldr	r3, [r2]
  97 0050 43F00103 		orr	r3, r3, #1
  98 0054 1360     		str	r3, [r2]
  34:Core/Src/bsp_rc.c **** 
  35:Core/Src/bsp_rc.c **** }
  99              		.loc 1 35 1 is_stmt 0 view .LVU23
 100 0056 5DF8044B 		ldr	r4, [sp], #4
 101              	.LCFI1:
 102              		.cfi_restore 4
 103              		.cfi_def_cfa_offset 0
 104 005a 7047     		bx	lr
 105              	.L6:
 106              		.align	2
 107              	.L5:
 108 005c 00000000 		.word	huart3
 109 0060 00000000 		.word	hdma_usart3_rx
 110 0064 04480040 		.word	1073760260
 111              		.cfi_endproc
 112              	.LFE130:
 114              		.text
 115              	.Letext0:
 116              		.file 2 "/home/tianbot/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types
 117              		.file 3 "/home/tianbot/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 118              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 119              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 120              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 121              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
ARM GAS  /tmp/ccuSg3II.s 			page 4


DEFINED SYMBOLS
                            *ABS*:0000000000000000 bsp_rc.c
     /tmp/ccuSg3II.s:20     .text.RC_init:0000000000000000 $t
     /tmp/ccuSg3II.s:26     .text.RC_init:0000000000000000 RC_init
     /tmp/ccuSg3II.s:108    .text.RC_init:000000000000005c $d

UNDEFINED SYMBOLS
huart3
hdma_usart3_rx
