$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 & clock $end
  $var wire 1 ' reset $end
  $var wire 1 ( io_start $end
  $var wire 8 ) io_x [7:0] $end
  $var wire 8 * io_y [7:0] $end
  $var wire 16 + io_z [15:0] $end
  $var wire 1 , io_busy $end
  $scope module Booth $end
   $var wire 1 & clock $end
   $var wire 1 ' reset $end
   $var wire 1 ( io_start $end
   $var wire 8 ) io_x [7:0] $end
   $var wire 8 * io_y [7:0] $end
   $var wire 16 + io_z [15:0] $end
   $var wire 1 , io_busy $end
   $var wire 1 # state $end
   $var wire 1 $ busy $end
   $var wire 3 % cnt_value [2:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
b000 %
1&
1'
0(
b00000000 )
b00000000 *
b0000000000000000 +
0,
#10
0&
#20
1&
#30
0&
#40
1&
#45
0'
b00111001 )
b00011001 *
#50
0&
#55
1#
1$
1&
1(
b1110001110000000 +
1,
#60
0&
#65
b001 %
1&
0(
b0000111001000000 +
#70
0&
#75
b010 %
1&
b0000011100100000 +
#80
0&
#85
b011 %
1&
b1110011100010000 +
#90
0&
#95
b100 %
1&
b1111001110001000 +
#100
0&
#105
b101 %
1&
b0001011001000100 +
#110
0&
#115
b110 %
1&
b0000101100100010 +
#120
0&
#125
b111 %
1&
b0000010110010001 +
#130
0&
#135
0#
0$
b000 %
1&
0,
#140
0&
#145
1&
#150
0&
#155
1&
#160
0&
#165
1&
#170
0&
#175
1&
#180
0&
#185
1&
#190
0&
#195
1&
#200
0&
#205
1&
#210
0&
#215
1&
#220
0&
#225
1&
#230
0&
#235
1&
#240
0&
#245
1&
#250
0&
#255
1&
#260
0&
#265
1&
#270
0&
#275
1&
#280
0&
#285
1&
#290
0&
#295
1&
#300
0&
#305
1&
#310
0&
#315
1&
#320
0&
#325
1&
#330
0&
#335
1&
#340
0&
#345
1&
#350
0&
#355
1&
#360
0&
#365
1&
#370
0&
#375
1&
#380
0&
#385
1&
#390
0&
#395
1&
#400
0&
