// Seed: 2071416309
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13["" :-1],
    id_14,
    id_15
);
  output wire id_15;
  inout wire id_14;
  output logic [7:0] id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wor id_2;
  output wire id_1;
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_10 = 32'd80,
    parameter id_3  = 32'd37,
    parameter id_7  = 32'd73
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6[id_7 : id_3],
    _id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14[1'h0 : id_10],
    id_15
);
  inout wire id_15;
  output logic [7:0] id_14;
  module_0 modCall_1 (
      id_12,
      id_2,
      id_2,
      id_11,
      id_5,
      id_4,
      id_4,
      id_9,
      id_13,
      id_13,
      id_1,
      id_11,
      id_14,
      id_15,
      id_12
  );
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire _id_10;
  input wire id_9;
  input wire id_8;
  inout wire _id_7;
  input logic [7:0] id_6;
  output wire id_5;
  input wire id_4;
  output wire _id_3;
  inout wire id_2;
  input wire id_1;
  integer id_16;
  logic id_17, id_18;
endmodule
