Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Fri Dec 06 01:28:57 2019

All signals are completely routed.

WARNING:ParHelpers:361 - There are 5 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   b_down_b_IBUF
   b_left_b_IBUF
   b_right_b_IBUF
   b_up_b_IBUF
   spi_mosi_IBUF


