@line:64    Cycle @2.00: [Fetcher_Impl]	IF: Final Current PC=0x0
@line:78    Cycle @2.00: [Fetcher_Impl]	IF: SRAM Addr=0x0
@line:116   Cycle @2.00: [Fetcher_Impl]	BTB: MISS at PC=0x0, Index=0
@line:145   Cycle @2.00: [Fetcher_Impl]	IF: Next PC=0x4  Next Last PC=0
@line:39    Cycle @3.00: [Decoder]	ID: Fetched Instruction=0x1117 at PC=0x0
@line:5591  Cycle @3.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x2 rs1_used=0x0 rs2_used=0x0
@line:5594  Cycle @3.00: [Decoder]	Forwarding data: imm=0x1000 pc=0x0 rs1_data=0x0 rs2_data=0x0
@line:129   Cycle @3.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=0 rs1_used=0 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=0 wb_rd=0
@line:241   Cycle @3.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @3.00: [Fetcher_Impl]	IF: Final Current PC=0x4
@line:78    Cycle @3.00: [Fetcher_Impl]	IF: SRAM Addr=0x1
@line:116   Cycle @3.00: [Fetcher_Impl]	BTB: MISS at PC=0x4, Index=1
@line:145   Cycle @3.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=4
@line:360   Cycle @3.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x2
@line:39    Cycle @4.00: [Decoder]	ID: Fetched Instruction=0x10113 at PC=0x4
@line:5591  Cycle @4.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x2 rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @4.00: [Decoder]	Forwarding data: imm=0x0 pc=0x4 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @4.00: [Executor]	Input: pc=0x0 rs1_data=0x0 rs2_data=0x0 Imm=0x1000
@line:119   Cycle @4.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x2
@line:229   Cycle @4.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @4.00: [Executor]	EX: RS2 source: No Bypass
@line:378   Cycle @4.00: [Executor]	EX: ALU Op1 source: PC (0x0)
@line:443   Cycle @4.00: [Executor]	EX: ALU Op2 source: IMM (0x1000)
@line:1000  Cycle @4.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @4.00: [Executor]	EX: ALU Result: 0x1000
@line:1238  Cycle @4.00: [Executor]	EX: Bypass Update: 0x1000
@line:1306  Cycle @4.00: [Executor]	EX: Branch Immediate: 0x1000
@line:1310  Cycle @4.00: [Executor]	EX: Branch Target Base: 0x0
@line:1479  Cycle @4.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:129   Cycle @4.00: [DataHazardUnit]	Input Signals: rs1_idx=2 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=2 ex_is_load=0 mem_rd=0 wb_rd=0
@line:241   Cycle @4.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0
@line:64    Cycle @4.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:78    Cycle @4.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:116   Cycle @4.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:145   Cycle @4.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:360   Cycle @4.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x2
@line:39    Cycle @5.00: [Decoder]	ID: Fetched Instruction=0x8000ef at PC=0x8
@line:5591  Cycle @5.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x80 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x1 rs1_used=0x0 rs2_used=0x0
@line:5594  Cycle @5.00: [Decoder]	Forwarding data: imm=0x8 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @5.00: [Executor]	Input: pc=0x4 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @5.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x2
@line:243   Cycle @5.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x1000)
@line:285   Cycle @5.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @5.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @5.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:1000  Cycle @5.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @5.00: [Executor]	EX: ALU Result: 0x1000
@line:1238  Cycle @5.00: [Executor]	EX: Bypass Update: 0x1000
@line:1306  Cycle @5.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @5.00: [Executor]	EX: Branch Target Base: 0x4
@line:1479  Cycle @5.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @5.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @5.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @5.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @5.00: [MEM]	MEM: Bypass <= 0x1000
@line:129   Cycle @5.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=8 rs1_used=0 rs2_used=0 ex_rd=2 ex_is_load=0 mem_rd=2 wb_rd=0
@line:241   Cycle @5.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @5.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @5.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @5.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @5.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:360   Cycle @5.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x80 mem_op=0x1 rd=0x1
@line:39    Cycle @6.00: [Decoder]	ID: Fetched Instruction=0x100073 at PC=0xc
@line:5591  Cycle @6.00: [Decoder]	Control signals: alu_func=0x400 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x0 rs2_used=0x0
@line:5594  Cycle @6.00: [Decoder]	Forwarding data: imm=0x1 pc=0xc rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @6.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x8
@line:119   Cycle @6.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x1
@line:229   Cycle @6.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @6.00: [Executor]	EX: RS2 source: No Bypass
@line:378   Cycle @6.00: [Executor]	EX: ALU Op1 source: PC (0x8)
@line:457   Cycle @6.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:1000  Cycle @6.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @6.00: [Executor]	EX: ALU Result: 0xc
@line:1238  Cycle @6.00: [Executor]	EX: Bypass Update: 0xc
@line:1306  Cycle @6.00: [Executor]	EX: Branch Immediate: 0x8
@line:1310  Cycle @6.00: [Executor]	EX: Branch Target Base: 0x8
@line:1449  Cycle @6.00: [Executor]	EX: Branch Type: JAL
@line:1653  Cycle @6.00: [Executor]	EX: Branch Target: 0x10
@line:1658  Cycle @6.00: [Executor]	EX: Branch Taken: 1
@line:1683  Cycle @6.00: [Executor]	BTB: UPDATE at PC=0x8, Index=2, Target=0x10
@line:55    Cycle @6.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @6.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @6.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @6.00: [MEM]	MEM: Bypass <= 0x1000
@line:30    Cycle @6.00: [WB]	Input: rd=x2 wdata=0x1000
@line:35    Cycle @6.00: [WB]	WB: Write x2 <= 0x1000
@line:129   Cycle @6.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=1 rs1_used=0 rs2_used=0 ex_rd=1 ex_is_load=0 mem_rd=2 wb_rd=2
@line:241   Cycle @6.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @6.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @6.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @6.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @6.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @6.00: [Decoder_Impl]	Output: alu_func=0x400 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:39    Cycle @7.00: [Decoder]	ID: Fetched Instruction=0xfe010113 at PC=0x10
@line:5591  Cycle @7.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x2 rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @7.00: [Decoder]	Forwarding data: imm=0xffffffe0 pc=0x10 rs1_data=0x1000 rs2_data=0x0
@line:74    Cycle @7.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x0 Imm=0x1
@line:85    Cycle @7.00: [Executor]	EX: Flush
@line:119   Cycle @7.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x0 rd=0x0
@line:229   Cycle @7.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @7.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @7.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @7.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1150  Cycle @7.00: [Executor]	EX: ALU Operation: SYS
@line:1235  Cycle @7.00: [Executor]	EX: ALU Result: 0x1
@line:1238  Cycle @7.00: [Executor]	EX: Bypass Update: 0x1
@line:1306  Cycle @7.00: [Executor]	EX: Branch Immediate: 0x1
@line:1310  Cycle @7.00: [Executor]	EX: Branch Target Base: 0xc
@line:1479  Cycle @7.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @7.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @7.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @7.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @7.00: [MEM]	MEM: Bypass <= 0xc
@line:30    Cycle @7.00: [WB]	Input: rd=x2 wdata=0x1000
@line:35    Cycle @7.00: [WB]	WB: Write x2 <= 0x1000
@line:129   Cycle @7.00: [DataHazardUnit]	Input Signals: rs1_idx=2 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=1 wb_rd=2
@line:241   Cycle @7.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:53    Cycle @7.00: [Fetcher_Impl]	IF: Flush to 0x10
@line:64    Cycle @7.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @7.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @7.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @7.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:137   Cycle @7.00: [Decoder_Impl]	ID: Inserting NOP (Stall=0 Flush=1)
@line:360   Cycle @7.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x2
@line:39    Cycle @8.00: [Decoder]	ID: Fetched Instruction=0xfe010113 at PC=0x10
@line:5591  Cycle @8.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x2 rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @8.00: [Decoder]	Forwarding data: imm=0xffffffe0 pc=0x10 rs1_data=0x1000 rs2_data=0x0
@line:74    Cycle @8.00: [Executor]	Input: pc=0x10 rs1_data=0x1000 rs2_data=0x0 Imm=0xffffffe0
@line:119   Cycle @8.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:271   Cycle @8.00: [Executor]	EX: RS1 source: WB Bypass (0x1000)
@line:285   Cycle @8.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @8.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @8.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe0)
@line:1165  Cycle @8.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1235  Cycle @8.00: [Executor]	EX: ALU Result: 0xffffffe0
@line:1238  Cycle @8.00: [Executor]	EX: Bypass Update: 0xffffffe0
@line:1306  Cycle @8.00: [Executor]	EX: Branch Immediate: 0xffffffe0
@line:1310  Cycle @8.00: [Executor]	EX: Branch Target Base: 0x10
@line:1479  Cycle @8.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:85    Cycle @8.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @8.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @8.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @8.00: [WB]	Input: rd=x1 wdata=0xc
@line:35    Cycle @8.00: [WB]	WB: Write x1 <= 0xc
@line:129   Cycle @8.00: [DataHazardUnit]	Input Signals: rs1_idx=2 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=0 wb_rd=1
@line:241   Cycle @8.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @8.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:78    Cycle @8.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:116   Cycle @8.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:145   Cycle @8.00: [Fetcher_Impl]	IF: Next PC=0x18  Next Last PC=14
@line:360   Cycle @8.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x2
@line:39    Cycle @9.00: [Decoder]	ID: Fetched Instruction=0x812e23 at PC=0x14
@line:5591  Cycle @9.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @9.00: [Decoder]	Forwarding data: imm=0x1c pc=0x14 rs1_data=0x1000 rs2_data=0x0
@line:74    Cycle @9.00: [Executor]	Input: pc=0x10 rs1_data=0x1000 rs2_data=0x0 Imm=0xffffffe0
@line:119   Cycle @9.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x2
@line:229   Cycle @9.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @9.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @9.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @9.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe0)
@line:1000  Cycle @9.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @9.00: [Executor]	EX: ALU Result: 0xfe0
@line:1238  Cycle @9.00: [Executor]	EX: Bypass Update: 0xfe0
@line:1306  Cycle @9.00: [Executor]	EX: Branch Immediate: 0xffffffe0
@line:1310  Cycle @9.00: [Executor]	EX: Branch Target Base: 0x10
@line:1479  Cycle @9.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @9.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @9.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @9.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @9.00: [MEM]	MEM: Bypass <= 0xffffffe0
@line:30    Cycle @9.00: [WB]	Input: rd=x0 wdata=0x1
@line:129   Cycle @9.00: [DataHazardUnit]	Input Signals: rs1_idx=2 rs2_idx=8 rs1_used=1 rs2_used=1 ex_rd=2 ex_is_load=0 mem_rd=0 wb_rd=0
@line:241   Cycle @9.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0
@line:64    Cycle @9.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:78    Cycle @9.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:116   Cycle @9.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:145   Cycle @9.00: [Fetcher_Impl]	IF: Next PC=0x1c  Next Last PC=18
@line:360   Cycle @9.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x1 mem_op=0x4 rd=0x0
@line:39    Cycle @10.00: [Decoder]	ID: Fetched Instruction=0x2010413 at PC=0x18
@line:5591  Cycle @10.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x8 rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @10.00: [Decoder]	Forwarding data: imm=0x20 pc=0x18 rs1_data=0x1000 rs2_data=0x0
@line:74    Cycle @10.00: [Executor]	Input: pc=0x14 rs1_data=0x1000 rs2_data=0x0 Imm=0x1c
@line:119   Cycle @10.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x4 rd=0x0
@line:243   Cycle @10.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0xfe0)
@line:285   Cycle @10.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @10.00: [Executor]	EX: ALU Op1 source: RS1 (0xfe0)
@line:443   Cycle @10.00: [Executor]	EX: ALU Op2 source: IMM (0x1c)
@line:1000  Cycle @10.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @10.00: [Executor]	EX: ALU Result: 0xffc
@line:1238  Cycle @10.00: [Executor]	EX: Bypass Update: 0xffc
@line:1262  Cycle @10.00: [Executor]	EX: Memory Operation: STORE
@line:1265  Cycle @10.00: [Executor]	EX: Store Address: 0xffc
@line:1268  Cycle @10.00: [Executor]	EX: Store Data: 0x0
@line:1306  Cycle @10.00: [Executor]	EX: Branch Immediate: 0x1c
@line:1310  Cycle @10.00: [Executor]	EX: Branch Target Base: 0x14
@line:1479  Cycle @10.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @10.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @10.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @10.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @10.00: [MEM]	MEM: Bypass <= 0xfe0
@line:30    Cycle @10.00: [WB]	Input: rd=x0 wdata=0xffffffe0
@line:129   Cycle @10.00: [DataHazardUnit]	Input Signals: rs1_idx=2 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=2 wb_rd=0
@line:241   Cycle @10.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @10.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:78    Cycle @10.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:116   Cycle @10.00: [Fetcher_Impl]	BTB: MISS at PC=0x1c, Index=7
@line:145   Cycle @10.00: [Fetcher_Impl]	IF: Next PC=0x20  Next Last PC=1c
@line:360   Cycle @10.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x8
@line:39    Cycle @11.00: [Decoder]	ID: Fetched Instruction=0x100793 at PC=0x1c
@line:5591  Cycle @11.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @11.00: [Decoder]	Forwarding data: imm=0x1 pc=0x1c rs1_data=0x0 rs2_data=0xc
@line:74    Cycle @11.00: [Executor]	Input: pc=0x18 rs1_data=0x1000 rs2_data=0x0 Imm=0x20
@line:119   Cycle @11.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x8
@line:257   Cycle @11.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0xfe0)
@line:285   Cycle @11.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @11.00: [Executor]	EX: ALU Op1 source: RS1 (0xfe0)
@line:443   Cycle @11.00: [Executor]	EX: ALU Op2 source: IMM (0x20)
@line:1000  Cycle @11.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @11.00: [Executor]	EX: ALU Result: 0x1000
@line:1238  Cycle @11.00: [Executor]	EX: Bypass Update: 0x1000
@line:1306  Cycle @11.00: [Executor]	EX: Branch Immediate: 0x20
@line:1310  Cycle @11.00: [Executor]	EX: Branch Target Base: 0x18
@line:1479  Cycle @11.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:67    Cycle @11.00: [MEM]	MEM: OP STORE.
@line:85    Cycle @11.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @11.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @11.00: [MEM]	MEM: Bypass <= 0xffc
@line:30    Cycle @11.00: [WB]	Input: rd=x2 wdata=0xfe0
@line:35    Cycle @11.00: [WB]	WB: Write x2 <= 0xfe0
@line:129   Cycle @11.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=8 ex_is_load=0 mem_rd=0 wb_rd=2
@line:241   Cycle @11.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @11.00: [Fetcher_Impl]	IF: Final Current PC=0x20
@line:78    Cycle @11.00: [Fetcher_Impl]	IF: SRAM Addr=0x8
@line:116   Cycle @11.00: [Fetcher_Impl]	BTB: MISS at PC=0x20, Index=8
@line:145   Cycle @11.00: [Fetcher_Impl]	IF: Next PC=0x24  Next Last PC=20
@line:360   Cycle @11.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @12.00: [Decoder]	ID: Fetched Instruction=0xfef42623 at PC=0x20
@line:5591  Cycle @12.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @12.00: [Decoder]	Forwarding data: imm=0xffffffec pc=0x20 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @12.00: [Executor]	Input: pc=0x1c rs1_data=0x0 rs2_data=0xc Imm=0x1
@line:119   Cycle @12.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @12.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @12.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @12.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @12.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1000  Cycle @12.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @12.00: [Executor]	EX: ALU Result: 0x1
@line:1238  Cycle @12.00: [Executor]	EX: Bypass Update: 0x1
@line:1306  Cycle @12.00: [Executor]	EX: Branch Immediate: 0x1
@line:1310  Cycle @12.00: [Executor]	EX: Branch Target Base: 0x1c
@line:1479  Cycle @12.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @12.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @12.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @12.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @12.00: [MEM]	MEM: Bypass <= 0x1000
@line:30    Cycle @12.00: [WB]	Input: rd=x0 wdata=0xffc
@line:129   Cycle @12.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=8 wb_rd=0
@line:241   Cycle @12.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=2 stall_if=0
@line:64    Cycle @12.00: [Fetcher_Impl]	IF: Final Current PC=0x24
@line:78    Cycle @12.00: [Fetcher_Impl]	IF: SRAM Addr=0x9
@line:116   Cycle @12.00: [Fetcher_Impl]	BTB: MISS at PC=0x24, Index=9
@line:145   Cycle @12.00: [Fetcher_Impl]	IF: Next PC=0x28  Next Last PC=24
@line:360   Cycle @12.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x4 rs2_sel=0x2 branch_type=0x1 mem_op=0x4 rd=0x0
@line:39    Cycle @13.00: [Decoder]	ID: Fetched Instruction=0xfe042423 at PC=0x24
@line:5591  Cycle @13.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @13.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x24 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @13.00: [Executor]	Input: pc=0x20 rs1_data=0x0 rs2_data=0x0 Imm=0xffffffec
@line:119   Cycle @13.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x4 rd=0x0
@line:257   Cycle @13.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x1000)
@line:299   Cycle @13.00: [Executor]	EX: RS2 source: EX-MEM Bypass (0x1)
@line:364   Cycle @13.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @13.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffec)
@line:1000  Cycle @13.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @13.00: [Executor]	EX: ALU Result: 0xfec
@line:1238  Cycle @13.00: [Executor]	EX: Bypass Update: 0xfec
@line:1262  Cycle @13.00: [Executor]	EX: Memory Operation: STORE
@line:1265  Cycle @13.00: [Executor]	EX: Store Address: 0xfec
@line:1268  Cycle @13.00: [Executor]	EX: Store Data: 0x1
@line:1306  Cycle @13.00: [Executor]	EX: Branch Immediate: 0xffffffec
@line:1310  Cycle @13.00: [Executor]	EX: Branch Target Base: 0x20
@line:1479  Cycle @13.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @13.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @13.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @13.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @13.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @13.00: [WB]	Input: rd=x8 wdata=0x1000
@line:35    Cycle @13.00: [WB]	WB: Write x8 <= 0x1000
@line:129   Cycle @13.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=0 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=8
@line:241   Cycle @13.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @13.00: [Fetcher_Impl]	IF: Final Current PC=0x28
@line:78    Cycle @13.00: [Fetcher_Impl]	IF: SRAM Addr=0xa
@line:116   Cycle @13.00: [Fetcher_Impl]	BTB: MISS at PC=0x28, Index=10
@line:145   Cycle @13.00: [Fetcher_Impl]	IF: Next PC=0x2c  Next Last PC=28
@line:360   Cycle @13.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x4 rd=0x0
@line:39    Cycle @14.00: [Decoder]	ID: Fetched Instruction=0x300006f at PC=0x28
@line:5591  Cycle @14.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x80 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x0 rs2_used=0x0
@line:5594  Cycle @14.00: [Decoder]	Forwarding data: imm=0x30 pc=0x28 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @14.00: [Executor]	Input: pc=0x24 rs1_data=0x0 rs2_data=0x0 Imm=0xffffffe8
@line:119   Cycle @14.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x4 rd=0x0
@line:271   Cycle @14.00: [Executor]	EX: RS1 source: WB Bypass (0x1000)
@line:285   Cycle @14.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @14.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @14.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1000  Cycle @14.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @14.00: [Executor]	EX: ALU Result: 0xfe8
@line:1238  Cycle @14.00: [Executor]	EX: Bypass Update: 0xfe8
@line:1262  Cycle @14.00: [Executor]	EX: Memory Operation: STORE
@line:1265  Cycle @14.00: [Executor]	EX: Store Address: 0xfe8
@line:1268  Cycle @14.00: [Executor]	EX: Store Data: 0x0
@line:1306  Cycle @14.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @14.00: [Executor]	EX: Branch Target Base: 0x24
@line:1479  Cycle @14.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:67    Cycle @14.00: [MEM]	MEM: OP STORE.
@line:85    Cycle @14.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @14.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @14.00: [MEM]	MEM: Bypass <= 0xfec
@line:30    Cycle @14.00: [WB]	Input: rd=x15 wdata=0x1
@line:35    Cycle @14.00: [WB]	WB: Write x15 <= 0x1
@line:129   Cycle @14.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=16 rs1_used=0 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=0 wb_rd=15
@line:241   Cycle @14.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @14.00: [Fetcher_Impl]	IF: Final Current PC=0x2c
@line:78    Cycle @14.00: [Fetcher_Impl]	IF: SRAM Addr=0xb
@line:116   Cycle @14.00: [Fetcher_Impl]	BTB: MISS at PC=0x2c, Index=11
@line:145   Cycle @14.00: [Fetcher_Impl]	IF: Next PC=0x30  Next Last PC=2c
@line:360   Cycle @14.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x80 mem_op=0x1 rd=0x0
@line:39    Cycle @15.00: [Decoder]	ID: Fetched Instruction=0x713 at PC=0x2c
@line:5591  Cycle @15.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @15.00: [Decoder]	Forwarding data: imm=0x0 pc=0x2c rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @15.00: [Executor]	Input: pc=0x28 rs1_data=0x0 rs2_data=0x0 Imm=0x30
@line:119   Cycle @15.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @15.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @15.00: [Executor]	EX: RS2 source: No Bypass
@line:378   Cycle @15.00: [Executor]	EX: ALU Op1 source: PC (0x28)
@line:457   Cycle @15.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:1000  Cycle @15.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @15.00: [Executor]	EX: ALU Result: 0x2c
@line:1238  Cycle @15.00: [Executor]	EX: Bypass Update: 0x2c
@line:1306  Cycle @15.00: [Executor]	EX: Branch Immediate: 0x30
@line:1310  Cycle @15.00: [Executor]	EX: Branch Target Base: 0x28
@line:1449  Cycle @15.00: [Executor]	EX: Branch Type: JAL
@line:1653  Cycle @15.00: [Executor]	EX: Branch Target: 0x58
@line:1658  Cycle @15.00: [Executor]	EX: Branch Taken: 1
@line:1683  Cycle @15.00: [Executor]	BTB: UPDATE at PC=0x28, Index=10, Target=0x58
@line:67    Cycle @15.00: [MEM]	MEM: OP STORE.
@line:85    Cycle @15.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @15.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @15.00: [MEM]	MEM: Bypass <= 0xfe8
@line:30    Cycle @15.00: [WB]	Input: rd=x0 wdata=0xfec
@line:129   Cycle @15.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=0 wb_rd=0
@line:241   Cycle @15.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @15.00: [Fetcher_Impl]	IF: Final Current PC=0x30
@line:78    Cycle @15.00: [Fetcher_Impl]	IF: SRAM Addr=0xc
@line:116   Cycle @15.00: [Fetcher_Impl]	BTB: MISS at PC=0x30, Index=12
@line:145   Cycle @15.00: [Fetcher_Impl]	IF: Next PC=0x34  Next Last PC=30
@line:360   Cycle @15.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xe
@line:39    Cycle @16.00: [Decoder]	ID: Fetched Instruction=0xfe842783 at PC=0x30
@line:5591  Cycle @16.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @16.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x30 rs1_data=0x1000 rs2_data=0x1000
@line:74    Cycle @16.00: [Executor]	Input: pc=0x2c rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:85    Cycle @16.00: [Executor]	EX: Flush
@line:119   Cycle @16.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x0 rd=0x0
@line:229   Cycle @16.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @16.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @16.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @16.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:1000  Cycle @16.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @16.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @16.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @16.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @16.00: [Executor]	EX: Branch Target Base: 0x2c
@line:1479  Cycle @16.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @16.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @16.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @16.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @16.00: [MEM]	MEM: Bypass <= 0x2c
@line:30    Cycle @16.00: [WB]	Input: rd=x0 wdata=0xfe8
@line:129   Cycle @16.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=8 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=0 wb_rd=0
@line:241   Cycle @16.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:53    Cycle @16.00: [Fetcher_Impl]	IF: Flush to 0x58
@line:64    Cycle @16.00: [Fetcher_Impl]	IF: Final Current PC=0x58
@line:78    Cycle @16.00: [Fetcher_Impl]	IF: SRAM Addr=0x16
@line:116   Cycle @16.00: [Fetcher_Impl]	BTB: MISS at PC=0x58, Index=22
@line:145   Cycle @16.00: [Fetcher_Impl]	IF: Next PC=0x5c  Next Last PC=58
@line:137   Cycle @16.00: [Decoder_Impl]	ID: Inserting NOP (Stall=0 Flush=1)
@line:360   Cycle @16.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xf
@line:39    Cycle @17.00: [Decoder]	ID: Fetched Instruction=0xfe842703 at PC=0x58
@line:5591  Cycle @17.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @17.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x58 rs1_data=0x1000 rs2_data=0x1000
@line:74    Cycle @17.00: [Executor]	Input: pc=0x30 rs1_data=0x1000 rs2_data=0x1000 Imm=0xffffffe8
@line:119   Cycle @17.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @17.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @17.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @17.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @17.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1165  Cycle @17.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1235  Cycle @17.00: [Executor]	EX: ALU Result: 0xffffffe8
@line:1238  Cycle @17.00: [Executor]	EX: Bypass Update: 0xffffffe8
@line:1306  Cycle @17.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @17.00: [Executor]	EX: Branch Target Base: 0x30
@line:1479  Cycle @17.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:85    Cycle @17.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @17.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @17.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @17.00: [WB]	Input: rd=x0 wdata=0x2c
@line:129   Cycle @17.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=8 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=0 wb_rd=0
@line:241   Cycle @17.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @17.00: [Fetcher_Impl]	IF: Final Current PC=0x5c
@line:78    Cycle @17.00: [Fetcher_Impl]	IF: SRAM Addr=0x17
@line:116   Cycle @17.00: [Fetcher_Impl]	BTB: MISS at PC=0x5c, Index=23
@line:145   Cycle @17.00: [Fetcher_Impl]	IF: Next PC=0x60  Next Last PC=5c
@line:360   Cycle @17.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @18.00: [Decoder]	ID: Fetched Instruction=0x900793 at PC=0x5c
@line:5591  Cycle @18.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @18.00: [Decoder]	Forwarding data: imm=0x9 pc=0x5c rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @18.00: [Executor]	Input: pc=0x58 rs1_data=0x1000 rs2_data=0x1000 Imm=0xffffffe8
@line:119   Cycle @18.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:229   Cycle @18.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @18.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @18.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @18.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1000  Cycle @18.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @18.00: [Executor]	EX: ALU Result: 0xfe8
@line:1238  Cycle @18.00: [Executor]	EX: Bypass Update: 0xfe8
@line:1273  Cycle @18.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @18.00: [Executor]	EX: Load Address: 0xfe8
@line:1306  Cycle @18.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @18.00: [Executor]	EX: Branch Target Base: 0x58
@line:1479  Cycle @18.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @18.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @18.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @18.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @18.00: [MEM]	MEM: Bypass <= 0xffffffe8
@line:30    Cycle @18.00: [WB]	Input: rd=x0 wdata=0x0
@line:129   Cycle @18.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=9 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=0
@line:241   Cycle @18.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @18.00: [Fetcher_Impl]	IF: Final Current PC=0x60
@line:78    Cycle @18.00: [Fetcher_Impl]	IF: SRAM Addr=0x18
@line:116   Cycle @18.00: [Fetcher_Impl]	BTB: MISS at PC=0x60, Index=24
@line:145   Cycle @18.00: [Fetcher_Impl]	IF: Next PC=0x64  Next Last PC=60
@line:360   Cycle @18.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @19.00: [Decoder]	ID: Fetched Instruction=0xfce7d6e3 at PC=0x60
@line:5591  Cycle @19.00: [Decoder]	Control signals: alu_func=0x8 op1_sel=0x1 op2_sel=0x1 branch_type=0x10 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @19.00: [Decoder]	Forwarding data: imm=0xffffffcc pc=0x60 rs1_data=0x1 rs2_data=0x0
@line:74    Cycle @19.00: [Executor]	Input: pc=0x5c rs1_data=0x0 rs2_data=0x0 Imm=0x9
@line:119   Cycle @19.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @19.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @19.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @19.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @19.00: [Executor]	EX: ALU Op2 source: IMM (0x9)
@line:1000  Cycle @19.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @19.00: [Executor]	EX: ALU Result: 0x9
@line:1238  Cycle @19.00: [Executor]	EX: Bypass Update: 0x9
@line:1306  Cycle @19.00: [Executor]	EX: Branch Immediate: 0x9
@line:1310  Cycle @19.00: [Executor]	EX: Branch Target Base: 0x5c
@line:1479  Cycle @19.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @19.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @19.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @19.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @19.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @19.00: [WB]	Input: rd=x0 wdata=0xffffffe8
@line:129   Cycle @19.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @19.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=4 stall_if=0
@line:64    Cycle @19.00: [Fetcher_Impl]	IF: Final Current PC=0x64
@line:78    Cycle @19.00: [Fetcher_Impl]	IF: SRAM Addr=0x19
@line:116   Cycle @19.00: [Fetcher_Impl]	BTB: MISS at PC=0x64, Index=25
@line:145   Cycle @19.00: [Fetcher_Impl]	IF: Next PC=0x68  Next Last PC=64
@line:360   Cycle @19.00: [Decoder_Impl]	Output: alu_func=0x8 rs1_sel=0x2 rs2_sel=0x4 branch_type=0x10 mem_op=0x1 rd=0x0
@line:39    Cycle @20.00: [Decoder]	ID: Fetched Instruction=0xfec42783 at PC=0x64
@line:5591  Cycle @20.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @20.00: [Decoder]	Forwarding data: imm=0xffffffec pc=0x64 rs1_data=0x1000 rs2_data=0x0
@line:74    Cycle @20.00: [Executor]	Input: pc=0x60 rs1_data=0x1 rs2_data=0x0 Imm=0xffffffcc
@line:119   Cycle @20.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @20.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x9)
@line:313   Cycle @20.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @20.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:429   Cycle @20.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:1045  Cycle @20.00: [Executor]	EX: ALU Operation: SLT
@line:1235  Cycle @20.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @20.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @20.00: [Executor]	EX: Branch Immediate: 0xffffffcc
@line:1310  Cycle @20.00: [Executor]	EX: Branch Target Base: 0x60
@line:1404  Cycle @20.00: [Executor]	EX: Branch Type: BGE
@line:1653  Cycle @20.00: [Executor]	EX: Branch Target: 0x2c
@line:1658  Cycle @20.00: [Executor]	EX: Branch Taken: 1
@line:1683  Cycle @20.00: [Executor]	BTB: UPDATE at PC=0x60, Index=24, Target=0x2c
@line:55    Cycle @20.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @20.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @20.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @20.00: [MEM]	MEM: Bypass <= 0x9
@line:30    Cycle @20.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @20.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @20.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=12 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @20.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @20.00: [Fetcher_Impl]	IF: Final Current PC=0x68
@line:78    Cycle @20.00: [Fetcher_Impl]	IF: SRAM Addr=0x1a
@line:116   Cycle @20.00: [Fetcher_Impl]	BTB: MISS at PC=0x68, Index=26
@line:145   Cycle @20.00: [Fetcher_Impl]	IF: Next PC=0x6c  Next Last PC=68
@line:360   Cycle @20.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xf
@line:39    Cycle @21.00: [Decoder]	ID: Fetched Instruction=0x78513 at PC=0x68
@line:5591  Cycle @21.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @21.00: [Decoder]	Forwarding data: imm=0x0 pc=0x68 rs1_data=0x1 rs2_data=0x0
@line:74    Cycle @21.00: [Executor]	Input: pc=0x64 rs1_data=0x1000 rs2_data=0x0 Imm=0xffffffec
@line:85    Cycle @21.00: [Executor]	EX: Flush
@line:119   Cycle @21.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x0 rd=0x0
@line:229   Cycle @21.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @21.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @21.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @21.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffec)
@line:1000  Cycle @21.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @21.00: [Executor]	EX: ALU Result: 0xfec
@line:1238  Cycle @21.00: [Executor]	EX: Bypass Update: 0xfec
@line:1306  Cycle @21.00: [Executor]	EX: Branch Immediate: 0xffffffec
@line:1310  Cycle @21.00: [Executor]	EX: Branch Target Base: 0x64
@line:1479  Cycle @21.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @21.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @21.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @21.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @21.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @21.00: [WB]	Input: rd=x15 wdata=0x9
@line:35    Cycle @21.00: [WB]	WB: Write x15 <= 0x9
@line:129   Cycle @21.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=0 wb_rd=15
@line:241   Cycle @21.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:53    Cycle @21.00: [Fetcher_Impl]	IF: Flush to 0x2c
@line:64    Cycle @21.00: [Fetcher_Impl]	IF: Final Current PC=0x2c
@line:78    Cycle @21.00: [Fetcher_Impl]	IF: SRAM Addr=0xb
@line:116   Cycle @21.00: [Fetcher_Impl]	BTB: MISS at PC=0x2c, Index=11
@line:145   Cycle @21.00: [Fetcher_Impl]	IF: Next PC=0x30  Next Last PC=2c
@line:137   Cycle @21.00: [Decoder_Impl]	ID: Inserting NOP (Stall=0 Flush=1)
@line:360   Cycle @21.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @22.00: [Decoder]	ID: Fetched Instruction=0x713 at PC=0x2c
@line:5591  Cycle @22.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @22.00: [Decoder]	Forwarding data: imm=0x0 pc=0x2c rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @22.00: [Executor]	Input: pc=0x68 rs1_data=0x1 rs2_data=0x0 Imm=0x0
@line:119   Cycle @22.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:271   Cycle @22.00: [Executor]	EX: RS1 source: WB Bypass (0x9)
@line:285   Cycle @22.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @22.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @22.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:1165  Cycle @22.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1235  Cycle @22.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @22.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @22.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @22.00: [Executor]	EX: Branch Target Base: 0x68
@line:1479  Cycle @22.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:85    Cycle @22.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @22.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @22.00: [MEM]	MEM: Bypass <= 0xfec
@line:30    Cycle @22.00: [WB]	Input: rd=x0 wdata=0x0
@line:129   Cycle @22.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=0 wb_rd=0
@line:241   Cycle @22.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @22.00: [Fetcher_Impl]	IF: Final Current PC=0x30
@line:78    Cycle @22.00: [Fetcher_Impl]	IF: SRAM Addr=0xc
@line:116   Cycle @22.00: [Fetcher_Impl]	BTB: MISS at PC=0x30, Index=12
@line:145   Cycle @22.00: [Fetcher_Impl]	IF: Next PC=0x34  Next Last PC=30
@line:360   Cycle @22.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xe
@line:39    Cycle @23.00: [Decoder]	ID: Fetched Instruction=0xfe842783 at PC=0x30
@line:5591  Cycle @23.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @23.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x30 rs1_data=0x1000 rs2_data=0x1000
@line:74    Cycle @23.00: [Executor]	Input: pc=0x2c rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @23.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xe
@line:229   Cycle @23.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @23.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @23.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @23.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:1000  Cycle @23.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @23.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @23.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @23.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @23.00: [Executor]	EX: Branch Target Base: 0x2c
@line:1479  Cycle @23.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @23.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @23.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @23.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @23.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @23.00: [WB]	Input: rd=x0 wdata=0xfec
@line:129   Cycle @23.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=8 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=0 mem_rd=0 wb_rd=0
@line:241   Cycle @23.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @23.00: [Fetcher_Impl]	IF: Final Current PC=0x34
@line:78    Cycle @23.00: [Fetcher_Impl]	IF: SRAM Addr=0xd
@line:116   Cycle @23.00: [Fetcher_Impl]	BTB: MISS at PC=0x34, Index=13
@line:145   Cycle @23.00: [Fetcher_Impl]	IF: Next PC=0x38  Next Last PC=34
@line:360   Cycle @23.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xf
@line:39    Cycle @24.00: [Decoder]	ID: Fetched Instruction=0x279793 at PC=0x34
@line:5591  Cycle @24.00: [Decoder]	Control signals: alu_func=0x4 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @24.00: [Decoder]	Forwarding data: imm=0x2 pc=0x34 rs1_data=0x9 rs2_data=0xfe0
@line:74    Cycle @24.00: [Executor]	Input: pc=0x30 rs1_data=0x1000 rs2_data=0x1000 Imm=0xffffffe8
@line:119   Cycle @24.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xf
@line:229   Cycle @24.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @24.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @24.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @24.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1000  Cycle @24.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @24.00: [Executor]	EX: ALU Result: 0xfe8
@line:1238  Cycle @24.00: [Executor]	EX: Bypass Update: 0xfe8
@line:1273  Cycle @24.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @24.00: [Executor]	EX: Load Address: 0xfe8
@line:1306  Cycle @24.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @24.00: [Executor]	EX: Branch Target Base: 0x30
@line:1479  Cycle @24.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @24.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @24.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @24.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @24.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @24.00: [WB]	Input: rd=x0 wdata=0x0
@line:129   Cycle @24.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=2 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=1 mem_rd=14 wb_rd=0
@line:241   Cycle @24.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1
@line:27    Cycle @24.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @24.00: [Fetcher_Impl]	IF: Final Current PC=0x34
@line:78    Cycle @24.00: [Fetcher_Impl]	IF: SRAM Addr=0xd
@line:116   Cycle @24.00: [Fetcher_Impl]	BTB: MISS at PC=0x34, Index=13
@line:145   Cycle @24.00: [Fetcher_Impl]	IF: Next PC=0x38  Next Last PC=34
@line:137   Cycle @24.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @24.00: [Decoder_Impl]	Output: alu_func=0x4 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @25.00: [Decoder]	ID: Fetched Instruction=0x279793 at PC=0x34
@line:5591  Cycle @25.00: [Decoder]	Control signals: alu_func=0x4 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @25.00: [Decoder]	Forwarding data: imm=0x2 pc=0x34 rs1_data=0x9 rs2_data=0xfe0
@line:74    Cycle @25.00: [Executor]	Input: pc=0x34 rs1_data=0x9 rs2_data=0xfe0 Imm=0x2
@line:119   Cycle @25.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @25.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @25.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @25.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @25.00: [Executor]	EX: ALU Op2 source: IMM (0x2)
@line:1165  Cycle @25.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1235  Cycle @25.00: [Executor]	EX: ALU Result: 0x2
@line:1238  Cycle @25.00: [Executor]	EX: Bypass Update: 0x2
@line:1306  Cycle @25.00: [Executor]	EX: Branch Immediate: 0x2
@line:1310  Cycle @25.00: [Executor]	EX: Branch Target Base: 0x34
@line:1479  Cycle @25.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @25.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @25.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @25.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @25.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @25.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @25.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @25.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=2 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @25.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @25.00: [Fetcher_Impl]	IF: Final Current PC=0x38
@line:78    Cycle @25.00: [Fetcher_Impl]	IF: SRAM Addr=0xe
@line:116   Cycle @25.00: [Fetcher_Impl]	BTB: MISS at PC=0x38, Index=14
@line:145   Cycle @25.00: [Fetcher_Impl]	IF: Next PC=0x3c  Next Last PC=38
@line:360   Cycle @25.00: [Decoder_Impl]	Output: alu_func=0x4 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @26.00: [Decoder]	ID: Fetched Instruction=0xf707b3 at PC=0x38
@line:5591  Cycle @26.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @26.00: [Decoder]	Forwarding data: imm=0x0 pc=0x38 rs1_data=0x0 rs2_data=0x9
@line:74    Cycle @26.00: [Executor]	Input: pc=0x34 rs1_data=0x9 rs2_data=0xfe0 Imm=0x2
@line:119   Cycle @26.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:257   Cycle @26.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x0)
@line:285   Cycle @26.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @26.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @26.00: [Executor]	EX: ALU Op2 source: IMM (0x2)
@line:1030  Cycle @26.00: [Executor]	EX: ALU Operation: SLL
@line:1235  Cycle @26.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @26.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @26.00: [Executor]	EX: Branch Immediate: 0x2
@line:1310  Cycle @26.00: [Executor]	EX: Branch Target Base: 0x34
@line:1479  Cycle @26.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @26.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @26.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @26.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @26.00: [MEM]	MEM: Bypass <= 0x2
@line:30    Cycle @26.00: [WB]	Input: rd=x15 wdata=0x0
@line:35    Cycle @26.00: [WB]	WB: Write x15 <= 0x0
@line:129   Cycle @26.00: [DataHazardUnit]	Input Signals: rs1_idx=14 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=0 wb_rd=15
@line:241   Cycle @26.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=2 stall_if=0
@line:64    Cycle @26.00: [Fetcher_Impl]	IF: Final Current PC=0x3c
@line:78    Cycle @26.00: [Fetcher_Impl]	IF: SRAM Addr=0xf
@line:116   Cycle @26.00: [Fetcher_Impl]	BTB: MISS at PC=0x3c, Index=15
@line:145   Cycle @26.00: [Fetcher_Impl]	IF: Next PC=0x40  Next Last PC=3c
@line:360   Cycle @26.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x2 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @27.00: [Decoder]	ID: Fetched Instruction=0x7a783 at PC=0x3c
@line:5591  Cycle @27.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @27.00: [Decoder]	Forwarding data: imm=0x0 pc=0x3c rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @27.00: [Executor]	Input: pc=0x38 rs1_data=0x0 rs2_data=0x9 Imm=0x0
@line:119   Cycle @27.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @27.00: [Executor]	EX: RS1 source: No Bypass
@line:299   Cycle @27.00: [Executor]	EX: RS2 source: EX-MEM Bypass (0x0)
@line:364   Cycle @27.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @27.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:1000  Cycle @27.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @27.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @27.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @27.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @27.00: [Executor]	EX: Branch Target Base: 0x38
@line:1479  Cycle @27.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @27.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @27.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @27.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @27.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @27.00: [WB]	Input: rd=x0 wdata=0x2
@line:129   Cycle @27.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=0 mem_rd=15 wb_rd=0
@line:241   Cycle @27.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0
@line:64    Cycle @27.00: [Fetcher_Impl]	IF: Final Current PC=0x40
@line:78    Cycle @27.00: [Fetcher_Impl]	IF: SRAM Addr=0x10
@line:116   Cycle @27.00: [Fetcher_Impl]	BTB: MISS at PC=0x40, Index=16
@line:145   Cycle @27.00: [Fetcher_Impl]	IF: Next PC=0x44  Next Last PC=40
@line:360   Cycle @27.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xf
@line:39    Cycle @28.00: [Decoder]	ID: Fetched Instruction=0xfec42703 at PC=0x40
@line:5591  Cycle @28.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @28.00: [Decoder]	Forwarding data: imm=0xffffffec pc=0x40 rs1_data=0x1000 rs2_data=0x0
@line:74    Cycle @28.00: [Executor]	Input: pc=0x3c rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @28.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xf
@line:243   Cycle @28.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x0)
@line:285   Cycle @28.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @28.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @28.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:1000  Cycle @28.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @28.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @28.00: [Executor]	EX: Bypass Update: 0x0
@line:1273  Cycle @28.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @28.00: [Executor]	EX: Load Address: 0x0
@line:1306  Cycle @28.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @28.00: [Executor]	EX: Branch Target Base: 0x3c
@line:1479  Cycle @28.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @28.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @28.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @28.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @28.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @28.00: [WB]	Input: rd=x15 wdata=0x0
@line:35    Cycle @28.00: [WB]	WB: Write x15 <= 0x0
@line:129   Cycle @28.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=12 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=1 mem_rd=15 wb_rd=15
@line:241   Cycle @28.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @28.00: [Fetcher_Impl]	IF: Final Current PC=0x44
@line:78    Cycle @28.00: [Fetcher_Impl]	IF: SRAM Addr=0x11
@line:116   Cycle @28.00: [Fetcher_Impl]	BTB: MISS at PC=0x44, Index=17
@line:145   Cycle @28.00: [Fetcher_Impl]	IF: Next PC=0x48  Next Last PC=44
@line:360   Cycle @28.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @29.00: [Decoder]	ID: Fetched Instruction=0x2f707b3 at PC=0x44
@line:5591  Cycle @29.00: [Decoder]	Control signals: alu_func=0x800 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @29.00: [Decoder]	Forwarding data: imm=0x0 pc=0x44 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @29.00: [Executor]	Input: pc=0x40 rs1_data=0x1000 rs2_data=0x0 Imm=0xffffffec
@line:119   Cycle @29.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:229   Cycle @29.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @29.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @29.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @29.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffec)
@line:1000  Cycle @29.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @29.00: [Executor]	EX: ALU Result: 0xfec
@line:1238  Cycle @29.00: [Executor]	EX: Bypass Update: 0xfec
@line:1273  Cycle @29.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @29.00: [Executor]	EX: Load Address: 0xfec
@line:1306  Cycle @29.00: [Executor]	EX: Branch Immediate: 0xffffffec
@line:1310  Cycle @29.00: [Executor]	EX: Branch Target Base: 0x40
@line:1479  Cycle @29.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @29.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @29.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @29.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @29.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @29.00: [WB]	Input: rd=x15 wdata=0x0
@line:35    Cycle @29.00: [WB]	WB: Write x15 <= 0x0
@line:129   Cycle @29.00: [DataHazardUnit]	Input Signals: rs1_idx=14 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=14 ex_is_load=1 mem_rd=15 wb_rd=15
@line:241   Cycle @29.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=1
@line:27    Cycle @29.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @29.00: [Fetcher_Impl]	IF: Final Current PC=0x44
@line:78    Cycle @29.00: [Fetcher_Impl]	IF: SRAM Addr=0x11
@line:116   Cycle @29.00: [Fetcher_Impl]	BTB: MISS at PC=0x44, Index=17
@line:145   Cycle @29.00: [Fetcher_Impl]	IF: Next PC=0x48  Next Last PC=44
@line:137   Cycle @29.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @29.00: [Decoder_Impl]	Output: alu_func=0x800 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @30.00: [Decoder]	ID: Fetched Instruction=0x2f707b3 at PC=0x44
@line:5591  Cycle @30.00: [Decoder]	Control signals: alu_func=0x800 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @30.00: [Decoder]	Forwarding data: imm=0x0 pc=0x44 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @30.00: [Executor]	Input: pc=0x44 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @30.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @30.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @30.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x1)
@line:364   Cycle @30.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @30.00: [Executor]	EX: ALU Op2 source: RS2 (0x1)
@line:1165  Cycle @30.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1235  Cycle @30.00: [Executor]	EX: ALU Result: 0x1
@line:1238  Cycle @30.00: [Executor]	EX: Bypass Update: 0x1
@line:1306  Cycle @30.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @30.00: [Executor]	EX: Branch Target Base: 0x44
@line:1479  Cycle @30.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @30.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @30.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @30.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @30.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @30.00: [WB]	Input: rd=x15 wdata=0x1
@line:35    Cycle @30.00: [WB]	WB: Write x15 <= 0x1
@line:129   Cycle @30.00: [DataHazardUnit]	Input Signals: rs1_idx=14 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 mem_rd=14 wb_rd=15
@line:241   Cycle @30.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=8 stall_if=0
@line:64    Cycle @30.00: [Fetcher_Impl]	IF: Final Current PC=0x48
@line:78    Cycle @30.00: [Fetcher_Impl]	IF: SRAM Addr=0x12
@line:116   Cycle @30.00: [Fetcher_Impl]	BTB: MISS at PC=0x48, Index=18
@line:145   Cycle @30.00: [Fetcher_Impl]	IF: Next PC=0x4c  Next Last PC=48
@line:360   Cycle @30.00: [Decoder_Impl]	Output: alu_func=0x800 rs1_sel=0x4 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @31.00: [Decoder]	ID: Fetched Instruction=0xfef42623 at PC=0x48
@line:5591  Cycle @31.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @31.00: [Decoder]	Forwarding data: imm=0xffffffec pc=0x48 rs1_data=0x1000 rs2_data=0x1
@line:74    Cycle @31.00: [Executor]	Input: pc=0x44 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @31.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:257   Cycle @31.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x1)
@line:327   Cycle @31.00: [Executor]	EX: RS2 source: WB Bypass (0x1)
@line:364   Cycle @31.00: [Executor]	EX: ALU Op1 source: RS1 (0x1)
@line:429   Cycle @31.00: [Executor]	EX: ALU Op2 source: RS2 (0x1)
@line:698   Cycle @31.00: [Executor]	EX: Starting 3-cycle multiplication (Pure Wallace Tree)
@line:701   Cycle @31.00: [Executor]	EX:   Op1=0x1 (signed=1), Op2=0x1 (signed=1)
@line:1180  Cycle @31.00: [Executor]	EX: ALU Operation: MUL
@line:1235  Cycle @31.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @31.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @31.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @31.00: [Executor]	EX: Branch Target Base: 0x44
@line:1479  Cycle @31.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @31.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @31.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @31.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @31.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @31.00: [WB]	Input: rd=x14 wdata=0x1
@line:35    Cycle @31.00: [WB]	WB: Write x14 <= 0x1
@line:129   Cycle @31.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=0 wb_rd=14
@line:241   Cycle @31.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=2 stall_if=0
@line:64    Cycle @31.00: [Fetcher_Impl]	IF: Final Current PC=0x4c
@line:78    Cycle @31.00: [Fetcher_Impl]	IF: SRAM Addr=0x13
@line:116   Cycle @31.00: [Fetcher_Impl]	BTB: MISS at PC=0x4c, Index=19
@line:145   Cycle @31.00: [Fetcher_Impl]	IF: Next PC=0x50  Next Last PC=4c
@line:360   Cycle @31.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x2 branch_type=0x1 mem_op=0x4 rd=0x0
@line:39    Cycle @32.00: [Decoder]	ID: Fetched Instruction=0xfe842783 at PC=0x4c
@line:5591  Cycle @32.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @32.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x4c rs1_data=0x1000 rs2_data=0x1000
@line:74    Cycle @32.00: [Executor]	Input: pc=0x48 rs1_data=0x1000 rs2_data=0x1 Imm=0xffffffec
@line:119   Cycle @32.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x4 rd=0x0
@line:229   Cycle @32.00: [Executor]	EX: RS1 source: No Bypass
@line:299   Cycle @32.00: [Executor]	EX: RS2 source: EX-MEM Bypass (0x0)
@line:364   Cycle @32.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @32.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffec)
@line:1000  Cycle @32.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @32.00: [Executor]	EX: ALU Result: 0xfec
@line:1238  Cycle @32.00: [Executor]	EX: Bypass Update: 0xfec
@line:1262  Cycle @32.00: [Executor]	EX: Memory Operation: STORE
@line:1265  Cycle @32.00: [Executor]	EX: Store Address: 0xfec
@line:1268  Cycle @32.00: [Executor]	EX: Store Data: 0x0
@line:1306  Cycle @32.00: [Executor]	EX: Branch Immediate: 0xffffffec
@line:1310  Cycle @32.00: [Executor]	EX: Branch Target Base: 0x48
@line:1479  Cycle @32.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @32.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @32.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @32.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @32.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @32.00: [WB]	Input: rd=x0 wdata=0x1
@line:129   Cycle @32.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=8 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=0
@line:241   Cycle @32.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @32.00: [Fetcher_Impl]	IF: Final Current PC=0x50
@line:78    Cycle @32.00: [Fetcher_Impl]	IF: SRAM Addr=0x14
@line:116   Cycle @32.00: [Fetcher_Impl]	BTB: MISS at PC=0x50, Index=20
@line:145   Cycle @32.00: [Fetcher_Impl]	IF: Next PC=0x54  Next Last PC=50
@line:360   Cycle @32.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xf
@line:39    Cycle @33.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x50
@line:5591  Cycle @33.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @33.00: [Decoder]	Forwarding data: imm=0x1 pc=0x50 rs1_data=0x1 rs2_data=0xc
@line:74    Cycle @33.00: [Executor]	Input: pc=0x4c rs1_data=0x1000 rs2_data=0x1000 Imm=0xffffffe8
@line:119   Cycle @33.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xf
@line:229   Cycle @33.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @33.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @33.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @33.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1000  Cycle @33.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @33.00: [Executor]	EX: ALU Result: 0xfe8
@line:1238  Cycle @33.00: [Executor]	EX: Bypass Update: 0xfe8
@line:1273  Cycle @33.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @33.00: [Executor]	EX: Load Address: 0xfe8
@line:1306  Cycle @33.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @33.00: [Executor]	EX: Branch Target Base: 0x4c
@line:1479  Cycle @33.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:67    Cycle @33.00: [MEM]	MEM: OP STORE.
@line:85    Cycle @33.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @33.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @33.00: [MEM]	MEM: Bypass <= 0xfec
@line:30    Cycle @33.00: [WB]	Input: rd=x15 wdata=0x0
@line:35    Cycle @33.00: [WB]	WB: Write x15 <= 0x0
@line:129   Cycle @33.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=1 mem_rd=0 wb_rd=15
@line:241   Cycle @33.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=1
@line:27    Cycle @33.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @33.00: [Fetcher_Impl]	IF: Final Current PC=0x50
@line:78    Cycle @33.00: [Fetcher_Impl]	IF: SRAM Addr=0x14
@line:116   Cycle @33.00: [Fetcher_Impl]	BTB: MISS at PC=0x50, Index=20
@line:145   Cycle @33.00: [Fetcher_Impl]	IF: Next PC=0x54  Next Last PC=50
@line:137   Cycle @33.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @33.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @34.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x50
@line:5591  Cycle @34.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @34.00: [Decoder]	Forwarding data: imm=0x1 pc=0x50 rs1_data=0x0 rs2_data=0xc
@line:74    Cycle @34.00: [Executor]	Input: pc=0x50 rs1_data=0x1 rs2_data=0xc Imm=0x1
@line:119   Cycle @34.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:271   Cycle @34.00: [Executor]	EX: RS1 source: WB Bypass (0x0)
@line:285   Cycle @34.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @34.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @34.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:878   Cycle @34.00: [Executor]	EX: 3-cycle multiplier result ready: 0x1
@line:1165  Cycle @34.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1235  Cycle @34.00: [Executor]	EX: ALU Result: 0x1
@line:1238  Cycle @34.00: [Executor]	EX: Bypass Update: 0x1
@line:1306  Cycle @34.00: [Executor]	EX: Branch Immediate: 0x1
@line:1310  Cycle @34.00: [Executor]	EX: Branch Target Base: 0x50
@line:1479  Cycle @34.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @34.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @34.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @34.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @34.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @34.00: [WB]	Input: rd=x0 wdata=0xfec
@line:129   Cycle @34.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=0
@line:241   Cycle @34.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @34.00: [Fetcher_Impl]	IF: Final Current PC=0x54
@line:78    Cycle @34.00: [Fetcher_Impl]	IF: SRAM Addr=0x15
@line:116   Cycle @34.00: [Fetcher_Impl]	BTB: MISS at PC=0x54, Index=21
@line:145   Cycle @34.00: [Fetcher_Impl]	IF: Next PC=0x58  Next Last PC=54
@line:360   Cycle @34.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @35.00: [Decoder]	ID: Fetched Instruction=0xfef42423 at PC=0x54
@line:5591  Cycle @35.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @35.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x54 rs1_data=0x1000 rs2_data=0x0
@line:74    Cycle @35.00: [Executor]	Input: pc=0x50 rs1_data=0x0 rs2_data=0xc Imm=0x1
@line:119   Cycle @35.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:257   Cycle @35.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x0)
@line:285   Cycle @35.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @35.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @35.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1000  Cycle @35.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @35.00: [Executor]	EX: ALU Result: 0x1
@line:1238  Cycle @35.00: [Executor]	EX: Bypass Update: 0x1
@line:1306  Cycle @35.00: [Executor]	EX: Branch Immediate: 0x1
@line:1310  Cycle @35.00: [Executor]	EX: Branch Target Base: 0x50
@line:1479  Cycle @35.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @35.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @35.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @35.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @35.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @35.00: [WB]	Input: rd=x15 wdata=0x0
@line:35    Cycle @35.00: [WB]	WB: Write x15 <= 0x0
@line:129   Cycle @35.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=0 wb_rd=15
@line:241   Cycle @35.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=2 stall_if=0
@line:64    Cycle @35.00: [Fetcher_Impl]	IF: Final Current PC=0x58
@line:78    Cycle @35.00: [Fetcher_Impl]	IF: SRAM Addr=0x16
@line:116   Cycle @35.00: [Fetcher_Impl]	BTB: MISS at PC=0x58, Index=22
@line:145   Cycle @35.00: [Fetcher_Impl]	IF: Next PC=0x5c  Next Last PC=58
@line:360   Cycle @35.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x2 branch_type=0x1 mem_op=0x4 rd=0x0
@line:39    Cycle @36.00: [Decoder]	ID: Fetched Instruction=0xfe842703 at PC=0x58
@line:5591  Cycle @36.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @36.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x58 rs1_data=0x1000 rs2_data=0x1000
@line:74    Cycle @36.00: [Executor]	Input: pc=0x54 rs1_data=0x1000 rs2_data=0x0 Imm=0xffffffe8
@line:119   Cycle @36.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x4 rd=0x0
@line:229   Cycle @36.00: [Executor]	EX: RS1 source: No Bypass
@line:299   Cycle @36.00: [Executor]	EX: RS2 source: EX-MEM Bypass (0x1)
@line:364   Cycle @36.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @36.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1000  Cycle @36.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @36.00: [Executor]	EX: ALU Result: 0xfe8
@line:1238  Cycle @36.00: [Executor]	EX: Bypass Update: 0xfe8
@line:1262  Cycle @36.00: [Executor]	EX: Memory Operation: STORE
@line:1265  Cycle @36.00: [Executor]	EX: Store Address: 0xfe8
@line:1268  Cycle @36.00: [Executor]	EX: Store Data: 0x1
@line:1306  Cycle @36.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @36.00: [Executor]	EX: Branch Target Base: 0x54
@line:1479  Cycle @36.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @36.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @36.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @36.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @36.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @36.00: [WB]	Input: rd=x0 wdata=0x1
@line:129   Cycle @36.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=8 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=0
@line:241   Cycle @36.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @36.00: [Fetcher_Impl]	IF: Final Current PC=0x5c
@line:78    Cycle @36.00: [Fetcher_Impl]	IF: SRAM Addr=0x17
@line:116   Cycle @36.00: [Fetcher_Impl]	BTB: MISS at PC=0x5c, Index=23
@line:145   Cycle @36.00: [Fetcher_Impl]	IF: Next PC=0x60  Next Last PC=5c
@line:360   Cycle @36.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @37.00: [Decoder]	ID: Fetched Instruction=0x900793 at PC=0x5c
@line:5591  Cycle @37.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @37.00: [Decoder]	Forwarding data: imm=0x9 pc=0x5c rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @37.00: [Executor]	Input: pc=0x58 rs1_data=0x1000 rs2_data=0x1000 Imm=0xffffffe8
@line:119   Cycle @37.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:229   Cycle @37.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @37.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @37.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @37.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1000  Cycle @37.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @37.00: [Executor]	EX: ALU Result: 0xfe8
@line:1238  Cycle @37.00: [Executor]	EX: Bypass Update: 0xfe8
@line:1273  Cycle @37.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @37.00: [Executor]	EX: Load Address: 0xfe8
@line:1306  Cycle @37.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @37.00: [Executor]	EX: Branch Target Base: 0x58
@line:1479  Cycle @37.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:67    Cycle @37.00: [MEM]	MEM: OP STORE.
@line:85    Cycle @37.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @37.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @37.00: [MEM]	MEM: Bypass <= 0xfe8
@line:30    Cycle @37.00: [WB]	Input: rd=x15 wdata=0x1
@line:35    Cycle @37.00: [WB]	WB: Write x15 <= 0x1
@line:129   Cycle @37.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=9 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=15
@line:241   Cycle @37.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @37.00: [Fetcher_Impl]	IF: Final Current PC=0x60
@line:78    Cycle @37.00: [Fetcher_Impl]	IF: SRAM Addr=0x18
@line:106   Cycle @37.00: [Fetcher_Impl]	BTB: HIT at PC=0x60, Index=24, Target=0x2c
@line:145   Cycle @37.00: [Fetcher_Impl]	IF: Next PC=0x2c  Next Last PC=60
@line:360   Cycle @37.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @38.00: [Decoder]	ID: Fetched Instruction=0xfce7d6e3 at PC=0x60
@line:5591  Cycle @38.00: [Decoder]	Control signals: alu_func=0x8 op1_sel=0x1 op2_sel=0x1 branch_type=0x10 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @38.00: [Decoder]	Forwarding data: imm=0xffffffcc pc=0x60 rs1_data=0x1 rs2_data=0x1
@line:74    Cycle @38.00: [Executor]	Input: pc=0x5c rs1_data=0x0 rs2_data=0x0 Imm=0x9
@line:119   Cycle @38.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @38.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @38.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @38.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @38.00: [Executor]	EX: ALU Op2 source: IMM (0x9)
@line:1000  Cycle @38.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @38.00: [Executor]	EX: ALU Result: 0x9
@line:1238  Cycle @38.00: [Executor]	EX: Bypass Update: 0x9
@line:1306  Cycle @38.00: [Executor]	EX: Branch Immediate: 0x9
@line:1310  Cycle @38.00: [Executor]	EX: Branch Target Base: 0x5c
@line:1479  Cycle @38.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @38.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @38.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @38.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @38.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @38.00: [WB]	Input: rd=x0 wdata=0xfe8
@line:129   Cycle @38.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @38.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=4 stall_if=0
@line:64    Cycle @38.00: [Fetcher_Impl]	IF: Final Current PC=0x2c
@line:78    Cycle @38.00: [Fetcher_Impl]	IF: SRAM Addr=0xb
@line:116   Cycle @38.00: [Fetcher_Impl]	BTB: MISS at PC=0x2c, Index=11
@line:145   Cycle @38.00: [Fetcher_Impl]	IF: Next PC=0x30  Next Last PC=2c
@line:360   Cycle @38.00: [Decoder_Impl]	Output: alu_func=0x8 rs1_sel=0x2 rs2_sel=0x4 branch_type=0x10 mem_op=0x1 rd=0x0
@line:39    Cycle @39.00: [Decoder]	ID: Fetched Instruction=0x713 at PC=0x2c
@line:5591  Cycle @39.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @39.00: [Decoder]	Forwarding data: imm=0x0 pc=0x2c rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @39.00: [Executor]	Input: pc=0x60 rs1_data=0x1 rs2_data=0x1 Imm=0xffffffcc
@line:119   Cycle @39.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @39.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x9)
@line:313   Cycle @39.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x1)
@line:364   Cycle @39.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:429   Cycle @39.00: [Executor]	EX: ALU Op2 source: RS2 (0x1)
@line:1045  Cycle @39.00: [Executor]	EX: ALU Operation: SLT
@line:1235  Cycle @39.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @39.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @39.00: [Executor]	EX: Branch Immediate: 0xffffffcc
@line:1310  Cycle @39.00: [Executor]	EX: Branch Target Base: 0x60
@line:1404  Cycle @39.00: [Executor]	EX: Branch Type: BGE
@line:1653  Cycle @39.00: [Executor]	EX: Branch Target: 0x2c
@line:1658  Cycle @39.00: [Executor]	EX: Branch Taken: 1
@line:1683  Cycle @39.00: [Executor]	BTB: UPDATE at PC=0x60, Index=24, Target=0x2c
@line:55    Cycle @39.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @39.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @39.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @39.00: [MEM]	MEM: Bypass <= 0x9
@line:30    Cycle @39.00: [WB]	Input: rd=x14 wdata=0x1
@line:35    Cycle @39.00: [WB]	WB: Write x14 <= 0x1
@line:129   Cycle @39.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @39.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @39.00: [Fetcher_Impl]	IF: Final Current PC=0x30
@line:78    Cycle @39.00: [Fetcher_Impl]	IF: SRAM Addr=0xc
@line:116   Cycle @39.00: [Fetcher_Impl]	BTB: MISS at PC=0x30, Index=12
@line:145   Cycle @39.00: [Fetcher_Impl]	IF: Next PC=0x34  Next Last PC=30
@line:360   Cycle @39.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xe
@line:39    Cycle @40.00: [Decoder]	ID: Fetched Instruction=0xfe842783 at PC=0x30
@line:5591  Cycle @40.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @40.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x30 rs1_data=0x1000 rs2_data=0x1000
@line:74    Cycle @40.00: [Executor]	Input: pc=0x2c rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @40.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xe
@line:229   Cycle @40.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @40.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @40.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @40.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:1000  Cycle @40.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @40.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @40.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @40.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @40.00: [Executor]	EX: Branch Target Base: 0x2c
@line:1479  Cycle @40.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @40.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @40.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @40.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @40.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @40.00: [WB]	Input: rd=x15 wdata=0x9
@line:35    Cycle @40.00: [WB]	WB: Write x15 <= 0x9
@line:129   Cycle @40.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=8 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=0 mem_rd=0 wb_rd=15
@line:241   Cycle @40.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @40.00: [Fetcher_Impl]	IF: Final Current PC=0x34
@line:78    Cycle @40.00: [Fetcher_Impl]	IF: SRAM Addr=0xd
@line:116   Cycle @40.00: [Fetcher_Impl]	BTB: MISS at PC=0x34, Index=13
@line:145   Cycle @40.00: [Fetcher_Impl]	IF: Next PC=0x38  Next Last PC=34
@line:360   Cycle @40.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xf
@line:39    Cycle @41.00: [Decoder]	ID: Fetched Instruction=0x279793 at PC=0x34
@line:5591  Cycle @41.00: [Decoder]	Control signals: alu_func=0x4 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @41.00: [Decoder]	Forwarding data: imm=0x2 pc=0x34 rs1_data=0x9 rs2_data=0xfe0
@line:74    Cycle @41.00: [Executor]	Input: pc=0x30 rs1_data=0x1000 rs2_data=0x1000 Imm=0xffffffe8
@line:119   Cycle @41.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xf
@line:229   Cycle @41.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @41.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @41.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @41.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1000  Cycle @41.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @41.00: [Executor]	EX: ALU Result: 0xfe8
@line:1238  Cycle @41.00: [Executor]	EX: Bypass Update: 0xfe8
@line:1273  Cycle @41.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @41.00: [Executor]	EX: Load Address: 0xfe8
@line:1306  Cycle @41.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @41.00: [Executor]	EX: Branch Target Base: 0x30
@line:1479  Cycle @41.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @41.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @41.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @41.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @41.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @41.00: [WB]	Input: rd=x0 wdata=0x0
@line:129   Cycle @41.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=2 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=1 mem_rd=14 wb_rd=0
@line:241   Cycle @41.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1
@line:27    Cycle @41.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @41.00: [Fetcher_Impl]	IF: Final Current PC=0x34
@line:78    Cycle @41.00: [Fetcher_Impl]	IF: SRAM Addr=0xd
@line:116   Cycle @41.00: [Fetcher_Impl]	BTB: MISS at PC=0x34, Index=13
@line:145   Cycle @41.00: [Fetcher_Impl]	IF: Next PC=0x38  Next Last PC=34
@line:137   Cycle @41.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @41.00: [Decoder_Impl]	Output: alu_func=0x4 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @42.00: [Decoder]	ID: Fetched Instruction=0x279793 at PC=0x34
@line:5591  Cycle @42.00: [Decoder]	Control signals: alu_func=0x4 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @42.00: [Decoder]	Forwarding data: imm=0x2 pc=0x34 rs1_data=0x9 rs2_data=0xfe0
@line:74    Cycle @42.00: [Executor]	Input: pc=0x34 rs1_data=0x9 rs2_data=0xfe0 Imm=0x2
@line:119   Cycle @42.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @42.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @42.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @42.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @42.00: [Executor]	EX: ALU Op2 source: IMM (0x2)
@line:1165  Cycle @42.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1235  Cycle @42.00: [Executor]	EX: ALU Result: 0x2
@line:1238  Cycle @42.00: [Executor]	EX: Bypass Update: 0x2
@line:1306  Cycle @42.00: [Executor]	EX: Branch Immediate: 0x2
@line:1310  Cycle @42.00: [Executor]	EX: Branch Target Base: 0x34
@line:1479  Cycle @42.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @42.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @42.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @42.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @42.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @42.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @42.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @42.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=2 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @42.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @42.00: [Fetcher_Impl]	IF: Final Current PC=0x38
@line:78    Cycle @42.00: [Fetcher_Impl]	IF: SRAM Addr=0xe
@line:116   Cycle @42.00: [Fetcher_Impl]	BTB: MISS at PC=0x38, Index=14
@line:145   Cycle @42.00: [Fetcher_Impl]	IF: Next PC=0x3c  Next Last PC=38
@line:360   Cycle @42.00: [Decoder_Impl]	Output: alu_func=0x4 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @43.00: [Decoder]	ID: Fetched Instruction=0xf707b3 at PC=0x38
@line:5591  Cycle @43.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @43.00: [Decoder]	Forwarding data: imm=0x0 pc=0x38 rs1_data=0x0 rs2_data=0x9
@line:74    Cycle @43.00: [Executor]	Input: pc=0x34 rs1_data=0x9 rs2_data=0xfe0 Imm=0x2
@line:119   Cycle @43.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:257   Cycle @43.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x1)
@line:285   Cycle @43.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @43.00: [Executor]	EX: ALU Op1 source: RS1 (0x1)
@line:443   Cycle @43.00: [Executor]	EX: ALU Op2 source: IMM (0x2)
@line:1030  Cycle @43.00: [Executor]	EX: ALU Operation: SLL
@line:1235  Cycle @43.00: [Executor]	EX: ALU Result: 0x4
@line:1238  Cycle @43.00: [Executor]	EX: Bypass Update: 0x4
@line:1306  Cycle @43.00: [Executor]	EX: Branch Immediate: 0x2
@line:1310  Cycle @43.00: [Executor]	EX: Branch Target Base: 0x34
@line:1479  Cycle @43.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @43.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @43.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @43.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @43.00: [MEM]	MEM: Bypass <= 0x2
@line:30    Cycle @43.00: [WB]	Input: rd=x15 wdata=0x1
@line:35    Cycle @43.00: [WB]	WB: Write x15 <= 0x1
@line:129   Cycle @43.00: [DataHazardUnit]	Input Signals: rs1_idx=14 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=0 wb_rd=15
@line:241   Cycle @43.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=2 stall_if=0
@line:64    Cycle @43.00: [Fetcher_Impl]	IF: Final Current PC=0x3c
@line:78    Cycle @43.00: [Fetcher_Impl]	IF: SRAM Addr=0xf
@line:116   Cycle @43.00: [Fetcher_Impl]	BTB: MISS at PC=0x3c, Index=15
@line:145   Cycle @43.00: [Fetcher_Impl]	IF: Next PC=0x40  Next Last PC=3c
@line:360   Cycle @43.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x2 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @44.00: [Decoder]	ID: Fetched Instruction=0x7a783 at PC=0x3c
@line:5591  Cycle @44.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @44.00: [Decoder]	Forwarding data: imm=0x0 pc=0x3c rs1_data=0x1 rs2_data=0x0
@line:74    Cycle @44.00: [Executor]	Input: pc=0x38 rs1_data=0x0 rs2_data=0x9 Imm=0x0
@line:119   Cycle @44.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @44.00: [Executor]	EX: RS1 source: No Bypass
@line:299   Cycle @44.00: [Executor]	EX: RS2 source: EX-MEM Bypass (0x4)
@line:364   Cycle @44.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @44.00: [Executor]	EX: ALU Op2 source: RS2 (0x4)
@line:1000  Cycle @44.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @44.00: [Executor]	EX: ALU Result: 0x4
@line:1238  Cycle @44.00: [Executor]	EX: Bypass Update: 0x4
@line:1306  Cycle @44.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @44.00: [Executor]	EX: Branch Target Base: 0x38
@line:1479  Cycle @44.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @44.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @44.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @44.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @44.00: [MEM]	MEM: Bypass <= 0x4
@line:30    Cycle @44.00: [WB]	Input: rd=x0 wdata=0x2
@line:129   Cycle @44.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=0 mem_rd=15 wb_rd=0
@line:241   Cycle @44.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0
@line:64    Cycle @44.00: [Fetcher_Impl]	IF: Final Current PC=0x40
@line:78    Cycle @44.00: [Fetcher_Impl]	IF: SRAM Addr=0x10
@line:116   Cycle @44.00: [Fetcher_Impl]	BTB: MISS at PC=0x40, Index=16
@line:145   Cycle @44.00: [Fetcher_Impl]	IF: Next PC=0x44  Next Last PC=40
@line:360   Cycle @44.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xf
@line:39    Cycle @45.00: [Decoder]	ID: Fetched Instruction=0xfec42703 at PC=0x40
@line:5591  Cycle @45.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @45.00: [Decoder]	Forwarding data: imm=0xffffffec pc=0x40 rs1_data=0x1000 rs2_data=0x0
@line:74    Cycle @45.00: [Executor]	Input: pc=0x3c rs1_data=0x1 rs2_data=0x0 Imm=0x0
@line:119   Cycle @45.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xf
@line:243   Cycle @45.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x4)
@line:285   Cycle @45.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @45.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @45.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:1000  Cycle @45.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @45.00: [Executor]	EX: ALU Result: 0x4
@line:1238  Cycle @45.00: [Executor]	EX: Bypass Update: 0x4
@line:1273  Cycle @45.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @45.00: [Executor]	EX: Load Address: 0x4
@line:1306  Cycle @45.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @45.00: [Executor]	EX: Branch Target Base: 0x3c
@line:1479  Cycle @45.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @45.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @45.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @45.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @45.00: [MEM]	MEM: Bypass <= 0x4
@line:30    Cycle @45.00: [WB]	Input: rd=x15 wdata=0x4
@line:35    Cycle @45.00: [WB]	WB: Write x15 <= 0x4
@line:129   Cycle @45.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=12 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=1 mem_rd=15 wb_rd=15
@line:241   Cycle @45.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @45.00: [Fetcher_Impl]	IF: Final Current PC=0x44
@line:78    Cycle @45.00: [Fetcher_Impl]	IF: SRAM Addr=0x11
@line:116   Cycle @45.00: [Fetcher_Impl]	BTB: MISS at PC=0x44, Index=17
@line:145   Cycle @45.00: [Fetcher_Impl]	IF: Next PC=0x48  Next Last PC=44
@line:360   Cycle @45.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @46.00: [Decoder]	ID: Fetched Instruction=0x2f707b3 at PC=0x44
@line:5591  Cycle @46.00: [Decoder]	Control signals: alu_func=0x800 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @46.00: [Decoder]	Forwarding data: imm=0x0 pc=0x44 rs1_data=0x0 rs2_data=0x4
@line:74    Cycle @46.00: [Executor]	Input: pc=0x40 rs1_data=0x1000 rs2_data=0x0 Imm=0xffffffec
@line:119   Cycle @46.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:229   Cycle @46.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @46.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @46.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @46.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffec)
@line:1000  Cycle @46.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @46.00: [Executor]	EX: ALU Result: 0xfec
@line:1238  Cycle @46.00: [Executor]	EX: Bypass Update: 0xfec
@line:1273  Cycle @46.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @46.00: [Executor]	EX: Load Address: 0xfec
@line:1306  Cycle @46.00: [Executor]	EX: Branch Immediate: 0xffffffec
@line:1310  Cycle @46.00: [Executor]	EX: Branch Target Base: 0x40
@line:1479  Cycle @46.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @46.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @46.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @46.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @46.00: [MEM]	MEM: Bypass <= 0x5
@line:30    Cycle @46.00: [WB]	Input: rd=x15 wdata=0x4
@line:35    Cycle @46.00: [WB]	WB: Write x15 <= 0x4
@line:129   Cycle @46.00: [DataHazardUnit]	Input Signals: rs1_idx=14 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=14 ex_is_load=1 mem_rd=15 wb_rd=15
@line:241   Cycle @46.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=1
@line:27    Cycle @46.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @46.00: [Fetcher_Impl]	IF: Final Current PC=0x44
@line:78    Cycle @46.00: [Fetcher_Impl]	IF: SRAM Addr=0x11
@line:116   Cycle @46.00: [Fetcher_Impl]	BTB: MISS at PC=0x44, Index=17
@line:145   Cycle @46.00: [Fetcher_Impl]	IF: Next PC=0x48  Next Last PC=44
@line:137   Cycle @46.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @46.00: [Decoder_Impl]	Output: alu_func=0x800 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @47.00: [Decoder]	ID: Fetched Instruction=0x2f707b3 at PC=0x44
@line:5591  Cycle @47.00: [Decoder]	Control signals: alu_func=0x800 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @47.00: [Decoder]	Forwarding data: imm=0x0 pc=0x44 rs1_data=0x0 rs2_data=0x4
@line:74    Cycle @47.00: [Executor]	Input: pc=0x44 rs1_data=0x0 rs2_data=0x4 Imm=0x0
@line:119   Cycle @47.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @47.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @47.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x5)
@line:364   Cycle @47.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @47.00: [Executor]	EX: ALU Op2 source: RS2 (0x5)
@line:1165  Cycle @47.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1235  Cycle @47.00: [Executor]	EX: ALU Result: 0x5
@line:1238  Cycle @47.00: [Executor]	EX: Bypass Update: 0x5
@line:1306  Cycle @47.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @47.00: [Executor]	EX: Branch Target Base: 0x44
@line:1479  Cycle @47.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @47.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @47.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @47.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @47.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @47.00: [WB]	Input: rd=x15 wdata=0x5
@line:35    Cycle @47.00: [WB]	WB: Write x15 <= 0x5
@line:129   Cycle @47.00: [DataHazardUnit]	Input Signals: rs1_idx=14 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 mem_rd=14 wb_rd=15
@line:241   Cycle @47.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=8 stall_if=0
@line:64    Cycle @47.00: [Fetcher_Impl]	IF: Final Current PC=0x48
@line:78    Cycle @47.00: [Fetcher_Impl]	IF: SRAM Addr=0x12
@line:116   Cycle @47.00: [Fetcher_Impl]	BTB: MISS at PC=0x48, Index=18
@line:145   Cycle @47.00: [Fetcher_Impl]	IF: Next PC=0x4c  Next Last PC=48
@line:360   Cycle @47.00: [Decoder_Impl]	Output: alu_func=0x800 rs1_sel=0x4 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @48.00: [Decoder]	ID: Fetched Instruction=0xfef42623 at PC=0x48
@line:5591  Cycle @48.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @48.00: [Decoder]	Forwarding data: imm=0xffffffec pc=0x48 rs1_data=0x1000 rs2_data=0x5
@line:74    Cycle @48.00: [Executor]	Input: pc=0x44 rs1_data=0x0 rs2_data=0x4 Imm=0x0
@line:119   Cycle @48.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:257   Cycle @48.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x0)
@line:327   Cycle @48.00: [Executor]	EX: RS2 source: WB Bypass (0x5)
@line:364   Cycle @48.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @48.00: [Executor]	EX: ALU Op2 source: RS2 (0x5)
@line:698   Cycle @48.00: [Executor]	EX: Starting 3-cycle multiplication (Pure Wallace Tree)
@line:701   Cycle @48.00: [Executor]	EX:   Op1=0x0 (signed=1), Op2=0x5 (signed=1)
@line:1180  Cycle @48.00: [Executor]	EX: ALU Operation: MUL
@line:1235  Cycle @48.00: [Executor]	EX: ALU Result: 0x1
@line:1238  Cycle @48.00: [Executor]	EX: Bypass Update: 0x1
@line:1306  Cycle @48.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @48.00: [Executor]	EX: Branch Target Base: 0x44
@line:1479  Cycle @48.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @48.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @48.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @48.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @48.00: [MEM]	MEM: Bypass <= 0x5
@line:30    Cycle @48.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @48.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @48.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=0 wb_rd=14
@line:241   Cycle @48.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=2 stall_if=0
@line:64    Cycle @48.00: [Fetcher_Impl]	IF: Final Current PC=0x4c
@line:78    Cycle @48.00: [Fetcher_Impl]	IF: SRAM Addr=0x13
@line:116   Cycle @48.00: [Fetcher_Impl]	BTB: MISS at PC=0x4c, Index=19
@line:145   Cycle @48.00: [Fetcher_Impl]	IF: Next PC=0x50  Next Last PC=4c
@line:360   Cycle @48.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x2 branch_type=0x1 mem_op=0x4 rd=0x0
@line:39    Cycle @49.00: [Decoder]	ID: Fetched Instruction=0xfe842783 at PC=0x4c
@line:5591  Cycle @49.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @49.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x4c rs1_data=0x1000 rs2_data=0x1000
@line:74    Cycle @49.00: [Executor]	Input: pc=0x48 rs1_data=0x1000 rs2_data=0x5 Imm=0xffffffec
@line:119   Cycle @49.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x4 rd=0x0
@line:229   Cycle @49.00: [Executor]	EX: RS1 source: No Bypass
@line:299   Cycle @49.00: [Executor]	EX: RS2 source: EX-MEM Bypass (0x1)
@line:364   Cycle @49.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @49.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffec)
@line:1000  Cycle @49.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @49.00: [Executor]	EX: ALU Result: 0xfec
@line:1238  Cycle @49.00: [Executor]	EX: Bypass Update: 0xfec
@line:1262  Cycle @49.00: [Executor]	EX: Memory Operation: STORE
@line:1265  Cycle @49.00: [Executor]	EX: Store Address: 0xfec
@line:1268  Cycle @49.00: [Executor]	EX: Store Data: 0x1
@line:1306  Cycle @49.00: [Executor]	EX: Branch Immediate: 0xffffffec
@line:1310  Cycle @49.00: [Executor]	EX: Branch Target Base: 0x48
@line:1479  Cycle @49.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @49.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @49.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @49.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @49.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @49.00: [WB]	Input: rd=x0 wdata=0x5
@line:129   Cycle @49.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=8 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=0
@line:241   Cycle @49.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @49.00: [Fetcher_Impl]	IF: Final Current PC=0x50
@line:78    Cycle @49.00: [Fetcher_Impl]	IF: SRAM Addr=0x14
@line:116   Cycle @49.00: [Fetcher_Impl]	BTB: MISS at PC=0x50, Index=20
@line:145   Cycle @49.00: [Fetcher_Impl]	IF: Next PC=0x54  Next Last PC=50
@line:360   Cycle @49.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xf
@line:39    Cycle @50.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x50
@line:5591  Cycle @50.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @50.00: [Decoder]	Forwarding data: imm=0x1 pc=0x50 rs1_data=0x5 rs2_data=0xc
@line:74    Cycle @50.00: [Executor]	Input: pc=0x4c rs1_data=0x1000 rs2_data=0x1000 Imm=0xffffffe8
@line:119   Cycle @50.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xf
@line:229   Cycle @50.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @50.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @50.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @50.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1000  Cycle @50.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @50.00: [Executor]	EX: ALU Result: 0xfe8
@line:1238  Cycle @50.00: [Executor]	EX: Bypass Update: 0xfe8
@line:1273  Cycle @50.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @50.00: [Executor]	EX: Load Address: 0xfe8
@line:1306  Cycle @50.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @50.00: [Executor]	EX: Branch Target Base: 0x4c
@line:1479  Cycle @50.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:67    Cycle @50.00: [MEM]	MEM: OP STORE.
@line:85    Cycle @50.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @50.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @50.00: [MEM]	MEM: Bypass <= 0xfec
@line:30    Cycle @50.00: [WB]	Input: rd=x15 wdata=0x1
@line:35    Cycle @50.00: [WB]	WB: Write x15 <= 0x1
@line:129   Cycle @50.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=1 mem_rd=0 wb_rd=15
@line:241   Cycle @50.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=1
@line:27    Cycle @50.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @50.00: [Fetcher_Impl]	IF: Final Current PC=0x50
@line:78    Cycle @50.00: [Fetcher_Impl]	IF: SRAM Addr=0x14
@line:116   Cycle @50.00: [Fetcher_Impl]	BTB: MISS at PC=0x50, Index=20
@line:145   Cycle @50.00: [Fetcher_Impl]	IF: Next PC=0x54  Next Last PC=50
@line:137   Cycle @50.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @50.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @51.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x50
@line:5591  Cycle @51.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @51.00: [Decoder]	Forwarding data: imm=0x1 pc=0x50 rs1_data=0x1 rs2_data=0xc
@line:74    Cycle @51.00: [Executor]	Input: pc=0x50 rs1_data=0x5 rs2_data=0xc Imm=0x1
@line:119   Cycle @51.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:271   Cycle @51.00: [Executor]	EX: RS1 source: WB Bypass (0x1)
@line:285   Cycle @51.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @51.00: [Executor]	EX: ALU Op1 source: RS1 (0x1)
@line:443   Cycle @51.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:878   Cycle @51.00: [Executor]	EX: 3-cycle multiplier result ready: 0x0
@line:1165  Cycle @51.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1235  Cycle @51.00: [Executor]	EX: ALU Result: 0x1
@line:1238  Cycle @51.00: [Executor]	EX: Bypass Update: 0x1
@line:1306  Cycle @51.00: [Executor]	EX: Branch Immediate: 0x1
@line:1310  Cycle @51.00: [Executor]	EX: Branch Target Base: 0x50
@line:1479  Cycle @51.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @51.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @51.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @51.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @51.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @51.00: [WB]	Input: rd=x0 wdata=0xfec
@line:129   Cycle @51.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=0
@line:241   Cycle @51.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @51.00: [Fetcher_Impl]	IF: Final Current PC=0x54
@line:78    Cycle @51.00: [Fetcher_Impl]	IF: SRAM Addr=0x15
@line:116   Cycle @51.00: [Fetcher_Impl]	BTB: MISS at PC=0x54, Index=21
@line:145   Cycle @51.00: [Fetcher_Impl]	IF: Next PC=0x58  Next Last PC=54
@line:360   Cycle @51.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @52.00: [Decoder]	ID: Fetched Instruction=0xfef42423 at PC=0x54
@line:5591  Cycle @52.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @52.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x54 rs1_data=0x1000 rs2_data=0x1
@line:74    Cycle @52.00: [Executor]	Input: pc=0x50 rs1_data=0x1 rs2_data=0xc Imm=0x1
@line:119   Cycle @52.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:257   Cycle @52.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x1)
@line:285   Cycle @52.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @52.00: [Executor]	EX: ALU Op1 source: RS1 (0x1)
@line:443   Cycle @52.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1000  Cycle @52.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @52.00: [Executor]	EX: ALU Result: 0x2
@line:1238  Cycle @52.00: [Executor]	EX: Bypass Update: 0x2
@line:1306  Cycle @52.00: [Executor]	EX: Branch Immediate: 0x1
@line:1310  Cycle @52.00: [Executor]	EX: Branch Target Base: 0x50
@line:1479  Cycle @52.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @52.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @52.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @52.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @52.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @52.00: [WB]	Input: rd=x15 wdata=0x1
@line:35    Cycle @52.00: [WB]	WB: Write x15 <= 0x1
@line:129   Cycle @52.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=0 wb_rd=15
@line:241   Cycle @52.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=2 stall_if=0
@line:64    Cycle @52.00: [Fetcher_Impl]	IF: Final Current PC=0x58
@line:78    Cycle @52.00: [Fetcher_Impl]	IF: SRAM Addr=0x16
@line:116   Cycle @52.00: [Fetcher_Impl]	BTB: MISS at PC=0x58, Index=22
@line:145   Cycle @52.00: [Fetcher_Impl]	IF: Next PC=0x5c  Next Last PC=58
@line:360   Cycle @52.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x2 branch_type=0x1 mem_op=0x4 rd=0x0
@line:39    Cycle @53.00: [Decoder]	ID: Fetched Instruction=0xfe842703 at PC=0x58
@line:5591  Cycle @53.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @53.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x58 rs1_data=0x1000 rs2_data=0x1000
@line:74    Cycle @53.00: [Executor]	Input: pc=0x54 rs1_data=0x1000 rs2_data=0x1 Imm=0xffffffe8
@line:119   Cycle @53.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x4 rd=0x0
@line:229   Cycle @53.00: [Executor]	EX: RS1 source: No Bypass
@line:299   Cycle @53.00: [Executor]	EX: RS2 source: EX-MEM Bypass (0x2)
@line:364   Cycle @53.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @53.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1000  Cycle @53.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @53.00: [Executor]	EX: ALU Result: 0xfe8
@line:1238  Cycle @53.00: [Executor]	EX: Bypass Update: 0xfe8
@line:1262  Cycle @53.00: [Executor]	EX: Memory Operation: STORE
@line:1265  Cycle @53.00: [Executor]	EX: Store Address: 0xfe8
@line:1268  Cycle @53.00: [Executor]	EX: Store Data: 0x2
@line:1306  Cycle @53.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @53.00: [Executor]	EX: Branch Target Base: 0x54
@line:1479  Cycle @53.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @53.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @53.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @53.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @53.00: [MEM]	MEM: Bypass <= 0x2
@line:30    Cycle @53.00: [WB]	Input: rd=x0 wdata=0x1
@line:129   Cycle @53.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=8 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=0
@line:241   Cycle @53.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @53.00: [Fetcher_Impl]	IF: Final Current PC=0x5c
@line:78    Cycle @53.00: [Fetcher_Impl]	IF: SRAM Addr=0x17
@line:116   Cycle @53.00: [Fetcher_Impl]	BTB: MISS at PC=0x5c, Index=23
@line:145   Cycle @53.00: [Fetcher_Impl]	IF: Next PC=0x60  Next Last PC=5c
@line:360   Cycle @53.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @54.00: [Decoder]	ID: Fetched Instruction=0x900793 at PC=0x5c
@line:5591  Cycle @54.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @54.00: [Decoder]	Forwarding data: imm=0x9 pc=0x5c rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @54.00: [Executor]	Input: pc=0x58 rs1_data=0x1000 rs2_data=0x1000 Imm=0xffffffe8
@line:119   Cycle @54.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:229   Cycle @54.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @54.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @54.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @54.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1000  Cycle @54.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @54.00: [Executor]	EX: ALU Result: 0xfe8
@line:1238  Cycle @54.00: [Executor]	EX: Bypass Update: 0xfe8
@line:1273  Cycle @54.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @54.00: [Executor]	EX: Load Address: 0xfe8
@line:1306  Cycle @54.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @54.00: [Executor]	EX: Branch Target Base: 0x58
@line:1479  Cycle @54.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:67    Cycle @54.00: [MEM]	MEM: OP STORE.
@line:85    Cycle @54.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @54.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @54.00: [MEM]	MEM: Bypass <= 0xfe8
@line:30    Cycle @54.00: [WB]	Input: rd=x15 wdata=0x2
@line:35    Cycle @54.00: [WB]	WB: Write x15 <= 0x2
@line:129   Cycle @54.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=9 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=15
@line:241   Cycle @54.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @54.00: [Fetcher_Impl]	IF: Final Current PC=0x60
@line:78    Cycle @54.00: [Fetcher_Impl]	IF: SRAM Addr=0x18
@line:106   Cycle @54.00: [Fetcher_Impl]	BTB: HIT at PC=0x60, Index=24, Target=0x2c
@line:145   Cycle @54.00: [Fetcher_Impl]	IF: Next PC=0x2c  Next Last PC=60
@line:360   Cycle @54.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @55.00: [Decoder]	ID: Fetched Instruction=0xfce7d6e3 at PC=0x60
@line:5591  Cycle @55.00: [Decoder]	Control signals: alu_func=0x8 op1_sel=0x1 op2_sel=0x1 branch_type=0x10 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @55.00: [Decoder]	Forwarding data: imm=0xffffffcc pc=0x60 rs1_data=0x2 rs2_data=0x0
@line:74    Cycle @55.00: [Executor]	Input: pc=0x5c rs1_data=0x0 rs2_data=0x0 Imm=0x9
@line:119   Cycle @55.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @55.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @55.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @55.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @55.00: [Executor]	EX: ALU Op2 source: IMM (0x9)
@line:1000  Cycle @55.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @55.00: [Executor]	EX: ALU Result: 0x9
@line:1238  Cycle @55.00: [Executor]	EX: Bypass Update: 0x9
@line:1306  Cycle @55.00: [Executor]	EX: Branch Immediate: 0x9
@line:1310  Cycle @55.00: [Executor]	EX: Branch Target Base: 0x5c
@line:1479  Cycle @55.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @55.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @55.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @55.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @55.00: [MEM]	MEM: Bypass <= 0x2
@line:30    Cycle @55.00: [WB]	Input: rd=x0 wdata=0xfe8
@line:129   Cycle @55.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @55.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=4 stall_if=0
@line:64    Cycle @55.00: [Fetcher_Impl]	IF: Final Current PC=0x2c
@line:78    Cycle @55.00: [Fetcher_Impl]	IF: SRAM Addr=0xb
@line:116   Cycle @55.00: [Fetcher_Impl]	BTB: MISS at PC=0x2c, Index=11
@line:145   Cycle @55.00: [Fetcher_Impl]	IF: Next PC=0x30  Next Last PC=2c
@line:360   Cycle @55.00: [Decoder_Impl]	Output: alu_func=0x8 rs1_sel=0x2 rs2_sel=0x4 branch_type=0x10 mem_op=0x1 rd=0x0
@line:39    Cycle @56.00: [Decoder]	ID: Fetched Instruction=0x713 at PC=0x2c
@line:5591  Cycle @56.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @56.00: [Decoder]	Forwarding data: imm=0x0 pc=0x2c rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @56.00: [Executor]	Input: pc=0x60 rs1_data=0x2 rs2_data=0x0 Imm=0xffffffcc
@line:119   Cycle @56.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @56.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x9)
@line:313   Cycle @56.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x2)
@line:364   Cycle @56.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:429   Cycle @56.00: [Executor]	EX: ALU Op2 source: RS2 (0x2)
@line:1045  Cycle @56.00: [Executor]	EX: ALU Operation: SLT
@line:1235  Cycle @56.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @56.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @56.00: [Executor]	EX: Branch Immediate: 0xffffffcc
@line:1310  Cycle @56.00: [Executor]	EX: Branch Target Base: 0x60
@line:1404  Cycle @56.00: [Executor]	EX: Branch Type: BGE
@line:1653  Cycle @56.00: [Executor]	EX: Branch Target: 0x2c
@line:1658  Cycle @56.00: [Executor]	EX: Branch Taken: 1
@line:1683  Cycle @56.00: [Executor]	BTB: UPDATE at PC=0x60, Index=24, Target=0x2c
@line:55    Cycle @56.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @56.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @56.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @56.00: [MEM]	MEM: Bypass <= 0x9
@line:30    Cycle @56.00: [WB]	Input: rd=x14 wdata=0x2
@line:35    Cycle @56.00: [WB]	WB: Write x14 <= 0x2
@line:129   Cycle @56.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @56.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @56.00: [Fetcher_Impl]	IF: Final Current PC=0x30
@line:78    Cycle @56.00: [Fetcher_Impl]	IF: SRAM Addr=0xc
@line:116   Cycle @56.00: [Fetcher_Impl]	BTB: MISS at PC=0x30, Index=12
@line:145   Cycle @56.00: [Fetcher_Impl]	IF: Next PC=0x34  Next Last PC=30
@line:360   Cycle @56.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xe
@line:39    Cycle @57.00: [Decoder]	ID: Fetched Instruction=0xfe842783 at PC=0x30
@line:5591  Cycle @57.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @57.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x30 rs1_data=0x1000 rs2_data=0x1000
@line:74    Cycle @57.00: [Executor]	Input: pc=0x2c rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @57.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xe
@line:229   Cycle @57.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @57.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @57.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @57.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:1000  Cycle @57.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @57.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @57.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @57.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @57.00: [Executor]	EX: Branch Target Base: 0x2c
@line:1479  Cycle @57.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @57.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @57.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @57.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @57.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @57.00: [WB]	Input: rd=x15 wdata=0x9
@line:35    Cycle @57.00: [WB]	WB: Write x15 <= 0x9
@line:129   Cycle @57.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=8 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=0 mem_rd=0 wb_rd=15
@line:241   Cycle @57.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @57.00: [Fetcher_Impl]	IF: Final Current PC=0x34
@line:78    Cycle @57.00: [Fetcher_Impl]	IF: SRAM Addr=0xd
@line:116   Cycle @57.00: [Fetcher_Impl]	BTB: MISS at PC=0x34, Index=13
@line:145   Cycle @57.00: [Fetcher_Impl]	IF: Next PC=0x38  Next Last PC=34
@line:360   Cycle @57.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xf
@line:39    Cycle @58.00: [Decoder]	ID: Fetched Instruction=0x279793 at PC=0x34
@line:5591  Cycle @58.00: [Decoder]	Control signals: alu_func=0x4 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @58.00: [Decoder]	Forwarding data: imm=0x2 pc=0x34 rs1_data=0x9 rs2_data=0xfe0
@line:74    Cycle @58.00: [Executor]	Input: pc=0x30 rs1_data=0x1000 rs2_data=0x1000 Imm=0xffffffe8
@line:119   Cycle @58.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xf
@line:229   Cycle @58.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @58.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @58.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @58.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1000  Cycle @58.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @58.00: [Executor]	EX: ALU Result: 0xfe8
@line:1238  Cycle @58.00: [Executor]	EX: Bypass Update: 0xfe8
@line:1273  Cycle @58.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @58.00: [Executor]	EX: Load Address: 0xfe8
@line:1306  Cycle @58.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @58.00: [Executor]	EX: Branch Target Base: 0x30
@line:1479  Cycle @58.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @58.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @58.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @58.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @58.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @58.00: [WB]	Input: rd=x0 wdata=0x0
@line:129   Cycle @58.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=2 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=1 mem_rd=14 wb_rd=0
@line:241   Cycle @58.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1
@line:27    Cycle @58.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @58.00: [Fetcher_Impl]	IF: Final Current PC=0x34
@line:78    Cycle @58.00: [Fetcher_Impl]	IF: SRAM Addr=0xd
@line:116   Cycle @58.00: [Fetcher_Impl]	BTB: MISS at PC=0x34, Index=13
@line:145   Cycle @58.00: [Fetcher_Impl]	IF: Next PC=0x38  Next Last PC=34
@line:137   Cycle @58.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @58.00: [Decoder_Impl]	Output: alu_func=0x4 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @59.00: [Decoder]	ID: Fetched Instruction=0x279793 at PC=0x34
@line:5591  Cycle @59.00: [Decoder]	Control signals: alu_func=0x4 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @59.00: [Decoder]	Forwarding data: imm=0x2 pc=0x34 rs1_data=0x9 rs2_data=0xfe0
@line:74    Cycle @59.00: [Executor]	Input: pc=0x34 rs1_data=0x9 rs2_data=0xfe0 Imm=0x2
@line:119   Cycle @59.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @59.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @59.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @59.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @59.00: [Executor]	EX: ALU Op2 source: IMM (0x2)
@line:1165  Cycle @59.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1235  Cycle @59.00: [Executor]	EX: ALU Result: 0x2
@line:1238  Cycle @59.00: [Executor]	EX: Bypass Update: 0x2
@line:1306  Cycle @59.00: [Executor]	EX: Branch Immediate: 0x2
@line:1310  Cycle @59.00: [Executor]	EX: Branch Target Base: 0x34
@line:1479  Cycle @59.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @59.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @59.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @59.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @59.00: [MEM]	MEM: Bypass <= 0x2
@line:30    Cycle @59.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @59.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @59.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=2 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @59.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @59.00: [Fetcher_Impl]	IF: Final Current PC=0x38
@line:78    Cycle @59.00: [Fetcher_Impl]	IF: SRAM Addr=0xe
@line:116   Cycle @59.00: [Fetcher_Impl]	BTB: MISS at PC=0x38, Index=14
@line:145   Cycle @59.00: [Fetcher_Impl]	IF: Next PC=0x3c  Next Last PC=38
@line:360   Cycle @59.00: [Decoder_Impl]	Output: alu_func=0x4 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @60.00: [Decoder]	ID: Fetched Instruction=0xf707b3 at PC=0x38
@line:5591  Cycle @60.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @60.00: [Decoder]	Forwarding data: imm=0x0 pc=0x38 rs1_data=0x0 rs2_data=0x9
@line:74    Cycle @60.00: [Executor]	Input: pc=0x34 rs1_data=0x9 rs2_data=0xfe0 Imm=0x2
@line:119   Cycle @60.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:257   Cycle @60.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x2)
@line:285   Cycle @60.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @60.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:443   Cycle @60.00: [Executor]	EX: ALU Op2 source: IMM (0x2)
@line:1030  Cycle @60.00: [Executor]	EX: ALU Operation: SLL
@line:1235  Cycle @60.00: [Executor]	EX: ALU Result: 0x8
@line:1238  Cycle @60.00: [Executor]	EX: Bypass Update: 0x8
@line:1306  Cycle @60.00: [Executor]	EX: Branch Immediate: 0x2
@line:1310  Cycle @60.00: [Executor]	EX: Branch Target Base: 0x34
@line:1479  Cycle @60.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @60.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @60.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @60.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @60.00: [MEM]	MEM: Bypass <= 0x2
@line:30    Cycle @60.00: [WB]	Input: rd=x15 wdata=0x2
@line:35    Cycle @60.00: [WB]	WB: Write x15 <= 0x2
@line:129   Cycle @60.00: [DataHazardUnit]	Input Signals: rs1_idx=14 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=0 wb_rd=15
@line:241   Cycle @60.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=2 stall_if=0
@line:64    Cycle @60.00: [Fetcher_Impl]	IF: Final Current PC=0x3c
@line:78    Cycle @60.00: [Fetcher_Impl]	IF: SRAM Addr=0xf
@line:116   Cycle @60.00: [Fetcher_Impl]	BTB: MISS at PC=0x3c, Index=15
@line:145   Cycle @60.00: [Fetcher_Impl]	IF: Next PC=0x40  Next Last PC=3c
@line:360   Cycle @60.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x2 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @61.00: [Decoder]	ID: Fetched Instruction=0x7a783 at PC=0x3c
@line:5591  Cycle @61.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @61.00: [Decoder]	Forwarding data: imm=0x0 pc=0x3c rs1_data=0x2 rs2_data=0x0
@line:74    Cycle @61.00: [Executor]	Input: pc=0x38 rs1_data=0x0 rs2_data=0x9 Imm=0x0
@line:119   Cycle @61.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @61.00: [Executor]	EX: RS1 source: No Bypass
@line:299   Cycle @61.00: [Executor]	EX: RS2 source: EX-MEM Bypass (0x8)
@line:364   Cycle @61.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @61.00: [Executor]	EX: ALU Op2 source: RS2 (0x8)
@line:1000  Cycle @61.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @61.00: [Executor]	EX: ALU Result: 0x8
@line:1238  Cycle @61.00: [Executor]	EX: Bypass Update: 0x8
@line:1306  Cycle @61.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @61.00: [Executor]	EX: Branch Target Base: 0x38
@line:1479  Cycle @61.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @61.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @61.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @61.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @61.00: [MEM]	MEM: Bypass <= 0x8
@line:30    Cycle @61.00: [WB]	Input: rd=x0 wdata=0x2
@line:129   Cycle @61.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=0 mem_rd=15 wb_rd=0
@line:241   Cycle @61.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0
@line:64    Cycle @61.00: [Fetcher_Impl]	IF: Final Current PC=0x40
@line:78    Cycle @61.00: [Fetcher_Impl]	IF: SRAM Addr=0x10
@line:116   Cycle @61.00: [Fetcher_Impl]	BTB: MISS at PC=0x40, Index=16
@line:145   Cycle @61.00: [Fetcher_Impl]	IF: Next PC=0x44  Next Last PC=40
@line:360   Cycle @61.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xf
@line:39    Cycle @62.00: [Decoder]	ID: Fetched Instruction=0xfec42703 at PC=0x40
@line:5591  Cycle @62.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @62.00: [Decoder]	Forwarding data: imm=0xffffffec pc=0x40 rs1_data=0x1000 rs2_data=0x0
@line:74    Cycle @62.00: [Executor]	Input: pc=0x3c rs1_data=0x2 rs2_data=0x0 Imm=0x0
@line:119   Cycle @62.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xf
@line:243   Cycle @62.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x8)
@line:285   Cycle @62.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @62.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @62.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:1000  Cycle @62.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @62.00: [Executor]	EX: ALU Result: 0x8
@line:1238  Cycle @62.00: [Executor]	EX: Bypass Update: 0x8
@line:1273  Cycle @62.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @62.00: [Executor]	EX: Load Address: 0x8
@line:1306  Cycle @62.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @62.00: [Executor]	EX: Branch Target Base: 0x3c
@line:1479  Cycle @62.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @62.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @62.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @62.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @62.00: [MEM]	MEM: Bypass <= 0x8
@line:30    Cycle @62.00: [WB]	Input: rd=x15 wdata=0x8
@line:35    Cycle @62.00: [WB]	WB: Write x15 <= 0x8
@line:129   Cycle @62.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=12 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=1 mem_rd=15 wb_rd=15
@line:241   Cycle @62.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @62.00: [Fetcher_Impl]	IF: Final Current PC=0x44
@line:78    Cycle @62.00: [Fetcher_Impl]	IF: SRAM Addr=0x11
@line:116   Cycle @62.00: [Fetcher_Impl]	BTB: MISS at PC=0x44, Index=17
@line:145   Cycle @62.00: [Fetcher_Impl]	IF: Next PC=0x48  Next Last PC=44
@line:360   Cycle @62.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @63.00: [Decoder]	ID: Fetched Instruction=0x2f707b3 at PC=0x44
@line:5591  Cycle @63.00: [Decoder]	Control signals: alu_func=0x800 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @63.00: [Decoder]	Forwarding data: imm=0x0 pc=0x44 rs1_data=0x0 rs2_data=0x8
@line:74    Cycle @63.00: [Executor]	Input: pc=0x40 rs1_data=0x1000 rs2_data=0x0 Imm=0xffffffec
@line:119   Cycle @63.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:229   Cycle @63.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @63.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @63.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @63.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffec)
@line:1000  Cycle @63.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @63.00: [Executor]	EX: ALU Result: 0xfec
@line:1238  Cycle @63.00: [Executor]	EX: Bypass Update: 0xfec
@line:1273  Cycle @63.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @63.00: [Executor]	EX: Load Address: 0xfec
@line:1306  Cycle @63.00: [Executor]	EX: Branch Immediate: 0xffffffec
@line:1310  Cycle @63.00: [Executor]	EX: Branch Target Base: 0x40
@line:1479  Cycle @63.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @63.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @63.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @63.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @63.00: [MEM]	MEM: Bypass <= 0x9
@line:30    Cycle @63.00: [WB]	Input: rd=x15 wdata=0x8
@line:35    Cycle @63.00: [WB]	WB: Write x15 <= 0x8
@line:129   Cycle @63.00: [DataHazardUnit]	Input Signals: rs1_idx=14 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=14 ex_is_load=1 mem_rd=15 wb_rd=15
@line:241   Cycle @63.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=1
@line:27    Cycle @63.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @63.00: [Fetcher_Impl]	IF: Final Current PC=0x44
@line:78    Cycle @63.00: [Fetcher_Impl]	IF: SRAM Addr=0x11
@line:116   Cycle @63.00: [Fetcher_Impl]	BTB: MISS at PC=0x44, Index=17
@line:145   Cycle @63.00: [Fetcher_Impl]	IF: Next PC=0x48  Next Last PC=44
@line:137   Cycle @63.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @63.00: [Decoder_Impl]	Output: alu_func=0x800 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @64.00: [Decoder]	ID: Fetched Instruction=0x2f707b3 at PC=0x44
@line:5591  Cycle @64.00: [Decoder]	Control signals: alu_func=0x800 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @64.00: [Decoder]	Forwarding data: imm=0x0 pc=0x44 rs1_data=0x0 rs2_data=0x8
@line:74    Cycle @64.00: [Executor]	Input: pc=0x44 rs1_data=0x0 rs2_data=0x8 Imm=0x0
@line:119   Cycle @64.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @64.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @64.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x9)
@line:364   Cycle @64.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @64.00: [Executor]	EX: ALU Op2 source: RS2 (0x9)
@line:1165  Cycle @64.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1235  Cycle @64.00: [Executor]	EX: ALU Result: 0x9
@line:1238  Cycle @64.00: [Executor]	EX: Bypass Update: 0x9
@line:1306  Cycle @64.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @64.00: [Executor]	EX: Branch Target Base: 0x44
@line:1479  Cycle @64.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @64.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @64.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @64.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @64.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @64.00: [WB]	Input: rd=x15 wdata=0x9
@line:35    Cycle @64.00: [WB]	WB: Write x15 <= 0x9
@line:129   Cycle @64.00: [DataHazardUnit]	Input Signals: rs1_idx=14 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 mem_rd=14 wb_rd=15
@line:241   Cycle @64.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=8 stall_if=0
@line:64    Cycle @64.00: [Fetcher_Impl]	IF: Final Current PC=0x48
@line:78    Cycle @64.00: [Fetcher_Impl]	IF: SRAM Addr=0x12
@line:116   Cycle @64.00: [Fetcher_Impl]	BTB: MISS at PC=0x48, Index=18
@line:145   Cycle @64.00: [Fetcher_Impl]	IF: Next PC=0x4c  Next Last PC=48
@line:360   Cycle @64.00: [Decoder_Impl]	Output: alu_func=0x800 rs1_sel=0x4 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @65.00: [Decoder]	ID: Fetched Instruction=0xfef42623 at PC=0x48
@line:5591  Cycle @65.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @65.00: [Decoder]	Forwarding data: imm=0xffffffec pc=0x48 rs1_data=0x1000 rs2_data=0x9
@line:74    Cycle @65.00: [Executor]	Input: pc=0x44 rs1_data=0x0 rs2_data=0x8 Imm=0x0
@line:119   Cycle @65.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:257   Cycle @65.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x1)
@line:327   Cycle @65.00: [Executor]	EX: RS2 source: WB Bypass (0x9)
@line:364   Cycle @65.00: [Executor]	EX: ALU Op1 source: RS1 (0x1)
@line:429   Cycle @65.00: [Executor]	EX: ALU Op2 source: RS2 (0x9)
@line:698   Cycle @65.00: [Executor]	EX: Starting 3-cycle multiplication (Pure Wallace Tree)
@line:701   Cycle @65.00: [Executor]	EX:   Op1=0x1 (signed=1), Op2=0x9 (signed=1)
@line:1180  Cycle @65.00: [Executor]	EX: ALU Operation: MUL
@line:1235  Cycle @65.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @65.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @65.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @65.00: [Executor]	EX: Branch Target Base: 0x44
@line:1479  Cycle @65.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @65.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @65.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @65.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @65.00: [MEM]	MEM: Bypass <= 0x9
@line:30    Cycle @65.00: [WB]	Input: rd=x14 wdata=0x1
@line:35    Cycle @65.00: [WB]	WB: Write x14 <= 0x1
@line:129   Cycle @65.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=0 wb_rd=14
@line:241   Cycle @65.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=2 stall_if=0
@line:64    Cycle @65.00: [Fetcher_Impl]	IF: Final Current PC=0x4c
@line:78    Cycle @65.00: [Fetcher_Impl]	IF: SRAM Addr=0x13
@line:116   Cycle @65.00: [Fetcher_Impl]	BTB: MISS at PC=0x4c, Index=19
@line:145   Cycle @65.00: [Fetcher_Impl]	IF: Next PC=0x50  Next Last PC=4c
@line:360   Cycle @65.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x2 branch_type=0x1 mem_op=0x4 rd=0x0
@line:39    Cycle @66.00: [Decoder]	ID: Fetched Instruction=0xfe842783 at PC=0x4c
@line:5591  Cycle @66.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @66.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x4c rs1_data=0x1000 rs2_data=0x1000
@line:74    Cycle @66.00: [Executor]	Input: pc=0x48 rs1_data=0x1000 rs2_data=0x9 Imm=0xffffffec
@line:119   Cycle @66.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x4 rd=0x0
@line:229   Cycle @66.00: [Executor]	EX: RS1 source: No Bypass
@line:299   Cycle @66.00: [Executor]	EX: RS2 source: EX-MEM Bypass (0x0)
@line:364   Cycle @66.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @66.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffec)
@line:1000  Cycle @66.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @66.00: [Executor]	EX: ALU Result: 0xfec
@line:1238  Cycle @66.00: [Executor]	EX: Bypass Update: 0xfec
@line:1262  Cycle @66.00: [Executor]	EX: Memory Operation: STORE
@line:1265  Cycle @66.00: [Executor]	EX: Store Address: 0xfec
@line:1268  Cycle @66.00: [Executor]	EX: Store Data: 0x0
@line:1306  Cycle @66.00: [Executor]	EX: Branch Immediate: 0xffffffec
@line:1310  Cycle @66.00: [Executor]	EX: Branch Target Base: 0x48
@line:1479  Cycle @66.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @66.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @66.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @66.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @66.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @66.00: [WB]	Input: rd=x0 wdata=0x9
@line:129   Cycle @66.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=8 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=0
@line:241   Cycle @66.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @66.00: [Fetcher_Impl]	IF: Final Current PC=0x50
@line:78    Cycle @66.00: [Fetcher_Impl]	IF: SRAM Addr=0x14
@line:116   Cycle @66.00: [Fetcher_Impl]	BTB: MISS at PC=0x50, Index=20
@line:145   Cycle @66.00: [Fetcher_Impl]	IF: Next PC=0x54  Next Last PC=50
@line:360   Cycle @66.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xf
@line:39    Cycle @67.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x50
@line:5591  Cycle @67.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @67.00: [Decoder]	Forwarding data: imm=0x1 pc=0x50 rs1_data=0x9 rs2_data=0xc
@line:74    Cycle @67.00: [Executor]	Input: pc=0x4c rs1_data=0x1000 rs2_data=0x1000 Imm=0xffffffe8
@line:119   Cycle @67.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xf
@line:229   Cycle @67.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @67.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @67.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @67.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1000  Cycle @67.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @67.00: [Executor]	EX: ALU Result: 0xfe8
@line:1238  Cycle @67.00: [Executor]	EX: Bypass Update: 0xfe8
@line:1273  Cycle @67.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @67.00: [Executor]	EX: Load Address: 0xfe8
@line:1306  Cycle @67.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @67.00: [Executor]	EX: Branch Target Base: 0x4c
@line:1479  Cycle @67.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:67    Cycle @67.00: [MEM]	MEM: OP STORE.
@line:85    Cycle @67.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @67.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @67.00: [MEM]	MEM: Bypass <= 0xfec
@line:30    Cycle @67.00: [WB]	Input: rd=x15 wdata=0x0
@line:35    Cycle @67.00: [WB]	WB: Write x15 <= 0x0
@line:129   Cycle @67.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=1 mem_rd=0 wb_rd=15
@line:241   Cycle @67.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=1
@line:27    Cycle @67.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @67.00: [Fetcher_Impl]	IF: Final Current PC=0x50
@line:78    Cycle @67.00: [Fetcher_Impl]	IF: SRAM Addr=0x14
@line:116   Cycle @67.00: [Fetcher_Impl]	BTB: MISS at PC=0x50, Index=20
@line:145   Cycle @67.00: [Fetcher_Impl]	IF: Next PC=0x54  Next Last PC=50
@line:137   Cycle @67.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @67.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @68.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x50
@line:5591  Cycle @68.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @68.00: [Decoder]	Forwarding data: imm=0x1 pc=0x50 rs1_data=0x0 rs2_data=0xc
@line:74    Cycle @68.00: [Executor]	Input: pc=0x50 rs1_data=0x9 rs2_data=0xc Imm=0x1
@line:119   Cycle @68.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:271   Cycle @68.00: [Executor]	EX: RS1 source: WB Bypass (0x0)
@line:285   Cycle @68.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @68.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @68.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:878   Cycle @68.00: [Executor]	EX: 3-cycle multiplier result ready: 0x9
@line:1165  Cycle @68.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1235  Cycle @68.00: [Executor]	EX: ALU Result: 0x1
@line:1238  Cycle @68.00: [Executor]	EX: Bypass Update: 0x1
@line:1306  Cycle @68.00: [Executor]	EX: Branch Immediate: 0x1
@line:1310  Cycle @68.00: [Executor]	EX: Branch Target Base: 0x50
@line:1479  Cycle @68.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @68.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @68.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @68.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @68.00: [MEM]	MEM: Bypass <= 0x2
@line:30    Cycle @68.00: [WB]	Input: rd=x0 wdata=0xfec
@line:129   Cycle @68.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=0
@line:241   Cycle @68.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @68.00: [Fetcher_Impl]	IF: Final Current PC=0x54
@line:78    Cycle @68.00: [Fetcher_Impl]	IF: SRAM Addr=0x15
@line:116   Cycle @68.00: [Fetcher_Impl]	BTB: MISS at PC=0x54, Index=21
@line:145   Cycle @68.00: [Fetcher_Impl]	IF: Next PC=0x58  Next Last PC=54
@line:360   Cycle @68.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @69.00: [Decoder]	ID: Fetched Instruction=0xfef42423 at PC=0x54
@line:5591  Cycle @69.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @69.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x54 rs1_data=0x1000 rs2_data=0x0
@line:74    Cycle @69.00: [Executor]	Input: pc=0x50 rs1_data=0x0 rs2_data=0xc Imm=0x1
@line:119   Cycle @69.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:257   Cycle @69.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x2)
@line:285   Cycle @69.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @69.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:443   Cycle @69.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1000  Cycle @69.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @69.00: [Executor]	EX: ALU Result: 0x3
@line:1238  Cycle @69.00: [Executor]	EX: Bypass Update: 0x3
@line:1306  Cycle @69.00: [Executor]	EX: Branch Immediate: 0x1
@line:1310  Cycle @69.00: [Executor]	EX: Branch Target Base: 0x50
@line:1479  Cycle @69.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @69.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @69.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @69.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @69.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @69.00: [WB]	Input: rd=x15 wdata=0x2
@line:35    Cycle @69.00: [WB]	WB: Write x15 <= 0x2
@line:129   Cycle @69.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=0 wb_rd=15
@line:241   Cycle @69.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=2 stall_if=0
@line:64    Cycle @69.00: [Fetcher_Impl]	IF: Final Current PC=0x58
@line:78    Cycle @69.00: [Fetcher_Impl]	IF: SRAM Addr=0x16
@line:116   Cycle @69.00: [Fetcher_Impl]	BTB: MISS at PC=0x58, Index=22
@line:145   Cycle @69.00: [Fetcher_Impl]	IF: Next PC=0x5c  Next Last PC=58
@line:360   Cycle @69.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x2 branch_type=0x1 mem_op=0x4 rd=0x0
@line:39    Cycle @70.00: [Decoder]	ID: Fetched Instruction=0xfe842703 at PC=0x58
@line:5591  Cycle @70.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @70.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x58 rs1_data=0x1000 rs2_data=0x1000
@line:74    Cycle @70.00: [Executor]	Input: pc=0x54 rs1_data=0x1000 rs2_data=0x0 Imm=0xffffffe8
@line:119   Cycle @70.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x4 rd=0x0
@line:229   Cycle @70.00: [Executor]	EX: RS1 source: No Bypass
@line:299   Cycle @70.00: [Executor]	EX: RS2 source: EX-MEM Bypass (0x3)
@line:364   Cycle @70.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @70.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1000  Cycle @70.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @70.00: [Executor]	EX: ALU Result: 0xfe8
@line:1238  Cycle @70.00: [Executor]	EX: Bypass Update: 0xfe8
@line:1262  Cycle @70.00: [Executor]	EX: Memory Operation: STORE
@line:1265  Cycle @70.00: [Executor]	EX: Store Address: 0xfe8
@line:1268  Cycle @70.00: [Executor]	EX: Store Data: 0x3
@line:1306  Cycle @70.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @70.00: [Executor]	EX: Branch Target Base: 0x54
@line:1479  Cycle @70.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @70.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @70.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @70.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @70.00: [MEM]	MEM: Bypass <= 0x3
@line:30    Cycle @70.00: [WB]	Input: rd=x0 wdata=0x1
@line:129   Cycle @70.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=8 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=0
@line:241   Cycle @70.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @70.00: [Fetcher_Impl]	IF: Final Current PC=0x5c
@line:78    Cycle @70.00: [Fetcher_Impl]	IF: SRAM Addr=0x17
@line:116   Cycle @70.00: [Fetcher_Impl]	BTB: MISS at PC=0x5c, Index=23
@line:145   Cycle @70.00: [Fetcher_Impl]	IF: Next PC=0x60  Next Last PC=5c
@line:360   Cycle @70.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @71.00: [Decoder]	ID: Fetched Instruction=0x900793 at PC=0x5c
@line:5591  Cycle @71.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @71.00: [Decoder]	Forwarding data: imm=0x9 pc=0x5c rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @71.00: [Executor]	Input: pc=0x58 rs1_data=0x1000 rs2_data=0x1000 Imm=0xffffffe8
@line:119   Cycle @71.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:229   Cycle @71.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @71.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @71.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @71.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1000  Cycle @71.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @71.00: [Executor]	EX: ALU Result: 0xfe8
@line:1238  Cycle @71.00: [Executor]	EX: Bypass Update: 0xfe8
@line:1273  Cycle @71.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @71.00: [Executor]	EX: Load Address: 0xfe8
@line:1306  Cycle @71.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @71.00: [Executor]	EX: Branch Target Base: 0x58
@line:1479  Cycle @71.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:67    Cycle @71.00: [MEM]	MEM: OP STORE.
@line:85    Cycle @71.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @71.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @71.00: [MEM]	MEM: Bypass <= 0xfe8
@line:30    Cycle @71.00: [WB]	Input: rd=x15 wdata=0x3
@line:35    Cycle @71.00: [WB]	WB: Write x15 <= 0x3
@line:129   Cycle @71.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=9 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=15
@line:241   Cycle @71.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @71.00: [Fetcher_Impl]	IF: Final Current PC=0x60
@line:78    Cycle @71.00: [Fetcher_Impl]	IF: SRAM Addr=0x18
@line:106   Cycle @71.00: [Fetcher_Impl]	BTB: HIT at PC=0x60, Index=24, Target=0x2c
@line:145   Cycle @71.00: [Fetcher_Impl]	IF: Next PC=0x2c  Next Last PC=60
@line:360   Cycle @71.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @72.00: [Decoder]	ID: Fetched Instruction=0xfce7d6e3 at PC=0x60
@line:5591  Cycle @72.00: [Decoder]	Control signals: alu_func=0x8 op1_sel=0x1 op2_sel=0x1 branch_type=0x10 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @72.00: [Decoder]	Forwarding data: imm=0xffffffcc pc=0x60 rs1_data=0x3 rs2_data=0x1
@line:74    Cycle @72.00: [Executor]	Input: pc=0x5c rs1_data=0x0 rs2_data=0x0 Imm=0x9
@line:119   Cycle @72.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @72.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @72.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @72.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @72.00: [Executor]	EX: ALU Op2 source: IMM (0x9)
@line:1000  Cycle @72.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @72.00: [Executor]	EX: ALU Result: 0x9
@line:1238  Cycle @72.00: [Executor]	EX: Bypass Update: 0x9
@line:1306  Cycle @72.00: [Executor]	EX: Branch Immediate: 0x9
@line:1310  Cycle @72.00: [Executor]	EX: Branch Target Base: 0x5c
@line:1479  Cycle @72.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @72.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @72.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @72.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @72.00: [MEM]	MEM: Bypass <= 0x3
@line:30    Cycle @72.00: [WB]	Input: rd=x0 wdata=0xfe8
@line:129   Cycle @72.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @72.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=4 stall_if=0
@line:64    Cycle @72.00: [Fetcher_Impl]	IF: Final Current PC=0x2c
@line:78    Cycle @72.00: [Fetcher_Impl]	IF: SRAM Addr=0xb
@line:116   Cycle @72.00: [Fetcher_Impl]	BTB: MISS at PC=0x2c, Index=11
@line:145   Cycle @72.00: [Fetcher_Impl]	IF: Next PC=0x30  Next Last PC=2c
@line:360   Cycle @72.00: [Decoder_Impl]	Output: alu_func=0x8 rs1_sel=0x2 rs2_sel=0x4 branch_type=0x10 mem_op=0x1 rd=0x0
@line:39    Cycle @73.00: [Decoder]	ID: Fetched Instruction=0x713 at PC=0x2c
@line:5591  Cycle @73.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @73.00: [Decoder]	Forwarding data: imm=0x0 pc=0x2c rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @73.00: [Executor]	Input: pc=0x60 rs1_data=0x3 rs2_data=0x1 Imm=0xffffffcc
@line:119   Cycle @73.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @73.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x9)
@line:313   Cycle @73.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x3)
@line:364   Cycle @73.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:429   Cycle @73.00: [Executor]	EX: ALU Op2 source: RS2 (0x3)
@line:1045  Cycle @73.00: [Executor]	EX: ALU Operation: SLT
@line:1235  Cycle @73.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @73.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @73.00: [Executor]	EX: Branch Immediate: 0xffffffcc
@line:1310  Cycle @73.00: [Executor]	EX: Branch Target Base: 0x60
@line:1404  Cycle @73.00: [Executor]	EX: Branch Type: BGE
@line:1653  Cycle @73.00: [Executor]	EX: Branch Target: 0x2c
@line:1658  Cycle @73.00: [Executor]	EX: Branch Taken: 1
@line:1683  Cycle @73.00: [Executor]	BTB: UPDATE at PC=0x60, Index=24, Target=0x2c
@line:55    Cycle @73.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @73.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @73.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @73.00: [MEM]	MEM: Bypass <= 0x9
@line:30    Cycle @73.00: [WB]	Input: rd=x14 wdata=0x3
@line:35    Cycle @73.00: [WB]	WB: Write x14 <= 0x3
@line:129   Cycle @73.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @73.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @73.00: [Fetcher_Impl]	IF: Final Current PC=0x30
@line:78    Cycle @73.00: [Fetcher_Impl]	IF: SRAM Addr=0xc
@line:116   Cycle @73.00: [Fetcher_Impl]	BTB: MISS at PC=0x30, Index=12
@line:145   Cycle @73.00: [Fetcher_Impl]	IF: Next PC=0x34  Next Last PC=30
@line:360   Cycle @73.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xe
@line:39    Cycle @74.00: [Decoder]	ID: Fetched Instruction=0xfe842783 at PC=0x30
@line:5591  Cycle @74.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @74.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x30 rs1_data=0x1000 rs2_data=0x1000
@line:74    Cycle @74.00: [Executor]	Input: pc=0x2c rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @74.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xe
@line:229   Cycle @74.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @74.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @74.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @74.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:1000  Cycle @74.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @74.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @74.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @74.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @74.00: [Executor]	EX: Branch Target Base: 0x2c
@line:1479  Cycle @74.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @74.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @74.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @74.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @74.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @74.00: [WB]	Input: rd=x15 wdata=0x9
@line:35    Cycle @74.00: [WB]	WB: Write x15 <= 0x9
@line:129   Cycle @74.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=8 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=0 mem_rd=0 wb_rd=15
@line:241   Cycle @74.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @74.00: [Fetcher_Impl]	IF: Final Current PC=0x34
@line:78    Cycle @74.00: [Fetcher_Impl]	IF: SRAM Addr=0xd
@line:116   Cycle @74.00: [Fetcher_Impl]	BTB: MISS at PC=0x34, Index=13
@line:145   Cycle @74.00: [Fetcher_Impl]	IF: Next PC=0x38  Next Last PC=34
@line:360   Cycle @74.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xf
@line:39    Cycle @75.00: [Decoder]	ID: Fetched Instruction=0x279793 at PC=0x34
@line:5591  Cycle @75.00: [Decoder]	Control signals: alu_func=0x4 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @75.00: [Decoder]	Forwarding data: imm=0x2 pc=0x34 rs1_data=0x9 rs2_data=0xfe0
@line:74    Cycle @75.00: [Executor]	Input: pc=0x30 rs1_data=0x1000 rs2_data=0x1000 Imm=0xffffffe8
@line:119   Cycle @75.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xf
@line:229   Cycle @75.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @75.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @75.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @75.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1000  Cycle @75.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @75.00: [Executor]	EX: ALU Result: 0xfe8
@line:1238  Cycle @75.00: [Executor]	EX: Bypass Update: 0xfe8
@line:1273  Cycle @75.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @75.00: [Executor]	EX: Load Address: 0xfe8
@line:1306  Cycle @75.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @75.00: [Executor]	EX: Branch Target Base: 0x30
@line:1479  Cycle @75.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @75.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @75.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @75.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @75.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @75.00: [WB]	Input: rd=x0 wdata=0x0
@line:129   Cycle @75.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=2 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=1 mem_rd=14 wb_rd=0
@line:241   Cycle @75.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1
@line:27    Cycle @75.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @75.00: [Fetcher_Impl]	IF: Final Current PC=0x34
@line:78    Cycle @75.00: [Fetcher_Impl]	IF: SRAM Addr=0xd
@line:116   Cycle @75.00: [Fetcher_Impl]	BTB: MISS at PC=0x34, Index=13
@line:145   Cycle @75.00: [Fetcher_Impl]	IF: Next PC=0x38  Next Last PC=34
@line:137   Cycle @75.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @75.00: [Decoder_Impl]	Output: alu_func=0x4 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @76.00: [Decoder]	ID: Fetched Instruction=0x279793 at PC=0x34
@line:5591  Cycle @76.00: [Decoder]	Control signals: alu_func=0x4 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @76.00: [Decoder]	Forwarding data: imm=0x2 pc=0x34 rs1_data=0x9 rs2_data=0xfe0
@line:74    Cycle @76.00: [Executor]	Input: pc=0x34 rs1_data=0x9 rs2_data=0xfe0 Imm=0x2
@line:119   Cycle @76.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @76.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @76.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @76.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @76.00: [Executor]	EX: ALU Op2 source: IMM (0x2)
@line:1165  Cycle @76.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1235  Cycle @76.00: [Executor]	EX: ALU Result: 0x2
@line:1238  Cycle @76.00: [Executor]	EX: Bypass Update: 0x2
@line:1306  Cycle @76.00: [Executor]	EX: Branch Immediate: 0x2
@line:1310  Cycle @76.00: [Executor]	EX: Branch Target Base: 0x34
@line:1479  Cycle @76.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @76.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @76.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @76.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @76.00: [MEM]	MEM: Bypass <= 0x3
@line:30    Cycle @76.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @76.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @76.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=2 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @76.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @76.00: [Fetcher_Impl]	IF: Final Current PC=0x38
@line:78    Cycle @76.00: [Fetcher_Impl]	IF: SRAM Addr=0xe
@line:116   Cycle @76.00: [Fetcher_Impl]	BTB: MISS at PC=0x38, Index=14
@line:145   Cycle @76.00: [Fetcher_Impl]	IF: Next PC=0x3c  Next Last PC=38
@line:360   Cycle @76.00: [Decoder_Impl]	Output: alu_func=0x4 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @77.00: [Decoder]	ID: Fetched Instruction=0xf707b3 at PC=0x38
@line:5591  Cycle @77.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @77.00: [Decoder]	Forwarding data: imm=0x0 pc=0x38 rs1_data=0x0 rs2_data=0x9
@line:74    Cycle @77.00: [Executor]	Input: pc=0x34 rs1_data=0x9 rs2_data=0xfe0 Imm=0x2
@line:119   Cycle @77.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:257   Cycle @77.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x3)
@line:285   Cycle @77.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @77.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:443   Cycle @77.00: [Executor]	EX: ALU Op2 source: IMM (0x2)
@line:1030  Cycle @77.00: [Executor]	EX: ALU Operation: SLL
@line:1235  Cycle @77.00: [Executor]	EX: ALU Result: 0xc
@line:1238  Cycle @77.00: [Executor]	EX: Bypass Update: 0xc
@line:1306  Cycle @77.00: [Executor]	EX: Branch Immediate: 0x2
@line:1310  Cycle @77.00: [Executor]	EX: Branch Target Base: 0x34
@line:1479  Cycle @77.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @77.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @77.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @77.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @77.00: [MEM]	MEM: Bypass <= 0x2
@line:30    Cycle @77.00: [WB]	Input: rd=x15 wdata=0x3
@line:35    Cycle @77.00: [WB]	WB: Write x15 <= 0x3
@line:129   Cycle @77.00: [DataHazardUnit]	Input Signals: rs1_idx=14 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=0 wb_rd=15
@line:241   Cycle @77.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=2 stall_if=0
@line:64    Cycle @77.00: [Fetcher_Impl]	IF: Final Current PC=0x3c
@line:78    Cycle @77.00: [Fetcher_Impl]	IF: SRAM Addr=0xf
@line:116   Cycle @77.00: [Fetcher_Impl]	BTB: MISS at PC=0x3c, Index=15
@line:145   Cycle @77.00: [Fetcher_Impl]	IF: Next PC=0x40  Next Last PC=3c
@line:360   Cycle @77.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x2 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @78.00: [Decoder]	ID: Fetched Instruction=0x7a783 at PC=0x3c
@line:5591  Cycle @78.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @78.00: [Decoder]	Forwarding data: imm=0x0 pc=0x3c rs1_data=0x3 rs2_data=0x0
@line:74    Cycle @78.00: [Executor]	Input: pc=0x38 rs1_data=0x0 rs2_data=0x9 Imm=0x0
@line:119   Cycle @78.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @78.00: [Executor]	EX: RS1 source: No Bypass
@line:299   Cycle @78.00: [Executor]	EX: RS2 source: EX-MEM Bypass (0xc)
@line:364   Cycle @78.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @78.00: [Executor]	EX: ALU Op2 source: RS2 (0xc)
@line:1000  Cycle @78.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @78.00: [Executor]	EX: ALU Result: 0xc
@line:1238  Cycle @78.00: [Executor]	EX: Bypass Update: 0xc
@line:1306  Cycle @78.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @78.00: [Executor]	EX: Branch Target Base: 0x38
@line:1479  Cycle @78.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @78.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @78.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @78.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @78.00: [MEM]	MEM: Bypass <= 0xc
@line:30    Cycle @78.00: [WB]	Input: rd=x0 wdata=0x2
@line:129   Cycle @78.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=0 mem_rd=15 wb_rd=0
@line:241   Cycle @78.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0
@line:64    Cycle @78.00: [Fetcher_Impl]	IF: Final Current PC=0x40
@line:78    Cycle @78.00: [Fetcher_Impl]	IF: SRAM Addr=0x10
@line:116   Cycle @78.00: [Fetcher_Impl]	BTB: MISS at PC=0x40, Index=16
@line:145   Cycle @78.00: [Fetcher_Impl]	IF: Next PC=0x44  Next Last PC=40
@line:360   Cycle @78.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xf
@line:39    Cycle @79.00: [Decoder]	ID: Fetched Instruction=0xfec42703 at PC=0x40
@line:5591  Cycle @79.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @79.00: [Decoder]	Forwarding data: imm=0xffffffec pc=0x40 rs1_data=0x1000 rs2_data=0x0
@line:74    Cycle @79.00: [Executor]	Input: pc=0x3c rs1_data=0x3 rs2_data=0x0 Imm=0x0
@line:119   Cycle @79.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xf
@line:243   Cycle @79.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0xc)
@line:285   Cycle @79.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @79.00: [Executor]	EX: ALU Op1 source: RS1 (0xc)
@line:443   Cycle @79.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:1000  Cycle @79.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @79.00: [Executor]	EX: ALU Result: 0xc
@line:1238  Cycle @79.00: [Executor]	EX: Bypass Update: 0xc
@line:1273  Cycle @79.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @79.00: [Executor]	EX: Load Address: 0xc
@line:1306  Cycle @79.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @79.00: [Executor]	EX: Branch Target Base: 0x3c
@line:1479  Cycle @79.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @79.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @79.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @79.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @79.00: [MEM]	MEM: Bypass <= 0xc
@line:30    Cycle @79.00: [WB]	Input: rd=x15 wdata=0xc
@line:35    Cycle @79.00: [WB]	WB: Write x15 <= 0xc
@line:129   Cycle @79.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=12 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=1 mem_rd=15 wb_rd=15
@line:241   Cycle @79.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @79.00: [Fetcher_Impl]	IF: Final Current PC=0x44
@line:78    Cycle @79.00: [Fetcher_Impl]	IF: SRAM Addr=0x11
@line:116   Cycle @79.00: [Fetcher_Impl]	BTB: MISS at PC=0x44, Index=17
@line:145   Cycle @79.00: [Fetcher_Impl]	IF: Next PC=0x48  Next Last PC=44
@line:360   Cycle @79.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @80.00: [Decoder]	ID: Fetched Instruction=0x2f707b3 at PC=0x44
@line:5591  Cycle @80.00: [Decoder]	Control signals: alu_func=0x800 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @80.00: [Decoder]	Forwarding data: imm=0x0 pc=0x44 rs1_data=0x0 rs2_data=0xc
@line:74    Cycle @80.00: [Executor]	Input: pc=0x40 rs1_data=0x1000 rs2_data=0x0 Imm=0xffffffec
@line:119   Cycle @80.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:229   Cycle @80.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @80.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @80.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @80.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffec)
@line:1000  Cycle @80.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @80.00: [Executor]	EX: ALU Result: 0xfec
@line:1238  Cycle @80.00: [Executor]	EX: Bypass Update: 0xfec
@line:1273  Cycle @80.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @80.00: [Executor]	EX: Load Address: 0xfec
@line:1306  Cycle @80.00: [Executor]	EX: Branch Immediate: 0xffffffec
@line:1310  Cycle @80.00: [Executor]	EX: Branch Target Base: 0x40
@line:1479  Cycle @80.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @80.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @80.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @80.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @80.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @80.00: [WB]	Input: rd=x15 wdata=0xc
@line:35    Cycle @80.00: [WB]	WB: Write x15 <= 0xc
@line:129   Cycle @80.00: [DataHazardUnit]	Input Signals: rs1_idx=14 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=14 ex_is_load=1 mem_rd=15 wb_rd=15
@line:241   Cycle @80.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=1
@line:27    Cycle @80.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @80.00: [Fetcher_Impl]	IF: Final Current PC=0x44
@line:78    Cycle @80.00: [Fetcher_Impl]	IF: SRAM Addr=0x11
@line:116   Cycle @80.00: [Fetcher_Impl]	BTB: MISS at PC=0x44, Index=17
@line:145   Cycle @80.00: [Fetcher_Impl]	IF: Next PC=0x48  Next Last PC=44
@line:137   Cycle @80.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @80.00: [Decoder_Impl]	Output: alu_func=0x800 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @81.00: [Decoder]	ID: Fetched Instruction=0x2f707b3 at PC=0x44
@line:5591  Cycle @81.00: [Decoder]	Control signals: alu_func=0x800 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @81.00: [Decoder]	Forwarding data: imm=0x0 pc=0x44 rs1_data=0x0 rs2_data=0xc
@line:74    Cycle @81.00: [Executor]	Input: pc=0x44 rs1_data=0x0 rs2_data=0xc Imm=0x0
@line:119   Cycle @81.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @81.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @81.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @81.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @81.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:1165  Cycle @81.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1235  Cycle @81.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @81.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @81.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @81.00: [Executor]	EX: Branch Target Base: 0x44
@line:1479  Cycle @81.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @81.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @81.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @81.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @81.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @81.00: [WB]	Input: rd=x15 wdata=0x0
@line:35    Cycle @81.00: [WB]	WB: Write x15 <= 0x0
@line:129   Cycle @81.00: [DataHazardUnit]	Input Signals: rs1_idx=14 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 mem_rd=14 wb_rd=15
@line:241   Cycle @81.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=8 stall_if=0
@line:64    Cycle @81.00: [Fetcher_Impl]	IF: Final Current PC=0x48
@line:78    Cycle @81.00: [Fetcher_Impl]	IF: SRAM Addr=0x12
@line:116   Cycle @81.00: [Fetcher_Impl]	BTB: MISS at PC=0x48, Index=18
@line:145   Cycle @81.00: [Fetcher_Impl]	IF: Next PC=0x4c  Next Last PC=48
@line:360   Cycle @81.00: [Decoder_Impl]	Output: alu_func=0x800 rs1_sel=0x4 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @82.00: [Decoder]	ID: Fetched Instruction=0xfef42623 at PC=0x48
@line:5591  Cycle @82.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @82.00: [Decoder]	Forwarding data: imm=0xffffffec pc=0x48 rs1_data=0x1000 rs2_data=0x0
@line:74    Cycle @82.00: [Executor]	Input: pc=0x44 rs1_data=0x0 rs2_data=0xc Imm=0x0
@line:119   Cycle @82.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:257   Cycle @82.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x0)
@line:327   Cycle @82.00: [Executor]	EX: RS2 source: WB Bypass (0x0)
@line:364   Cycle @82.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @82.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:698   Cycle @82.00: [Executor]	EX: Starting 3-cycle multiplication (Pure Wallace Tree)
@line:701   Cycle @82.00: [Executor]	EX:   Op1=0x0 (signed=1), Op2=0x0 (signed=1)
@line:1180  Cycle @82.00: [Executor]	EX: ALU Operation: MUL
@line:1235  Cycle @82.00: [Executor]	EX: ALU Result: 0x9
@line:1238  Cycle @82.00: [Executor]	EX: Bypass Update: 0x9
@line:1306  Cycle @82.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @82.00: [Executor]	EX: Branch Target Base: 0x44
@line:1479  Cycle @82.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @82.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @82.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @82.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @82.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @82.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @82.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @82.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=0 wb_rd=14
@line:241   Cycle @82.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=2 stall_if=0
@line:64    Cycle @82.00: [Fetcher_Impl]	IF: Final Current PC=0x4c
@line:78    Cycle @82.00: [Fetcher_Impl]	IF: SRAM Addr=0x13
@line:116   Cycle @82.00: [Fetcher_Impl]	BTB: MISS at PC=0x4c, Index=19
@line:145   Cycle @82.00: [Fetcher_Impl]	IF: Next PC=0x50  Next Last PC=4c
@line:360   Cycle @82.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x2 branch_type=0x1 mem_op=0x4 rd=0x0
@line:39    Cycle @83.00: [Decoder]	ID: Fetched Instruction=0xfe842783 at PC=0x4c
@line:5591  Cycle @83.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @83.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x4c rs1_data=0x1000 rs2_data=0x1000
@line:74    Cycle @83.00: [Executor]	Input: pc=0x48 rs1_data=0x1000 rs2_data=0x0 Imm=0xffffffec
@line:119   Cycle @83.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x4 rd=0x0
@line:229   Cycle @83.00: [Executor]	EX: RS1 source: No Bypass
@line:299   Cycle @83.00: [Executor]	EX: RS2 source: EX-MEM Bypass (0x9)
@line:364   Cycle @83.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @83.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffec)
@line:1000  Cycle @83.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @83.00: [Executor]	EX: ALU Result: 0xfec
@line:1238  Cycle @83.00: [Executor]	EX: Bypass Update: 0xfec
@line:1262  Cycle @83.00: [Executor]	EX: Memory Operation: STORE
@line:1265  Cycle @83.00: [Executor]	EX: Store Address: 0xfec
@line:1268  Cycle @83.00: [Executor]	EX: Store Data: 0x9
@line:1306  Cycle @83.00: [Executor]	EX: Branch Immediate: 0xffffffec
@line:1310  Cycle @83.00: [Executor]	EX: Branch Target Base: 0x48
@line:1479  Cycle @83.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @83.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @83.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @83.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @83.00: [MEM]	MEM: Bypass <= 0x9
@line:30    Cycle @83.00: [WB]	Input: rd=x0 wdata=0x0
@line:129   Cycle @83.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=8 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=0
@line:241   Cycle @83.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @83.00: [Fetcher_Impl]	IF: Final Current PC=0x50
@line:78    Cycle @83.00: [Fetcher_Impl]	IF: SRAM Addr=0x14
@line:116   Cycle @83.00: [Fetcher_Impl]	BTB: MISS at PC=0x50, Index=20
@line:145   Cycle @83.00: [Fetcher_Impl]	IF: Next PC=0x54  Next Last PC=50
@line:360   Cycle @83.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xf
@line:39    Cycle @84.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x50
@line:5591  Cycle @84.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @84.00: [Decoder]	Forwarding data: imm=0x1 pc=0x50 rs1_data=0x0 rs2_data=0xc
@line:74    Cycle @84.00: [Executor]	Input: pc=0x4c rs1_data=0x1000 rs2_data=0x1000 Imm=0xffffffe8
@line:119   Cycle @84.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xf
@line:229   Cycle @84.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @84.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @84.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @84.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1000  Cycle @84.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @84.00: [Executor]	EX: ALU Result: 0xfe8
@line:1238  Cycle @84.00: [Executor]	EX: Bypass Update: 0xfe8
@line:1273  Cycle @84.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @84.00: [Executor]	EX: Load Address: 0xfe8
@line:1306  Cycle @84.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @84.00: [Executor]	EX: Branch Target Base: 0x4c
@line:1479  Cycle @84.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:67    Cycle @84.00: [MEM]	MEM: OP STORE.
@line:85    Cycle @84.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @84.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @84.00: [MEM]	MEM: Bypass <= 0xfec
@line:30    Cycle @84.00: [WB]	Input: rd=x15 wdata=0x9
@line:35    Cycle @84.00: [WB]	WB: Write x15 <= 0x9
@line:129   Cycle @84.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=1 mem_rd=0 wb_rd=15
@line:241   Cycle @84.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=1
@line:27    Cycle @84.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @84.00: [Fetcher_Impl]	IF: Final Current PC=0x50
@line:78    Cycle @84.00: [Fetcher_Impl]	IF: SRAM Addr=0x14
@line:116   Cycle @84.00: [Fetcher_Impl]	BTB: MISS at PC=0x50, Index=20
@line:145   Cycle @84.00: [Fetcher_Impl]	IF: Next PC=0x54  Next Last PC=50
@line:137   Cycle @84.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @84.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @85.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x50
@line:5591  Cycle @85.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @85.00: [Decoder]	Forwarding data: imm=0x1 pc=0x50 rs1_data=0x9 rs2_data=0xc
@line:74    Cycle @85.00: [Executor]	Input: pc=0x50 rs1_data=0x0 rs2_data=0xc Imm=0x1
@line:119   Cycle @85.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:271   Cycle @85.00: [Executor]	EX: RS1 source: WB Bypass (0x9)
@line:285   Cycle @85.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @85.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @85.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:878   Cycle @85.00: [Executor]	EX: 3-cycle multiplier result ready: 0x0
@line:1165  Cycle @85.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1235  Cycle @85.00: [Executor]	EX: ALU Result: 0x1
@line:1238  Cycle @85.00: [Executor]	EX: Bypass Update: 0x1
@line:1306  Cycle @85.00: [Executor]	EX: Branch Immediate: 0x1
@line:1310  Cycle @85.00: [Executor]	EX: Branch Target Base: 0x50
@line:1479  Cycle @85.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @85.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @85.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @85.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @85.00: [MEM]	MEM: Bypass <= 0x3
@line:30    Cycle @85.00: [WB]	Input: rd=x0 wdata=0xfec
@line:129   Cycle @85.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=0
@line:241   Cycle @85.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @85.00: [Fetcher_Impl]	IF: Final Current PC=0x54
@line:78    Cycle @85.00: [Fetcher_Impl]	IF: SRAM Addr=0x15
@line:116   Cycle @85.00: [Fetcher_Impl]	BTB: MISS at PC=0x54, Index=21
@line:145   Cycle @85.00: [Fetcher_Impl]	IF: Next PC=0x58  Next Last PC=54
@line:360   Cycle @85.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @86.00: [Decoder]	ID: Fetched Instruction=0xfef42423 at PC=0x54
@line:5591  Cycle @86.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @86.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x54 rs1_data=0x1000 rs2_data=0x9
@line:74    Cycle @86.00: [Executor]	Input: pc=0x50 rs1_data=0x9 rs2_data=0xc Imm=0x1
@line:119   Cycle @86.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:257   Cycle @86.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x3)
@line:285   Cycle @86.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @86.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:443   Cycle @86.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1000  Cycle @86.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @86.00: [Executor]	EX: ALU Result: 0x4
@line:1238  Cycle @86.00: [Executor]	EX: Bypass Update: 0x4
@line:1306  Cycle @86.00: [Executor]	EX: Branch Immediate: 0x1
@line:1310  Cycle @86.00: [Executor]	EX: Branch Target Base: 0x50
@line:1479  Cycle @86.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @86.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @86.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @86.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @86.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @86.00: [WB]	Input: rd=x15 wdata=0x3
@line:35    Cycle @86.00: [WB]	WB: Write x15 <= 0x3
@line:129   Cycle @86.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=0 wb_rd=15
@line:241   Cycle @86.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=2 stall_if=0
@line:64    Cycle @86.00: [Fetcher_Impl]	IF: Final Current PC=0x58
@line:78    Cycle @86.00: [Fetcher_Impl]	IF: SRAM Addr=0x16
@line:116   Cycle @86.00: [Fetcher_Impl]	BTB: MISS at PC=0x58, Index=22
@line:145   Cycle @86.00: [Fetcher_Impl]	IF: Next PC=0x5c  Next Last PC=58
@line:360   Cycle @86.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x2 branch_type=0x1 mem_op=0x4 rd=0x0
@line:39    Cycle @87.00: [Decoder]	ID: Fetched Instruction=0xfe842703 at PC=0x58
@line:5591  Cycle @87.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @87.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x58 rs1_data=0x1000 rs2_data=0x1000
@line:74    Cycle @87.00: [Executor]	Input: pc=0x54 rs1_data=0x1000 rs2_data=0x9 Imm=0xffffffe8
@line:119   Cycle @87.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x4 rd=0x0
@line:229   Cycle @87.00: [Executor]	EX: RS1 source: No Bypass
@line:299   Cycle @87.00: [Executor]	EX: RS2 source: EX-MEM Bypass (0x4)
@line:364   Cycle @87.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @87.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1000  Cycle @87.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @87.00: [Executor]	EX: ALU Result: 0xfe8
@line:1238  Cycle @87.00: [Executor]	EX: Bypass Update: 0xfe8
@line:1262  Cycle @87.00: [Executor]	EX: Memory Operation: STORE
@line:1265  Cycle @87.00: [Executor]	EX: Store Address: 0xfe8
@line:1268  Cycle @87.00: [Executor]	EX: Store Data: 0x4
@line:1306  Cycle @87.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @87.00: [Executor]	EX: Branch Target Base: 0x54
@line:1479  Cycle @87.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @87.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @87.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @87.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @87.00: [MEM]	MEM: Bypass <= 0x4
@line:30    Cycle @87.00: [WB]	Input: rd=x0 wdata=0x1
@line:129   Cycle @87.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=8 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=0
@line:241   Cycle @87.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @87.00: [Fetcher_Impl]	IF: Final Current PC=0x5c
@line:78    Cycle @87.00: [Fetcher_Impl]	IF: SRAM Addr=0x17
@line:116   Cycle @87.00: [Fetcher_Impl]	BTB: MISS at PC=0x5c, Index=23
@line:145   Cycle @87.00: [Fetcher_Impl]	IF: Next PC=0x60  Next Last PC=5c
@line:360   Cycle @87.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @88.00: [Decoder]	ID: Fetched Instruction=0x900793 at PC=0x5c
@line:5591  Cycle @88.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @88.00: [Decoder]	Forwarding data: imm=0x9 pc=0x5c rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @88.00: [Executor]	Input: pc=0x58 rs1_data=0x1000 rs2_data=0x1000 Imm=0xffffffe8
@line:119   Cycle @88.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:229   Cycle @88.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @88.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @88.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @88.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1000  Cycle @88.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @88.00: [Executor]	EX: ALU Result: 0xfe8
@line:1238  Cycle @88.00: [Executor]	EX: Bypass Update: 0xfe8
@line:1273  Cycle @88.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @88.00: [Executor]	EX: Load Address: 0xfe8
@line:1306  Cycle @88.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @88.00: [Executor]	EX: Branch Target Base: 0x58
@line:1479  Cycle @88.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:67    Cycle @88.00: [MEM]	MEM: OP STORE.
@line:85    Cycle @88.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @88.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @88.00: [MEM]	MEM: Bypass <= 0xfe8
@line:30    Cycle @88.00: [WB]	Input: rd=x15 wdata=0x4
@line:35    Cycle @88.00: [WB]	WB: Write x15 <= 0x4
@line:129   Cycle @88.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=9 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=15
@line:241   Cycle @88.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @88.00: [Fetcher_Impl]	IF: Final Current PC=0x60
@line:78    Cycle @88.00: [Fetcher_Impl]	IF: SRAM Addr=0x18
@line:106   Cycle @88.00: [Fetcher_Impl]	BTB: HIT at PC=0x60, Index=24, Target=0x2c
@line:145   Cycle @88.00: [Fetcher_Impl]	IF: Next PC=0x2c  Next Last PC=60
@line:360   Cycle @88.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @89.00: [Decoder]	ID: Fetched Instruction=0xfce7d6e3 at PC=0x60
@line:5591  Cycle @89.00: [Decoder]	Control signals: alu_func=0x8 op1_sel=0x1 op2_sel=0x1 branch_type=0x10 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @89.00: [Decoder]	Forwarding data: imm=0xffffffcc pc=0x60 rs1_data=0x4 rs2_data=0x0
@line:74    Cycle @89.00: [Executor]	Input: pc=0x5c rs1_data=0x0 rs2_data=0x0 Imm=0x9
@line:119   Cycle @89.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @89.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @89.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @89.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @89.00: [Executor]	EX: ALU Op2 source: IMM (0x9)
@line:1000  Cycle @89.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @89.00: [Executor]	EX: ALU Result: 0x9
@line:1238  Cycle @89.00: [Executor]	EX: Bypass Update: 0x9
@line:1306  Cycle @89.00: [Executor]	EX: Branch Immediate: 0x9
@line:1310  Cycle @89.00: [Executor]	EX: Branch Target Base: 0x5c
@line:1479  Cycle @89.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @89.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @89.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @89.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @89.00: [MEM]	MEM: Bypass <= 0x4
@line:30    Cycle @89.00: [WB]	Input: rd=x0 wdata=0xfe8
@line:129   Cycle @89.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @89.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=4 stall_if=0
@line:64    Cycle @89.00: [Fetcher_Impl]	IF: Final Current PC=0x2c
@line:78    Cycle @89.00: [Fetcher_Impl]	IF: SRAM Addr=0xb
@line:116   Cycle @89.00: [Fetcher_Impl]	BTB: MISS at PC=0x2c, Index=11
@line:145   Cycle @89.00: [Fetcher_Impl]	IF: Next PC=0x30  Next Last PC=2c
@line:360   Cycle @89.00: [Decoder_Impl]	Output: alu_func=0x8 rs1_sel=0x2 rs2_sel=0x4 branch_type=0x10 mem_op=0x1 rd=0x0
@line:39    Cycle @90.00: [Decoder]	ID: Fetched Instruction=0x713 at PC=0x2c
@line:5591  Cycle @90.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @90.00: [Decoder]	Forwarding data: imm=0x0 pc=0x2c rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @90.00: [Executor]	Input: pc=0x60 rs1_data=0x4 rs2_data=0x0 Imm=0xffffffcc
@line:119   Cycle @90.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @90.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x9)
@line:313   Cycle @90.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x4)
@line:364   Cycle @90.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:429   Cycle @90.00: [Executor]	EX: ALU Op2 source: RS2 (0x4)
@line:1045  Cycle @90.00: [Executor]	EX: ALU Operation: SLT
@line:1235  Cycle @90.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @90.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @90.00: [Executor]	EX: Branch Immediate: 0xffffffcc
@line:1310  Cycle @90.00: [Executor]	EX: Branch Target Base: 0x60
@line:1404  Cycle @90.00: [Executor]	EX: Branch Type: BGE
@line:1653  Cycle @90.00: [Executor]	EX: Branch Target: 0x2c
@line:1658  Cycle @90.00: [Executor]	EX: Branch Taken: 1
@line:1683  Cycle @90.00: [Executor]	BTB: UPDATE at PC=0x60, Index=24, Target=0x2c
@line:55    Cycle @90.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @90.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @90.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @90.00: [MEM]	MEM: Bypass <= 0x9
@line:30    Cycle @90.00: [WB]	Input: rd=x14 wdata=0x4
@line:35    Cycle @90.00: [WB]	WB: Write x14 <= 0x4
@line:129   Cycle @90.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @90.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @90.00: [Fetcher_Impl]	IF: Final Current PC=0x30
@line:78    Cycle @90.00: [Fetcher_Impl]	IF: SRAM Addr=0xc
@line:116   Cycle @90.00: [Fetcher_Impl]	BTB: MISS at PC=0x30, Index=12
@line:145   Cycle @90.00: [Fetcher_Impl]	IF: Next PC=0x34  Next Last PC=30
@line:360   Cycle @90.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xe
@line:39    Cycle @91.00: [Decoder]	ID: Fetched Instruction=0xfe842783 at PC=0x30
@line:5591  Cycle @91.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @91.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x30 rs1_data=0x1000 rs2_data=0x1000
@line:74    Cycle @91.00: [Executor]	Input: pc=0x2c rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @91.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xe
@line:229   Cycle @91.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @91.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @91.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @91.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:1000  Cycle @91.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @91.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @91.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @91.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @91.00: [Executor]	EX: Branch Target Base: 0x2c
@line:1479  Cycle @91.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @91.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @91.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @91.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @91.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @91.00: [WB]	Input: rd=x15 wdata=0x9
@line:35    Cycle @91.00: [WB]	WB: Write x15 <= 0x9
@line:129   Cycle @91.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=8 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=0 mem_rd=0 wb_rd=15
@line:241   Cycle @91.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @91.00: [Fetcher_Impl]	IF: Final Current PC=0x34
@line:78    Cycle @91.00: [Fetcher_Impl]	IF: SRAM Addr=0xd
@line:116   Cycle @91.00: [Fetcher_Impl]	BTB: MISS at PC=0x34, Index=13
@line:145   Cycle @91.00: [Fetcher_Impl]	IF: Next PC=0x38  Next Last PC=34
@line:360   Cycle @91.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xf
@line:39    Cycle @92.00: [Decoder]	ID: Fetched Instruction=0x279793 at PC=0x34
@line:5591  Cycle @92.00: [Decoder]	Control signals: alu_func=0x4 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @92.00: [Decoder]	Forwarding data: imm=0x2 pc=0x34 rs1_data=0x9 rs2_data=0xfe0
@line:74    Cycle @92.00: [Executor]	Input: pc=0x30 rs1_data=0x1000 rs2_data=0x1000 Imm=0xffffffe8
@line:119   Cycle @92.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xf
@line:229   Cycle @92.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @92.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @92.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @92.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1000  Cycle @92.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @92.00: [Executor]	EX: ALU Result: 0xfe8
@line:1238  Cycle @92.00: [Executor]	EX: Bypass Update: 0xfe8
@line:1273  Cycle @92.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @92.00: [Executor]	EX: Load Address: 0xfe8
@line:1306  Cycle @92.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @92.00: [Executor]	EX: Branch Target Base: 0x30
@line:1479  Cycle @92.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @92.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @92.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @92.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @92.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @92.00: [WB]	Input: rd=x0 wdata=0x0
@line:129   Cycle @92.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=2 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=1 mem_rd=14 wb_rd=0
@line:241   Cycle @92.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1
@line:27    Cycle @92.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @92.00: [Fetcher_Impl]	IF: Final Current PC=0x34
@line:78    Cycle @92.00: [Fetcher_Impl]	IF: SRAM Addr=0xd
@line:116   Cycle @92.00: [Fetcher_Impl]	BTB: MISS at PC=0x34, Index=13
@line:145   Cycle @92.00: [Fetcher_Impl]	IF: Next PC=0x38  Next Last PC=34
@line:137   Cycle @92.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @92.00: [Decoder_Impl]	Output: alu_func=0x4 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @93.00: [Decoder]	ID: Fetched Instruction=0x279793 at PC=0x34
@line:5591  Cycle @93.00: [Decoder]	Control signals: alu_func=0x4 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @93.00: [Decoder]	Forwarding data: imm=0x2 pc=0x34 rs1_data=0x9 rs2_data=0xfe0
@line:74    Cycle @93.00: [Executor]	Input: pc=0x34 rs1_data=0x9 rs2_data=0xfe0 Imm=0x2
@line:119   Cycle @93.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @93.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @93.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @93.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @93.00: [Executor]	EX: ALU Op2 source: IMM (0x2)
@line:1165  Cycle @93.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1235  Cycle @93.00: [Executor]	EX: ALU Result: 0x2
@line:1238  Cycle @93.00: [Executor]	EX: Bypass Update: 0x2
@line:1306  Cycle @93.00: [Executor]	EX: Branch Immediate: 0x2
@line:1310  Cycle @93.00: [Executor]	EX: Branch Target Base: 0x34
@line:1479  Cycle @93.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @93.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @93.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @93.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @93.00: [MEM]	MEM: Bypass <= 0x4
@line:30    Cycle @93.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @93.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @93.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=2 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @93.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @93.00: [Fetcher_Impl]	IF: Final Current PC=0x38
@line:78    Cycle @93.00: [Fetcher_Impl]	IF: SRAM Addr=0xe
@line:116   Cycle @93.00: [Fetcher_Impl]	BTB: MISS at PC=0x38, Index=14
@line:145   Cycle @93.00: [Fetcher_Impl]	IF: Next PC=0x3c  Next Last PC=38
@line:360   Cycle @93.00: [Decoder_Impl]	Output: alu_func=0x4 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @94.00: [Decoder]	ID: Fetched Instruction=0xf707b3 at PC=0x38
@line:5591  Cycle @94.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @94.00: [Decoder]	Forwarding data: imm=0x0 pc=0x38 rs1_data=0x0 rs2_data=0x9
@line:74    Cycle @94.00: [Executor]	Input: pc=0x34 rs1_data=0x9 rs2_data=0xfe0 Imm=0x2
@line:119   Cycle @94.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:257   Cycle @94.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x4)
@line:285   Cycle @94.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @94.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @94.00: [Executor]	EX: ALU Op2 source: IMM (0x2)
@line:1030  Cycle @94.00: [Executor]	EX: ALU Operation: SLL
@line:1235  Cycle @94.00: [Executor]	EX: ALU Result: 0x10
@line:1238  Cycle @94.00: [Executor]	EX: Bypass Update: 0x10
@line:1306  Cycle @94.00: [Executor]	EX: Branch Immediate: 0x2
@line:1310  Cycle @94.00: [Executor]	EX: Branch Target Base: 0x34
@line:1479  Cycle @94.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @94.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @94.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @94.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @94.00: [MEM]	MEM: Bypass <= 0x2
@line:30    Cycle @94.00: [WB]	Input: rd=x15 wdata=0x4
@line:35    Cycle @94.00: [WB]	WB: Write x15 <= 0x4
@line:129   Cycle @94.00: [DataHazardUnit]	Input Signals: rs1_idx=14 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=0 wb_rd=15
@line:241   Cycle @94.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=2 stall_if=0
@line:64    Cycle @94.00: [Fetcher_Impl]	IF: Final Current PC=0x3c
@line:78    Cycle @94.00: [Fetcher_Impl]	IF: SRAM Addr=0xf
@line:116   Cycle @94.00: [Fetcher_Impl]	BTB: MISS at PC=0x3c, Index=15
@line:145   Cycle @94.00: [Fetcher_Impl]	IF: Next PC=0x40  Next Last PC=3c
@line:360   Cycle @94.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x2 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @95.00: [Decoder]	ID: Fetched Instruction=0x7a783 at PC=0x3c
@line:5591  Cycle @95.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @95.00: [Decoder]	Forwarding data: imm=0x0 pc=0x3c rs1_data=0x4 rs2_data=0x0
@line:74    Cycle @95.00: [Executor]	Input: pc=0x38 rs1_data=0x0 rs2_data=0x9 Imm=0x0
@line:119   Cycle @95.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @95.00: [Executor]	EX: RS1 source: No Bypass
@line:299   Cycle @95.00: [Executor]	EX: RS2 source: EX-MEM Bypass (0x10)
@line:364   Cycle @95.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @95.00: [Executor]	EX: ALU Op2 source: RS2 (0x10)
@line:1000  Cycle @95.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @95.00: [Executor]	EX: ALU Result: 0x10
@line:1238  Cycle @95.00: [Executor]	EX: Bypass Update: 0x10
@line:1306  Cycle @95.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @95.00: [Executor]	EX: Branch Target Base: 0x38
@line:1479  Cycle @95.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @95.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @95.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @95.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @95.00: [MEM]	MEM: Bypass <= 0x10
@line:30    Cycle @95.00: [WB]	Input: rd=x0 wdata=0x2
@line:129   Cycle @95.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=0 mem_rd=15 wb_rd=0
@line:241   Cycle @95.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0
@line:64    Cycle @95.00: [Fetcher_Impl]	IF: Final Current PC=0x40
@line:78    Cycle @95.00: [Fetcher_Impl]	IF: SRAM Addr=0x10
@line:116   Cycle @95.00: [Fetcher_Impl]	BTB: MISS at PC=0x40, Index=16
@line:145   Cycle @95.00: [Fetcher_Impl]	IF: Next PC=0x44  Next Last PC=40
@line:360   Cycle @95.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xf
@line:39    Cycle @96.00: [Decoder]	ID: Fetched Instruction=0xfec42703 at PC=0x40
@line:5591  Cycle @96.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @96.00: [Decoder]	Forwarding data: imm=0xffffffec pc=0x40 rs1_data=0x1000 rs2_data=0x0
@line:74    Cycle @96.00: [Executor]	Input: pc=0x3c rs1_data=0x4 rs2_data=0x0 Imm=0x0
@line:119   Cycle @96.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xf
@line:243   Cycle @96.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x10)
@line:285   Cycle @96.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @96.00: [Executor]	EX: ALU Op1 source: RS1 (0x10)
@line:443   Cycle @96.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:1000  Cycle @96.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @96.00: [Executor]	EX: ALU Result: 0x10
@line:1238  Cycle @96.00: [Executor]	EX: Bypass Update: 0x10
@line:1273  Cycle @96.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @96.00: [Executor]	EX: Load Address: 0x10
@line:1306  Cycle @96.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @96.00: [Executor]	EX: Branch Target Base: 0x3c
@line:1479  Cycle @96.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @96.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @96.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @96.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @96.00: [MEM]	MEM: Bypass <= 0x10
@line:30    Cycle @96.00: [WB]	Input: rd=x15 wdata=0x10
@line:35    Cycle @96.00: [WB]	WB: Write x15 <= 0x10
@line:129   Cycle @96.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=12 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=1 mem_rd=15 wb_rd=15
@line:241   Cycle @96.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @96.00: [Fetcher_Impl]	IF: Final Current PC=0x44
@line:78    Cycle @96.00: [Fetcher_Impl]	IF: SRAM Addr=0x11
@line:116   Cycle @96.00: [Fetcher_Impl]	BTB: MISS at PC=0x44, Index=17
@line:145   Cycle @96.00: [Fetcher_Impl]	IF: Next PC=0x48  Next Last PC=44
@line:360   Cycle @96.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @97.00: [Decoder]	ID: Fetched Instruction=0x2f707b3 at PC=0x44
@line:5591  Cycle @97.00: [Decoder]	Control signals: alu_func=0x800 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @97.00: [Decoder]	Forwarding data: imm=0x0 pc=0x44 rs1_data=0x0 rs2_data=0x10
@line:74    Cycle @97.00: [Executor]	Input: pc=0x40 rs1_data=0x1000 rs2_data=0x0 Imm=0xffffffec
@line:119   Cycle @97.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:229   Cycle @97.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @97.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @97.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @97.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffec)
@line:1000  Cycle @97.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @97.00: [Executor]	EX: ALU Result: 0xfec
@line:1238  Cycle @97.00: [Executor]	EX: Bypass Update: 0xfec
@line:1273  Cycle @97.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @97.00: [Executor]	EX: Load Address: 0xfec
@line:1306  Cycle @97.00: [Executor]	EX: Branch Immediate: 0xffffffec
@line:1310  Cycle @97.00: [Executor]	EX: Branch Target Base: 0x40
@line:1479  Cycle @97.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @97.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @97.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @97.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @97.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @97.00: [WB]	Input: rd=x15 wdata=0x10
@line:35    Cycle @97.00: [WB]	WB: Write x15 <= 0x10
@line:129   Cycle @97.00: [DataHazardUnit]	Input Signals: rs1_idx=14 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=14 ex_is_load=1 mem_rd=15 wb_rd=15
@line:241   Cycle @97.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=1
@line:27    Cycle @97.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @97.00: [Fetcher_Impl]	IF: Final Current PC=0x44
@line:78    Cycle @97.00: [Fetcher_Impl]	IF: SRAM Addr=0x11
@line:116   Cycle @97.00: [Fetcher_Impl]	BTB: MISS at PC=0x44, Index=17
@line:145   Cycle @97.00: [Fetcher_Impl]	IF: Next PC=0x48  Next Last PC=44
@line:137   Cycle @97.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @97.00: [Decoder_Impl]	Output: alu_func=0x800 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @98.00: [Decoder]	ID: Fetched Instruction=0x2f707b3 at PC=0x44
@line:5591  Cycle @98.00: [Decoder]	Control signals: alu_func=0x800 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @98.00: [Decoder]	Forwarding data: imm=0x0 pc=0x44 rs1_data=0x0 rs2_data=0x10
@line:74    Cycle @98.00: [Executor]	Input: pc=0x44 rs1_data=0x0 rs2_data=0x10 Imm=0x0
@line:119   Cycle @98.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @98.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @98.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @98.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @98.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:1165  Cycle @98.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1235  Cycle @98.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @98.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @98.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @98.00: [Executor]	EX: Branch Target Base: 0x44
@line:1479  Cycle @98.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @98.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @98.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @98.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @98.00: [MEM]	MEM: Bypass <= 0x9
@line:30    Cycle @98.00: [WB]	Input: rd=x15 wdata=0x0
@line:35    Cycle @98.00: [WB]	WB: Write x15 <= 0x0
@line:129   Cycle @98.00: [DataHazardUnit]	Input Signals: rs1_idx=14 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 mem_rd=14 wb_rd=15
@line:241   Cycle @98.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=8 stall_if=0
@line:64    Cycle @98.00: [Fetcher_Impl]	IF: Final Current PC=0x48
@line:78    Cycle @98.00: [Fetcher_Impl]	IF: SRAM Addr=0x12
@line:116   Cycle @98.00: [Fetcher_Impl]	BTB: MISS at PC=0x48, Index=18
@line:145   Cycle @98.00: [Fetcher_Impl]	IF: Next PC=0x4c  Next Last PC=48
@line:360   Cycle @98.00: [Decoder_Impl]	Output: alu_func=0x800 rs1_sel=0x4 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @99.00: [Decoder]	ID: Fetched Instruction=0xfef42623 at PC=0x48
@line:5591  Cycle @99.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @99.00: [Decoder]	Forwarding data: imm=0xffffffec pc=0x48 rs1_data=0x1000 rs2_data=0x0
@line:74    Cycle @99.00: [Executor]	Input: pc=0x44 rs1_data=0x0 rs2_data=0x10 Imm=0x0
@line:119   Cycle @99.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:257   Cycle @99.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x9)
@line:327   Cycle @99.00: [Executor]	EX: RS2 source: WB Bypass (0x0)
@line:364   Cycle @99.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:429   Cycle @99.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:698   Cycle @99.00: [Executor]	EX: Starting 3-cycle multiplication (Pure Wallace Tree)
@line:701   Cycle @99.00: [Executor]	EX:   Op1=0x9 (signed=1), Op2=0x0 (signed=1)
@line:1180  Cycle @99.00: [Executor]	EX: ALU Operation: MUL
@line:1235  Cycle @99.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @99.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @99.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @99.00: [Executor]	EX: Branch Target Base: 0x44
@line:1479  Cycle @99.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @99.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @99.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @99.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @99.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @99.00: [WB]	Input: rd=x14 wdata=0x9
@line:35    Cycle @99.00: [WB]	WB: Write x14 <= 0x9
@line:129   Cycle @99.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=0 wb_rd=14
@line:241   Cycle @99.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=2 stall_if=0
@line:64    Cycle @99.00: [Fetcher_Impl]	IF: Final Current PC=0x4c
@line:78    Cycle @99.00: [Fetcher_Impl]	IF: SRAM Addr=0x13
@line:116   Cycle @99.00: [Fetcher_Impl]	BTB: MISS at PC=0x4c, Index=19
@line:145   Cycle @99.00: [Fetcher_Impl]	IF: Next PC=0x50  Next Last PC=4c
@line:360   Cycle @99.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x2 branch_type=0x1 mem_op=0x4 rd=0x0
@line:39    Cycle @100.00: [Decoder]	ID: Fetched Instruction=0xfe842783 at PC=0x4c
@line:5591  Cycle @100.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @100.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x4c rs1_data=0x1000 rs2_data=0x1000
@line:74    Cycle @100.00: [Executor]	Input: pc=0x48 rs1_data=0x1000 rs2_data=0x0 Imm=0xffffffec
@line:119   Cycle @100.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x4 rd=0x0
@line:229   Cycle @100.00: [Executor]	EX: RS1 source: No Bypass
@line:299   Cycle @100.00: [Executor]	EX: RS2 source: EX-MEM Bypass (0x0)
@line:364   Cycle @100.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @100.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffec)
@line:1000  Cycle @100.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @100.00: [Executor]	EX: ALU Result: 0xfec
@line:1238  Cycle @100.00: [Executor]	EX: Bypass Update: 0xfec
@line:1262  Cycle @100.00: [Executor]	EX: Memory Operation: STORE
@line:1265  Cycle @100.00: [Executor]	EX: Store Address: 0xfec
@line:1268  Cycle @100.00: [Executor]	EX: Store Data: 0x0
@line:1306  Cycle @100.00: [Executor]	EX: Branch Immediate: 0xffffffec
@line:1310  Cycle @100.00: [Executor]	EX: Branch Target Base: 0x48
@line:1479  Cycle @100.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @100.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @100.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @100.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @100.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @100.00: [WB]	Input: rd=x0 wdata=0x0
@line:129   Cycle @100.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=8 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=0
@line:241   Cycle @100.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @100.00: [Fetcher_Impl]	IF: Final Current PC=0x50
@line:78    Cycle @100.00: [Fetcher_Impl]	IF: SRAM Addr=0x14
@line:116   Cycle @100.00: [Fetcher_Impl]	BTB: MISS at PC=0x50, Index=20
@line:145   Cycle @100.00: [Fetcher_Impl]	IF: Next PC=0x54  Next Last PC=50
@line:360   Cycle @100.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xf
@line:39    Cycle @101.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x50
@line:5591  Cycle @101.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @101.00: [Decoder]	Forwarding data: imm=0x1 pc=0x50 rs1_data=0x0 rs2_data=0xc
@line:74    Cycle @101.00: [Executor]	Input: pc=0x4c rs1_data=0x1000 rs2_data=0x1000 Imm=0xffffffe8
@line:119   Cycle @101.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xf
@line:229   Cycle @101.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @101.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @101.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @101.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1000  Cycle @101.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @101.00: [Executor]	EX: ALU Result: 0xfe8
@line:1238  Cycle @101.00: [Executor]	EX: Bypass Update: 0xfe8
@line:1273  Cycle @101.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @101.00: [Executor]	EX: Load Address: 0xfe8
@line:1306  Cycle @101.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @101.00: [Executor]	EX: Branch Target Base: 0x4c
@line:1479  Cycle @101.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:67    Cycle @101.00: [MEM]	MEM: OP STORE.
@line:85    Cycle @101.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @101.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @101.00: [MEM]	MEM: Bypass <= 0xfec
@line:30    Cycle @101.00: [WB]	Input: rd=x15 wdata=0x0
@line:35    Cycle @101.00: [WB]	WB: Write x15 <= 0x0
@line:129   Cycle @101.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=1 mem_rd=0 wb_rd=15
@line:241   Cycle @101.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=1
@line:27    Cycle @101.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @101.00: [Fetcher_Impl]	IF: Final Current PC=0x50
@line:78    Cycle @101.00: [Fetcher_Impl]	IF: SRAM Addr=0x14
@line:116   Cycle @101.00: [Fetcher_Impl]	BTB: MISS at PC=0x50, Index=20
@line:145   Cycle @101.00: [Fetcher_Impl]	IF: Next PC=0x54  Next Last PC=50
@line:137   Cycle @101.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @101.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @102.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x50
@line:5591  Cycle @102.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @102.00: [Decoder]	Forwarding data: imm=0x1 pc=0x50 rs1_data=0x0 rs2_data=0xc
@line:74    Cycle @102.00: [Executor]	Input: pc=0x50 rs1_data=0x0 rs2_data=0xc Imm=0x1
@line:119   Cycle @102.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:271   Cycle @102.00: [Executor]	EX: RS1 source: WB Bypass (0x0)
@line:285   Cycle @102.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @102.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @102.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:878   Cycle @102.00: [Executor]	EX: 3-cycle multiplier result ready: 0x0
@line:1165  Cycle @102.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1235  Cycle @102.00: [Executor]	EX: ALU Result: 0x1
@line:1238  Cycle @102.00: [Executor]	EX: Bypass Update: 0x1
@line:1306  Cycle @102.00: [Executor]	EX: Branch Immediate: 0x1
@line:1310  Cycle @102.00: [Executor]	EX: Branch Target Base: 0x50
@line:1479  Cycle @102.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @102.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @102.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @102.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @102.00: [MEM]	MEM: Bypass <= 0x4
@line:30    Cycle @102.00: [WB]	Input: rd=x0 wdata=0xfec
@line:129   Cycle @102.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=0
@line:241   Cycle @102.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @102.00: [Fetcher_Impl]	IF: Final Current PC=0x54
@line:78    Cycle @102.00: [Fetcher_Impl]	IF: SRAM Addr=0x15
@line:116   Cycle @102.00: [Fetcher_Impl]	BTB: MISS at PC=0x54, Index=21
@line:145   Cycle @102.00: [Fetcher_Impl]	IF: Next PC=0x58  Next Last PC=54
@line:360   Cycle @102.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @103.00: [Decoder]	ID: Fetched Instruction=0xfef42423 at PC=0x54
@line:5591  Cycle @103.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @103.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x54 rs1_data=0x1000 rs2_data=0x0
@line:74    Cycle @103.00: [Executor]	Input: pc=0x50 rs1_data=0x0 rs2_data=0xc Imm=0x1
@line:119   Cycle @103.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:257   Cycle @103.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x4)
@line:285   Cycle @103.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @103.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:443   Cycle @103.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1000  Cycle @103.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @103.00: [Executor]	EX: ALU Result: 0x5
@line:1238  Cycle @103.00: [Executor]	EX: Bypass Update: 0x5
@line:1306  Cycle @103.00: [Executor]	EX: Branch Immediate: 0x1
@line:1310  Cycle @103.00: [Executor]	EX: Branch Target Base: 0x50
@line:1479  Cycle @103.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @103.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @103.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @103.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @103.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @103.00: [WB]	Input: rd=x15 wdata=0x4
@line:35    Cycle @103.00: [WB]	WB: Write x15 <= 0x4
@line:129   Cycle @103.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=0 wb_rd=15
@line:241   Cycle @103.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=2 stall_if=0
@line:64    Cycle @103.00: [Fetcher_Impl]	IF: Final Current PC=0x58
@line:78    Cycle @103.00: [Fetcher_Impl]	IF: SRAM Addr=0x16
@line:116   Cycle @103.00: [Fetcher_Impl]	BTB: MISS at PC=0x58, Index=22
@line:145   Cycle @103.00: [Fetcher_Impl]	IF: Next PC=0x5c  Next Last PC=58
@line:360   Cycle @103.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x2 branch_type=0x1 mem_op=0x4 rd=0x0
@line:39    Cycle @104.00: [Decoder]	ID: Fetched Instruction=0xfe842703 at PC=0x58
@line:5591  Cycle @104.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @104.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x58 rs1_data=0x1000 rs2_data=0x1000
@line:74    Cycle @104.00: [Executor]	Input: pc=0x54 rs1_data=0x1000 rs2_data=0x0 Imm=0xffffffe8
@line:119   Cycle @104.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x4 rd=0x0
@line:229   Cycle @104.00: [Executor]	EX: RS1 source: No Bypass
@line:299   Cycle @104.00: [Executor]	EX: RS2 source: EX-MEM Bypass (0x5)
@line:364   Cycle @104.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @104.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1000  Cycle @104.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @104.00: [Executor]	EX: ALU Result: 0xfe8
@line:1238  Cycle @104.00: [Executor]	EX: Bypass Update: 0xfe8
@line:1262  Cycle @104.00: [Executor]	EX: Memory Operation: STORE
@line:1265  Cycle @104.00: [Executor]	EX: Store Address: 0xfe8
@line:1268  Cycle @104.00: [Executor]	EX: Store Data: 0x5
@line:1306  Cycle @104.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @104.00: [Executor]	EX: Branch Target Base: 0x54
@line:1479  Cycle @104.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @104.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @104.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @104.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @104.00: [MEM]	MEM: Bypass <= 0x5
@line:30    Cycle @104.00: [WB]	Input: rd=x0 wdata=0x1
@line:129   Cycle @104.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=8 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=0
@line:241   Cycle @104.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @104.00: [Fetcher_Impl]	IF: Final Current PC=0x5c
@line:78    Cycle @104.00: [Fetcher_Impl]	IF: SRAM Addr=0x17
@line:116   Cycle @104.00: [Fetcher_Impl]	BTB: MISS at PC=0x5c, Index=23
@line:145   Cycle @104.00: [Fetcher_Impl]	IF: Next PC=0x60  Next Last PC=5c
@line:360   Cycle @104.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @105.00: [Decoder]	ID: Fetched Instruction=0x900793 at PC=0x5c
@line:5591  Cycle @105.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @105.00: [Decoder]	Forwarding data: imm=0x9 pc=0x5c rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @105.00: [Executor]	Input: pc=0x58 rs1_data=0x1000 rs2_data=0x1000 Imm=0xffffffe8
@line:119   Cycle @105.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:229   Cycle @105.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @105.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @105.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @105.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1000  Cycle @105.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @105.00: [Executor]	EX: ALU Result: 0xfe8
@line:1238  Cycle @105.00: [Executor]	EX: Bypass Update: 0xfe8
@line:1273  Cycle @105.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @105.00: [Executor]	EX: Load Address: 0xfe8
@line:1306  Cycle @105.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @105.00: [Executor]	EX: Branch Target Base: 0x58
@line:1479  Cycle @105.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:67    Cycle @105.00: [MEM]	MEM: OP STORE.
@line:85    Cycle @105.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @105.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @105.00: [MEM]	MEM: Bypass <= 0xfe8
@line:30    Cycle @105.00: [WB]	Input: rd=x15 wdata=0x5
@line:35    Cycle @105.00: [WB]	WB: Write x15 <= 0x5
@line:129   Cycle @105.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=9 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=15
@line:241   Cycle @105.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @105.00: [Fetcher_Impl]	IF: Final Current PC=0x60
@line:78    Cycle @105.00: [Fetcher_Impl]	IF: SRAM Addr=0x18
@line:106   Cycle @105.00: [Fetcher_Impl]	BTB: HIT at PC=0x60, Index=24, Target=0x2c
@line:145   Cycle @105.00: [Fetcher_Impl]	IF: Next PC=0x2c  Next Last PC=60
@line:360   Cycle @105.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @106.00: [Decoder]	ID: Fetched Instruction=0xfce7d6e3 at PC=0x60
@line:5591  Cycle @106.00: [Decoder]	Control signals: alu_func=0x8 op1_sel=0x1 op2_sel=0x1 branch_type=0x10 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @106.00: [Decoder]	Forwarding data: imm=0xffffffcc pc=0x60 rs1_data=0x5 rs2_data=0x9
@line:74    Cycle @106.00: [Executor]	Input: pc=0x5c rs1_data=0x0 rs2_data=0x0 Imm=0x9
@line:119   Cycle @106.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @106.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @106.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @106.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @106.00: [Executor]	EX: ALU Op2 source: IMM (0x9)
@line:1000  Cycle @106.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @106.00: [Executor]	EX: ALU Result: 0x9
@line:1238  Cycle @106.00: [Executor]	EX: Bypass Update: 0x9
@line:1306  Cycle @106.00: [Executor]	EX: Branch Immediate: 0x9
@line:1310  Cycle @106.00: [Executor]	EX: Branch Target Base: 0x5c
@line:1479  Cycle @106.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @106.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @106.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @106.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @106.00: [MEM]	MEM: Bypass <= 0x5
@line:30    Cycle @106.00: [WB]	Input: rd=x0 wdata=0xfe8
@line:129   Cycle @106.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @106.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=4 stall_if=0
@line:64    Cycle @106.00: [Fetcher_Impl]	IF: Final Current PC=0x2c
@line:78    Cycle @106.00: [Fetcher_Impl]	IF: SRAM Addr=0xb
@line:116   Cycle @106.00: [Fetcher_Impl]	BTB: MISS at PC=0x2c, Index=11
@line:145   Cycle @106.00: [Fetcher_Impl]	IF: Next PC=0x30  Next Last PC=2c
@line:360   Cycle @106.00: [Decoder_Impl]	Output: alu_func=0x8 rs1_sel=0x2 rs2_sel=0x4 branch_type=0x10 mem_op=0x1 rd=0x0
@line:39    Cycle @107.00: [Decoder]	ID: Fetched Instruction=0x713 at PC=0x2c
@line:5591  Cycle @107.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @107.00: [Decoder]	Forwarding data: imm=0x0 pc=0x2c rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @107.00: [Executor]	Input: pc=0x60 rs1_data=0x5 rs2_data=0x9 Imm=0xffffffcc
@line:119   Cycle @107.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @107.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x9)
@line:313   Cycle @107.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x5)
@line:364   Cycle @107.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:429   Cycle @107.00: [Executor]	EX: ALU Op2 source: RS2 (0x5)
@line:1045  Cycle @107.00: [Executor]	EX: ALU Operation: SLT
@line:1235  Cycle @107.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @107.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @107.00: [Executor]	EX: Branch Immediate: 0xffffffcc
@line:1310  Cycle @107.00: [Executor]	EX: Branch Target Base: 0x60
@line:1404  Cycle @107.00: [Executor]	EX: Branch Type: BGE
@line:1653  Cycle @107.00: [Executor]	EX: Branch Target: 0x2c
@line:1658  Cycle @107.00: [Executor]	EX: Branch Taken: 1
@line:1683  Cycle @107.00: [Executor]	BTB: UPDATE at PC=0x60, Index=24, Target=0x2c
@line:55    Cycle @107.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @107.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @107.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @107.00: [MEM]	MEM: Bypass <= 0x9
@line:30    Cycle @107.00: [WB]	Input: rd=x14 wdata=0x5
@line:35    Cycle @107.00: [WB]	WB: Write x14 <= 0x5
@line:129   Cycle @107.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @107.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @107.00: [Fetcher_Impl]	IF: Final Current PC=0x30
@line:78    Cycle @107.00: [Fetcher_Impl]	IF: SRAM Addr=0xc
@line:116   Cycle @107.00: [Fetcher_Impl]	BTB: MISS at PC=0x30, Index=12
@line:145   Cycle @107.00: [Fetcher_Impl]	IF: Next PC=0x34  Next Last PC=30
@line:360   Cycle @107.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xe
@line:39    Cycle @108.00: [Decoder]	ID: Fetched Instruction=0xfe842783 at PC=0x30
@line:5591  Cycle @108.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @108.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x30 rs1_data=0x1000 rs2_data=0x1000
@line:74    Cycle @108.00: [Executor]	Input: pc=0x2c rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @108.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xe
@line:229   Cycle @108.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @108.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @108.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @108.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:1000  Cycle @108.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @108.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @108.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @108.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @108.00: [Executor]	EX: Branch Target Base: 0x2c
@line:1479  Cycle @108.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @108.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @108.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @108.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @108.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @108.00: [WB]	Input: rd=x15 wdata=0x9
@line:35    Cycle @108.00: [WB]	WB: Write x15 <= 0x9
@line:129   Cycle @108.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=8 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=0 mem_rd=0 wb_rd=15
@line:241   Cycle @108.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @108.00: [Fetcher_Impl]	IF: Final Current PC=0x34
@line:78    Cycle @108.00: [Fetcher_Impl]	IF: SRAM Addr=0xd
@line:116   Cycle @108.00: [Fetcher_Impl]	BTB: MISS at PC=0x34, Index=13
@line:145   Cycle @108.00: [Fetcher_Impl]	IF: Next PC=0x38  Next Last PC=34
@line:360   Cycle @108.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xf
@line:39    Cycle @109.00: [Decoder]	ID: Fetched Instruction=0x279793 at PC=0x34
@line:5591  Cycle @109.00: [Decoder]	Control signals: alu_func=0x4 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @109.00: [Decoder]	Forwarding data: imm=0x2 pc=0x34 rs1_data=0x9 rs2_data=0xfe0
@line:74    Cycle @109.00: [Executor]	Input: pc=0x30 rs1_data=0x1000 rs2_data=0x1000 Imm=0xffffffe8
@line:119   Cycle @109.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xf
@line:229   Cycle @109.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @109.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @109.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @109.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1000  Cycle @109.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @109.00: [Executor]	EX: ALU Result: 0xfe8
@line:1238  Cycle @109.00: [Executor]	EX: Bypass Update: 0xfe8
@line:1273  Cycle @109.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @109.00: [Executor]	EX: Load Address: 0xfe8
@line:1306  Cycle @109.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @109.00: [Executor]	EX: Branch Target Base: 0x30
@line:1479  Cycle @109.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @109.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @109.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @109.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @109.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @109.00: [WB]	Input: rd=x0 wdata=0x0
@line:129   Cycle @109.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=2 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=1 mem_rd=14 wb_rd=0
@line:241   Cycle @109.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1
@line:27    Cycle @109.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @109.00: [Fetcher_Impl]	IF: Final Current PC=0x34
@line:78    Cycle @109.00: [Fetcher_Impl]	IF: SRAM Addr=0xd
@line:116   Cycle @109.00: [Fetcher_Impl]	BTB: MISS at PC=0x34, Index=13
@line:145   Cycle @109.00: [Fetcher_Impl]	IF: Next PC=0x38  Next Last PC=34
@line:137   Cycle @109.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @109.00: [Decoder_Impl]	Output: alu_func=0x4 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @110.00: [Decoder]	ID: Fetched Instruction=0x279793 at PC=0x34
@line:5591  Cycle @110.00: [Decoder]	Control signals: alu_func=0x4 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @110.00: [Decoder]	Forwarding data: imm=0x2 pc=0x34 rs1_data=0x9 rs2_data=0xfe0
@line:74    Cycle @110.00: [Executor]	Input: pc=0x34 rs1_data=0x9 rs2_data=0xfe0 Imm=0x2
@line:119   Cycle @110.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @110.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @110.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @110.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @110.00: [Executor]	EX: ALU Op2 source: IMM (0x2)
@line:1165  Cycle @110.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1235  Cycle @110.00: [Executor]	EX: ALU Result: 0x2
@line:1238  Cycle @110.00: [Executor]	EX: Bypass Update: 0x2
@line:1306  Cycle @110.00: [Executor]	EX: Branch Immediate: 0x2
@line:1310  Cycle @110.00: [Executor]	EX: Branch Target Base: 0x34
@line:1479  Cycle @110.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @110.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @110.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @110.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @110.00: [MEM]	MEM: Bypass <= 0x5
@line:30    Cycle @110.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @110.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @110.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=2 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @110.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @110.00: [Fetcher_Impl]	IF: Final Current PC=0x38
@line:78    Cycle @110.00: [Fetcher_Impl]	IF: SRAM Addr=0xe
@line:116   Cycle @110.00: [Fetcher_Impl]	BTB: MISS at PC=0x38, Index=14
@line:145   Cycle @110.00: [Fetcher_Impl]	IF: Next PC=0x3c  Next Last PC=38
@line:360   Cycle @110.00: [Decoder_Impl]	Output: alu_func=0x4 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @111.00: [Decoder]	ID: Fetched Instruction=0xf707b3 at PC=0x38
@line:5591  Cycle @111.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @111.00: [Decoder]	Forwarding data: imm=0x0 pc=0x38 rs1_data=0x0 rs2_data=0x9
@line:74    Cycle @111.00: [Executor]	Input: pc=0x34 rs1_data=0x9 rs2_data=0xfe0 Imm=0x2
@line:119   Cycle @111.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:257   Cycle @111.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x5)
@line:285   Cycle @111.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @111.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:443   Cycle @111.00: [Executor]	EX: ALU Op2 source: IMM (0x2)
@line:1030  Cycle @111.00: [Executor]	EX: ALU Operation: SLL
@line:1235  Cycle @111.00: [Executor]	EX: ALU Result: 0x14
@line:1238  Cycle @111.00: [Executor]	EX: Bypass Update: 0x14
@line:1306  Cycle @111.00: [Executor]	EX: Branch Immediate: 0x2
@line:1310  Cycle @111.00: [Executor]	EX: Branch Target Base: 0x34
@line:1479  Cycle @111.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @111.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @111.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @111.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @111.00: [MEM]	MEM: Bypass <= 0x2
@line:30    Cycle @111.00: [WB]	Input: rd=x15 wdata=0x5
@line:35    Cycle @111.00: [WB]	WB: Write x15 <= 0x5
@line:129   Cycle @111.00: [DataHazardUnit]	Input Signals: rs1_idx=14 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=0 wb_rd=15
@line:241   Cycle @111.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=2 stall_if=0
@line:64    Cycle @111.00: [Fetcher_Impl]	IF: Final Current PC=0x3c
@line:78    Cycle @111.00: [Fetcher_Impl]	IF: SRAM Addr=0xf
@line:116   Cycle @111.00: [Fetcher_Impl]	BTB: MISS at PC=0x3c, Index=15
@line:145   Cycle @111.00: [Fetcher_Impl]	IF: Next PC=0x40  Next Last PC=3c
@line:360   Cycle @111.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x2 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @112.00: [Decoder]	ID: Fetched Instruction=0x7a783 at PC=0x3c
@line:5591  Cycle @112.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @112.00: [Decoder]	Forwarding data: imm=0x0 pc=0x3c rs1_data=0x5 rs2_data=0x0
@line:74    Cycle @112.00: [Executor]	Input: pc=0x38 rs1_data=0x0 rs2_data=0x9 Imm=0x0
@line:119   Cycle @112.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @112.00: [Executor]	EX: RS1 source: No Bypass
@line:299   Cycle @112.00: [Executor]	EX: RS2 source: EX-MEM Bypass (0x14)
@line:364   Cycle @112.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @112.00: [Executor]	EX: ALU Op2 source: RS2 (0x14)
@line:1000  Cycle @112.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @112.00: [Executor]	EX: ALU Result: 0x14
@line:1238  Cycle @112.00: [Executor]	EX: Bypass Update: 0x14
@line:1306  Cycle @112.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @112.00: [Executor]	EX: Branch Target Base: 0x38
@line:1479  Cycle @112.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @112.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @112.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @112.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @112.00: [MEM]	MEM: Bypass <= 0x14
@line:30    Cycle @112.00: [WB]	Input: rd=x0 wdata=0x2
@line:129   Cycle @112.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=0 mem_rd=15 wb_rd=0
@line:241   Cycle @112.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0
@line:64    Cycle @112.00: [Fetcher_Impl]	IF: Final Current PC=0x40
@line:78    Cycle @112.00: [Fetcher_Impl]	IF: SRAM Addr=0x10
@line:116   Cycle @112.00: [Fetcher_Impl]	BTB: MISS at PC=0x40, Index=16
@line:145   Cycle @112.00: [Fetcher_Impl]	IF: Next PC=0x44  Next Last PC=40
@line:360   Cycle @112.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xf
@line:39    Cycle @113.00: [Decoder]	ID: Fetched Instruction=0xfec42703 at PC=0x40
@line:5591  Cycle @113.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @113.00: [Decoder]	Forwarding data: imm=0xffffffec pc=0x40 rs1_data=0x1000 rs2_data=0x0
@line:74    Cycle @113.00: [Executor]	Input: pc=0x3c rs1_data=0x5 rs2_data=0x0 Imm=0x0
@line:119   Cycle @113.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xf
@line:243   Cycle @113.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x14)
@line:285   Cycle @113.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @113.00: [Executor]	EX: ALU Op1 source: RS1 (0x14)
@line:443   Cycle @113.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:1000  Cycle @113.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @113.00: [Executor]	EX: ALU Result: 0x14
@line:1238  Cycle @113.00: [Executor]	EX: Bypass Update: 0x14
@line:1273  Cycle @113.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @113.00: [Executor]	EX: Load Address: 0x14
@line:1306  Cycle @113.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @113.00: [Executor]	EX: Branch Target Base: 0x3c
@line:1479  Cycle @113.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @113.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @113.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @113.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @113.00: [MEM]	MEM: Bypass <= 0x14
@line:30    Cycle @113.00: [WB]	Input: rd=x15 wdata=0x14
@line:35    Cycle @113.00: [WB]	WB: Write x15 <= 0x14
@line:129   Cycle @113.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=12 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=1 mem_rd=15 wb_rd=15
@line:241   Cycle @113.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @113.00: [Fetcher_Impl]	IF: Final Current PC=0x44
@line:78    Cycle @113.00: [Fetcher_Impl]	IF: SRAM Addr=0x11
@line:116   Cycle @113.00: [Fetcher_Impl]	BTB: MISS at PC=0x44, Index=17
@line:145   Cycle @113.00: [Fetcher_Impl]	IF: Next PC=0x48  Next Last PC=44
@line:360   Cycle @113.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @114.00: [Decoder]	ID: Fetched Instruction=0x2f707b3 at PC=0x44
@line:5591  Cycle @114.00: [Decoder]	Control signals: alu_func=0x800 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @114.00: [Decoder]	Forwarding data: imm=0x0 pc=0x44 rs1_data=0x0 rs2_data=0x14
@line:74    Cycle @114.00: [Executor]	Input: pc=0x40 rs1_data=0x1000 rs2_data=0x0 Imm=0xffffffec
@line:119   Cycle @114.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:229   Cycle @114.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @114.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @114.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @114.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffec)
@line:1000  Cycle @114.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @114.00: [Executor]	EX: ALU Result: 0xfec
@line:1238  Cycle @114.00: [Executor]	EX: Bypass Update: 0xfec
@line:1273  Cycle @114.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @114.00: [Executor]	EX: Load Address: 0xfec
@line:1306  Cycle @114.00: [Executor]	EX: Branch Immediate: 0xffffffec
@line:1310  Cycle @114.00: [Executor]	EX: Branch Target Base: 0x40
@line:1479  Cycle @114.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @114.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @114.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @114.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @114.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @114.00: [WB]	Input: rd=x15 wdata=0x14
@line:35    Cycle @114.00: [WB]	WB: Write x15 <= 0x14
@line:129   Cycle @114.00: [DataHazardUnit]	Input Signals: rs1_idx=14 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=14 ex_is_load=1 mem_rd=15 wb_rd=15
@line:241   Cycle @114.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=1
@line:27    Cycle @114.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @114.00: [Fetcher_Impl]	IF: Final Current PC=0x44
@line:78    Cycle @114.00: [Fetcher_Impl]	IF: SRAM Addr=0x11
@line:116   Cycle @114.00: [Fetcher_Impl]	BTB: MISS at PC=0x44, Index=17
@line:145   Cycle @114.00: [Fetcher_Impl]	IF: Next PC=0x48  Next Last PC=44
@line:137   Cycle @114.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @114.00: [Decoder_Impl]	Output: alu_func=0x800 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @115.00: [Decoder]	ID: Fetched Instruction=0x2f707b3 at PC=0x44
@line:5591  Cycle @115.00: [Decoder]	Control signals: alu_func=0x800 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @115.00: [Decoder]	Forwarding data: imm=0x0 pc=0x44 rs1_data=0x0 rs2_data=0x14
@line:74    Cycle @115.00: [Executor]	Input: pc=0x44 rs1_data=0x0 rs2_data=0x14 Imm=0x0
@line:119   Cycle @115.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @115.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @115.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @115.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @115.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:1165  Cycle @115.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1235  Cycle @115.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @115.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @115.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @115.00: [Executor]	EX: Branch Target Base: 0x44
@line:1479  Cycle @115.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @115.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @115.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @115.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @115.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @115.00: [WB]	Input: rd=x15 wdata=0x0
@line:35    Cycle @115.00: [WB]	WB: Write x15 <= 0x0
@line:129   Cycle @115.00: [DataHazardUnit]	Input Signals: rs1_idx=14 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 mem_rd=14 wb_rd=15
@line:241   Cycle @115.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=8 stall_if=0
@line:64    Cycle @115.00: [Fetcher_Impl]	IF: Final Current PC=0x48
@line:78    Cycle @115.00: [Fetcher_Impl]	IF: SRAM Addr=0x12
@line:116   Cycle @115.00: [Fetcher_Impl]	BTB: MISS at PC=0x48, Index=18
@line:145   Cycle @115.00: [Fetcher_Impl]	IF: Next PC=0x4c  Next Last PC=48
@line:360   Cycle @115.00: [Decoder_Impl]	Output: alu_func=0x800 rs1_sel=0x4 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @116.00: [Decoder]	ID: Fetched Instruction=0xfef42623 at PC=0x48
@line:5591  Cycle @116.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @116.00: [Decoder]	Forwarding data: imm=0xffffffec pc=0x48 rs1_data=0x1000 rs2_data=0x0
@line:74    Cycle @116.00: [Executor]	Input: pc=0x44 rs1_data=0x0 rs2_data=0x14 Imm=0x0
@line:119   Cycle @116.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:257   Cycle @116.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x0)
@line:327   Cycle @116.00: [Executor]	EX: RS2 source: WB Bypass (0x0)
@line:364   Cycle @116.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @116.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:698   Cycle @116.00: [Executor]	EX: Starting 3-cycle multiplication (Pure Wallace Tree)
@line:701   Cycle @116.00: [Executor]	EX:   Op1=0x0 (signed=1), Op2=0x0 (signed=1)
@line:1180  Cycle @116.00: [Executor]	EX: ALU Operation: MUL
@line:1235  Cycle @116.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @116.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @116.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @116.00: [Executor]	EX: Branch Target Base: 0x44
@line:1479  Cycle @116.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @116.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @116.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @116.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @116.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @116.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @116.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @116.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=0 wb_rd=14
@line:241   Cycle @116.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=2 stall_if=0
@line:64    Cycle @116.00: [Fetcher_Impl]	IF: Final Current PC=0x4c
@line:78    Cycle @116.00: [Fetcher_Impl]	IF: SRAM Addr=0x13
@line:116   Cycle @116.00: [Fetcher_Impl]	BTB: MISS at PC=0x4c, Index=19
@line:145   Cycle @116.00: [Fetcher_Impl]	IF: Next PC=0x50  Next Last PC=4c
@line:360   Cycle @116.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x2 branch_type=0x1 mem_op=0x4 rd=0x0
@line:39    Cycle @117.00: [Decoder]	ID: Fetched Instruction=0xfe842783 at PC=0x4c
@line:5591  Cycle @117.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @117.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x4c rs1_data=0x1000 rs2_data=0x1000
@line:74    Cycle @117.00: [Executor]	Input: pc=0x48 rs1_data=0x1000 rs2_data=0x0 Imm=0xffffffec
@line:119   Cycle @117.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x4 rd=0x0
@line:229   Cycle @117.00: [Executor]	EX: RS1 source: No Bypass
@line:299   Cycle @117.00: [Executor]	EX: RS2 source: EX-MEM Bypass (0x0)
@line:364   Cycle @117.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @117.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffec)
@line:1000  Cycle @117.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @117.00: [Executor]	EX: ALU Result: 0xfec
@line:1238  Cycle @117.00: [Executor]	EX: Bypass Update: 0xfec
@line:1262  Cycle @117.00: [Executor]	EX: Memory Operation: STORE
@line:1265  Cycle @117.00: [Executor]	EX: Store Address: 0xfec
@line:1268  Cycle @117.00: [Executor]	EX: Store Data: 0x0
@line:1306  Cycle @117.00: [Executor]	EX: Branch Immediate: 0xffffffec
@line:1310  Cycle @117.00: [Executor]	EX: Branch Target Base: 0x48
@line:1479  Cycle @117.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @117.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @117.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @117.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @117.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @117.00: [WB]	Input: rd=x0 wdata=0x0
@line:129   Cycle @117.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=8 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=0
@line:241   Cycle @117.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @117.00: [Fetcher_Impl]	IF: Final Current PC=0x50
@line:78    Cycle @117.00: [Fetcher_Impl]	IF: SRAM Addr=0x14
@line:116   Cycle @117.00: [Fetcher_Impl]	BTB: MISS at PC=0x50, Index=20
@line:145   Cycle @117.00: [Fetcher_Impl]	IF: Next PC=0x54  Next Last PC=50
@line:360   Cycle @117.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xf
@line:39    Cycle @118.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x50
@line:5591  Cycle @118.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @118.00: [Decoder]	Forwarding data: imm=0x1 pc=0x50 rs1_data=0x0 rs2_data=0xc
@line:74    Cycle @118.00: [Executor]	Input: pc=0x4c rs1_data=0x1000 rs2_data=0x1000 Imm=0xffffffe8
@line:119   Cycle @118.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xf
@line:229   Cycle @118.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @118.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @118.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @118.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1000  Cycle @118.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @118.00: [Executor]	EX: ALU Result: 0xfe8
@line:1238  Cycle @118.00: [Executor]	EX: Bypass Update: 0xfe8
@line:1273  Cycle @118.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @118.00: [Executor]	EX: Load Address: 0xfe8
@line:1306  Cycle @118.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @118.00: [Executor]	EX: Branch Target Base: 0x4c
@line:1479  Cycle @118.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:67    Cycle @118.00: [MEM]	MEM: OP STORE.
@line:85    Cycle @118.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @118.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @118.00: [MEM]	MEM: Bypass <= 0xfec
@line:30    Cycle @118.00: [WB]	Input: rd=x15 wdata=0x0
@line:35    Cycle @118.00: [WB]	WB: Write x15 <= 0x0
@line:129   Cycle @118.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=1 mem_rd=0 wb_rd=15
@line:241   Cycle @118.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=1
@line:27    Cycle @118.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @118.00: [Fetcher_Impl]	IF: Final Current PC=0x50
@line:78    Cycle @118.00: [Fetcher_Impl]	IF: SRAM Addr=0x14
@line:116   Cycle @118.00: [Fetcher_Impl]	BTB: MISS at PC=0x50, Index=20
@line:145   Cycle @118.00: [Fetcher_Impl]	IF: Next PC=0x54  Next Last PC=50
@line:137   Cycle @118.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @118.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @119.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x50
@line:5591  Cycle @119.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @119.00: [Decoder]	Forwarding data: imm=0x1 pc=0x50 rs1_data=0x0 rs2_data=0xc
@line:74    Cycle @119.00: [Executor]	Input: pc=0x50 rs1_data=0x0 rs2_data=0xc Imm=0x1
@line:119   Cycle @119.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:271   Cycle @119.00: [Executor]	EX: RS1 source: WB Bypass (0x0)
@line:285   Cycle @119.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @119.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @119.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:878   Cycle @119.00: [Executor]	EX: 3-cycle multiplier result ready: 0x0
@line:1165  Cycle @119.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1235  Cycle @119.00: [Executor]	EX: ALU Result: 0x1
@line:1238  Cycle @119.00: [Executor]	EX: Bypass Update: 0x1
@line:1306  Cycle @119.00: [Executor]	EX: Branch Immediate: 0x1
@line:1310  Cycle @119.00: [Executor]	EX: Branch Target Base: 0x50
@line:1479  Cycle @119.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @119.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @119.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @119.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @119.00: [MEM]	MEM: Bypass <= 0x5
@line:30    Cycle @119.00: [WB]	Input: rd=x0 wdata=0xfec
@line:129   Cycle @119.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=0
@line:241   Cycle @119.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @119.00: [Fetcher_Impl]	IF: Final Current PC=0x54
@line:78    Cycle @119.00: [Fetcher_Impl]	IF: SRAM Addr=0x15
@line:116   Cycle @119.00: [Fetcher_Impl]	BTB: MISS at PC=0x54, Index=21
@line:145   Cycle @119.00: [Fetcher_Impl]	IF: Next PC=0x58  Next Last PC=54
@line:360   Cycle @119.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @120.00: [Decoder]	ID: Fetched Instruction=0xfef42423 at PC=0x54
@line:5591  Cycle @120.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @120.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x54 rs1_data=0x1000 rs2_data=0x0
@line:74    Cycle @120.00: [Executor]	Input: pc=0x50 rs1_data=0x0 rs2_data=0xc Imm=0x1
@line:119   Cycle @120.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:257   Cycle @120.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x5)
@line:285   Cycle @120.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @120.00: [Executor]	EX: ALU Op1 source: RS1 (0x5)
@line:443   Cycle @120.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1000  Cycle @120.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @120.00: [Executor]	EX: ALU Result: 0x6
@line:1238  Cycle @120.00: [Executor]	EX: Bypass Update: 0x6
@line:1306  Cycle @120.00: [Executor]	EX: Branch Immediate: 0x1
@line:1310  Cycle @120.00: [Executor]	EX: Branch Target Base: 0x50
@line:1479  Cycle @120.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @120.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @120.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @120.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @120.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @120.00: [WB]	Input: rd=x15 wdata=0x5
@line:35    Cycle @120.00: [WB]	WB: Write x15 <= 0x5
@line:129   Cycle @120.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=0 wb_rd=15
@line:241   Cycle @120.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=2 stall_if=0
@line:64    Cycle @120.00: [Fetcher_Impl]	IF: Final Current PC=0x58
@line:78    Cycle @120.00: [Fetcher_Impl]	IF: SRAM Addr=0x16
@line:116   Cycle @120.00: [Fetcher_Impl]	BTB: MISS at PC=0x58, Index=22
@line:145   Cycle @120.00: [Fetcher_Impl]	IF: Next PC=0x5c  Next Last PC=58
@line:360   Cycle @120.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x2 branch_type=0x1 mem_op=0x4 rd=0x0
@line:39    Cycle @121.00: [Decoder]	ID: Fetched Instruction=0xfe842703 at PC=0x58
@line:5591  Cycle @121.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @121.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x58 rs1_data=0x1000 rs2_data=0x1000
@line:74    Cycle @121.00: [Executor]	Input: pc=0x54 rs1_data=0x1000 rs2_data=0x0 Imm=0xffffffe8
@line:119   Cycle @121.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x4 rd=0x0
@line:229   Cycle @121.00: [Executor]	EX: RS1 source: No Bypass
@line:299   Cycle @121.00: [Executor]	EX: RS2 source: EX-MEM Bypass (0x6)
@line:364   Cycle @121.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @121.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1000  Cycle @121.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @121.00: [Executor]	EX: ALU Result: 0xfe8
@line:1238  Cycle @121.00: [Executor]	EX: Bypass Update: 0xfe8
@line:1262  Cycle @121.00: [Executor]	EX: Memory Operation: STORE
@line:1265  Cycle @121.00: [Executor]	EX: Store Address: 0xfe8
@line:1268  Cycle @121.00: [Executor]	EX: Store Data: 0x6
@line:1306  Cycle @121.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @121.00: [Executor]	EX: Branch Target Base: 0x54
@line:1479  Cycle @121.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @121.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @121.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @121.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @121.00: [MEM]	MEM: Bypass <= 0x6
@line:30    Cycle @121.00: [WB]	Input: rd=x0 wdata=0x1
@line:129   Cycle @121.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=8 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=0
@line:241   Cycle @121.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @121.00: [Fetcher_Impl]	IF: Final Current PC=0x5c
@line:78    Cycle @121.00: [Fetcher_Impl]	IF: SRAM Addr=0x17
@line:116   Cycle @121.00: [Fetcher_Impl]	BTB: MISS at PC=0x5c, Index=23
@line:145   Cycle @121.00: [Fetcher_Impl]	IF: Next PC=0x60  Next Last PC=5c
@line:360   Cycle @121.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @122.00: [Decoder]	ID: Fetched Instruction=0x900793 at PC=0x5c
@line:5591  Cycle @122.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @122.00: [Decoder]	Forwarding data: imm=0x9 pc=0x5c rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @122.00: [Executor]	Input: pc=0x58 rs1_data=0x1000 rs2_data=0x1000 Imm=0xffffffe8
@line:119   Cycle @122.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:229   Cycle @122.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @122.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @122.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @122.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1000  Cycle @122.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @122.00: [Executor]	EX: ALU Result: 0xfe8
@line:1238  Cycle @122.00: [Executor]	EX: Bypass Update: 0xfe8
@line:1273  Cycle @122.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @122.00: [Executor]	EX: Load Address: 0xfe8
@line:1306  Cycle @122.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @122.00: [Executor]	EX: Branch Target Base: 0x58
@line:1479  Cycle @122.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:67    Cycle @122.00: [MEM]	MEM: OP STORE.
@line:85    Cycle @122.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @122.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @122.00: [MEM]	MEM: Bypass <= 0xfe8
@line:30    Cycle @122.00: [WB]	Input: rd=x15 wdata=0x6
@line:35    Cycle @122.00: [WB]	WB: Write x15 <= 0x6
@line:129   Cycle @122.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=9 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=15
@line:241   Cycle @122.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @122.00: [Fetcher_Impl]	IF: Final Current PC=0x60
@line:78    Cycle @122.00: [Fetcher_Impl]	IF: SRAM Addr=0x18
@line:106   Cycle @122.00: [Fetcher_Impl]	BTB: HIT at PC=0x60, Index=24, Target=0x2c
@line:145   Cycle @122.00: [Fetcher_Impl]	IF: Next PC=0x2c  Next Last PC=60
@line:360   Cycle @122.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @123.00: [Decoder]	ID: Fetched Instruction=0xfce7d6e3 at PC=0x60
@line:5591  Cycle @123.00: [Decoder]	Control signals: alu_func=0x8 op1_sel=0x1 op2_sel=0x1 branch_type=0x10 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @123.00: [Decoder]	Forwarding data: imm=0xffffffcc pc=0x60 rs1_data=0x6 rs2_data=0x0
@line:74    Cycle @123.00: [Executor]	Input: pc=0x5c rs1_data=0x0 rs2_data=0x0 Imm=0x9
@line:119   Cycle @123.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @123.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @123.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @123.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @123.00: [Executor]	EX: ALU Op2 source: IMM (0x9)
@line:1000  Cycle @123.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @123.00: [Executor]	EX: ALU Result: 0x9
@line:1238  Cycle @123.00: [Executor]	EX: Bypass Update: 0x9
@line:1306  Cycle @123.00: [Executor]	EX: Branch Immediate: 0x9
@line:1310  Cycle @123.00: [Executor]	EX: Branch Target Base: 0x5c
@line:1479  Cycle @123.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @123.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @123.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @123.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @123.00: [MEM]	MEM: Bypass <= 0x6
@line:30    Cycle @123.00: [WB]	Input: rd=x0 wdata=0xfe8
@line:129   Cycle @123.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @123.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=4 stall_if=0
@line:64    Cycle @123.00: [Fetcher_Impl]	IF: Final Current PC=0x2c
@line:78    Cycle @123.00: [Fetcher_Impl]	IF: SRAM Addr=0xb
@line:116   Cycle @123.00: [Fetcher_Impl]	BTB: MISS at PC=0x2c, Index=11
@line:145   Cycle @123.00: [Fetcher_Impl]	IF: Next PC=0x30  Next Last PC=2c
@line:360   Cycle @123.00: [Decoder_Impl]	Output: alu_func=0x8 rs1_sel=0x2 rs2_sel=0x4 branch_type=0x10 mem_op=0x1 rd=0x0
@line:39    Cycle @124.00: [Decoder]	ID: Fetched Instruction=0x713 at PC=0x2c
@line:5591  Cycle @124.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @124.00: [Decoder]	Forwarding data: imm=0x0 pc=0x2c rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @124.00: [Executor]	Input: pc=0x60 rs1_data=0x6 rs2_data=0x0 Imm=0xffffffcc
@line:119   Cycle @124.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @124.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x9)
@line:313   Cycle @124.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x6)
@line:364   Cycle @124.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:429   Cycle @124.00: [Executor]	EX: ALU Op2 source: RS2 (0x6)
@line:1045  Cycle @124.00: [Executor]	EX: ALU Operation: SLT
@line:1235  Cycle @124.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @124.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @124.00: [Executor]	EX: Branch Immediate: 0xffffffcc
@line:1310  Cycle @124.00: [Executor]	EX: Branch Target Base: 0x60
@line:1404  Cycle @124.00: [Executor]	EX: Branch Type: BGE
@line:1653  Cycle @124.00: [Executor]	EX: Branch Target: 0x2c
@line:1658  Cycle @124.00: [Executor]	EX: Branch Taken: 1
@line:1683  Cycle @124.00: [Executor]	BTB: UPDATE at PC=0x60, Index=24, Target=0x2c
@line:55    Cycle @124.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @124.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @124.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @124.00: [MEM]	MEM: Bypass <= 0x9
@line:30    Cycle @124.00: [WB]	Input: rd=x14 wdata=0x6
@line:35    Cycle @124.00: [WB]	WB: Write x14 <= 0x6
@line:129   Cycle @124.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @124.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @124.00: [Fetcher_Impl]	IF: Final Current PC=0x30
@line:78    Cycle @124.00: [Fetcher_Impl]	IF: SRAM Addr=0xc
@line:116   Cycle @124.00: [Fetcher_Impl]	BTB: MISS at PC=0x30, Index=12
@line:145   Cycle @124.00: [Fetcher_Impl]	IF: Next PC=0x34  Next Last PC=30
@line:360   Cycle @124.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xe
@line:39    Cycle @125.00: [Decoder]	ID: Fetched Instruction=0xfe842783 at PC=0x30
@line:5591  Cycle @125.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @125.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x30 rs1_data=0x1000 rs2_data=0x1000
@line:74    Cycle @125.00: [Executor]	Input: pc=0x2c rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @125.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xe
@line:229   Cycle @125.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @125.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @125.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @125.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:1000  Cycle @125.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @125.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @125.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @125.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @125.00: [Executor]	EX: Branch Target Base: 0x2c
@line:1479  Cycle @125.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @125.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @125.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @125.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @125.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @125.00: [WB]	Input: rd=x15 wdata=0x9
@line:35    Cycle @125.00: [WB]	WB: Write x15 <= 0x9
@line:129   Cycle @125.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=8 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=0 mem_rd=0 wb_rd=15
@line:241   Cycle @125.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @125.00: [Fetcher_Impl]	IF: Final Current PC=0x34
@line:78    Cycle @125.00: [Fetcher_Impl]	IF: SRAM Addr=0xd
@line:116   Cycle @125.00: [Fetcher_Impl]	BTB: MISS at PC=0x34, Index=13
@line:145   Cycle @125.00: [Fetcher_Impl]	IF: Next PC=0x38  Next Last PC=34
@line:360   Cycle @125.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xf
@line:39    Cycle @126.00: [Decoder]	ID: Fetched Instruction=0x279793 at PC=0x34
@line:5591  Cycle @126.00: [Decoder]	Control signals: alu_func=0x4 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @126.00: [Decoder]	Forwarding data: imm=0x2 pc=0x34 rs1_data=0x9 rs2_data=0xfe0
@line:74    Cycle @126.00: [Executor]	Input: pc=0x30 rs1_data=0x1000 rs2_data=0x1000 Imm=0xffffffe8
@line:119   Cycle @126.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xf
@line:229   Cycle @126.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @126.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @126.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @126.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1000  Cycle @126.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @126.00: [Executor]	EX: ALU Result: 0xfe8
@line:1238  Cycle @126.00: [Executor]	EX: Bypass Update: 0xfe8
@line:1273  Cycle @126.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @126.00: [Executor]	EX: Load Address: 0xfe8
@line:1306  Cycle @126.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @126.00: [Executor]	EX: Branch Target Base: 0x30
@line:1479  Cycle @126.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @126.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @126.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @126.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @126.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @126.00: [WB]	Input: rd=x0 wdata=0x0
@line:129   Cycle @126.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=2 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=1 mem_rd=14 wb_rd=0
@line:241   Cycle @126.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1
@line:27    Cycle @126.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @126.00: [Fetcher_Impl]	IF: Final Current PC=0x34
@line:78    Cycle @126.00: [Fetcher_Impl]	IF: SRAM Addr=0xd
@line:116   Cycle @126.00: [Fetcher_Impl]	BTB: MISS at PC=0x34, Index=13
@line:145   Cycle @126.00: [Fetcher_Impl]	IF: Next PC=0x38  Next Last PC=34
@line:137   Cycle @126.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @126.00: [Decoder_Impl]	Output: alu_func=0x4 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @127.00: [Decoder]	ID: Fetched Instruction=0x279793 at PC=0x34
@line:5591  Cycle @127.00: [Decoder]	Control signals: alu_func=0x4 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @127.00: [Decoder]	Forwarding data: imm=0x2 pc=0x34 rs1_data=0x9 rs2_data=0xfe0
@line:74    Cycle @127.00: [Executor]	Input: pc=0x34 rs1_data=0x9 rs2_data=0xfe0 Imm=0x2
@line:119   Cycle @127.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @127.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @127.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @127.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @127.00: [Executor]	EX: ALU Op2 source: IMM (0x2)
@line:1165  Cycle @127.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1235  Cycle @127.00: [Executor]	EX: ALU Result: 0x2
@line:1238  Cycle @127.00: [Executor]	EX: Bypass Update: 0x2
@line:1306  Cycle @127.00: [Executor]	EX: Branch Immediate: 0x2
@line:1310  Cycle @127.00: [Executor]	EX: Branch Target Base: 0x34
@line:1479  Cycle @127.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @127.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @127.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @127.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @127.00: [MEM]	MEM: Bypass <= 0x6
@line:30    Cycle @127.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @127.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @127.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=2 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @127.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @127.00: [Fetcher_Impl]	IF: Final Current PC=0x38
@line:78    Cycle @127.00: [Fetcher_Impl]	IF: SRAM Addr=0xe
@line:116   Cycle @127.00: [Fetcher_Impl]	BTB: MISS at PC=0x38, Index=14
@line:145   Cycle @127.00: [Fetcher_Impl]	IF: Next PC=0x3c  Next Last PC=38
@line:360   Cycle @127.00: [Decoder_Impl]	Output: alu_func=0x4 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @128.00: [Decoder]	ID: Fetched Instruction=0xf707b3 at PC=0x38
@line:5591  Cycle @128.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @128.00: [Decoder]	Forwarding data: imm=0x0 pc=0x38 rs1_data=0x0 rs2_data=0x9
@line:74    Cycle @128.00: [Executor]	Input: pc=0x34 rs1_data=0x9 rs2_data=0xfe0 Imm=0x2
@line:119   Cycle @128.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:257   Cycle @128.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x6)
@line:285   Cycle @128.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @128.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:443   Cycle @128.00: [Executor]	EX: ALU Op2 source: IMM (0x2)
@line:1030  Cycle @128.00: [Executor]	EX: ALU Operation: SLL
@line:1235  Cycle @128.00: [Executor]	EX: ALU Result: 0x18
@line:1238  Cycle @128.00: [Executor]	EX: Bypass Update: 0x18
@line:1306  Cycle @128.00: [Executor]	EX: Branch Immediate: 0x2
@line:1310  Cycle @128.00: [Executor]	EX: Branch Target Base: 0x34
@line:1479  Cycle @128.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @128.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @128.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @128.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @128.00: [MEM]	MEM: Bypass <= 0x2
@line:30    Cycle @128.00: [WB]	Input: rd=x15 wdata=0x6
@line:35    Cycle @128.00: [WB]	WB: Write x15 <= 0x6
@line:129   Cycle @128.00: [DataHazardUnit]	Input Signals: rs1_idx=14 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=0 wb_rd=15
@line:241   Cycle @128.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=2 stall_if=0
@line:64    Cycle @128.00: [Fetcher_Impl]	IF: Final Current PC=0x3c
@line:78    Cycle @128.00: [Fetcher_Impl]	IF: SRAM Addr=0xf
@line:116   Cycle @128.00: [Fetcher_Impl]	BTB: MISS at PC=0x3c, Index=15
@line:145   Cycle @128.00: [Fetcher_Impl]	IF: Next PC=0x40  Next Last PC=3c
@line:360   Cycle @128.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x2 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @129.00: [Decoder]	ID: Fetched Instruction=0x7a783 at PC=0x3c
@line:5591  Cycle @129.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @129.00: [Decoder]	Forwarding data: imm=0x0 pc=0x3c rs1_data=0x6 rs2_data=0x0
@line:74    Cycle @129.00: [Executor]	Input: pc=0x38 rs1_data=0x0 rs2_data=0x9 Imm=0x0
@line:119   Cycle @129.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @129.00: [Executor]	EX: RS1 source: No Bypass
@line:299   Cycle @129.00: [Executor]	EX: RS2 source: EX-MEM Bypass (0x18)
@line:364   Cycle @129.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @129.00: [Executor]	EX: ALU Op2 source: RS2 (0x18)
@line:1000  Cycle @129.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @129.00: [Executor]	EX: ALU Result: 0x18
@line:1238  Cycle @129.00: [Executor]	EX: Bypass Update: 0x18
@line:1306  Cycle @129.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @129.00: [Executor]	EX: Branch Target Base: 0x38
@line:1479  Cycle @129.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @129.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @129.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @129.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @129.00: [MEM]	MEM: Bypass <= 0x18
@line:30    Cycle @129.00: [WB]	Input: rd=x0 wdata=0x2
@line:129   Cycle @129.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=0 mem_rd=15 wb_rd=0
@line:241   Cycle @129.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0
@line:64    Cycle @129.00: [Fetcher_Impl]	IF: Final Current PC=0x40
@line:78    Cycle @129.00: [Fetcher_Impl]	IF: SRAM Addr=0x10
@line:116   Cycle @129.00: [Fetcher_Impl]	BTB: MISS at PC=0x40, Index=16
@line:145   Cycle @129.00: [Fetcher_Impl]	IF: Next PC=0x44  Next Last PC=40
@line:360   Cycle @129.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xf
@line:39    Cycle @130.00: [Decoder]	ID: Fetched Instruction=0xfec42703 at PC=0x40
@line:5591  Cycle @130.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @130.00: [Decoder]	Forwarding data: imm=0xffffffec pc=0x40 rs1_data=0x1000 rs2_data=0x0
@line:74    Cycle @130.00: [Executor]	Input: pc=0x3c rs1_data=0x6 rs2_data=0x0 Imm=0x0
@line:119   Cycle @130.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xf
@line:243   Cycle @130.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x18)
@line:285   Cycle @130.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @130.00: [Executor]	EX: ALU Op1 source: RS1 (0x18)
@line:443   Cycle @130.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:1000  Cycle @130.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @130.00: [Executor]	EX: ALU Result: 0x18
@line:1238  Cycle @130.00: [Executor]	EX: Bypass Update: 0x18
@line:1273  Cycle @130.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @130.00: [Executor]	EX: Load Address: 0x18
@line:1306  Cycle @130.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @130.00: [Executor]	EX: Branch Target Base: 0x3c
@line:1479  Cycle @130.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @130.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @130.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @130.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @130.00: [MEM]	MEM: Bypass <= 0x18
@line:30    Cycle @130.00: [WB]	Input: rd=x15 wdata=0x18
@line:35    Cycle @130.00: [WB]	WB: Write x15 <= 0x18
@line:129   Cycle @130.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=12 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=1 mem_rd=15 wb_rd=15
@line:241   Cycle @130.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @130.00: [Fetcher_Impl]	IF: Final Current PC=0x44
@line:78    Cycle @130.00: [Fetcher_Impl]	IF: SRAM Addr=0x11
@line:116   Cycle @130.00: [Fetcher_Impl]	BTB: MISS at PC=0x44, Index=17
@line:145   Cycle @130.00: [Fetcher_Impl]	IF: Next PC=0x48  Next Last PC=44
@line:360   Cycle @130.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @131.00: [Decoder]	ID: Fetched Instruction=0x2f707b3 at PC=0x44
@line:5591  Cycle @131.00: [Decoder]	Control signals: alu_func=0x800 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @131.00: [Decoder]	Forwarding data: imm=0x0 pc=0x44 rs1_data=0x0 rs2_data=0x18
@line:74    Cycle @131.00: [Executor]	Input: pc=0x40 rs1_data=0x1000 rs2_data=0x0 Imm=0xffffffec
@line:119   Cycle @131.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:229   Cycle @131.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @131.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @131.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @131.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffec)
@line:1000  Cycle @131.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @131.00: [Executor]	EX: ALU Result: 0xfec
@line:1238  Cycle @131.00: [Executor]	EX: Bypass Update: 0xfec
@line:1273  Cycle @131.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @131.00: [Executor]	EX: Load Address: 0xfec
@line:1306  Cycle @131.00: [Executor]	EX: Branch Immediate: 0xffffffec
@line:1310  Cycle @131.00: [Executor]	EX: Branch Target Base: 0x40
@line:1479  Cycle @131.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @131.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @131.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @131.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @131.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @131.00: [WB]	Input: rd=x15 wdata=0x18
@line:35    Cycle @131.00: [WB]	WB: Write x15 <= 0x18
@line:129   Cycle @131.00: [DataHazardUnit]	Input Signals: rs1_idx=14 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=14 ex_is_load=1 mem_rd=15 wb_rd=15
@line:241   Cycle @131.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=1
@line:27    Cycle @131.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @131.00: [Fetcher_Impl]	IF: Final Current PC=0x44
@line:78    Cycle @131.00: [Fetcher_Impl]	IF: SRAM Addr=0x11
@line:116   Cycle @131.00: [Fetcher_Impl]	BTB: MISS at PC=0x44, Index=17
@line:145   Cycle @131.00: [Fetcher_Impl]	IF: Next PC=0x48  Next Last PC=44
@line:137   Cycle @131.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @131.00: [Decoder_Impl]	Output: alu_func=0x800 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @132.00: [Decoder]	ID: Fetched Instruction=0x2f707b3 at PC=0x44
@line:5591  Cycle @132.00: [Decoder]	Control signals: alu_func=0x800 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @132.00: [Decoder]	Forwarding data: imm=0x0 pc=0x44 rs1_data=0x0 rs2_data=0x18
@line:74    Cycle @132.00: [Executor]	Input: pc=0x44 rs1_data=0x0 rs2_data=0x18 Imm=0x0
@line:119   Cycle @132.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @132.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @132.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @132.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @132.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:1165  Cycle @132.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1235  Cycle @132.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @132.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @132.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @132.00: [Executor]	EX: Branch Target Base: 0x44
@line:1479  Cycle @132.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @132.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @132.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @132.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @132.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @132.00: [WB]	Input: rd=x15 wdata=0x0
@line:35    Cycle @132.00: [WB]	WB: Write x15 <= 0x0
@line:129   Cycle @132.00: [DataHazardUnit]	Input Signals: rs1_idx=14 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 mem_rd=14 wb_rd=15
@line:241   Cycle @132.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=8 stall_if=0
@line:64    Cycle @132.00: [Fetcher_Impl]	IF: Final Current PC=0x48
@line:78    Cycle @132.00: [Fetcher_Impl]	IF: SRAM Addr=0x12
@line:116   Cycle @132.00: [Fetcher_Impl]	BTB: MISS at PC=0x48, Index=18
@line:145   Cycle @132.00: [Fetcher_Impl]	IF: Next PC=0x4c  Next Last PC=48
@line:360   Cycle @132.00: [Decoder_Impl]	Output: alu_func=0x800 rs1_sel=0x4 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @133.00: [Decoder]	ID: Fetched Instruction=0xfef42623 at PC=0x48
@line:5591  Cycle @133.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @133.00: [Decoder]	Forwarding data: imm=0xffffffec pc=0x48 rs1_data=0x1000 rs2_data=0x0
@line:74    Cycle @133.00: [Executor]	Input: pc=0x44 rs1_data=0x0 rs2_data=0x18 Imm=0x0
@line:119   Cycle @133.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:257   Cycle @133.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x0)
@line:327   Cycle @133.00: [Executor]	EX: RS2 source: WB Bypass (0x0)
@line:364   Cycle @133.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @133.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:698   Cycle @133.00: [Executor]	EX: Starting 3-cycle multiplication (Pure Wallace Tree)
@line:701   Cycle @133.00: [Executor]	EX:   Op1=0x0 (signed=1), Op2=0x0 (signed=1)
@line:1180  Cycle @133.00: [Executor]	EX: ALU Operation: MUL
@line:1235  Cycle @133.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @133.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @133.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @133.00: [Executor]	EX: Branch Target Base: 0x44
@line:1479  Cycle @133.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @133.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @133.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @133.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @133.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @133.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @133.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @133.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=0 wb_rd=14
@line:241   Cycle @133.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=2 stall_if=0
@line:64    Cycle @133.00: [Fetcher_Impl]	IF: Final Current PC=0x4c
@line:78    Cycle @133.00: [Fetcher_Impl]	IF: SRAM Addr=0x13
@line:116   Cycle @133.00: [Fetcher_Impl]	BTB: MISS at PC=0x4c, Index=19
@line:145   Cycle @133.00: [Fetcher_Impl]	IF: Next PC=0x50  Next Last PC=4c
@line:360   Cycle @133.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x2 branch_type=0x1 mem_op=0x4 rd=0x0
@line:39    Cycle @134.00: [Decoder]	ID: Fetched Instruction=0xfe842783 at PC=0x4c
@line:5591  Cycle @134.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @134.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x4c rs1_data=0x1000 rs2_data=0x1000
@line:74    Cycle @134.00: [Executor]	Input: pc=0x48 rs1_data=0x1000 rs2_data=0x0 Imm=0xffffffec
@line:119   Cycle @134.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x4 rd=0x0
@line:229   Cycle @134.00: [Executor]	EX: RS1 source: No Bypass
@line:299   Cycle @134.00: [Executor]	EX: RS2 source: EX-MEM Bypass (0x0)
@line:364   Cycle @134.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @134.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffec)
@line:1000  Cycle @134.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @134.00: [Executor]	EX: ALU Result: 0xfec
@line:1238  Cycle @134.00: [Executor]	EX: Bypass Update: 0xfec
@line:1262  Cycle @134.00: [Executor]	EX: Memory Operation: STORE
@line:1265  Cycle @134.00: [Executor]	EX: Store Address: 0xfec
@line:1268  Cycle @134.00: [Executor]	EX: Store Data: 0x0
@line:1306  Cycle @134.00: [Executor]	EX: Branch Immediate: 0xffffffec
@line:1310  Cycle @134.00: [Executor]	EX: Branch Target Base: 0x48
@line:1479  Cycle @134.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @134.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @134.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @134.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @134.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @134.00: [WB]	Input: rd=x0 wdata=0x0
@line:129   Cycle @134.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=8 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=0
@line:241   Cycle @134.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @134.00: [Fetcher_Impl]	IF: Final Current PC=0x50
@line:78    Cycle @134.00: [Fetcher_Impl]	IF: SRAM Addr=0x14
@line:116   Cycle @134.00: [Fetcher_Impl]	BTB: MISS at PC=0x50, Index=20
@line:145   Cycle @134.00: [Fetcher_Impl]	IF: Next PC=0x54  Next Last PC=50
@line:360   Cycle @134.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xf
@line:39    Cycle @135.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x50
@line:5591  Cycle @135.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @135.00: [Decoder]	Forwarding data: imm=0x1 pc=0x50 rs1_data=0x0 rs2_data=0xc
@line:74    Cycle @135.00: [Executor]	Input: pc=0x4c rs1_data=0x1000 rs2_data=0x1000 Imm=0xffffffe8
@line:119   Cycle @135.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xf
@line:229   Cycle @135.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @135.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @135.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @135.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1000  Cycle @135.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @135.00: [Executor]	EX: ALU Result: 0xfe8
@line:1238  Cycle @135.00: [Executor]	EX: Bypass Update: 0xfe8
@line:1273  Cycle @135.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @135.00: [Executor]	EX: Load Address: 0xfe8
@line:1306  Cycle @135.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @135.00: [Executor]	EX: Branch Target Base: 0x4c
@line:1479  Cycle @135.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:67    Cycle @135.00: [MEM]	MEM: OP STORE.
@line:85    Cycle @135.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @135.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @135.00: [MEM]	MEM: Bypass <= 0xfec
@line:30    Cycle @135.00: [WB]	Input: rd=x15 wdata=0x0
@line:35    Cycle @135.00: [WB]	WB: Write x15 <= 0x0
@line:129   Cycle @135.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=1 mem_rd=0 wb_rd=15
@line:241   Cycle @135.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=1
@line:27    Cycle @135.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @135.00: [Fetcher_Impl]	IF: Final Current PC=0x50
@line:78    Cycle @135.00: [Fetcher_Impl]	IF: SRAM Addr=0x14
@line:116   Cycle @135.00: [Fetcher_Impl]	BTB: MISS at PC=0x50, Index=20
@line:145   Cycle @135.00: [Fetcher_Impl]	IF: Next PC=0x54  Next Last PC=50
@line:137   Cycle @135.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @135.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @136.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x50
@line:5591  Cycle @136.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @136.00: [Decoder]	Forwarding data: imm=0x1 pc=0x50 rs1_data=0x0 rs2_data=0xc
@line:74    Cycle @136.00: [Executor]	Input: pc=0x50 rs1_data=0x0 rs2_data=0xc Imm=0x1
@line:119   Cycle @136.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:271   Cycle @136.00: [Executor]	EX: RS1 source: WB Bypass (0x0)
@line:285   Cycle @136.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @136.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @136.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:878   Cycle @136.00: [Executor]	EX: 3-cycle multiplier result ready: 0x0
@line:1165  Cycle @136.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1235  Cycle @136.00: [Executor]	EX: ALU Result: 0x1
@line:1238  Cycle @136.00: [Executor]	EX: Bypass Update: 0x1
@line:1306  Cycle @136.00: [Executor]	EX: Branch Immediate: 0x1
@line:1310  Cycle @136.00: [Executor]	EX: Branch Target Base: 0x50
@line:1479  Cycle @136.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @136.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @136.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @136.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @136.00: [MEM]	MEM: Bypass <= 0x6
@line:30    Cycle @136.00: [WB]	Input: rd=x0 wdata=0xfec
@line:129   Cycle @136.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=0
@line:241   Cycle @136.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @136.00: [Fetcher_Impl]	IF: Final Current PC=0x54
@line:78    Cycle @136.00: [Fetcher_Impl]	IF: SRAM Addr=0x15
@line:116   Cycle @136.00: [Fetcher_Impl]	BTB: MISS at PC=0x54, Index=21
@line:145   Cycle @136.00: [Fetcher_Impl]	IF: Next PC=0x58  Next Last PC=54
@line:360   Cycle @136.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @137.00: [Decoder]	ID: Fetched Instruction=0xfef42423 at PC=0x54
@line:5591  Cycle @137.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @137.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x54 rs1_data=0x1000 rs2_data=0x0
@line:74    Cycle @137.00: [Executor]	Input: pc=0x50 rs1_data=0x0 rs2_data=0xc Imm=0x1
@line:119   Cycle @137.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:257   Cycle @137.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x6)
@line:285   Cycle @137.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @137.00: [Executor]	EX: ALU Op1 source: RS1 (0x6)
@line:443   Cycle @137.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1000  Cycle @137.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @137.00: [Executor]	EX: ALU Result: 0x7
@line:1238  Cycle @137.00: [Executor]	EX: Bypass Update: 0x7
@line:1306  Cycle @137.00: [Executor]	EX: Branch Immediate: 0x1
@line:1310  Cycle @137.00: [Executor]	EX: Branch Target Base: 0x50
@line:1479  Cycle @137.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @137.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @137.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @137.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @137.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @137.00: [WB]	Input: rd=x15 wdata=0x6
@line:35    Cycle @137.00: [WB]	WB: Write x15 <= 0x6
@line:129   Cycle @137.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=0 wb_rd=15
@line:241   Cycle @137.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=2 stall_if=0
@line:64    Cycle @137.00: [Fetcher_Impl]	IF: Final Current PC=0x58
@line:78    Cycle @137.00: [Fetcher_Impl]	IF: SRAM Addr=0x16
@line:116   Cycle @137.00: [Fetcher_Impl]	BTB: MISS at PC=0x58, Index=22
@line:145   Cycle @137.00: [Fetcher_Impl]	IF: Next PC=0x5c  Next Last PC=58
@line:360   Cycle @137.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x2 branch_type=0x1 mem_op=0x4 rd=0x0
@line:39    Cycle @138.00: [Decoder]	ID: Fetched Instruction=0xfe842703 at PC=0x58
@line:5591  Cycle @138.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @138.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x58 rs1_data=0x1000 rs2_data=0x1000
@line:74    Cycle @138.00: [Executor]	Input: pc=0x54 rs1_data=0x1000 rs2_data=0x0 Imm=0xffffffe8
@line:119   Cycle @138.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x4 rd=0x0
@line:229   Cycle @138.00: [Executor]	EX: RS1 source: No Bypass
@line:299   Cycle @138.00: [Executor]	EX: RS2 source: EX-MEM Bypass (0x7)
@line:364   Cycle @138.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @138.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1000  Cycle @138.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @138.00: [Executor]	EX: ALU Result: 0xfe8
@line:1238  Cycle @138.00: [Executor]	EX: Bypass Update: 0xfe8
@line:1262  Cycle @138.00: [Executor]	EX: Memory Operation: STORE
@line:1265  Cycle @138.00: [Executor]	EX: Store Address: 0xfe8
@line:1268  Cycle @138.00: [Executor]	EX: Store Data: 0x7
@line:1306  Cycle @138.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @138.00: [Executor]	EX: Branch Target Base: 0x54
@line:1479  Cycle @138.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @138.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @138.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @138.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @138.00: [MEM]	MEM: Bypass <= 0x7
@line:30    Cycle @138.00: [WB]	Input: rd=x0 wdata=0x1
@line:129   Cycle @138.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=8 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=0
@line:241   Cycle @138.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @138.00: [Fetcher_Impl]	IF: Final Current PC=0x5c
@line:78    Cycle @138.00: [Fetcher_Impl]	IF: SRAM Addr=0x17
@line:116   Cycle @138.00: [Fetcher_Impl]	BTB: MISS at PC=0x5c, Index=23
@line:145   Cycle @138.00: [Fetcher_Impl]	IF: Next PC=0x60  Next Last PC=5c
@line:360   Cycle @138.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @139.00: [Decoder]	ID: Fetched Instruction=0x900793 at PC=0x5c
@line:5591  Cycle @139.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @139.00: [Decoder]	Forwarding data: imm=0x9 pc=0x5c rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @139.00: [Executor]	Input: pc=0x58 rs1_data=0x1000 rs2_data=0x1000 Imm=0xffffffe8
@line:119   Cycle @139.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:229   Cycle @139.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @139.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @139.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @139.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1000  Cycle @139.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @139.00: [Executor]	EX: ALU Result: 0xfe8
@line:1238  Cycle @139.00: [Executor]	EX: Bypass Update: 0xfe8
@line:1273  Cycle @139.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @139.00: [Executor]	EX: Load Address: 0xfe8
@line:1306  Cycle @139.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @139.00: [Executor]	EX: Branch Target Base: 0x58
@line:1479  Cycle @139.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:67    Cycle @139.00: [MEM]	MEM: OP STORE.
@line:85    Cycle @139.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @139.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @139.00: [MEM]	MEM: Bypass <= 0xfe8
@line:30    Cycle @139.00: [WB]	Input: rd=x15 wdata=0x7
@line:35    Cycle @139.00: [WB]	WB: Write x15 <= 0x7
@line:129   Cycle @139.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=9 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=15
@line:241   Cycle @139.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @139.00: [Fetcher_Impl]	IF: Final Current PC=0x60
@line:78    Cycle @139.00: [Fetcher_Impl]	IF: SRAM Addr=0x18
@line:106   Cycle @139.00: [Fetcher_Impl]	BTB: HIT at PC=0x60, Index=24, Target=0x2c
@line:145   Cycle @139.00: [Fetcher_Impl]	IF: Next PC=0x2c  Next Last PC=60
@line:360   Cycle @139.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @140.00: [Decoder]	ID: Fetched Instruction=0xfce7d6e3 at PC=0x60
@line:5591  Cycle @140.00: [Decoder]	Control signals: alu_func=0x8 op1_sel=0x1 op2_sel=0x1 branch_type=0x10 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @140.00: [Decoder]	Forwarding data: imm=0xffffffcc pc=0x60 rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @140.00: [Executor]	Input: pc=0x5c rs1_data=0x0 rs2_data=0x0 Imm=0x9
@line:119   Cycle @140.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @140.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @140.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @140.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @140.00: [Executor]	EX: ALU Op2 source: IMM (0x9)
@line:1000  Cycle @140.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @140.00: [Executor]	EX: ALU Result: 0x9
@line:1238  Cycle @140.00: [Executor]	EX: Bypass Update: 0x9
@line:1306  Cycle @140.00: [Executor]	EX: Branch Immediate: 0x9
@line:1310  Cycle @140.00: [Executor]	EX: Branch Target Base: 0x5c
@line:1479  Cycle @140.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @140.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @140.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @140.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @140.00: [MEM]	MEM: Bypass <= 0x7
@line:30    Cycle @140.00: [WB]	Input: rd=x0 wdata=0xfe8
@line:129   Cycle @140.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @140.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=4 stall_if=0
@line:64    Cycle @140.00: [Fetcher_Impl]	IF: Final Current PC=0x2c
@line:78    Cycle @140.00: [Fetcher_Impl]	IF: SRAM Addr=0xb
@line:116   Cycle @140.00: [Fetcher_Impl]	BTB: MISS at PC=0x2c, Index=11
@line:145   Cycle @140.00: [Fetcher_Impl]	IF: Next PC=0x30  Next Last PC=2c
@line:360   Cycle @140.00: [Decoder_Impl]	Output: alu_func=0x8 rs1_sel=0x2 rs2_sel=0x4 branch_type=0x10 mem_op=0x1 rd=0x0
@line:39    Cycle @141.00: [Decoder]	ID: Fetched Instruction=0x713 at PC=0x2c
@line:5591  Cycle @141.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @141.00: [Decoder]	Forwarding data: imm=0x0 pc=0x2c rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @141.00: [Executor]	Input: pc=0x60 rs1_data=0x7 rs2_data=0x0 Imm=0xffffffcc
@line:119   Cycle @141.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @141.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x9)
@line:313   Cycle @141.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x7)
@line:364   Cycle @141.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:429   Cycle @141.00: [Executor]	EX: ALU Op2 source: RS2 (0x7)
@line:1045  Cycle @141.00: [Executor]	EX: ALU Operation: SLT
@line:1235  Cycle @141.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @141.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @141.00: [Executor]	EX: Branch Immediate: 0xffffffcc
@line:1310  Cycle @141.00: [Executor]	EX: Branch Target Base: 0x60
@line:1404  Cycle @141.00: [Executor]	EX: Branch Type: BGE
@line:1653  Cycle @141.00: [Executor]	EX: Branch Target: 0x2c
@line:1658  Cycle @141.00: [Executor]	EX: Branch Taken: 1
@line:1683  Cycle @141.00: [Executor]	BTB: UPDATE at PC=0x60, Index=24, Target=0x2c
@line:55    Cycle @141.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @141.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @141.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @141.00: [MEM]	MEM: Bypass <= 0x9
@line:30    Cycle @141.00: [WB]	Input: rd=x14 wdata=0x7
@line:35    Cycle @141.00: [WB]	WB: Write x14 <= 0x7
@line:129   Cycle @141.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @141.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @141.00: [Fetcher_Impl]	IF: Final Current PC=0x30
@line:78    Cycle @141.00: [Fetcher_Impl]	IF: SRAM Addr=0xc
@line:116   Cycle @141.00: [Fetcher_Impl]	BTB: MISS at PC=0x30, Index=12
@line:145   Cycle @141.00: [Fetcher_Impl]	IF: Next PC=0x34  Next Last PC=30
@line:360   Cycle @141.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xe
@line:39    Cycle @142.00: [Decoder]	ID: Fetched Instruction=0xfe842783 at PC=0x30
@line:5591  Cycle @142.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @142.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x30 rs1_data=0x1000 rs2_data=0x1000
@line:74    Cycle @142.00: [Executor]	Input: pc=0x2c rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @142.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xe
@line:229   Cycle @142.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @142.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @142.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @142.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:1000  Cycle @142.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @142.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @142.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @142.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @142.00: [Executor]	EX: Branch Target Base: 0x2c
@line:1479  Cycle @142.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @142.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @142.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @142.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @142.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @142.00: [WB]	Input: rd=x15 wdata=0x9
@line:35    Cycle @142.00: [WB]	WB: Write x15 <= 0x9
@line:129   Cycle @142.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=8 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=0 mem_rd=0 wb_rd=15
@line:241   Cycle @142.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @142.00: [Fetcher_Impl]	IF: Final Current PC=0x34
@line:78    Cycle @142.00: [Fetcher_Impl]	IF: SRAM Addr=0xd
@line:116   Cycle @142.00: [Fetcher_Impl]	BTB: MISS at PC=0x34, Index=13
@line:145   Cycle @142.00: [Fetcher_Impl]	IF: Next PC=0x38  Next Last PC=34
@line:360   Cycle @142.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xf
@line:39    Cycle @143.00: [Decoder]	ID: Fetched Instruction=0x279793 at PC=0x34
@line:5591  Cycle @143.00: [Decoder]	Control signals: alu_func=0x4 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @143.00: [Decoder]	Forwarding data: imm=0x2 pc=0x34 rs1_data=0x9 rs2_data=0xfe0
@line:74    Cycle @143.00: [Executor]	Input: pc=0x30 rs1_data=0x1000 rs2_data=0x1000 Imm=0xffffffe8
@line:119   Cycle @143.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xf
@line:229   Cycle @143.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @143.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @143.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @143.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1000  Cycle @143.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @143.00: [Executor]	EX: ALU Result: 0xfe8
@line:1238  Cycle @143.00: [Executor]	EX: Bypass Update: 0xfe8
@line:1273  Cycle @143.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @143.00: [Executor]	EX: Load Address: 0xfe8
@line:1306  Cycle @143.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @143.00: [Executor]	EX: Branch Target Base: 0x30
@line:1479  Cycle @143.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @143.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @143.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @143.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @143.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @143.00: [WB]	Input: rd=x0 wdata=0x0
@line:129   Cycle @143.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=2 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=1 mem_rd=14 wb_rd=0
@line:241   Cycle @143.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1
@line:27    Cycle @143.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @143.00: [Fetcher_Impl]	IF: Final Current PC=0x34
@line:78    Cycle @143.00: [Fetcher_Impl]	IF: SRAM Addr=0xd
@line:116   Cycle @143.00: [Fetcher_Impl]	BTB: MISS at PC=0x34, Index=13
@line:145   Cycle @143.00: [Fetcher_Impl]	IF: Next PC=0x38  Next Last PC=34
@line:137   Cycle @143.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @143.00: [Decoder_Impl]	Output: alu_func=0x4 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @144.00: [Decoder]	ID: Fetched Instruction=0x279793 at PC=0x34
@line:5591  Cycle @144.00: [Decoder]	Control signals: alu_func=0x4 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @144.00: [Decoder]	Forwarding data: imm=0x2 pc=0x34 rs1_data=0x9 rs2_data=0xfe0
@line:74    Cycle @144.00: [Executor]	Input: pc=0x34 rs1_data=0x9 rs2_data=0xfe0 Imm=0x2
@line:119   Cycle @144.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @144.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @144.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @144.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @144.00: [Executor]	EX: ALU Op2 source: IMM (0x2)
@line:1165  Cycle @144.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1235  Cycle @144.00: [Executor]	EX: ALU Result: 0x2
@line:1238  Cycle @144.00: [Executor]	EX: Bypass Update: 0x2
@line:1306  Cycle @144.00: [Executor]	EX: Branch Immediate: 0x2
@line:1310  Cycle @144.00: [Executor]	EX: Branch Target Base: 0x34
@line:1479  Cycle @144.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @144.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @144.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @144.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @144.00: [MEM]	MEM: Bypass <= 0x7
@line:30    Cycle @144.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @144.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @144.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=2 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @144.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @144.00: [Fetcher_Impl]	IF: Final Current PC=0x38
@line:78    Cycle @144.00: [Fetcher_Impl]	IF: SRAM Addr=0xe
@line:116   Cycle @144.00: [Fetcher_Impl]	BTB: MISS at PC=0x38, Index=14
@line:145   Cycle @144.00: [Fetcher_Impl]	IF: Next PC=0x3c  Next Last PC=38
@line:360   Cycle @144.00: [Decoder_Impl]	Output: alu_func=0x4 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @145.00: [Decoder]	ID: Fetched Instruction=0xf707b3 at PC=0x38
@line:5591  Cycle @145.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @145.00: [Decoder]	Forwarding data: imm=0x0 pc=0x38 rs1_data=0x0 rs2_data=0x9
@line:74    Cycle @145.00: [Executor]	Input: pc=0x34 rs1_data=0x9 rs2_data=0xfe0 Imm=0x2
@line:119   Cycle @145.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:257   Cycle @145.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x7)
@line:285   Cycle @145.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @145.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @145.00: [Executor]	EX: ALU Op2 source: IMM (0x2)
@line:1030  Cycle @145.00: [Executor]	EX: ALU Operation: SLL
@line:1235  Cycle @145.00: [Executor]	EX: ALU Result: 0x1c
@line:1238  Cycle @145.00: [Executor]	EX: Bypass Update: 0x1c
@line:1306  Cycle @145.00: [Executor]	EX: Branch Immediate: 0x2
@line:1310  Cycle @145.00: [Executor]	EX: Branch Target Base: 0x34
@line:1479  Cycle @145.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @145.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @145.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @145.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @145.00: [MEM]	MEM: Bypass <= 0x2
@line:30    Cycle @145.00: [WB]	Input: rd=x15 wdata=0x7
@line:35    Cycle @145.00: [WB]	WB: Write x15 <= 0x7
@line:129   Cycle @145.00: [DataHazardUnit]	Input Signals: rs1_idx=14 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=0 wb_rd=15
@line:241   Cycle @145.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=2 stall_if=0
@line:64    Cycle @145.00: [Fetcher_Impl]	IF: Final Current PC=0x3c
@line:78    Cycle @145.00: [Fetcher_Impl]	IF: SRAM Addr=0xf
@line:116   Cycle @145.00: [Fetcher_Impl]	BTB: MISS at PC=0x3c, Index=15
@line:145   Cycle @145.00: [Fetcher_Impl]	IF: Next PC=0x40  Next Last PC=3c
@line:360   Cycle @145.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x2 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @146.00: [Decoder]	ID: Fetched Instruction=0x7a783 at PC=0x3c
@line:5591  Cycle @146.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @146.00: [Decoder]	Forwarding data: imm=0x0 pc=0x3c rs1_data=0x7 rs2_data=0x0
@line:74    Cycle @146.00: [Executor]	Input: pc=0x38 rs1_data=0x0 rs2_data=0x9 Imm=0x0
@line:119   Cycle @146.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @146.00: [Executor]	EX: RS1 source: No Bypass
@line:299   Cycle @146.00: [Executor]	EX: RS2 source: EX-MEM Bypass (0x1c)
@line:364   Cycle @146.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @146.00: [Executor]	EX: ALU Op2 source: RS2 (0x1c)
@line:1000  Cycle @146.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @146.00: [Executor]	EX: ALU Result: 0x1c
@line:1238  Cycle @146.00: [Executor]	EX: Bypass Update: 0x1c
@line:1306  Cycle @146.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @146.00: [Executor]	EX: Branch Target Base: 0x38
@line:1479  Cycle @146.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @146.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @146.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @146.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @146.00: [MEM]	MEM: Bypass <= 0x1c
@line:30    Cycle @146.00: [WB]	Input: rd=x0 wdata=0x2
@line:129   Cycle @146.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=0 mem_rd=15 wb_rd=0
@line:241   Cycle @146.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0
@line:64    Cycle @146.00: [Fetcher_Impl]	IF: Final Current PC=0x40
@line:78    Cycle @146.00: [Fetcher_Impl]	IF: SRAM Addr=0x10
@line:116   Cycle @146.00: [Fetcher_Impl]	BTB: MISS at PC=0x40, Index=16
@line:145   Cycle @146.00: [Fetcher_Impl]	IF: Next PC=0x44  Next Last PC=40
@line:360   Cycle @146.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xf
@line:39    Cycle @147.00: [Decoder]	ID: Fetched Instruction=0xfec42703 at PC=0x40
@line:5591  Cycle @147.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @147.00: [Decoder]	Forwarding data: imm=0xffffffec pc=0x40 rs1_data=0x1000 rs2_data=0x0
@line:74    Cycle @147.00: [Executor]	Input: pc=0x3c rs1_data=0x7 rs2_data=0x0 Imm=0x0
@line:119   Cycle @147.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xf
@line:243   Cycle @147.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x1c)
@line:285   Cycle @147.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @147.00: [Executor]	EX: ALU Op1 source: RS1 (0x1c)
@line:443   Cycle @147.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:1000  Cycle @147.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @147.00: [Executor]	EX: ALU Result: 0x1c
@line:1238  Cycle @147.00: [Executor]	EX: Bypass Update: 0x1c
@line:1273  Cycle @147.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @147.00: [Executor]	EX: Load Address: 0x1c
@line:1306  Cycle @147.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @147.00: [Executor]	EX: Branch Target Base: 0x3c
@line:1479  Cycle @147.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @147.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @147.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @147.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @147.00: [MEM]	MEM: Bypass <= 0x1c
@line:30    Cycle @147.00: [WB]	Input: rd=x15 wdata=0x1c
@line:35    Cycle @147.00: [WB]	WB: Write x15 <= 0x1c
@line:129   Cycle @147.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=12 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=1 mem_rd=15 wb_rd=15
@line:241   Cycle @147.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @147.00: [Fetcher_Impl]	IF: Final Current PC=0x44
@line:78    Cycle @147.00: [Fetcher_Impl]	IF: SRAM Addr=0x11
@line:116   Cycle @147.00: [Fetcher_Impl]	BTB: MISS at PC=0x44, Index=17
@line:145   Cycle @147.00: [Fetcher_Impl]	IF: Next PC=0x48  Next Last PC=44
@line:360   Cycle @147.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @148.00: [Decoder]	ID: Fetched Instruction=0x2f707b3 at PC=0x44
@line:5591  Cycle @148.00: [Decoder]	Control signals: alu_func=0x800 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @148.00: [Decoder]	Forwarding data: imm=0x0 pc=0x44 rs1_data=0x0 rs2_data=0x1c
@line:74    Cycle @148.00: [Executor]	Input: pc=0x40 rs1_data=0x1000 rs2_data=0x0 Imm=0xffffffec
@line:119   Cycle @148.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:229   Cycle @148.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @148.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @148.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @148.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffec)
@line:1000  Cycle @148.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @148.00: [Executor]	EX: ALU Result: 0xfec
@line:1238  Cycle @148.00: [Executor]	EX: Bypass Update: 0xfec
@line:1273  Cycle @148.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @148.00: [Executor]	EX: Load Address: 0xfec
@line:1306  Cycle @148.00: [Executor]	EX: Branch Immediate: 0xffffffec
@line:1310  Cycle @148.00: [Executor]	EX: Branch Target Base: 0x40
@line:1479  Cycle @148.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @148.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @148.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @148.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @148.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @148.00: [WB]	Input: rd=x15 wdata=0x1c
@line:35    Cycle @148.00: [WB]	WB: Write x15 <= 0x1c
@line:129   Cycle @148.00: [DataHazardUnit]	Input Signals: rs1_idx=14 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=14 ex_is_load=1 mem_rd=15 wb_rd=15
@line:241   Cycle @148.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=1
@line:27    Cycle @148.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @148.00: [Fetcher_Impl]	IF: Final Current PC=0x44
@line:78    Cycle @148.00: [Fetcher_Impl]	IF: SRAM Addr=0x11
@line:116   Cycle @148.00: [Fetcher_Impl]	BTB: MISS at PC=0x44, Index=17
@line:145   Cycle @148.00: [Fetcher_Impl]	IF: Next PC=0x48  Next Last PC=44
@line:137   Cycle @148.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @148.00: [Decoder_Impl]	Output: alu_func=0x800 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @149.00: [Decoder]	ID: Fetched Instruction=0x2f707b3 at PC=0x44
@line:5591  Cycle @149.00: [Decoder]	Control signals: alu_func=0x800 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @149.00: [Decoder]	Forwarding data: imm=0x0 pc=0x44 rs1_data=0x0 rs2_data=0x1c
@line:74    Cycle @149.00: [Executor]	Input: pc=0x44 rs1_data=0x0 rs2_data=0x1c Imm=0x0
@line:119   Cycle @149.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @149.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @149.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @149.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @149.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:1165  Cycle @149.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1235  Cycle @149.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @149.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @149.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @149.00: [Executor]	EX: Branch Target Base: 0x44
@line:1479  Cycle @149.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @149.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @149.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @149.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @149.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @149.00: [WB]	Input: rd=x15 wdata=0x0
@line:35    Cycle @149.00: [WB]	WB: Write x15 <= 0x0
@line:129   Cycle @149.00: [DataHazardUnit]	Input Signals: rs1_idx=14 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 mem_rd=14 wb_rd=15
@line:241   Cycle @149.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=8 stall_if=0
@line:64    Cycle @149.00: [Fetcher_Impl]	IF: Final Current PC=0x48
@line:78    Cycle @149.00: [Fetcher_Impl]	IF: SRAM Addr=0x12
@line:116   Cycle @149.00: [Fetcher_Impl]	BTB: MISS at PC=0x48, Index=18
@line:145   Cycle @149.00: [Fetcher_Impl]	IF: Next PC=0x4c  Next Last PC=48
@line:360   Cycle @149.00: [Decoder_Impl]	Output: alu_func=0x800 rs1_sel=0x4 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @150.00: [Decoder]	ID: Fetched Instruction=0xfef42623 at PC=0x48
@line:5591  Cycle @150.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @150.00: [Decoder]	Forwarding data: imm=0xffffffec pc=0x48 rs1_data=0x1000 rs2_data=0x0
@line:74    Cycle @150.00: [Executor]	Input: pc=0x44 rs1_data=0x0 rs2_data=0x1c Imm=0x0
@line:119   Cycle @150.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:257   Cycle @150.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x0)
@line:327   Cycle @150.00: [Executor]	EX: RS2 source: WB Bypass (0x0)
@line:364   Cycle @150.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @150.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:698   Cycle @150.00: [Executor]	EX: Starting 3-cycle multiplication (Pure Wallace Tree)
@line:701   Cycle @150.00: [Executor]	EX:   Op1=0x0 (signed=1), Op2=0x0 (signed=1)
@line:1180  Cycle @150.00: [Executor]	EX: ALU Operation: MUL
@line:1235  Cycle @150.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @150.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @150.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @150.00: [Executor]	EX: Branch Target Base: 0x44
@line:1479  Cycle @150.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @150.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @150.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @150.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @150.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @150.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @150.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @150.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=0 wb_rd=14
@line:241   Cycle @150.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=2 stall_if=0
@line:64    Cycle @150.00: [Fetcher_Impl]	IF: Final Current PC=0x4c
@line:78    Cycle @150.00: [Fetcher_Impl]	IF: SRAM Addr=0x13
@line:116   Cycle @150.00: [Fetcher_Impl]	BTB: MISS at PC=0x4c, Index=19
@line:145   Cycle @150.00: [Fetcher_Impl]	IF: Next PC=0x50  Next Last PC=4c
@line:360   Cycle @150.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x2 branch_type=0x1 mem_op=0x4 rd=0x0
@line:39    Cycle @151.00: [Decoder]	ID: Fetched Instruction=0xfe842783 at PC=0x4c
@line:5591  Cycle @151.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @151.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x4c rs1_data=0x1000 rs2_data=0x1000
@line:74    Cycle @151.00: [Executor]	Input: pc=0x48 rs1_data=0x1000 rs2_data=0x0 Imm=0xffffffec
@line:119   Cycle @151.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x4 rd=0x0
@line:229   Cycle @151.00: [Executor]	EX: RS1 source: No Bypass
@line:299   Cycle @151.00: [Executor]	EX: RS2 source: EX-MEM Bypass (0x0)
@line:364   Cycle @151.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @151.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffec)
@line:1000  Cycle @151.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @151.00: [Executor]	EX: ALU Result: 0xfec
@line:1238  Cycle @151.00: [Executor]	EX: Bypass Update: 0xfec
@line:1262  Cycle @151.00: [Executor]	EX: Memory Operation: STORE
@line:1265  Cycle @151.00: [Executor]	EX: Store Address: 0xfec
@line:1268  Cycle @151.00: [Executor]	EX: Store Data: 0x0
@line:1306  Cycle @151.00: [Executor]	EX: Branch Immediate: 0xffffffec
@line:1310  Cycle @151.00: [Executor]	EX: Branch Target Base: 0x48
@line:1479  Cycle @151.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @151.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @151.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @151.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @151.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @151.00: [WB]	Input: rd=x0 wdata=0x0
@line:129   Cycle @151.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=8 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=0
@line:241   Cycle @151.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @151.00: [Fetcher_Impl]	IF: Final Current PC=0x50
@line:78    Cycle @151.00: [Fetcher_Impl]	IF: SRAM Addr=0x14
@line:116   Cycle @151.00: [Fetcher_Impl]	BTB: MISS at PC=0x50, Index=20
@line:145   Cycle @151.00: [Fetcher_Impl]	IF: Next PC=0x54  Next Last PC=50
@line:360   Cycle @151.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xf
@line:39    Cycle @152.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x50
@line:5591  Cycle @152.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @152.00: [Decoder]	Forwarding data: imm=0x1 pc=0x50 rs1_data=0x0 rs2_data=0xc
@line:74    Cycle @152.00: [Executor]	Input: pc=0x4c rs1_data=0x1000 rs2_data=0x1000 Imm=0xffffffe8
@line:119   Cycle @152.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xf
@line:229   Cycle @152.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @152.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @152.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @152.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1000  Cycle @152.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @152.00: [Executor]	EX: ALU Result: 0xfe8
@line:1238  Cycle @152.00: [Executor]	EX: Bypass Update: 0xfe8
@line:1273  Cycle @152.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @152.00: [Executor]	EX: Load Address: 0xfe8
@line:1306  Cycle @152.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @152.00: [Executor]	EX: Branch Target Base: 0x4c
@line:1479  Cycle @152.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:67    Cycle @152.00: [MEM]	MEM: OP STORE.
@line:85    Cycle @152.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @152.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @152.00: [MEM]	MEM: Bypass <= 0xfec
@line:30    Cycle @152.00: [WB]	Input: rd=x15 wdata=0x0
@line:35    Cycle @152.00: [WB]	WB: Write x15 <= 0x0
@line:129   Cycle @152.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=1 mem_rd=0 wb_rd=15
@line:241   Cycle @152.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=1
@line:27    Cycle @152.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @152.00: [Fetcher_Impl]	IF: Final Current PC=0x50
@line:78    Cycle @152.00: [Fetcher_Impl]	IF: SRAM Addr=0x14
@line:116   Cycle @152.00: [Fetcher_Impl]	BTB: MISS at PC=0x50, Index=20
@line:145   Cycle @152.00: [Fetcher_Impl]	IF: Next PC=0x54  Next Last PC=50
@line:137   Cycle @152.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @152.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @153.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x50
@line:5591  Cycle @153.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @153.00: [Decoder]	Forwarding data: imm=0x1 pc=0x50 rs1_data=0x0 rs2_data=0xc
@line:74    Cycle @153.00: [Executor]	Input: pc=0x50 rs1_data=0x0 rs2_data=0xc Imm=0x1
@line:119   Cycle @153.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:271   Cycle @153.00: [Executor]	EX: RS1 source: WB Bypass (0x0)
@line:285   Cycle @153.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @153.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @153.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:878   Cycle @153.00: [Executor]	EX: 3-cycle multiplier result ready: 0x0
@line:1165  Cycle @153.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1235  Cycle @153.00: [Executor]	EX: ALU Result: 0x1
@line:1238  Cycle @153.00: [Executor]	EX: Bypass Update: 0x1
@line:1306  Cycle @153.00: [Executor]	EX: Branch Immediate: 0x1
@line:1310  Cycle @153.00: [Executor]	EX: Branch Target Base: 0x50
@line:1479  Cycle @153.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @153.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @153.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @153.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @153.00: [MEM]	MEM: Bypass <= 0x7
@line:30    Cycle @153.00: [WB]	Input: rd=x0 wdata=0xfec
@line:129   Cycle @153.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=0
@line:241   Cycle @153.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @153.00: [Fetcher_Impl]	IF: Final Current PC=0x54
@line:78    Cycle @153.00: [Fetcher_Impl]	IF: SRAM Addr=0x15
@line:116   Cycle @153.00: [Fetcher_Impl]	BTB: MISS at PC=0x54, Index=21
@line:145   Cycle @153.00: [Fetcher_Impl]	IF: Next PC=0x58  Next Last PC=54
@line:360   Cycle @153.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @154.00: [Decoder]	ID: Fetched Instruction=0xfef42423 at PC=0x54
@line:5591  Cycle @154.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @154.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x54 rs1_data=0x1000 rs2_data=0x0
@line:74    Cycle @154.00: [Executor]	Input: pc=0x50 rs1_data=0x0 rs2_data=0xc Imm=0x1
@line:119   Cycle @154.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:257   Cycle @154.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x7)
@line:285   Cycle @154.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @154.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:443   Cycle @154.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1000  Cycle @154.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @154.00: [Executor]	EX: ALU Result: 0x8
@line:1238  Cycle @154.00: [Executor]	EX: Bypass Update: 0x8
@line:1306  Cycle @154.00: [Executor]	EX: Branch Immediate: 0x1
@line:1310  Cycle @154.00: [Executor]	EX: Branch Target Base: 0x50
@line:1479  Cycle @154.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @154.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @154.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @154.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @154.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @154.00: [WB]	Input: rd=x15 wdata=0x7
@line:35    Cycle @154.00: [WB]	WB: Write x15 <= 0x7
@line:129   Cycle @154.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=0 wb_rd=15
@line:241   Cycle @154.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=2 stall_if=0
@line:64    Cycle @154.00: [Fetcher_Impl]	IF: Final Current PC=0x58
@line:78    Cycle @154.00: [Fetcher_Impl]	IF: SRAM Addr=0x16
@line:116   Cycle @154.00: [Fetcher_Impl]	BTB: MISS at PC=0x58, Index=22
@line:145   Cycle @154.00: [Fetcher_Impl]	IF: Next PC=0x5c  Next Last PC=58
@line:360   Cycle @154.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x2 branch_type=0x1 mem_op=0x4 rd=0x0
@line:39    Cycle @155.00: [Decoder]	ID: Fetched Instruction=0xfe842703 at PC=0x58
@line:5591  Cycle @155.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @155.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x58 rs1_data=0x1000 rs2_data=0x1000
@line:74    Cycle @155.00: [Executor]	Input: pc=0x54 rs1_data=0x1000 rs2_data=0x0 Imm=0xffffffe8
@line:119   Cycle @155.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x4 rd=0x0
@line:229   Cycle @155.00: [Executor]	EX: RS1 source: No Bypass
@line:299   Cycle @155.00: [Executor]	EX: RS2 source: EX-MEM Bypass (0x8)
@line:364   Cycle @155.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @155.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1000  Cycle @155.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @155.00: [Executor]	EX: ALU Result: 0xfe8
@line:1238  Cycle @155.00: [Executor]	EX: Bypass Update: 0xfe8
@line:1262  Cycle @155.00: [Executor]	EX: Memory Operation: STORE
@line:1265  Cycle @155.00: [Executor]	EX: Store Address: 0xfe8
@line:1268  Cycle @155.00: [Executor]	EX: Store Data: 0x8
@line:1306  Cycle @155.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @155.00: [Executor]	EX: Branch Target Base: 0x54
@line:1479  Cycle @155.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @155.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @155.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @155.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @155.00: [MEM]	MEM: Bypass <= 0x8
@line:30    Cycle @155.00: [WB]	Input: rd=x0 wdata=0x1
@line:129   Cycle @155.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=8 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=0
@line:241   Cycle @155.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @155.00: [Fetcher_Impl]	IF: Final Current PC=0x5c
@line:78    Cycle @155.00: [Fetcher_Impl]	IF: SRAM Addr=0x17
@line:116   Cycle @155.00: [Fetcher_Impl]	BTB: MISS at PC=0x5c, Index=23
@line:145   Cycle @155.00: [Fetcher_Impl]	IF: Next PC=0x60  Next Last PC=5c
@line:360   Cycle @155.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @156.00: [Decoder]	ID: Fetched Instruction=0x900793 at PC=0x5c
@line:5591  Cycle @156.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @156.00: [Decoder]	Forwarding data: imm=0x9 pc=0x5c rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @156.00: [Executor]	Input: pc=0x58 rs1_data=0x1000 rs2_data=0x1000 Imm=0xffffffe8
@line:119   Cycle @156.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:229   Cycle @156.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @156.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @156.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @156.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1000  Cycle @156.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @156.00: [Executor]	EX: ALU Result: 0xfe8
@line:1238  Cycle @156.00: [Executor]	EX: Bypass Update: 0xfe8
@line:1273  Cycle @156.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @156.00: [Executor]	EX: Load Address: 0xfe8
@line:1306  Cycle @156.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @156.00: [Executor]	EX: Branch Target Base: 0x58
@line:1479  Cycle @156.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:67    Cycle @156.00: [MEM]	MEM: OP STORE.
@line:85    Cycle @156.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @156.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @156.00: [MEM]	MEM: Bypass <= 0xfe8
@line:30    Cycle @156.00: [WB]	Input: rd=x15 wdata=0x8
@line:35    Cycle @156.00: [WB]	WB: Write x15 <= 0x8
@line:129   Cycle @156.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=9 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=15
@line:241   Cycle @156.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @156.00: [Fetcher_Impl]	IF: Final Current PC=0x60
@line:78    Cycle @156.00: [Fetcher_Impl]	IF: SRAM Addr=0x18
@line:106   Cycle @156.00: [Fetcher_Impl]	BTB: HIT at PC=0x60, Index=24, Target=0x2c
@line:145   Cycle @156.00: [Fetcher_Impl]	IF: Next PC=0x2c  Next Last PC=60
@line:360   Cycle @156.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @157.00: [Decoder]	ID: Fetched Instruction=0xfce7d6e3 at PC=0x60
@line:5591  Cycle @157.00: [Decoder]	Control signals: alu_func=0x8 op1_sel=0x1 op2_sel=0x1 branch_type=0x10 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @157.00: [Decoder]	Forwarding data: imm=0xffffffcc pc=0x60 rs1_data=0x8 rs2_data=0x0
@line:74    Cycle @157.00: [Executor]	Input: pc=0x5c rs1_data=0x0 rs2_data=0x0 Imm=0x9
@line:119   Cycle @157.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @157.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @157.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @157.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @157.00: [Executor]	EX: ALU Op2 source: IMM (0x9)
@line:1000  Cycle @157.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @157.00: [Executor]	EX: ALU Result: 0x9
@line:1238  Cycle @157.00: [Executor]	EX: Bypass Update: 0x9
@line:1306  Cycle @157.00: [Executor]	EX: Branch Immediate: 0x9
@line:1310  Cycle @157.00: [Executor]	EX: Branch Target Base: 0x5c
@line:1479  Cycle @157.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @157.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @157.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @157.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @157.00: [MEM]	MEM: Bypass <= 0x8
@line:30    Cycle @157.00: [WB]	Input: rd=x0 wdata=0xfe8
@line:129   Cycle @157.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @157.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=4 stall_if=0
@line:64    Cycle @157.00: [Fetcher_Impl]	IF: Final Current PC=0x2c
@line:78    Cycle @157.00: [Fetcher_Impl]	IF: SRAM Addr=0xb
@line:116   Cycle @157.00: [Fetcher_Impl]	BTB: MISS at PC=0x2c, Index=11
@line:145   Cycle @157.00: [Fetcher_Impl]	IF: Next PC=0x30  Next Last PC=2c
@line:360   Cycle @157.00: [Decoder_Impl]	Output: alu_func=0x8 rs1_sel=0x2 rs2_sel=0x4 branch_type=0x10 mem_op=0x1 rd=0x0
@line:39    Cycle @158.00: [Decoder]	ID: Fetched Instruction=0x713 at PC=0x2c
@line:5591  Cycle @158.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @158.00: [Decoder]	Forwarding data: imm=0x0 pc=0x2c rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @158.00: [Executor]	Input: pc=0x60 rs1_data=0x8 rs2_data=0x0 Imm=0xffffffcc
@line:119   Cycle @158.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @158.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x9)
@line:313   Cycle @158.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x8)
@line:364   Cycle @158.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:429   Cycle @158.00: [Executor]	EX: ALU Op2 source: RS2 (0x8)
@line:1045  Cycle @158.00: [Executor]	EX: ALU Operation: SLT
@line:1235  Cycle @158.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @158.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @158.00: [Executor]	EX: Branch Immediate: 0xffffffcc
@line:1310  Cycle @158.00: [Executor]	EX: Branch Target Base: 0x60
@line:1404  Cycle @158.00: [Executor]	EX: Branch Type: BGE
@line:1653  Cycle @158.00: [Executor]	EX: Branch Target: 0x2c
@line:1658  Cycle @158.00: [Executor]	EX: Branch Taken: 1
@line:1683  Cycle @158.00: [Executor]	BTB: UPDATE at PC=0x60, Index=24, Target=0x2c
@line:55    Cycle @158.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @158.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @158.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @158.00: [MEM]	MEM: Bypass <= 0x9
@line:30    Cycle @158.00: [WB]	Input: rd=x14 wdata=0x8
@line:35    Cycle @158.00: [WB]	WB: Write x14 <= 0x8
@line:129   Cycle @158.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @158.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @158.00: [Fetcher_Impl]	IF: Final Current PC=0x30
@line:78    Cycle @158.00: [Fetcher_Impl]	IF: SRAM Addr=0xc
@line:116   Cycle @158.00: [Fetcher_Impl]	BTB: MISS at PC=0x30, Index=12
@line:145   Cycle @158.00: [Fetcher_Impl]	IF: Next PC=0x34  Next Last PC=30
@line:360   Cycle @158.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xe
@line:39    Cycle @159.00: [Decoder]	ID: Fetched Instruction=0xfe842783 at PC=0x30
@line:5591  Cycle @159.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @159.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x30 rs1_data=0x1000 rs2_data=0x1000
@line:74    Cycle @159.00: [Executor]	Input: pc=0x2c rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @159.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xe
@line:229   Cycle @159.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @159.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @159.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @159.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:1000  Cycle @159.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @159.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @159.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @159.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @159.00: [Executor]	EX: Branch Target Base: 0x2c
@line:1479  Cycle @159.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @159.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @159.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @159.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @159.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @159.00: [WB]	Input: rd=x15 wdata=0x9
@line:35    Cycle @159.00: [WB]	WB: Write x15 <= 0x9
@line:129   Cycle @159.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=8 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=0 mem_rd=0 wb_rd=15
@line:241   Cycle @159.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @159.00: [Fetcher_Impl]	IF: Final Current PC=0x34
@line:78    Cycle @159.00: [Fetcher_Impl]	IF: SRAM Addr=0xd
@line:116   Cycle @159.00: [Fetcher_Impl]	BTB: MISS at PC=0x34, Index=13
@line:145   Cycle @159.00: [Fetcher_Impl]	IF: Next PC=0x38  Next Last PC=34
@line:360   Cycle @159.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xf
@line:39    Cycle @160.00: [Decoder]	ID: Fetched Instruction=0x279793 at PC=0x34
@line:5591  Cycle @160.00: [Decoder]	Control signals: alu_func=0x4 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @160.00: [Decoder]	Forwarding data: imm=0x2 pc=0x34 rs1_data=0x9 rs2_data=0xfe0
@line:74    Cycle @160.00: [Executor]	Input: pc=0x30 rs1_data=0x1000 rs2_data=0x1000 Imm=0xffffffe8
@line:119   Cycle @160.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xf
@line:229   Cycle @160.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @160.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @160.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @160.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1000  Cycle @160.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @160.00: [Executor]	EX: ALU Result: 0xfe8
@line:1238  Cycle @160.00: [Executor]	EX: Bypass Update: 0xfe8
@line:1273  Cycle @160.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @160.00: [Executor]	EX: Load Address: 0xfe8
@line:1306  Cycle @160.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @160.00: [Executor]	EX: Branch Target Base: 0x30
@line:1479  Cycle @160.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @160.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @160.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @160.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @160.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @160.00: [WB]	Input: rd=x0 wdata=0x0
@line:129   Cycle @160.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=2 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=1 mem_rd=14 wb_rd=0
@line:241   Cycle @160.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1
@line:27    Cycle @160.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @160.00: [Fetcher_Impl]	IF: Final Current PC=0x34
@line:78    Cycle @160.00: [Fetcher_Impl]	IF: SRAM Addr=0xd
@line:116   Cycle @160.00: [Fetcher_Impl]	BTB: MISS at PC=0x34, Index=13
@line:145   Cycle @160.00: [Fetcher_Impl]	IF: Next PC=0x38  Next Last PC=34
@line:137   Cycle @160.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @160.00: [Decoder_Impl]	Output: alu_func=0x4 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @161.00: [Decoder]	ID: Fetched Instruction=0x279793 at PC=0x34
@line:5591  Cycle @161.00: [Decoder]	Control signals: alu_func=0x4 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @161.00: [Decoder]	Forwarding data: imm=0x2 pc=0x34 rs1_data=0x9 rs2_data=0xfe0
@line:74    Cycle @161.00: [Executor]	Input: pc=0x34 rs1_data=0x9 rs2_data=0xfe0 Imm=0x2
@line:119   Cycle @161.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @161.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @161.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @161.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @161.00: [Executor]	EX: ALU Op2 source: IMM (0x2)
@line:1165  Cycle @161.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1235  Cycle @161.00: [Executor]	EX: ALU Result: 0x2
@line:1238  Cycle @161.00: [Executor]	EX: Bypass Update: 0x2
@line:1306  Cycle @161.00: [Executor]	EX: Branch Immediate: 0x2
@line:1310  Cycle @161.00: [Executor]	EX: Branch Target Base: 0x34
@line:1479  Cycle @161.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @161.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @161.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @161.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @161.00: [MEM]	MEM: Bypass <= 0x8
@line:30    Cycle @161.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @161.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @161.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=2 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @161.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @161.00: [Fetcher_Impl]	IF: Final Current PC=0x38
@line:78    Cycle @161.00: [Fetcher_Impl]	IF: SRAM Addr=0xe
@line:116   Cycle @161.00: [Fetcher_Impl]	BTB: MISS at PC=0x38, Index=14
@line:145   Cycle @161.00: [Fetcher_Impl]	IF: Next PC=0x3c  Next Last PC=38
@line:360   Cycle @161.00: [Decoder_Impl]	Output: alu_func=0x4 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @162.00: [Decoder]	ID: Fetched Instruction=0xf707b3 at PC=0x38
@line:5591  Cycle @162.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @162.00: [Decoder]	Forwarding data: imm=0x0 pc=0x38 rs1_data=0x0 rs2_data=0x9
@line:74    Cycle @162.00: [Executor]	Input: pc=0x34 rs1_data=0x9 rs2_data=0xfe0 Imm=0x2
@line:119   Cycle @162.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:257   Cycle @162.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x8)
@line:285   Cycle @162.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @162.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @162.00: [Executor]	EX: ALU Op2 source: IMM (0x2)
@line:1030  Cycle @162.00: [Executor]	EX: ALU Operation: SLL
@line:1235  Cycle @162.00: [Executor]	EX: ALU Result: 0x20
@line:1238  Cycle @162.00: [Executor]	EX: Bypass Update: 0x20
@line:1306  Cycle @162.00: [Executor]	EX: Branch Immediate: 0x2
@line:1310  Cycle @162.00: [Executor]	EX: Branch Target Base: 0x34
@line:1479  Cycle @162.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @162.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @162.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @162.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @162.00: [MEM]	MEM: Bypass <= 0x2
@line:30    Cycle @162.00: [WB]	Input: rd=x15 wdata=0x8
@line:35    Cycle @162.00: [WB]	WB: Write x15 <= 0x8
@line:129   Cycle @162.00: [DataHazardUnit]	Input Signals: rs1_idx=14 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=0 wb_rd=15
@line:241   Cycle @162.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=2 stall_if=0
@line:64    Cycle @162.00: [Fetcher_Impl]	IF: Final Current PC=0x3c
@line:78    Cycle @162.00: [Fetcher_Impl]	IF: SRAM Addr=0xf
@line:116   Cycle @162.00: [Fetcher_Impl]	BTB: MISS at PC=0x3c, Index=15
@line:145   Cycle @162.00: [Fetcher_Impl]	IF: Next PC=0x40  Next Last PC=3c
@line:360   Cycle @162.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x2 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @163.00: [Decoder]	ID: Fetched Instruction=0x7a783 at PC=0x3c
@line:5591  Cycle @163.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @163.00: [Decoder]	Forwarding data: imm=0x0 pc=0x3c rs1_data=0x8 rs2_data=0x0
@line:74    Cycle @163.00: [Executor]	Input: pc=0x38 rs1_data=0x0 rs2_data=0x9 Imm=0x0
@line:119   Cycle @163.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @163.00: [Executor]	EX: RS1 source: No Bypass
@line:299   Cycle @163.00: [Executor]	EX: RS2 source: EX-MEM Bypass (0x20)
@line:364   Cycle @163.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @163.00: [Executor]	EX: ALU Op2 source: RS2 (0x20)
@line:1000  Cycle @163.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @163.00: [Executor]	EX: ALU Result: 0x20
@line:1238  Cycle @163.00: [Executor]	EX: Bypass Update: 0x20
@line:1306  Cycle @163.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @163.00: [Executor]	EX: Branch Target Base: 0x38
@line:1479  Cycle @163.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @163.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @163.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @163.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @163.00: [MEM]	MEM: Bypass <= 0x20
@line:30    Cycle @163.00: [WB]	Input: rd=x0 wdata=0x2
@line:129   Cycle @163.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=0 mem_rd=15 wb_rd=0
@line:241   Cycle @163.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0
@line:64    Cycle @163.00: [Fetcher_Impl]	IF: Final Current PC=0x40
@line:78    Cycle @163.00: [Fetcher_Impl]	IF: SRAM Addr=0x10
@line:116   Cycle @163.00: [Fetcher_Impl]	BTB: MISS at PC=0x40, Index=16
@line:145   Cycle @163.00: [Fetcher_Impl]	IF: Next PC=0x44  Next Last PC=40
@line:360   Cycle @163.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xf
@line:39    Cycle @164.00: [Decoder]	ID: Fetched Instruction=0xfec42703 at PC=0x40
@line:5591  Cycle @164.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @164.00: [Decoder]	Forwarding data: imm=0xffffffec pc=0x40 rs1_data=0x1000 rs2_data=0x0
@line:74    Cycle @164.00: [Executor]	Input: pc=0x3c rs1_data=0x8 rs2_data=0x0 Imm=0x0
@line:119   Cycle @164.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xf
@line:243   Cycle @164.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x20)
@line:285   Cycle @164.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @164.00: [Executor]	EX: ALU Op1 source: RS1 (0x20)
@line:443   Cycle @164.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:1000  Cycle @164.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @164.00: [Executor]	EX: ALU Result: 0x20
@line:1238  Cycle @164.00: [Executor]	EX: Bypass Update: 0x20
@line:1273  Cycle @164.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @164.00: [Executor]	EX: Load Address: 0x20
@line:1306  Cycle @164.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @164.00: [Executor]	EX: Branch Target Base: 0x3c
@line:1479  Cycle @164.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @164.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @164.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @164.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @164.00: [MEM]	MEM: Bypass <= 0x20
@line:30    Cycle @164.00: [WB]	Input: rd=x15 wdata=0x20
@line:35    Cycle @164.00: [WB]	WB: Write x15 <= 0x20
@line:129   Cycle @164.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=12 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=1 mem_rd=15 wb_rd=15
@line:241   Cycle @164.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @164.00: [Fetcher_Impl]	IF: Final Current PC=0x44
@line:78    Cycle @164.00: [Fetcher_Impl]	IF: SRAM Addr=0x11
@line:116   Cycle @164.00: [Fetcher_Impl]	BTB: MISS at PC=0x44, Index=17
@line:145   Cycle @164.00: [Fetcher_Impl]	IF: Next PC=0x48  Next Last PC=44
@line:360   Cycle @164.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @165.00: [Decoder]	ID: Fetched Instruction=0x2f707b3 at PC=0x44
@line:5591  Cycle @165.00: [Decoder]	Control signals: alu_func=0x800 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @165.00: [Decoder]	Forwarding data: imm=0x0 pc=0x44 rs1_data=0x0 rs2_data=0x20
@line:74    Cycle @165.00: [Executor]	Input: pc=0x40 rs1_data=0x1000 rs2_data=0x0 Imm=0xffffffec
@line:119   Cycle @165.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:229   Cycle @165.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @165.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @165.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @165.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffec)
@line:1000  Cycle @165.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @165.00: [Executor]	EX: ALU Result: 0xfec
@line:1238  Cycle @165.00: [Executor]	EX: Bypass Update: 0xfec
@line:1273  Cycle @165.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @165.00: [Executor]	EX: Load Address: 0xfec
@line:1306  Cycle @165.00: [Executor]	EX: Branch Immediate: 0xffffffec
@line:1310  Cycle @165.00: [Executor]	EX: Branch Target Base: 0x40
@line:1479  Cycle @165.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @165.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @165.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @165.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @165.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @165.00: [WB]	Input: rd=x15 wdata=0x20
@line:35    Cycle @165.00: [WB]	WB: Write x15 <= 0x20
@line:129   Cycle @165.00: [DataHazardUnit]	Input Signals: rs1_idx=14 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=14 ex_is_load=1 mem_rd=15 wb_rd=15
@line:241   Cycle @165.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=1
@line:27    Cycle @165.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @165.00: [Fetcher_Impl]	IF: Final Current PC=0x44
@line:78    Cycle @165.00: [Fetcher_Impl]	IF: SRAM Addr=0x11
@line:116   Cycle @165.00: [Fetcher_Impl]	BTB: MISS at PC=0x44, Index=17
@line:145   Cycle @165.00: [Fetcher_Impl]	IF: Next PC=0x48  Next Last PC=44
@line:137   Cycle @165.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @165.00: [Decoder_Impl]	Output: alu_func=0x800 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @166.00: [Decoder]	ID: Fetched Instruction=0x2f707b3 at PC=0x44
@line:5591  Cycle @166.00: [Decoder]	Control signals: alu_func=0x800 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @166.00: [Decoder]	Forwarding data: imm=0x0 pc=0x44 rs1_data=0x0 rs2_data=0x20
@line:74    Cycle @166.00: [Executor]	Input: pc=0x44 rs1_data=0x0 rs2_data=0x20 Imm=0x0
@line:119   Cycle @166.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @166.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @166.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @166.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @166.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:1165  Cycle @166.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1235  Cycle @166.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @166.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @166.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @166.00: [Executor]	EX: Branch Target Base: 0x44
@line:1479  Cycle @166.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @166.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @166.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @166.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @166.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @166.00: [WB]	Input: rd=x15 wdata=0x0
@line:35    Cycle @166.00: [WB]	WB: Write x15 <= 0x0
@line:129   Cycle @166.00: [DataHazardUnit]	Input Signals: rs1_idx=14 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 mem_rd=14 wb_rd=15
@line:241   Cycle @166.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=8 stall_if=0
@line:64    Cycle @166.00: [Fetcher_Impl]	IF: Final Current PC=0x48
@line:78    Cycle @166.00: [Fetcher_Impl]	IF: SRAM Addr=0x12
@line:116   Cycle @166.00: [Fetcher_Impl]	BTB: MISS at PC=0x48, Index=18
@line:145   Cycle @166.00: [Fetcher_Impl]	IF: Next PC=0x4c  Next Last PC=48
@line:360   Cycle @166.00: [Decoder_Impl]	Output: alu_func=0x800 rs1_sel=0x4 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @167.00: [Decoder]	ID: Fetched Instruction=0xfef42623 at PC=0x48
@line:5591  Cycle @167.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @167.00: [Decoder]	Forwarding data: imm=0xffffffec pc=0x48 rs1_data=0x1000 rs2_data=0x0
@line:74    Cycle @167.00: [Executor]	Input: pc=0x44 rs1_data=0x0 rs2_data=0x20 Imm=0x0
@line:119   Cycle @167.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:257   Cycle @167.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x0)
@line:327   Cycle @167.00: [Executor]	EX: RS2 source: WB Bypass (0x0)
@line:364   Cycle @167.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @167.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:698   Cycle @167.00: [Executor]	EX: Starting 3-cycle multiplication (Pure Wallace Tree)
@line:701   Cycle @167.00: [Executor]	EX:   Op1=0x0 (signed=1), Op2=0x0 (signed=1)
@line:1180  Cycle @167.00: [Executor]	EX: ALU Operation: MUL
@line:1235  Cycle @167.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @167.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @167.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @167.00: [Executor]	EX: Branch Target Base: 0x44
@line:1479  Cycle @167.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @167.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @167.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @167.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @167.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @167.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @167.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @167.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=0 wb_rd=14
@line:241   Cycle @167.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=2 stall_if=0
@line:64    Cycle @167.00: [Fetcher_Impl]	IF: Final Current PC=0x4c
@line:78    Cycle @167.00: [Fetcher_Impl]	IF: SRAM Addr=0x13
@line:116   Cycle @167.00: [Fetcher_Impl]	BTB: MISS at PC=0x4c, Index=19
@line:145   Cycle @167.00: [Fetcher_Impl]	IF: Next PC=0x50  Next Last PC=4c
@line:360   Cycle @167.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x2 branch_type=0x1 mem_op=0x4 rd=0x0
@line:39    Cycle @168.00: [Decoder]	ID: Fetched Instruction=0xfe842783 at PC=0x4c
@line:5591  Cycle @168.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @168.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x4c rs1_data=0x1000 rs2_data=0x1000
@line:74    Cycle @168.00: [Executor]	Input: pc=0x48 rs1_data=0x1000 rs2_data=0x0 Imm=0xffffffec
@line:119   Cycle @168.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x4 rd=0x0
@line:229   Cycle @168.00: [Executor]	EX: RS1 source: No Bypass
@line:299   Cycle @168.00: [Executor]	EX: RS2 source: EX-MEM Bypass (0x0)
@line:364   Cycle @168.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @168.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffec)
@line:1000  Cycle @168.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @168.00: [Executor]	EX: ALU Result: 0xfec
@line:1238  Cycle @168.00: [Executor]	EX: Bypass Update: 0xfec
@line:1262  Cycle @168.00: [Executor]	EX: Memory Operation: STORE
@line:1265  Cycle @168.00: [Executor]	EX: Store Address: 0xfec
@line:1268  Cycle @168.00: [Executor]	EX: Store Data: 0x0
@line:1306  Cycle @168.00: [Executor]	EX: Branch Immediate: 0xffffffec
@line:1310  Cycle @168.00: [Executor]	EX: Branch Target Base: 0x48
@line:1479  Cycle @168.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @168.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @168.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @168.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @168.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @168.00: [WB]	Input: rd=x0 wdata=0x0
@line:129   Cycle @168.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=8 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=0
@line:241   Cycle @168.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @168.00: [Fetcher_Impl]	IF: Final Current PC=0x50
@line:78    Cycle @168.00: [Fetcher_Impl]	IF: SRAM Addr=0x14
@line:116   Cycle @168.00: [Fetcher_Impl]	BTB: MISS at PC=0x50, Index=20
@line:145   Cycle @168.00: [Fetcher_Impl]	IF: Next PC=0x54  Next Last PC=50
@line:360   Cycle @168.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xf
@line:39    Cycle @169.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x50
@line:5591  Cycle @169.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @169.00: [Decoder]	Forwarding data: imm=0x1 pc=0x50 rs1_data=0x0 rs2_data=0xc
@line:74    Cycle @169.00: [Executor]	Input: pc=0x4c rs1_data=0x1000 rs2_data=0x1000 Imm=0xffffffe8
@line:119   Cycle @169.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xf
@line:229   Cycle @169.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @169.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @169.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @169.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1000  Cycle @169.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @169.00: [Executor]	EX: ALU Result: 0xfe8
@line:1238  Cycle @169.00: [Executor]	EX: Bypass Update: 0xfe8
@line:1273  Cycle @169.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @169.00: [Executor]	EX: Load Address: 0xfe8
@line:1306  Cycle @169.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @169.00: [Executor]	EX: Branch Target Base: 0x4c
@line:1479  Cycle @169.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:67    Cycle @169.00: [MEM]	MEM: OP STORE.
@line:85    Cycle @169.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @169.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @169.00: [MEM]	MEM: Bypass <= 0xfec
@line:30    Cycle @169.00: [WB]	Input: rd=x15 wdata=0x0
@line:35    Cycle @169.00: [WB]	WB: Write x15 <= 0x0
@line:129   Cycle @169.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=1 mem_rd=0 wb_rd=15
@line:241   Cycle @169.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=1
@line:27    Cycle @169.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @169.00: [Fetcher_Impl]	IF: Final Current PC=0x50
@line:78    Cycle @169.00: [Fetcher_Impl]	IF: SRAM Addr=0x14
@line:116   Cycle @169.00: [Fetcher_Impl]	BTB: MISS at PC=0x50, Index=20
@line:145   Cycle @169.00: [Fetcher_Impl]	IF: Next PC=0x54  Next Last PC=50
@line:137   Cycle @169.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @169.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @170.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x50
@line:5591  Cycle @170.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @170.00: [Decoder]	Forwarding data: imm=0x1 pc=0x50 rs1_data=0x0 rs2_data=0xc
@line:74    Cycle @170.00: [Executor]	Input: pc=0x50 rs1_data=0x0 rs2_data=0xc Imm=0x1
@line:119   Cycle @170.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:271   Cycle @170.00: [Executor]	EX: RS1 source: WB Bypass (0x0)
@line:285   Cycle @170.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @170.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @170.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:878   Cycle @170.00: [Executor]	EX: 3-cycle multiplier result ready: 0x0
@line:1165  Cycle @170.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1235  Cycle @170.00: [Executor]	EX: ALU Result: 0x1
@line:1238  Cycle @170.00: [Executor]	EX: Bypass Update: 0x1
@line:1306  Cycle @170.00: [Executor]	EX: Branch Immediate: 0x1
@line:1310  Cycle @170.00: [Executor]	EX: Branch Target Base: 0x50
@line:1479  Cycle @170.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @170.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @170.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @170.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @170.00: [MEM]	MEM: Bypass <= 0x8
@line:30    Cycle @170.00: [WB]	Input: rd=x0 wdata=0xfec
@line:129   Cycle @170.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=0
@line:241   Cycle @170.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @170.00: [Fetcher_Impl]	IF: Final Current PC=0x54
@line:78    Cycle @170.00: [Fetcher_Impl]	IF: SRAM Addr=0x15
@line:116   Cycle @170.00: [Fetcher_Impl]	BTB: MISS at PC=0x54, Index=21
@line:145   Cycle @170.00: [Fetcher_Impl]	IF: Next PC=0x58  Next Last PC=54
@line:360   Cycle @170.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @171.00: [Decoder]	ID: Fetched Instruction=0xfef42423 at PC=0x54
@line:5591  Cycle @171.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @171.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x54 rs1_data=0x1000 rs2_data=0x0
@line:74    Cycle @171.00: [Executor]	Input: pc=0x50 rs1_data=0x0 rs2_data=0xc Imm=0x1
@line:119   Cycle @171.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:257   Cycle @171.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x8)
@line:285   Cycle @171.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @171.00: [Executor]	EX: ALU Op1 source: RS1 (0x8)
@line:443   Cycle @171.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1000  Cycle @171.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @171.00: [Executor]	EX: ALU Result: 0x9
@line:1238  Cycle @171.00: [Executor]	EX: Bypass Update: 0x9
@line:1306  Cycle @171.00: [Executor]	EX: Branch Immediate: 0x1
@line:1310  Cycle @171.00: [Executor]	EX: Branch Target Base: 0x50
@line:1479  Cycle @171.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @171.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @171.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @171.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @171.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @171.00: [WB]	Input: rd=x15 wdata=0x8
@line:35    Cycle @171.00: [WB]	WB: Write x15 <= 0x8
@line:129   Cycle @171.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=0 wb_rd=15
@line:241   Cycle @171.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=2 stall_if=0
@line:64    Cycle @171.00: [Fetcher_Impl]	IF: Final Current PC=0x58
@line:78    Cycle @171.00: [Fetcher_Impl]	IF: SRAM Addr=0x16
@line:116   Cycle @171.00: [Fetcher_Impl]	BTB: MISS at PC=0x58, Index=22
@line:145   Cycle @171.00: [Fetcher_Impl]	IF: Next PC=0x5c  Next Last PC=58
@line:360   Cycle @171.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x2 branch_type=0x1 mem_op=0x4 rd=0x0
@line:39    Cycle @172.00: [Decoder]	ID: Fetched Instruction=0xfe842703 at PC=0x58
@line:5591  Cycle @172.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @172.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x58 rs1_data=0x1000 rs2_data=0x1000
@line:74    Cycle @172.00: [Executor]	Input: pc=0x54 rs1_data=0x1000 rs2_data=0x0 Imm=0xffffffe8
@line:119   Cycle @172.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x4 rd=0x0
@line:229   Cycle @172.00: [Executor]	EX: RS1 source: No Bypass
@line:299   Cycle @172.00: [Executor]	EX: RS2 source: EX-MEM Bypass (0x9)
@line:364   Cycle @172.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @172.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1000  Cycle @172.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @172.00: [Executor]	EX: ALU Result: 0xfe8
@line:1238  Cycle @172.00: [Executor]	EX: Bypass Update: 0xfe8
@line:1262  Cycle @172.00: [Executor]	EX: Memory Operation: STORE
@line:1265  Cycle @172.00: [Executor]	EX: Store Address: 0xfe8
@line:1268  Cycle @172.00: [Executor]	EX: Store Data: 0x9
@line:1306  Cycle @172.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @172.00: [Executor]	EX: Branch Target Base: 0x54
@line:1479  Cycle @172.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @172.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @172.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @172.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @172.00: [MEM]	MEM: Bypass <= 0x9
@line:30    Cycle @172.00: [WB]	Input: rd=x0 wdata=0x1
@line:129   Cycle @172.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=8 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=0
@line:241   Cycle @172.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @172.00: [Fetcher_Impl]	IF: Final Current PC=0x5c
@line:78    Cycle @172.00: [Fetcher_Impl]	IF: SRAM Addr=0x17
@line:116   Cycle @172.00: [Fetcher_Impl]	BTB: MISS at PC=0x5c, Index=23
@line:145   Cycle @172.00: [Fetcher_Impl]	IF: Next PC=0x60  Next Last PC=5c
@line:360   Cycle @172.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @173.00: [Decoder]	ID: Fetched Instruction=0x900793 at PC=0x5c
@line:5591  Cycle @173.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @173.00: [Decoder]	Forwarding data: imm=0x9 pc=0x5c rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @173.00: [Executor]	Input: pc=0x58 rs1_data=0x1000 rs2_data=0x1000 Imm=0xffffffe8
@line:119   Cycle @173.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:229   Cycle @173.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @173.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @173.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @173.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1000  Cycle @173.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @173.00: [Executor]	EX: ALU Result: 0xfe8
@line:1238  Cycle @173.00: [Executor]	EX: Bypass Update: 0xfe8
@line:1273  Cycle @173.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @173.00: [Executor]	EX: Load Address: 0xfe8
@line:1306  Cycle @173.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @173.00: [Executor]	EX: Branch Target Base: 0x58
@line:1479  Cycle @173.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:67    Cycle @173.00: [MEM]	MEM: OP STORE.
@line:85    Cycle @173.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @173.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @173.00: [MEM]	MEM: Bypass <= 0xfe8
@line:30    Cycle @173.00: [WB]	Input: rd=x15 wdata=0x9
@line:35    Cycle @173.00: [WB]	WB: Write x15 <= 0x9
@line:129   Cycle @173.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=9 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=15
@line:241   Cycle @173.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @173.00: [Fetcher_Impl]	IF: Final Current PC=0x60
@line:78    Cycle @173.00: [Fetcher_Impl]	IF: SRAM Addr=0x18
@line:106   Cycle @173.00: [Fetcher_Impl]	BTB: HIT at PC=0x60, Index=24, Target=0x2c
@line:145   Cycle @173.00: [Fetcher_Impl]	IF: Next PC=0x2c  Next Last PC=60
@line:360   Cycle @173.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @174.00: [Decoder]	ID: Fetched Instruction=0xfce7d6e3 at PC=0x60
@line:5591  Cycle @174.00: [Decoder]	Control signals: alu_func=0x8 op1_sel=0x1 op2_sel=0x1 branch_type=0x10 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @174.00: [Decoder]	Forwarding data: imm=0xffffffcc pc=0x60 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @174.00: [Executor]	Input: pc=0x5c rs1_data=0x0 rs2_data=0x0 Imm=0x9
@line:119   Cycle @174.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @174.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @174.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @174.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @174.00: [Executor]	EX: ALU Op2 source: IMM (0x9)
@line:1000  Cycle @174.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @174.00: [Executor]	EX: ALU Result: 0x9
@line:1238  Cycle @174.00: [Executor]	EX: Bypass Update: 0x9
@line:1306  Cycle @174.00: [Executor]	EX: Branch Immediate: 0x9
@line:1310  Cycle @174.00: [Executor]	EX: Branch Target Base: 0x5c
@line:1479  Cycle @174.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @174.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @174.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @174.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @174.00: [MEM]	MEM: Bypass <= 0x9
@line:30    Cycle @174.00: [WB]	Input: rd=x0 wdata=0xfe8
@line:129   Cycle @174.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @174.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=4 stall_if=0
@line:64    Cycle @174.00: [Fetcher_Impl]	IF: Final Current PC=0x2c
@line:78    Cycle @174.00: [Fetcher_Impl]	IF: SRAM Addr=0xb
@line:116   Cycle @174.00: [Fetcher_Impl]	BTB: MISS at PC=0x2c, Index=11
@line:145   Cycle @174.00: [Fetcher_Impl]	IF: Next PC=0x30  Next Last PC=2c
@line:360   Cycle @174.00: [Decoder_Impl]	Output: alu_func=0x8 rs1_sel=0x2 rs2_sel=0x4 branch_type=0x10 mem_op=0x1 rd=0x0
@line:39    Cycle @175.00: [Decoder]	ID: Fetched Instruction=0x713 at PC=0x2c
@line:5591  Cycle @175.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @175.00: [Decoder]	Forwarding data: imm=0x0 pc=0x2c rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @175.00: [Executor]	Input: pc=0x60 rs1_data=0x9 rs2_data=0x0 Imm=0xffffffcc
@line:119   Cycle @175.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @175.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x9)
@line:313   Cycle @175.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x9)
@line:364   Cycle @175.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:429   Cycle @175.00: [Executor]	EX: ALU Op2 source: RS2 (0x9)
@line:1045  Cycle @175.00: [Executor]	EX: ALU Operation: SLT
@line:1235  Cycle @175.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @175.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @175.00: [Executor]	EX: Branch Immediate: 0xffffffcc
@line:1310  Cycle @175.00: [Executor]	EX: Branch Target Base: 0x60
@line:1404  Cycle @175.00: [Executor]	EX: Branch Type: BGE
@line:1653  Cycle @175.00: [Executor]	EX: Branch Target: 0x2c
@line:1658  Cycle @175.00: [Executor]	EX: Branch Taken: 1
@line:1683  Cycle @175.00: [Executor]	BTB: UPDATE at PC=0x60, Index=24, Target=0x2c
@line:55    Cycle @175.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @175.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @175.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @175.00: [MEM]	MEM: Bypass <= 0x9
@line:30    Cycle @175.00: [WB]	Input: rd=x14 wdata=0x9
@line:35    Cycle @175.00: [WB]	WB: Write x14 <= 0x9
@line:129   Cycle @175.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @175.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @175.00: [Fetcher_Impl]	IF: Final Current PC=0x30
@line:78    Cycle @175.00: [Fetcher_Impl]	IF: SRAM Addr=0xc
@line:116   Cycle @175.00: [Fetcher_Impl]	BTB: MISS at PC=0x30, Index=12
@line:145   Cycle @175.00: [Fetcher_Impl]	IF: Next PC=0x34  Next Last PC=30
@line:360   Cycle @175.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xe
@line:39    Cycle @176.00: [Decoder]	ID: Fetched Instruction=0xfe842783 at PC=0x30
@line:5591  Cycle @176.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @176.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x30 rs1_data=0x1000 rs2_data=0x1000
@line:74    Cycle @176.00: [Executor]	Input: pc=0x2c rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @176.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xe
@line:229   Cycle @176.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @176.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @176.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @176.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:1000  Cycle @176.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @176.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @176.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @176.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @176.00: [Executor]	EX: Branch Target Base: 0x2c
@line:1479  Cycle @176.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @176.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @176.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @176.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @176.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @176.00: [WB]	Input: rd=x15 wdata=0x9
@line:35    Cycle @176.00: [WB]	WB: Write x15 <= 0x9
@line:129   Cycle @176.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=8 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=0 mem_rd=0 wb_rd=15
@line:241   Cycle @176.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @176.00: [Fetcher_Impl]	IF: Final Current PC=0x34
@line:78    Cycle @176.00: [Fetcher_Impl]	IF: SRAM Addr=0xd
@line:116   Cycle @176.00: [Fetcher_Impl]	BTB: MISS at PC=0x34, Index=13
@line:145   Cycle @176.00: [Fetcher_Impl]	IF: Next PC=0x38  Next Last PC=34
@line:360   Cycle @176.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xf
@line:39    Cycle @177.00: [Decoder]	ID: Fetched Instruction=0x279793 at PC=0x34
@line:5591  Cycle @177.00: [Decoder]	Control signals: alu_func=0x4 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @177.00: [Decoder]	Forwarding data: imm=0x2 pc=0x34 rs1_data=0x9 rs2_data=0xfe0
@line:74    Cycle @177.00: [Executor]	Input: pc=0x30 rs1_data=0x1000 rs2_data=0x1000 Imm=0xffffffe8
@line:119   Cycle @177.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xf
@line:229   Cycle @177.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @177.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @177.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @177.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1000  Cycle @177.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @177.00: [Executor]	EX: ALU Result: 0xfe8
@line:1238  Cycle @177.00: [Executor]	EX: Bypass Update: 0xfe8
@line:1273  Cycle @177.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @177.00: [Executor]	EX: Load Address: 0xfe8
@line:1306  Cycle @177.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @177.00: [Executor]	EX: Branch Target Base: 0x30
@line:1479  Cycle @177.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @177.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @177.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @177.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @177.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @177.00: [WB]	Input: rd=x0 wdata=0x0
@line:129   Cycle @177.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=2 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=1 mem_rd=14 wb_rd=0
@line:241   Cycle @177.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1
@line:27    Cycle @177.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @177.00: [Fetcher_Impl]	IF: Final Current PC=0x34
@line:78    Cycle @177.00: [Fetcher_Impl]	IF: SRAM Addr=0xd
@line:116   Cycle @177.00: [Fetcher_Impl]	BTB: MISS at PC=0x34, Index=13
@line:145   Cycle @177.00: [Fetcher_Impl]	IF: Next PC=0x38  Next Last PC=34
@line:137   Cycle @177.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @177.00: [Decoder_Impl]	Output: alu_func=0x4 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @178.00: [Decoder]	ID: Fetched Instruction=0x279793 at PC=0x34
@line:5591  Cycle @178.00: [Decoder]	Control signals: alu_func=0x4 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @178.00: [Decoder]	Forwarding data: imm=0x2 pc=0x34 rs1_data=0x9 rs2_data=0xfe0
@line:74    Cycle @178.00: [Executor]	Input: pc=0x34 rs1_data=0x9 rs2_data=0xfe0 Imm=0x2
@line:119   Cycle @178.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @178.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @178.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @178.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @178.00: [Executor]	EX: ALU Op2 source: IMM (0x2)
@line:1165  Cycle @178.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1235  Cycle @178.00: [Executor]	EX: ALU Result: 0x2
@line:1238  Cycle @178.00: [Executor]	EX: Bypass Update: 0x2
@line:1306  Cycle @178.00: [Executor]	EX: Branch Immediate: 0x2
@line:1310  Cycle @178.00: [Executor]	EX: Branch Target Base: 0x34
@line:1479  Cycle @178.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @178.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @178.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @178.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @178.00: [MEM]	MEM: Bypass <= 0x9
@line:30    Cycle @178.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @178.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @178.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=2 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @178.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @178.00: [Fetcher_Impl]	IF: Final Current PC=0x38
@line:78    Cycle @178.00: [Fetcher_Impl]	IF: SRAM Addr=0xe
@line:116   Cycle @178.00: [Fetcher_Impl]	BTB: MISS at PC=0x38, Index=14
@line:145   Cycle @178.00: [Fetcher_Impl]	IF: Next PC=0x3c  Next Last PC=38
@line:360   Cycle @178.00: [Decoder_Impl]	Output: alu_func=0x4 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @179.00: [Decoder]	ID: Fetched Instruction=0xf707b3 at PC=0x38
@line:5591  Cycle @179.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @179.00: [Decoder]	Forwarding data: imm=0x0 pc=0x38 rs1_data=0x0 rs2_data=0x9
@line:74    Cycle @179.00: [Executor]	Input: pc=0x34 rs1_data=0x9 rs2_data=0xfe0 Imm=0x2
@line:119   Cycle @179.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:257   Cycle @179.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x9)
@line:285   Cycle @179.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @179.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @179.00: [Executor]	EX: ALU Op2 source: IMM (0x2)
@line:1030  Cycle @179.00: [Executor]	EX: ALU Operation: SLL
@line:1235  Cycle @179.00: [Executor]	EX: ALU Result: 0x24
@line:1238  Cycle @179.00: [Executor]	EX: Bypass Update: 0x24
@line:1306  Cycle @179.00: [Executor]	EX: Branch Immediate: 0x2
@line:1310  Cycle @179.00: [Executor]	EX: Branch Target Base: 0x34
@line:1479  Cycle @179.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @179.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @179.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @179.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @179.00: [MEM]	MEM: Bypass <= 0x2
@line:30    Cycle @179.00: [WB]	Input: rd=x15 wdata=0x9
@line:35    Cycle @179.00: [WB]	WB: Write x15 <= 0x9
@line:129   Cycle @179.00: [DataHazardUnit]	Input Signals: rs1_idx=14 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=0 wb_rd=15
@line:241   Cycle @179.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=2 stall_if=0
@line:64    Cycle @179.00: [Fetcher_Impl]	IF: Final Current PC=0x3c
@line:78    Cycle @179.00: [Fetcher_Impl]	IF: SRAM Addr=0xf
@line:116   Cycle @179.00: [Fetcher_Impl]	BTB: MISS at PC=0x3c, Index=15
@line:145   Cycle @179.00: [Fetcher_Impl]	IF: Next PC=0x40  Next Last PC=3c
@line:360   Cycle @179.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x2 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @180.00: [Decoder]	ID: Fetched Instruction=0x7a783 at PC=0x3c
@line:5591  Cycle @180.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @180.00: [Decoder]	Forwarding data: imm=0x0 pc=0x3c rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @180.00: [Executor]	Input: pc=0x38 rs1_data=0x0 rs2_data=0x9 Imm=0x0
@line:119   Cycle @180.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @180.00: [Executor]	EX: RS1 source: No Bypass
@line:299   Cycle @180.00: [Executor]	EX: RS2 source: EX-MEM Bypass (0x24)
@line:364   Cycle @180.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @180.00: [Executor]	EX: ALU Op2 source: RS2 (0x24)
@line:1000  Cycle @180.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @180.00: [Executor]	EX: ALU Result: 0x24
@line:1238  Cycle @180.00: [Executor]	EX: Bypass Update: 0x24
@line:1306  Cycle @180.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @180.00: [Executor]	EX: Branch Target Base: 0x38
@line:1479  Cycle @180.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @180.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @180.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @180.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @180.00: [MEM]	MEM: Bypass <= 0x24
@line:30    Cycle @180.00: [WB]	Input: rd=x0 wdata=0x2
@line:129   Cycle @180.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=0 mem_rd=15 wb_rd=0
@line:241   Cycle @180.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0
@line:64    Cycle @180.00: [Fetcher_Impl]	IF: Final Current PC=0x40
@line:78    Cycle @180.00: [Fetcher_Impl]	IF: SRAM Addr=0x10
@line:116   Cycle @180.00: [Fetcher_Impl]	BTB: MISS at PC=0x40, Index=16
@line:145   Cycle @180.00: [Fetcher_Impl]	IF: Next PC=0x44  Next Last PC=40
@line:360   Cycle @180.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xf
@line:39    Cycle @181.00: [Decoder]	ID: Fetched Instruction=0xfec42703 at PC=0x40
@line:5591  Cycle @181.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @181.00: [Decoder]	Forwarding data: imm=0xffffffec pc=0x40 rs1_data=0x1000 rs2_data=0x0
@line:74    Cycle @181.00: [Executor]	Input: pc=0x3c rs1_data=0x9 rs2_data=0x0 Imm=0x0
@line:119   Cycle @181.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xf
@line:243   Cycle @181.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x24)
@line:285   Cycle @181.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @181.00: [Executor]	EX: ALU Op1 source: RS1 (0x24)
@line:443   Cycle @181.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:1000  Cycle @181.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @181.00: [Executor]	EX: ALU Result: 0x24
@line:1238  Cycle @181.00: [Executor]	EX: Bypass Update: 0x24
@line:1273  Cycle @181.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @181.00: [Executor]	EX: Load Address: 0x24
@line:1306  Cycle @181.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @181.00: [Executor]	EX: Branch Target Base: 0x3c
@line:1479  Cycle @181.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @181.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @181.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @181.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @181.00: [MEM]	MEM: Bypass <= 0x24
@line:30    Cycle @181.00: [WB]	Input: rd=x15 wdata=0x24
@line:35    Cycle @181.00: [WB]	WB: Write x15 <= 0x24
@line:129   Cycle @181.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=12 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=1 mem_rd=15 wb_rd=15
@line:241   Cycle @181.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @181.00: [Fetcher_Impl]	IF: Final Current PC=0x44
@line:78    Cycle @181.00: [Fetcher_Impl]	IF: SRAM Addr=0x11
@line:116   Cycle @181.00: [Fetcher_Impl]	BTB: MISS at PC=0x44, Index=17
@line:145   Cycle @181.00: [Fetcher_Impl]	IF: Next PC=0x48  Next Last PC=44
@line:360   Cycle @181.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @182.00: [Decoder]	ID: Fetched Instruction=0x2f707b3 at PC=0x44
@line:5591  Cycle @182.00: [Decoder]	Control signals: alu_func=0x800 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @182.00: [Decoder]	Forwarding data: imm=0x0 pc=0x44 rs1_data=0x0 rs2_data=0x24
@line:74    Cycle @182.00: [Executor]	Input: pc=0x40 rs1_data=0x1000 rs2_data=0x0 Imm=0xffffffec
@line:119   Cycle @182.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:229   Cycle @182.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @182.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @182.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @182.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffec)
@line:1000  Cycle @182.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @182.00: [Executor]	EX: ALU Result: 0xfec
@line:1238  Cycle @182.00: [Executor]	EX: Bypass Update: 0xfec
@line:1273  Cycle @182.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @182.00: [Executor]	EX: Load Address: 0xfec
@line:1306  Cycle @182.00: [Executor]	EX: Branch Immediate: 0xffffffec
@line:1310  Cycle @182.00: [Executor]	EX: Branch Target Base: 0x40
@line:1479  Cycle @182.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @182.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @182.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @182.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @182.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @182.00: [WB]	Input: rd=x15 wdata=0x24
@line:35    Cycle @182.00: [WB]	WB: Write x15 <= 0x24
@line:129   Cycle @182.00: [DataHazardUnit]	Input Signals: rs1_idx=14 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=14 ex_is_load=1 mem_rd=15 wb_rd=15
@line:241   Cycle @182.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=1
@line:27    Cycle @182.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @182.00: [Fetcher_Impl]	IF: Final Current PC=0x44
@line:78    Cycle @182.00: [Fetcher_Impl]	IF: SRAM Addr=0x11
@line:116   Cycle @182.00: [Fetcher_Impl]	BTB: MISS at PC=0x44, Index=17
@line:145   Cycle @182.00: [Fetcher_Impl]	IF: Next PC=0x48  Next Last PC=44
@line:137   Cycle @182.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @182.00: [Decoder_Impl]	Output: alu_func=0x800 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @183.00: [Decoder]	ID: Fetched Instruction=0x2f707b3 at PC=0x44
@line:5591  Cycle @183.00: [Decoder]	Control signals: alu_func=0x800 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @183.00: [Decoder]	Forwarding data: imm=0x0 pc=0x44 rs1_data=0x0 rs2_data=0x24
@line:74    Cycle @183.00: [Executor]	Input: pc=0x44 rs1_data=0x0 rs2_data=0x24 Imm=0x0
@line:119   Cycle @183.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @183.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @183.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @183.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @183.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:1165  Cycle @183.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1235  Cycle @183.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @183.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @183.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @183.00: [Executor]	EX: Branch Target Base: 0x44
@line:1479  Cycle @183.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @183.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @183.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @183.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @183.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @183.00: [WB]	Input: rd=x15 wdata=0x0
@line:35    Cycle @183.00: [WB]	WB: Write x15 <= 0x0
@line:129   Cycle @183.00: [DataHazardUnit]	Input Signals: rs1_idx=14 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 mem_rd=14 wb_rd=15
@line:241   Cycle @183.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=8 stall_if=0
@line:64    Cycle @183.00: [Fetcher_Impl]	IF: Final Current PC=0x48
@line:78    Cycle @183.00: [Fetcher_Impl]	IF: SRAM Addr=0x12
@line:116   Cycle @183.00: [Fetcher_Impl]	BTB: MISS at PC=0x48, Index=18
@line:145   Cycle @183.00: [Fetcher_Impl]	IF: Next PC=0x4c  Next Last PC=48
@line:360   Cycle @183.00: [Decoder_Impl]	Output: alu_func=0x800 rs1_sel=0x4 rs2_sel=0x8 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @184.00: [Decoder]	ID: Fetched Instruction=0xfef42623 at PC=0x48
@line:5591  Cycle @184.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @184.00: [Decoder]	Forwarding data: imm=0xffffffec pc=0x48 rs1_data=0x1000 rs2_data=0x0
@line:74    Cycle @184.00: [Executor]	Input: pc=0x44 rs1_data=0x0 rs2_data=0x24 Imm=0x0
@line:119   Cycle @184.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:257   Cycle @184.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x0)
@line:327   Cycle @184.00: [Executor]	EX: RS2 source: WB Bypass (0x0)
@line:364   Cycle @184.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @184.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:698   Cycle @184.00: [Executor]	EX: Starting 3-cycle multiplication (Pure Wallace Tree)
@line:701   Cycle @184.00: [Executor]	EX:   Op1=0x0 (signed=1), Op2=0x0 (signed=1)
@line:1180  Cycle @184.00: [Executor]	EX: ALU Operation: MUL
@line:1235  Cycle @184.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @184.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @184.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @184.00: [Executor]	EX: Branch Target Base: 0x44
@line:1479  Cycle @184.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @184.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @184.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @184.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @184.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @184.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @184.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @184.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=0 wb_rd=14
@line:241   Cycle @184.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=2 stall_if=0
@line:64    Cycle @184.00: [Fetcher_Impl]	IF: Final Current PC=0x4c
@line:78    Cycle @184.00: [Fetcher_Impl]	IF: SRAM Addr=0x13
@line:116   Cycle @184.00: [Fetcher_Impl]	BTB: MISS at PC=0x4c, Index=19
@line:145   Cycle @184.00: [Fetcher_Impl]	IF: Next PC=0x50  Next Last PC=4c
@line:360   Cycle @184.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x2 branch_type=0x1 mem_op=0x4 rd=0x0
@line:39    Cycle @185.00: [Decoder]	ID: Fetched Instruction=0xfe842783 at PC=0x4c
@line:5591  Cycle @185.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @185.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x4c rs1_data=0x1000 rs2_data=0x1000
@line:74    Cycle @185.00: [Executor]	Input: pc=0x48 rs1_data=0x1000 rs2_data=0x0 Imm=0xffffffec
@line:119   Cycle @185.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x4 rd=0x0
@line:229   Cycle @185.00: [Executor]	EX: RS1 source: No Bypass
@line:299   Cycle @185.00: [Executor]	EX: RS2 source: EX-MEM Bypass (0x0)
@line:364   Cycle @185.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @185.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffec)
@line:1000  Cycle @185.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @185.00: [Executor]	EX: ALU Result: 0xfec
@line:1238  Cycle @185.00: [Executor]	EX: Bypass Update: 0xfec
@line:1262  Cycle @185.00: [Executor]	EX: Memory Operation: STORE
@line:1265  Cycle @185.00: [Executor]	EX: Store Address: 0xfec
@line:1268  Cycle @185.00: [Executor]	EX: Store Data: 0x0
@line:1306  Cycle @185.00: [Executor]	EX: Branch Immediate: 0xffffffec
@line:1310  Cycle @185.00: [Executor]	EX: Branch Target Base: 0x48
@line:1479  Cycle @185.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @185.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @185.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @185.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @185.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @185.00: [WB]	Input: rd=x0 wdata=0x0
@line:129   Cycle @185.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=8 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=0
@line:241   Cycle @185.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @185.00: [Fetcher_Impl]	IF: Final Current PC=0x50
@line:78    Cycle @185.00: [Fetcher_Impl]	IF: SRAM Addr=0x14
@line:116   Cycle @185.00: [Fetcher_Impl]	BTB: MISS at PC=0x50, Index=20
@line:145   Cycle @185.00: [Fetcher_Impl]	IF: Next PC=0x54  Next Last PC=50
@line:360   Cycle @185.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xf
@line:39    Cycle @186.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x50
@line:5591  Cycle @186.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @186.00: [Decoder]	Forwarding data: imm=0x1 pc=0x50 rs1_data=0x0 rs2_data=0xc
@line:74    Cycle @186.00: [Executor]	Input: pc=0x4c rs1_data=0x1000 rs2_data=0x1000 Imm=0xffffffe8
@line:119   Cycle @186.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xf
@line:229   Cycle @186.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @186.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @186.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @186.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1000  Cycle @186.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @186.00: [Executor]	EX: ALU Result: 0xfe8
@line:1238  Cycle @186.00: [Executor]	EX: Bypass Update: 0xfe8
@line:1273  Cycle @186.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @186.00: [Executor]	EX: Load Address: 0xfe8
@line:1306  Cycle @186.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @186.00: [Executor]	EX: Branch Target Base: 0x4c
@line:1479  Cycle @186.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:67    Cycle @186.00: [MEM]	MEM: OP STORE.
@line:85    Cycle @186.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @186.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @186.00: [MEM]	MEM: Bypass <= 0xfec
@line:30    Cycle @186.00: [WB]	Input: rd=x15 wdata=0x0
@line:35    Cycle @186.00: [WB]	WB: Write x15 <= 0x0
@line:129   Cycle @186.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=1 mem_rd=0 wb_rd=15
@line:241   Cycle @186.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=1
@line:27    Cycle @186.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @186.00: [Fetcher_Impl]	IF: Final Current PC=0x50
@line:78    Cycle @186.00: [Fetcher_Impl]	IF: SRAM Addr=0x14
@line:116   Cycle @186.00: [Fetcher_Impl]	BTB: MISS at PC=0x50, Index=20
@line:145   Cycle @186.00: [Fetcher_Impl]	IF: Next PC=0x54  Next Last PC=50
@line:137   Cycle @186.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @186.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @187.00: [Decoder]	ID: Fetched Instruction=0x178793 at PC=0x50
@line:5591  Cycle @187.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @187.00: [Decoder]	Forwarding data: imm=0x1 pc=0x50 rs1_data=0x0 rs2_data=0xc
@line:74    Cycle @187.00: [Executor]	Input: pc=0x50 rs1_data=0x0 rs2_data=0xc Imm=0x1
@line:119   Cycle @187.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:271   Cycle @187.00: [Executor]	EX: RS1 source: WB Bypass (0x0)
@line:285   Cycle @187.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @187.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @187.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:878   Cycle @187.00: [Executor]	EX: 3-cycle multiplier result ready: 0x0
@line:1165  Cycle @187.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1235  Cycle @187.00: [Executor]	EX: ALU Result: 0x1
@line:1238  Cycle @187.00: [Executor]	EX: Bypass Update: 0x1
@line:1306  Cycle @187.00: [Executor]	EX: Branch Immediate: 0x1
@line:1310  Cycle @187.00: [Executor]	EX: Branch Target Base: 0x50
@line:1479  Cycle @187.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @187.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @187.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @187.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @187.00: [MEM]	MEM: Bypass <= 0x9
@line:30    Cycle @187.00: [WB]	Input: rd=x0 wdata=0xfec
@line:129   Cycle @187.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=1 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=0
@line:241   Cycle @187.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @187.00: [Fetcher_Impl]	IF: Final Current PC=0x54
@line:78    Cycle @187.00: [Fetcher_Impl]	IF: SRAM Addr=0x15
@line:116   Cycle @187.00: [Fetcher_Impl]	BTB: MISS at PC=0x54, Index=21
@line:145   Cycle @187.00: [Fetcher_Impl]	IF: Next PC=0x58  Next Last PC=54
@line:360   Cycle @187.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @188.00: [Decoder]	ID: Fetched Instruction=0xfef42423 at PC=0x54
@line:5591  Cycle @188.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @188.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x54 rs1_data=0x1000 rs2_data=0x0
@line:74    Cycle @188.00: [Executor]	Input: pc=0x50 rs1_data=0x0 rs2_data=0xc Imm=0x1
@line:119   Cycle @188.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:257   Cycle @188.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x9)
@line:285   Cycle @188.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @188.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @188.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:1000  Cycle @188.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @188.00: [Executor]	EX: ALU Result: 0xa
@line:1238  Cycle @188.00: [Executor]	EX: Bypass Update: 0xa
@line:1306  Cycle @188.00: [Executor]	EX: Branch Immediate: 0x1
@line:1310  Cycle @188.00: [Executor]	EX: Branch Target Base: 0x50
@line:1479  Cycle @188.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @188.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @188.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @188.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @188.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @188.00: [WB]	Input: rd=x15 wdata=0x9
@line:35    Cycle @188.00: [WB]	WB: Write x15 <= 0x9
@line:129   Cycle @188.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=15 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=0 wb_rd=15
@line:241   Cycle @188.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=2 stall_if=0
@line:64    Cycle @188.00: [Fetcher_Impl]	IF: Final Current PC=0x58
@line:78    Cycle @188.00: [Fetcher_Impl]	IF: SRAM Addr=0x16
@line:116   Cycle @188.00: [Fetcher_Impl]	BTB: MISS at PC=0x58, Index=22
@line:145   Cycle @188.00: [Fetcher_Impl]	IF: Next PC=0x5c  Next Last PC=58
@line:360   Cycle @188.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x2 branch_type=0x1 mem_op=0x4 rd=0x0
@line:39    Cycle @189.00: [Decoder]	ID: Fetched Instruction=0xfe842703 at PC=0x58
@line:5591  Cycle @189.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @189.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x58 rs1_data=0x1000 rs2_data=0x1000
@line:74    Cycle @189.00: [Executor]	Input: pc=0x54 rs1_data=0x1000 rs2_data=0x0 Imm=0xffffffe8
@line:119   Cycle @189.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x4 rd=0x0
@line:229   Cycle @189.00: [Executor]	EX: RS1 source: No Bypass
@line:299   Cycle @189.00: [Executor]	EX: RS2 source: EX-MEM Bypass (0xa)
@line:364   Cycle @189.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @189.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1000  Cycle @189.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @189.00: [Executor]	EX: ALU Result: 0xfe8
@line:1238  Cycle @189.00: [Executor]	EX: Bypass Update: 0xfe8
@line:1262  Cycle @189.00: [Executor]	EX: Memory Operation: STORE
@line:1265  Cycle @189.00: [Executor]	EX: Store Address: 0xfe8
@line:1268  Cycle @189.00: [Executor]	EX: Store Data: 0xa
@line:1306  Cycle @189.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @189.00: [Executor]	EX: Branch Target Base: 0x54
@line:1479  Cycle @189.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @189.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @189.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @189.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @189.00: [MEM]	MEM: Bypass <= 0xa
@line:30    Cycle @189.00: [WB]	Input: rd=x0 wdata=0x1
@line:129   Cycle @189.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=8 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=0
@line:241   Cycle @189.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @189.00: [Fetcher_Impl]	IF: Final Current PC=0x5c
@line:78    Cycle @189.00: [Fetcher_Impl]	IF: SRAM Addr=0x17
@line:116   Cycle @189.00: [Fetcher_Impl]	BTB: MISS at PC=0x5c, Index=23
@line:145   Cycle @189.00: [Fetcher_Impl]	IF: Next PC=0x60  Next Last PC=5c
@line:360   Cycle @189.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @190.00: [Decoder]	ID: Fetched Instruction=0x900793 at PC=0x5c
@line:5591  Cycle @190.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @190.00: [Decoder]	Forwarding data: imm=0x9 pc=0x5c rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @190.00: [Executor]	Input: pc=0x58 rs1_data=0x1000 rs2_data=0x1000 Imm=0xffffffe8
@line:119   Cycle @190.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:229   Cycle @190.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @190.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @190.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @190.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1000  Cycle @190.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @190.00: [Executor]	EX: ALU Result: 0xfe8
@line:1238  Cycle @190.00: [Executor]	EX: Bypass Update: 0xfe8
@line:1273  Cycle @190.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @190.00: [Executor]	EX: Load Address: 0xfe8
@line:1306  Cycle @190.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @190.00: [Executor]	EX: Branch Target Base: 0x58
@line:1479  Cycle @190.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:67    Cycle @190.00: [MEM]	MEM: OP STORE.
@line:85    Cycle @190.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @190.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @190.00: [MEM]	MEM: Bypass <= 0xfe8
@line:30    Cycle @190.00: [WB]	Input: rd=x15 wdata=0xa
@line:35    Cycle @190.00: [WB]	WB: Write x15 <= 0xa
@line:129   Cycle @190.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=9 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=15
@line:241   Cycle @190.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @190.00: [Fetcher_Impl]	IF: Final Current PC=0x60
@line:78    Cycle @190.00: [Fetcher_Impl]	IF: SRAM Addr=0x18
@line:106   Cycle @190.00: [Fetcher_Impl]	BTB: HIT at PC=0x60, Index=24, Target=0x2c
@line:145   Cycle @190.00: [Fetcher_Impl]	IF: Next PC=0x2c  Next Last PC=60
@line:360   Cycle @190.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @191.00: [Decoder]	ID: Fetched Instruction=0xfce7d6e3 at PC=0x60
@line:5591  Cycle @191.00: [Decoder]	Control signals: alu_func=0x8 op1_sel=0x1 op2_sel=0x1 branch_type=0x10 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5594  Cycle @191.00: [Decoder]	Forwarding data: imm=0xffffffcc pc=0x60 rs1_data=0xa rs2_data=0x0
@line:74    Cycle @191.00: [Executor]	Input: pc=0x5c rs1_data=0x0 rs2_data=0x0 Imm=0x9
@line:119   Cycle @191.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @191.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @191.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @191.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @191.00: [Executor]	EX: ALU Op2 source: IMM (0x9)
@line:1000  Cycle @191.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @191.00: [Executor]	EX: ALU Result: 0x9
@line:1238  Cycle @191.00: [Executor]	EX: Bypass Update: 0x9
@line:1306  Cycle @191.00: [Executor]	EX: Branch Immediate: 0x9
@line:1310  Cycle @191.00: [Executor]	EX: Branch Target Base: 0x5c
@line:1479  Cycle @191.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @191.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @191.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @191.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @191.00: [MEM]	MEM: Bypass <= 0xa
@line:30    Cycle @191.00: [WB]	Input: rd=x0 wdata=0xfe8
@line:129   Cycle @191.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @191.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=4 stall_if=0
@line:64    Cycle @191.00: [Fetcher_Impl]	IF: Final Current PC=0x2c
@line:78    Cycle @191.00: [Fetcher_Impl]	IF: SRAM Addr=0xb
@line:116   Cycle @191.00: [Fetcher_Impl]	BTB: MISS at PC=0x2c, Index=11
@line:145   Cycle @191.00: [Fetcher_Impl]	IF: Next PC=0x30  Next Last PC=2c
@line:360   Cycle @191.00: [Decoder_Impl]	Output: alu_func=0x8 rs1_sel=0x2 rs2_sel=0x4 branch_type=0x10 mem_op=0x1 rd=0x0
@line:39    Cycle @192.00: [Decoder]	ID: Fetched Instruction=0x713 at PC=0x2c
@line:5591  Cycle @192.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @192.00: [Decoder]	Forwarding data: imm=0x0 pc=0x2c rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @192.00: [Executor]	Input: pc=0x60 rs1_data=0xa rs2_data=0x0 Imm=0xffffffcc
@line:119   Cycle @192.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:243   Cycle @192.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x9)
@line:313   Cycle @192.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0xa)
@line:364   Cycle @192.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:429   Cycle @192.00: [Executor]	EX: ALU Op2 source: RS2 (0xa)
@line:1045  Cycle @192.00: [Executor]	EX: ALU Operation: SLT
@line:1235  Cycle @192.00: [Executor]	EX: ALU Result: 0x1
@line:1238  Cycle @192.00: [Executor]	EX: Bypass Update: 0x1
@line:1306  Cycle @192.00: [Executor]	EX: Branch Immediate: 0xffffffcc
@line:1310  Cycle @192.00: [Executor]	EX: Branch Target Base: 0x60
@line:1404  Cycle @192.00: [Executor]	EX: Branch Type: BGE
@line:1653  Cycle @192.00: [Executor]	EX: Branch Target: 0x2c
@line:1658  Cycle @192.00: [Executor]	EX: Branch Taken: 0
@line:55    Cycle @192.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @192.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @192.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @192.00: [MEM]	MEM: Bypass <= 0x9
@line:30    Cycle @192.00: [WB]	Input: rd=x14 wdata=0xa
@line:35    Cycle @192.00: [WB]	WB: Write x14 <= 0xa
@line:129   Cycle @192.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @192.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @192.00: [Fetcher_Impl]	IF: Final Current PC=0x30
@line:78    Cycle @192.00: [Fetcher_Impl]	IF: SRAM Addr=0xc
@line:116   Cycle @192.00: [Fetcher_Impl]	BTB: MISS at PC=0x30, Index=12
@line:145   Cycle @192.00: [Fetcher_Impl]	IF: Next PC=0x34  Next Last PC=30
@line:360   Cycle @192.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xe
@line:39    Cycle @193.00: [Decoder]	ID: Fetched Instruction=0xfe842783 at PC=0x30
@line:5591  Cycle @193.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @193.00: [Decoder]	Forwarding data: imm=0xffffffe8 pc=0x30 rs1_data=0x1000 rs2_data=0x1000
@line:74    Cycle @193.00: [Executor]	Input: pc=0x2c rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:85    Cycle @193.00: [Executor]	EX: Flush
@line:119   Cycle @193.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x0 rd=0x0
@line:229   Cycle @193.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @193.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @193.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @193.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:1000  Cycle @193.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @193.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @193.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @193.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @193.00: [Executor]	EX: Branch Target Base: 0x2c
@line:1479  Cycle @193.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @193.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @193.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @193.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @193.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @193.00: [WB]	Input: rd=x15 wdata=0x9
@line:35    Cycle @193.00: [WB]	WB: Write x15 <= 0x9
@line:129   Cycle @193.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=8 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=0 wb_rd=15
@line:241   Cycle @193.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:53    Cycle @193.00: [Fetcher_Impl]	IF: Flush to 0x64
@line:64    Cycle @193.00: [Fetcher_Impl]	IF: Final Current PC=0x64
@line:78    Cycle @193.00: [Fetcher_Impl]	IF: SRAM Addr=0x19
@line:116   Cycle @193.00: [Fetcher_Impl]	BTB: MISS at PC=0x64, Index=25
@line:145   Cycle @193.00: [Fetcher_Impl]	IF: Next PC=0x68  Next Last PC=64
@line:137   Cycle @193.00: [Decoder_Impl]	ID: Inserting NOP (Stall=0 Flush=1)
@line:360   Cycle @193.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xf
@line:39    Cycle @194.00: [Decoder]	ID: Fetched Instruction=0xfec42783 at PC=0x64
@line:5591  Cycle @194.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @194.00: [Decoder]	Forwarding data: imm=0xffffffec pc=0x64 rs1_data=0x1000 rs2_data=0x0
@line:74    Cycle @194.00: [Executor]	Input: pc=0x30 rs1_data=0x1000 rs2_data=0x1000 Imm=0xffffffe8
@line:119   Cycle @194.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @194.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @194.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @194.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @194.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe8)
@line:1165  Cycle @194.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1235  Cycle @194.00: [Executor]	EX: ALU Result: 0xffffffe8
@line:1238  Cycle @194.00: [Executor]	EX: Bypass Update: 0xffffffe8
@line:1306  Cycle @194.00: [Executor]	EX: Branch Immediate: 0xffffffe8
@line:1310  Cycle @194.00: [Executor]	EX: Branch Target Base: 0x30
@line:1479  Cycle @194.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:85    Cycle @194.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @194.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @194.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @194.00: [WB]	Input: rd=x0 wdata=0x1
@line:129   Cycle @194.00: [DataHazardUnit]	Input Signals: rs1_idx=8 rs2_idx=12 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=0 wb_rd=0
@line:241   Cycle @194.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @194.00: [Fetcher_Impl]	IF: Final Current PC=0x68
@line:78    Cycle @194.00: [Fetcher_Impl]	IF: SRAM Addr=0x1a
@line:116   Cycle @194.00: [Fetcher_Impl]	BTB: MISS at PC=0x68, Index=26
@line:145   Cycle @194.00: [Fetcher_Impl]	IF: Next PC=0x6c  Next Last PC=68
@line:360   Cycle @194.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xf
@line:39    Cycle @195.00: [Decoder]	ID: Fetched Instruction=0x78513 at PC=0x68
@line:5591  Cycle @195.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @195.00: [Decoder]	Forwarding data: imm=0x0 pc=0x68 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @195.00: [Executor]	Input: pc=0x64 rs1_data=0x1000 rs2_data=0x0 Imm=0xffffffec
@line:119   Cycle @195.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xf
@line:229   Cycle @195.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @195.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @195.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:443   Cycle @195.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffec)
@line:1000  Cycle @195.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @195.00: [Executor]	EX: ALU Result: 0xfec
@line:1238  Cycle @195.00: [Executor]	EX: Bypass Update: 0xfec
@line:1273  Cycle @195.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @195.00: [Executor]	EX: Load Address: 0xfec
@line:1306  Cycle @195.00: [Executor]	EX: Branch Immediate: 0xffffffec
@line:1310  Cycle @195.00: [Executor]	EX: Branch Target Base: 0x64
@line:1479  Cycle @195.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @195.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @195.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @195.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @195.00: [MEM]	MEM: Bypass <= 0xffffffe8
@line:30    Cycle @195.00: [WB]	Input: rd=x0 wdata=0x0
@line:129   Cycle @195.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=1 mem_rd=0 wb_rd=0
@line:241   Cycle @195.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1
@line:27    Cycle @195.00: [Fetcher_Impl]	IF: Stall
@line:64    Cycle @195.00: [Fetcher_Impl]	IF: Final Current PC=0x68
@line:78    Cycle @195.00: [Fetcher_Impl]	IF: SRAM Addr=0x1a
@line:116   Cycle @195.00: [Fetcher_Impl]	BTB: MISS at PC=0x68, Index=26
@line:145   Cycle @195.00: [Fetcher_Impl]	IF: Next PC=0x6c  Next Last PC=68
@line:137   Cycle @195.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:360   Cycle @195.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @196.00: [Decoder]	ID: Fetched Instruction=0x78513 at PC=0x68
@line:5591  Cycle @196.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @196.00: [Decoder]	Forwarding data: imm=0x0 pc=0x68 rs1_data=0x9 rs2_data=0x0
@line:74    Cycle @196.00: [Executor]	Input: pc=0x68 rs1_data=0x9 rs2_data=0x0 Imm=0x0
@line:119   Cycle @196.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @196.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @196.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @196.00: [Executor]	EX: ALU Op1 source: RS1 (0x9)
@line:443   Cycle @196.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:1165  Cycle @196.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1235  Cycle @196.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @196.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @196.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @196.00: [Executor]	EX: Branch Target Base: 0x68
@line:1479  Cycle @196.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @196.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @196.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @196.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @196.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @196.00: [WB]	Input: rd=x0 wdata=0xffffffe8
@line:129   Cycle @196.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=15 wb_rd=0
@line:241   Cycle @196.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @196.00: [Fetcher_Impl]	IF: Final Current PC=0x6c
@line:78    Cycle @196.00: [Fetcher_Impl]	IF: SRAM Addr=0x1b
@line:116   Cycle @196.00: [Fetcher_Impl]	BTB: MISS at PC=0x6c, Index=27
@line:145   Cycle @196.00: [Fetcher_Impl]	IF: Next PC=0x70  Next Last PC=6c
@line:360   Cycle @196.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @197.00: [Decoder]	ID: Fetched Instruction=0x1c12403 at PC=0x6c
@line:5591  Cycle @197.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0x8 rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @197.00: [Decoder]	Forwarding data: imm=0x1c pc=0x6c rs1_data=0xfe0 rs2_data=0x0
@line:74    Cycle @197.00: [Executor]	Input: pc=0x68 rs1_data=0x9 rs2_data=0x0 Imm=0x0
@line:119   Cycle @197.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:257   Cycle @197.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x0)
@line:285   Cycle @197.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @197.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @197.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:1000  Cycle @197.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @197.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @197.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @197.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @197.00: [Executor]	EX: Branch Target Base: 0x68
@line:1479  Cycle @197.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @197.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @197.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @197.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @197.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @197.00: [WB]	Input: rd=x15 wdata=0x0
@line:35    Cycle @197.00: [WB]	WB: Write x15 <= 0x0
@line:129   Cycle @197.00: [DataHazardUnit]	Input Signals: rs1_idx=2 rs2_idx=28 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 mem_rd=0 wb_rd=15
@line:241   Cycle @197.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @197.00: [Fetcher_Impl]	IF: Final Current PC=0x70
@line:78    Cycle @197.00: [Fetcher_Impl]	IF: SRAM Addr=0x1c
@line:116   Cycle @197.00: [Fetcher_Impl]	BTB: MISS at PC=0x70, Index=28
@line:145   Cycle @197.00: [Fetcher_Impl]	IF: Next PC=0x74  Next Last PC=70
@line:360   Cycle @197.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0x8
@line:39    Cycle @198.00: [Decoder]	ID: Fetched Instruction=0x2010113 at PC=0x70
@line:5591  Cycle @198.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x2 rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @198.00: [Decoder]	Forwarding data: imm=0x20 pc=0x70 rs1_data=0xfe0 rs2_data=0x0
@line:74    Cycle @198.00: [Executor]	Input: pc=0x6c rs1_data=0xfe0 rs2_data=0x0 Imm=0x1c
@line:119   Cycle @198.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0x8
@line:229   Cycle @198.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @198.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @198.00: [Executor]	EX: ALU Op1 source: RS1 (0xfe0)
@line:443   Cycle @198.00: [Executor]	EX: ALU Op2 source: IMM (0x1c)
@line:1000  Cycle @198.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @198.00: [Executor]	EX: ALU Result: 0xffc
@line:1238  Cycle @198.00: [Executor]	EX: Bypass Update: 0xffc
@line:1273  Cycle @198.00: [Executor]	EX: Memory Operation: LOAD
@line:1276  Cycle @198.00: [Executor]	EX: Load Address: 0xffc
@line:1306  Cycle @198.00: [Executor]	EX: Branch Immediate: 0x1c
@line:1310  Cycle @198.00: [Executor]	EX: Branch Target Base: 0x6c
@line:1479  Cycle @198.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @198.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @198.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @198.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @198.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @198.00: [WB]	Input: rd=x0 wdata=0x0
@line:129   Cycle @198.00: [DataHazardUnit]	Input Signals: rs1_idx=2 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=8 ex_is_load=1 mem_rd=10 wb_rd=0
@line:241   Cycle @198.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @198.00: [Fetcher_Impl]	IF: Final Current PC=0x74
@line:78    Cycle @198.00: [Fetcher_Impl]	IF: SRAM Addr=0x1d
@line:116   Cycle @198.00: [Fetcher_Impl]	BTB: MISS at PC=0x74, Index=29
@line:145   Cycle @198.00: [Fetcher_Impl]	IF: Next PC=0x78  Next Last PC=74
@line:360   Cycle @198.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x2
@line:39    Cycle @199.00: [Decoder]	ID: Fetched Instruction=0x8067 at PC=0x74
@line:5591  Cycle @199.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x100 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @199.00: [Decoder]	Forwarding data: imm=0x0 pc=0x74 rs1_data=0xc rs2_data=0x0
@line:74    Cycle @199.00: [Executor]	Input: pc=0x70 rs1_data=0xfe0 rs2_data=0x0 Imm=0x20
@line:119   Cycle @199.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x2
@line:229   Cycle @199.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @199.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @199.00: [Executor]	EX: ALU Op1 source: RS1 (0xfe0)
@line:443   Cycle @199.00: [Executor]	EX: ALU Op2 source: IMM (0x20)
@line:1000  Cycle @199.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @199.00: [Executor]	EX: ALU Result: 0x1000
@line:1238  Cycle @199.00: [Executor]	EX: Bypass Update: 0x1000
@line:1306  Cycle @199.00: [Executor]	EX: Branch Immediate: 0x20
@line:1310  Cycle @199.00: [Executor]	EX: Branch Target Base: 0x70
@line:1479  Cycle @199.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @199.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @199.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @199.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @199.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @199.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @199.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @199.00: [DataHazardUnit]	Input Signals: rs1_idx=1 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=2 ex_is_load=0 mem_rd=8 wb_rd=10
@line:241   Cycle @199.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @199.00: [Fetcher_Impl]	IF: Final Current PC=0x78
@line:78    Cycle @199.00: [Fetcher_Impl]	IF: SRAM Addr=0x1e
@line:116   Cycle @199.00: [Fetcher_Impl]	BTB: MISS at PC=0x78, Index=30
@line:145   Cycle @199.00: [Fetcher_Impl]	IF: Next PC=0x7c  Next Last PC=78
@line:360   Cycle @199.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x100 mem_op=0x1 rd=0x0
@line:39    Cycle @200.00: [Decoder]	ID: Fetched Instruction=0x13 at PC=0x78
@line:5591  Cycle @200.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @200.00: [Decoder]	Forwarding data: imm=0x0 pc=0x78 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @200.00: [Executor]	Input: pc=0x74 rs1_data=0xc rs2_data=0x0 Imm=0x0
@line:119   Cycle @200.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @200.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @200.00: [Executor]	EX: RS2 source: No Bypass
@line:378   Cycle @200.00: [Executor]	EX: ALU Op1 source: PC (0x74)
@line:457   Cycle @200.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:1000  Cycle @200.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @200.00: [Executor]	EX: ALU Result: 0x78
@line:1238  Cycle @200.00: [Executor]	EX: Bypass Update: 0x78
@line:1306  Cycle @200.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @200.00: [Executor]	EX: Branch Target Base: 0xc
@line:1464  Cycle @200.00: [Executor]	EX: Branch Type: JALR
@line:1653  Cycle @200.00: [Executor]	EX: Branch Target: 0xc
@line:1658  Cycle @200.00: [Executor]	EX: Branch Taken: 1
@line:1683  Cycle @200.00: [Executor]	BTB: UPDATE at PC=0x74, Index=29, Target=0xc
@line:55    Cycle @200.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @200.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @200.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @200.00: [MEM]	MEM: Bypass <= 0x1000
@line:30    Cycle @200.00: [WB]	Input: rd=x8 wdata=0x0
@line:35    Cycle @200.00: [WB]	WB: Write x8 <= 0x0
@line:129   Cycle @200.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=2 wb_rd=8
@line:241   Cycle @200.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @200.00: [Fetcher_Impl]	IF: Final Current PC=0x7c
@line:78    Cycle @200.00: [Fetcher_Impl]	IF: SRAM Addr=0x1f
@line:116   Cycle @200.00: [Fetcher_Impl]	BTB: MISS at PC=0x7c, Index=31
@line:145   Cycle @200.00: [Fetcher_Impl]	IF: Next PC=0x80  Next Last PC=7c
@line:360   Cycle @200.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:39    Cycle @201.00: [Decoder]	ID: Fetched Instruction=0x13 at PC=0x7c
@line:5591  Cycle @201.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @201.00: [Decoder]	Forwarding data: imm=0x0 pc=0x7c rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @201.00: [Executor]	Input: pc=0x78 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:85    Cycle @201.00: [Executor]	EX: Flush
@line:119   Cycle @201.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x0 rd=0x0
@line:229   Cycle @201.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @201.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @201.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @201.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:1000  Cycle @201.00: [Executor]	EX: ALU Operation: ADD
@line:1235  Cycle @201.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @201.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @201.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @201.00: [Executor]	EX: Branch Target Base: 0x78
@line:1479  Cycle @201.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @201.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @201.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @201.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @201.00: [MEM]	MEM: Bypass <= 0x78
@line:30    Cycle @201.00: [WB]	Input: rd=x2 wdata=0x1000
@line:35    Cycle @201.00: [WB]	WB: Write x2 <= 0x1000
@line:129   Cycle @201.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=0 wb_rd=2
@line:241   Cycle @201.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:53    Cycle @201.00: [Fetcher_Impl]	IF: Flush to 0xc
@line:64    Cycle @201.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:78    Cycle @201.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:116   Cycle @201.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:145   Cycle @201.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:137   Cycle @201.00: [Decoder_Impl]	ID: Inserting NOP (Stall=0 Flush=1)
@line:360   Cycle @201.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:39    Cycle @202.00: [Decoder]	ID: Fetched Instruction=0x100073 at PC=0xc
@line:5591  Cycle @202.00: [Decoder]	Control signals: alu_func=0x400 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x0 rs2_used=0x0
@line:5594  Cycle @202.00: [Decoder]	Forwarding data: imm=0x1 pc=0xc rs1_data=0x0 rs2_data=0xc
@line:74    Cycle @202.00: [Executor]	Input: pc=0x7c rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @202.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @202.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @202.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @202.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @202.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:1165  Cycle @202.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:1235  Cycle @202.00: [Executor]	EX: ALU Result: 0x0
@line:1238  Cycle @202.00: [Executor]	EX: Bypass Update: 0x0
@line:1306  Cycle @202.00: [Executor]	EX: Branch Immediate: 0x0
@line:1310  Cycle @202.00: [Executor]	EX: Branch Target Base: 0x7c
@line:1479  Cycle @202.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:85    Cycle @202.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @202.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @202.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @202.00: [WB]	Input: rd=x0 wdata=0x78
@line:129   Cycle @202.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=1 rs1_used=0 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=0 wb_rd=0
@line:241   Cycle @202.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @202.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:78    Cycle @202.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:116   Cycle @202.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:145   Cycle @202.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:360   Cycle @202.00: [Decoder_Impl]	Output: alu_func=0x400 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:39    Cycle @203.00: [Decoder]	ID: Fetched Instruction=0xfe010113 at PC=0x10
@line:5591  Cycle @203.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x2 rs1_used=0x1 rs2_used=0x0
@line:5594  Cycle @203.00: [Decoder]	Forwarding data: imm=0xffffffe0 pc=0x10 rs1_data=0x1000 rs2_data=0x0
@line:74    Cycle @203.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0xc Imm=0x1
@line:119   Cycle @203.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @203.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @203.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @203.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @203.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:902   Cycle @203.00: [Executor]	EBREAK encountered at PC=0xc, halting simulation.

