# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Practica5.srcs/sources_1/new/FFJK.vhd" \
"../../../../Practica5.srcs/sources_1/new/CounterHrsMOD12.vhd" \

# Do not sort compile order
nosort
