

================================================================
== Vivado HLS Report for 'StreamingFCLayer_Batch_7'
================================================================
* Date:           Mon Mar  1 07:32:36 2021

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        project_StreamingFCLayer_Batch_7
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.731 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    65543|    65543| 0.655 ms | 0.655 ms |  65543|  65543|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                |                      |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |            Instance            |        Module        |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +--------------------------------+----------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_Matrix_Vector_Activa_fu_84  |Matrix_Vector_Activa  |    65540|    65540| 0.655 ms | 0.655 ms |  65540|  65540|   none  |
        +--------------------------------+----------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       28|      0|    2303|   2615|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     45|    -|
|Register         |        -|      -|       5|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       28|      0|    2308|   2662|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       10|      0|       2|      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+-------+------+------+-----+
    |            Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------------+----------------------+---------+-------+------+------+-----+
    |grp_Matrix_Vector_Activa_fu_84  |Matrix_Vector_Activa  |       28|      0|  2303|  2615|    0|
    +--------------------------------+----------------------+---------+-------+------+------+-----+
    |Total                           |                      |       28|      0|  2303|  2615|    0|
    +--------------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------+----------+-------+---+----+------------+------------+
    |                 Variable Name                 | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------+----------+-------+---+----+------------+------------+
    |grp_Matrix_Vector_Activa_fu_84_out_V_V_TREADY  |    and   |      0|  0|   2|           1|           1|
    +-----------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                          |          |      0|  0|   2|           1|           1|
    +-----------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  27|          5|    1|          5|
    |in0_V_V_TREADY_int      |   9|          2|    1|          2|
    |weights_V_V_TREADY_int  |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  45|          9|    3|          9|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+---+----+-----+-----------+
    |                     Name                    | FF| LUT| Bits| Const Bits|
    +---------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                    |  4|   0|    4|          0|
    |grp_Matrix_Vector_Activa_fu_84_ap_start_reg  |  1|   0|    1|          0|
    +---------------------------------------------+---+----+-----+-----------+
    |Total                                        |  5|   0|    5|          0|
    +---------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+--------------+--------------------------+--------------+
|      RTL Ports     | Dir | Bits|   Protocol   |       Source Object      |    C Type    |
+--------------------+-----+-----+--------------+--------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_none | StreamingFCLayer_Batch_7 | return value |
|ap_rst_n            |  in |    1| ap_ctrl_none | StreamingFCLayer_Batch_7 | return value |
|in0_V_V_TDATA       |  in |    8|     axis     |          in0_V_V         |    pointer   |
|in0_V_V_TVALID      |  in |    1|     axis     |          in0_V_V         |    pointer   |
|in0_V_V_TREADY      | out |    1|     axis     |          in0_V_V         |    pointer   |
|weights_V_V_TDATA   |  in |   16|     axis     |        weights_V_V       |    pointer   |
|weights_V_V_TVALID  |  in |    1|     axis     |        weights_V_V       |    pointer   |
|weights_V_V_TREADY  | out |    1|     axis     |        weights_V_V       |    pointer   |
|out_V_V_TDATA       | out |    8|     axis     |          out_V_V         |    pointer   |
|out_V_V_TVALID      | out |    1|     axis     |          out_V_V         |    pointer   |
|out_V_V_TREADY      |  in |    1|     axis     |          out_V_V         |    pointer   |
+--------------------+-----+-----+--------------+--------------------------+--------------+

