// Seed: 2508804412
module module_0 (
    id_1
);
  input wire id_1;
  parameter id_2 = (1);
endmodule
module module_1 #(
    parameter id_3 = 32'd63,
    parameter id_5 = 32'd26,
    parameter id_7 = 32'd40
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    _id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  module_0 modCall_1 (id_6);
  input wire id_8;
  input wire _id_7;
  inout wire id_6;
  output wire _id_5;
  output wire id_4;
  inout wire _id_3;
  inout wire id_2;
  output wire id_1;
  logic [id_3 : (  id_7  )] id_11[id_5 : id_3];
endmodule
