{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704202297518 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704202297518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 02 17:01:37 2024 " "Processing started: Tue Jan 02 17:01:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704202297518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704202297518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off circuit_d -c circuit_d " "Command: quartus_map --read_settings_files=on --write_settings_files=off circuit_d -c circuit_d" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704202297518 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704202297754 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704202297754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit_d.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuit_d.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 circuit_d " "Found entity 1: circuit_d" {  } { { "circuit_d.bdf" "" { Schematic "C:/aidin/AIDIN/peregrine/term-3/Digital-systems/Cas/ca5/d/1/circuit_d.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704202304181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704202304181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.v 2 2 " "Found 2 design units, including 2 entities, in source file transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter_post " "Found entity 1: transmitter_post" {  } { { "transmitter.v" "" { Text "C:/aidin/AIDIN/peregrine/term-3/Digital-systems/Cas/ca5/d/1/transmitter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704202304181 ""} { "Info" "ISGN_ENTITY_NAME" "2 down_counter " "Found entity 2: down_counter" {  } { { "transmitter.v" "" { Text "C:/aidin/AIDIN/peregrine/term-3/Digital-systems/Cas/ca5/d/1/transmitter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704202304181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704202304181 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bit_counter.v(37) " "Verilog HDL information at bit_counter.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "bit_counter.v" "" { Text "C:/aidin/AIDIN/peregrine/term-3/Digital-systems/Cas/ca5/d/1/bit_counter.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1704202304181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_counter.v 3 3 " "Found 3 design units, including 3 entities, in source file bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_counter_post " "Found entity 1: bit_counter_post" {  } { { "bit_counter.v" "" { Text "C:/aidin/AIDIN/peregrine/term-3/Digital-systems/Cas/ca5/d/1/bit_counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704202304181 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Found entity 2: counter" {  } { { "bit_counter.v" "" { Text "C:/aidin/AIDIN/peregrine/term-3/Digital-systems/Cas/ca5/d/1/bit_counter.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704202304181 ""} { "Info" "ISGN_ENTITY_NAME" "3 shift_reg " "Found entity 3: shift_reg" {  } { { "bit_counter.v" "" { Text "C:/aidin/AIDIN/peregrine/term-3/Digital-systems/Cas/ca5/d/1/bit_counter.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704202304181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704202304181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 detector_post " "Found entity 1: detector_post" {  } { { "sequencer.v" "" { Text "C:/aidin/AIDIN/peregrine/term-3/Digital-systems/Cas/ca5/d/1/sequencer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704202304196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704202304196 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuit_d " "Elaborating entity \"circuit_d\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704202304212 ""}
{ "Error" "EGDFX_DUPLICATE_DEFINITION" "si " "Illegal name \"si\" -- pin name already exists" {  } { { "circuit_d.bdf" "" { Schematic "C:/aidin/AIDIN/peregrine/term-3/Digital-systems/Cas/ca5/d/1/circuit_d.bdf" { { 184 256 432 200 "si" "" } { 184 256 432 200 "si" "" } } } }  } 0 275046 "Illegal name \"%1!s!\" -- pin name already exists" 0 0 "Analysis & Synthesis" 0 -1 1704202304212 ""}
{ "Error" "EGDFX_PINS_OVERLAP_ERROR" "si " "Pin \"si\" overlaps another pin, block, or symbol" {  } { { "circuit_d.bdf" "" { Schematic "C:/aidin/AIDIN/peregrine/term-3/Digital-systems/Cas/ca5/d/1/circuit_d.bdf" { { 184 256 432 200 "si" "" } } } }  } 0 275060 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "Analysis & Synthesis" 0 -1 1704202304212 ""}
{ "Warning" "WGDFX_PINS_OVERLAP_WARNING" "si " "Pin \"si\" overlaps another pin, block, or symbol" {  } { { "circuit_d.bdf" "" { Schematic "C:/aidin/AIDIN/peregrine/term-3/Digital-systems/Cas/ca5/d/1/circuit_d.bdf" { { 184 256 432 200 "si" "" } } } }  } 0 275012 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "Analysis & Synthesis" 0 -1 1704202304212 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704202304212 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/aidin/AIDIN/peregrine/term-3/Digital-systems/Cas/ca5/d/1/output_files/circuit_d.map.smsg " "Generated suppressed messages file C:/aidin/AIDIN/peregrine/term-3/Digital-systems/Cas/ca5/d/1/output_files/circuit_d.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704202304228 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704202304264 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 02 17:01:44 2024 " "Processing ended: Tue Jan 02 17:01:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704202304264 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704202304264 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704202304264 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704202304264 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704202304888 ""}
