// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "11/27/2024 22:06:25"

// 
// Device: Altera 5CGXFC9A6U19A7 Package UFBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (SystemVerilog) only
// 

`timescale 1 ns/ 1 ps

module instrFetchUnit (
	validAddress,
	target,
	oldPC,
	mispredict,
	misdirect,
	isJAL,
	clk,
	freeze,
	writeBTB,
	isControl,
	takenBranch,
	branch,
	updateIndex,
	newState,
	redirect,
	predictedPCF,
	instr,
	instrPC,
	GHRIndex,
	PHTState);
input 	logic [31:0] validAddress ;
input 	logic [31:0] target ;
input 	logic [31:0] oldPC ;
input 	logic mispredict ;
input 	logic misdirect ;
input 	logic isJAL ;
input 	logic clk ;
input 	logic freeze ;
input 	logic writeBTB ;
input 	logic isControl ;
input 	logic takenBranch ;
input 	logic branch ;
input 	logic [7:0] updateIndex ;
input 	logic [1:0] newState ;
output 	logic redirect ;
output 	logic [31:0] predictedPCF ;
output 	logic [31:0] instr ;
output 	logic [31:0] instrPC ;
output 	logic [7:0] GHRIndex ;
output 	logic [1:0] PHTState ;

// Design Ports Information
// oldPC[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oldPC[5]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oldPC[6]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oldPC[7]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oldPC[8]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oldPC[9]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oldPC[10]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oldPC[11]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oldPC[12]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oldPC[13]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oldPC[14]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oldPC[15]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oldPC[16]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oldPC[17]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oldPC[18]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oldPC[19]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oldPC[20]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oldPC[21]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oldPC[22]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oldPC[23]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oldPC[24]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oldPC[25]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oldPC[26]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oldPC[27]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oldPC[28]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oldPC[29]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oldPC[30]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oldPC[31]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// isControl	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// redirect	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// predictedPCF[0]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// predictedPCF[1]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// predictedPCF[2]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// predictedPCF[3]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// predictedPCF[4]	=>  Location: PIN_W18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// predictedPCF[5]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// predictedPCF[6]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// predictedPCF[7]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// predictedPCF[8]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// predictedPCF[9]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// predictedPCF[10]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// predictedPCF[11]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// predictedPCF[12]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// predictedPCF[13]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// predictedPCF[14]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// predictedPCF[15]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// predictedPCF[16]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// predictedPCF[17]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// predictedPCF[18]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// predictedPCF[19]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// predictedPCF[20]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// predictedPCF[21]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// predictedPCF[22]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// predictedPCF[23]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// predictedPCF[24]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// predictedPCF[25]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// predictedPCF[26]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// predictedPCF[27]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// predictedPCF[28]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// predictedPCF[29]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// predictedPCF[30]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// predictedPCF[31]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[0]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[1]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[2]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[4]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[5]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[6]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[7]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[8]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[9]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[10]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[11]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[12]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[13]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[14]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[15]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[16]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[17]	=>  Location: PIN_R19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[18]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[19]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[20]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[21]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[22]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[23]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[24]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[25]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[26]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[27]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[28]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[29]	=>  Location: PIN_L20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[30]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[31]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GHRIndex[0]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GHRIndex[1]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GHRIndex[2]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GHRIndex[3]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GHRIndex[4]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GHRIndex[5]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GHRIndex[6]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GHRIndex[7]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PHTState[0]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PHTState[1]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// target[0]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mispredict	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// misdirect	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// validAddress[0]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// isJAL	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// target[1]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// validAddress[1]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// target[2]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// validAddress[2]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// target[3]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// validAddress[3]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// target[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// validAddress[4]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// target[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// validAddress[5]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// target[6]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// validAddress[6]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// target[7]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// validAddress[7]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeBTB	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oldPC[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oldPC[1]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oldPC[2]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oldPC[3]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// target[8]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// target[9]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// target[10]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// target[11]	=>  Location: PIN_W12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// target[12]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// target[13]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// target[14]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// target[15]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// target[16]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// target[17]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// target[18]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// target[19]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// target[20]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// target[21]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// target[22]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// target[23]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// target[24]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// target[25]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// target[26]	=>  Location: PIN_M17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// target[27]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// target[28]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// target[29]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// target[30]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// target[31]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freeze	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// validAddress[8]	=>  Location: PIN_N10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// validAddress[9]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// validAddress[10]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// validAddress[11]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// validAddress[12]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// validAddress[13]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// validAddress[14]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// validAddress[15]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// validAddress[16]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// validAddress[17]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// validAddress[18]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// validAddress[19]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// validAddress[20]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// validAddress[21]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// validAddress[22]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// validAddress[23]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// validAddress[24]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// validAddress[25]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// validAddress[26]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// validAddress[27]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// validAddress[28]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// validAddress[29]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// validAddress[30]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// validAddress[31]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// takenBranch	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch	=>  Location: PIN_W11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// newState[0]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// updateIndex[0]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// updateIndex[1]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// updateIndex[2]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// updateIndex[3]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// updateIndex[4]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// updateIndex[5]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// updateIndex[6]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// updateIndex[7]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// newState[1]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrPC[0]	=>  Location: LABCELL_X54_Y5_N3,	 I/O Standard: None,	 Current Strength: Default
// instrPC[1]	=>  Location: LABCELL_X54_Y5_N6,	 I/O Standard: None,	 Current Strength: Default
// instrPC[2]	=>  Location: MLABCELL_X55_Y6_N0,	 I/O Standard: None,	 Current Strength: Default
// instrPC[3]	=>  Location: MLABCELL_X55_Y6_N9,	 I/O Standard: None,	 Current Strength: Default
// instrPC[4]	=>  Location: MLABCELL_X55_Y6_N12,	 I/O Standard: None,	 Current Strength: Default
// instrPC[5]	=>  Location: LABCELL_X58_Y5_N3,	 I/O Standard: None,	 Current Strength: Default
// instrPC[6]	=>  Location: LABCELL_X58_Y5_N9,	 I/O Standard: None,	 Current Strength: Default
// instrPC[7]	=>  Location: MLABCELL_X55_Y6_N21,	 I/O Standard: None,	 Current Strength: Default
// instrPC[8]	=>  Location: LABCELL_X56_Y4_N0,	 I/O Standard: None,	 Current Strength: Default
// instrPC[9]	=>  Location: LABCELL_X56_Y4_N9,	 I/O Standard: None,	 Current Strength: Default
// instrPC[10]	=>  Location: LABCELL_X56_Y4_N12,	 I/O Standard: None,	 Current Strength: Default
// instrPC[11]	=>  Location: LABCELL_X56_Y4_N3,	 I/O Standard: None,	 Current Strength: Default
// instrPC[12]	=>  Location: LABCELL_X56_Y4_N18,	 I/O Standard: None,	 Current Strength: Default
// instrPC[13]	=>  Location: LABCELL_X56_Y4_N27,	 I/O Standard: None,	 Current Strength: Default
// instrPC[14]	=>  Location: LABCELL_X56_Y3_N0,	 I/O Standard: None,	 Current Strength: Default
// instrPC[15]	=>  Location: LABCELL_X56_Y4_N33,	 I/O Standard: None,	 Current Strength: Default
// instrPC[16]	=>  Location: LABCELL_X56_Y4_N36,	 I/O Standard: None,	 Current Strength: Default
// instrPC[17]	=>  Location: LABCELL_X56_Y4_N45,	 I/O Standard: None,	 Current Strength: Default
// instrPC[18]	=>  Location: LABCELL_X56_Y4_N48,	 I/O Standard: None,	 Current Strength: Default
// instrPC[19]	=>  Location: LABCELL_X56_Y4_N57,	 I/O Standard: None,	 Current Strength: Default
// instrPC[20]	=>  Location: LABCELL_X56_Y3_N6,	 I/O Standard: None,	 Current Strength: Default
// instrPC[21]	=>  Location: LABCELL_X56_Y3_N15,	 I/O Standard: None,	 Current Strength: Default
// instrPC[22]	=>  Location: LABCELL_X56_Y3_N18,	 I/O Standard: None,	 Current Strength: Default
// instrPC[23]	=>  Location: LABCELL_X56_Y3_N24,	 I/O Standard: None,	 Current Strength: Default
// instrPC[24]	=>  Location: LABCELL_X56_Y3_N3,	 I/O Standard: None,	 Current Strength: Default
// instrPC[25]	=>  Location: LABCELL_X56_Y3_N33,	 I/O Standard: None,	 Current Strength: Default
// instrPC[26]	=>  Location: LABCELL_X56_Y3_N36,	 I/O Standard: None,	 Current Strength: Default
// instrPC[27]	=>  Location: LABCELL_X56_Y3_N45,	 I/O Standard: None,	 Current Strength: Default
// instrPC[28]	=>  Location: LABCELL_X56_Y3_N39,	 I/O Standard: None,	 Current Strength: Default
// instrPC[29]	=>  Location: MLABCELL_X55_Y1_N3,	 I/O Standard: None,	 Current Strength: Default
// instrPC[30]	=>  Location: LABCELL_X56_Y3_N48,	 I/O Standard: None,	 Current Strength: Default
// instrPC[31]	=>  Location: LABCELL_X56_Y3_N54,	 I/O Standard: None,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \oldPC[4]~input_o ;
wire \oldPC[5]~input_o ;
wire \oldPC[6]~input_o ;
wire \oldPC[7]~input_o ;
wire \oldPC[8]~input_o ;
wire \oldPC[9]~input_o ;
wire \oldPC[10]~input_o ;
wire \oldPC[11]~input_o ;
wire \oldPC[12]~input_o ;
wire \oldPC[13]~input_o ;
wire \oldPC[14]~input_o ;
wire \oldPC[15]~input_o ;
wire \oldPC[16]~input_o ;
wire \oldPC[17]~input_o ;
wire \oldPC[18]~input_o ;
wire \oldPC[19]~input_o ;
wire \oldPC[20]~input_o ;
wire \oldPC[21]~input_o ;
wire \oldPC[22]~input_o ;
wire \oldPC[23]~input_o ;
wire \oldPC[24]~input_o ;
wire \oldPC[25]~input_o ;
wire \oldPC[26]~input_o ;
wire \oldPC[27]~input_o ;
wire \oldPC[28]~input_o ;
wire \oldPC[29]~input_o ;
wire \oldPC[30]~input_o ;
wire \oldPC[31]~input_o ;
wire \isControl~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \writeBTB~input_o ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \target[0]~input_o ;
wire \oldPC[0]~input_o ;
wire \oldPC[1]~input_o ;
wire \oldPC[2]~input_o ;
wire \oldPC[3]~input_o ;
wire \mispredict~input_o ;
wire \misdirect~input_o ;
wire \isJAL~input_o ;
wire \validAddress[0]~input_o ;
wire \pcSelect|Add0~1_sumout ;
wire \pcSelect|intermediatePC[0]~0_combout ;
wire \freeze~input_o ;
wire \target[1]~input_o ;
wire \validAddress[1]~input_o ;
wire \pcSelect|Add0~2 ;
wire \pcSelect|Add0~5_sumout ;
wire \pcSelect|intermediatePC[1]~1_combout ;
wire \target[2]~input_o ;
wire \validAddress[2]~input_o ;
wire \pcSelect|Add0~6 ;
wire \pcSelect|Add0~9_sumout ;
wire \pcSelect|intermediatePC[2]~2_combout ;
wire \validAddress[3]~input_o ;
wire \target[3]~input_o ;
wire \pcSelect|Add0~10 ;
wire \pcSelect|Add0~13_sumout ;
wire \pcSelect|intermediatePC[3]~3_combout ;
wire \target[4]~input_o ;
wire \target[5]~input_o ;
wire \target[6]~input_o ;
wire \target[7]~input_o ;
wire \target[8]~input_o ;
wire \target[9]~input_o ;
wire \target[10]~input_o ;
wire \target[11]~input_o ;
wire \target[12]~input_o ;
wire \target[13]~input_o ;
wire \target[14]~input_o ;
wire \target[15]~input_o ;
wire \target[16]~input_o ;
wire \target[17]~input_o ;
wire \target[18]~input_o ;
wire \target[19]~input_o ;
wire \target[20]~input_o ;
wire \target[21]~input_o ;
wire \target[22]~input_o ;
wire \target[23]~input_o ;
wire \target[24]~input_o ;
wire \target[25]~input_o ;
wire \target[26]~input_o ;
wire \target[27]~input_o ;
wire \target[28]~input_o ;
wire \target[29]~input_o ;
wire \target[30]~input_o ;
wire \target[31]~input_o ;
wire \predictedPCF[0]~reg0 ;
wire \predictedPCF[1]~reg0 ;
wire \predictedPCF[2]~reg0 ;
wire \predictedPCF[3]~reg0 ;
wire \predictedPCF[4]~reg0 ;
wire \predictedPCF[5]~reg0 ;
wire \predictedPCF[6]~reg0 ;
wire \predictedPCF[7]~reg0 ;
wire \predictedPCF[8]~reg0 ;
wire \predictedPCF[9]~reg0 ;
wire \predictedPCF[10]~reg0 ;
wire \predictedPCF[11]~reg0 ;
wire \predictedPCF[12]~reg0 ;
wire \predictedPCF[13]~reg0 ;
wire \predictedPCF[14]~reg0 ;
wire \predictedPCF[15]~reg0 ;
wire \predictedPCF[16]~reg0 ;
wire \predictedPCF[17]~reg0 ;
wire \predictedPCF[18]~reg0 ;
wire \predictedPCF[19]~reg0 ;
wire \predictedPCF[20]~reg0 ;
wire \predictedPCF[21]~reg0 ;
wire \predictedPCF[22]~reg0 ;
wire \predictedPCF[23]~reg0 ;
wire \predictedPCF[24]~reg0 ;
wire \predictedPCF[25]~reg0 ;
wire \predictedPCF[26]~reg0 ;
wire \predictedPCF[27]~reg0 ;
wire \predictedPCF[28]~reg0 ;
wire \predictedPCF[29]~reg0 ;
wire \predictedPCF[30]~reg0 ;
wire \predictedPCF[31]~reg0 ;
wire \validAddress[4]~input_o ;
wire \pcSelect|Add0~14 ;
wire \pcSelect|Add0~17_sumout ;
wire \pcSelect|intermediatePC[4]~4_combout ;
wire \validAddress[5]~input_o ;
wire \pcSelect|Add0~18 ;
wire \pcSelect|Add0~21_sumout ;
wire \pcSelect|intermediatePC[5]~5_combout ;
wire \validAddress[6]~input_o ;
wire \pcSelect|Add0~22 ;
wire \pcSelect|Add0~25_sumout ;
wire \pcSelect|intermediatePC[6]~6_combout ;
wire \pcSelect|Add0~26 ;
wire \pcSelect|Add0~29_sumout ;
wire \validAddress[7]~input_o ;
wire \pcSelect|intermediatePC[7]~7_combout ;
wire \instr[0]~reg0 ;
wire \instr[1]~reg0 ;
wire \instr[2]~reg0 ;
wire \instr[3]~reg0 ;
wire \instr[4]~reg0 ;
wire \instr[5]~reg0 ;
wire \instr[6]~reg0 ;
wire \instr[7]~reg0 ;
wire \instr[8]~reg0 ;
wire \instr[9]~reg0 ;
wire \instr[10]~reg0 ;
wire \instr[11]~reg0 ;
wire \instr[12]~reg0 ;
wire \instr[13]~reg0 ;
wire \instr[14]~reg0 ;
wire \instr[15]~reg0 ;
wire \instr[16]~reg0 ;
wire \instr[17]~reg0 ;
wire \instr[18]~reg0 ;
wire \instr[19]~reg0 ;
wire \instr[20]~reg0 ;
wire \instr[21]~reg0 ;
wire \instr[22]~reg0 ;
wire \instr[23]~reg0 ;
wire \instr[24]~reg0 ;
wire \instr[25]~reg0 ;
wire \instr[26]~reg0 ;
wire \instr[27]~reg0 ;
wire \instr[28]~reg0 ;
wire \instr[29]~reg0 ;
wire \instr[30]~reg0 ;
wire \instr[31]~reg0 ;
wire \pcSelect|always0~0_combout ;
wire \takenBranch~input_o ;
wire \branch~input_o ;
wire \GHRIndex[0]~reg0_q ;
wire \GHRIndex[1]~reg0_q ;
wire \indexGen|globalHistory[2]~feeder_combout ;
wire \GHRIndex[2]~reg0_q ;
wire \GHRIndex[3]~reg0_q ;
wire \GHRIndex[4]~reg0_q ;
wire \GHRIndex[5]~reg0_q ;
wire \GHRIndex[6]~reg0_q ;
wire \GHRIndex[7]~reg0_q ;
wire \newState[0]~input_o ;
wire \updateIndex[0]~input_o ;
wire \updateIndex[1]~input_o ;
wire \updateIndex[2]~input_o ;
wire \updateIndex[3]~input_o ;
wire \updateIndex[4]~input_o ;
wire \updateIndex[5]~input_o ;
wire \updateIndex[6]~input_o ;
wire \updateIndex[7]~input_o ;
wire \newState[1]~input_o ;
wire \PHTState[0]~reg0 ;
wire \PHTState[1]~reg0 ;
wire \instrPC[0]~reg0feeder_combout ;
wire \instrPC[0]~reg0_q ;
wire \instrPC[1]~reg0_q ;
wire \instrPC[2]~reg0feeder_combout ;
wire \instrPC[2]~reg0_q ;
wire \instrPC[3]~reg0_q ;
wire \instrPC[4]~reg0feeder_combout ;
wire \instrPC[4]~reg0_q ;
wire \instrPC[5]~reg0feeder_combout ;
wire \instrPC[5]~reg0_q ;
wire \instrPC[6]~reg0feeder_combout ;
wire \instrPC[6]~reg0_q ;
wire \instrPC[7]~reg0_q ;
wire \validAddress[8]~input_o ;
wire \pcSelect|Add0~30 ;
wire \pcSelect|Add0~33_sumout ;
wire \pcSelect|intermediatePC[8]~8_combout ;
wire \instrPC[8]~reg0feeder_combout ;
wire \instrPC[8]~reg0_q ;
wire \validAddress[9]~input_o ;
wire \pcSelect|Add0~34 ;
wire \pcSelect|Add0~37_sumout ;
wire \pcSelect|intermediatePC[9]~9_combout ;
wire \instrPC[9]~reg0feeder_combout ;
wire \instrPC[9]~reg0_q ;
wire \validAddress[10]~input_o ;
wire \pcSelect|Add0~38 ;
wire \pcSelect|Add0~41_sumout ;
wire \pcSelect|intermediatePC[10]~10_combout ;
wire \instrPC[10]~reg0_q ;
wire \validAddress[11]~input_o ;
wire \pcSelect|Add0~42 ;
wire \pcSelect|Add0~45_sumout ;
wire \pcSelect|intermediatePC[11]~11_combout ;
wire \instrPC[11]~reg0_q ;
wire \validAddress[12]~input_o ;
wire \pcSelect|Add0~46 ;
wire \pcSelect|Add0~49_sumout ;
wire \pcSelect|intermediatePC[12]~12_combout ;
wire \instrPC[12]~reg0_q ;
wire \validAddress[13]~input_o ;
wire \pcSelect|Add0~50 ;
wire \pcSelect|Add0~53_sumout ;
wire \pcSelect|intermediatePC[13]~13_combout ;
wire \instrPC[13]~reg0_q ;
wire \validAddress[14]~input_o ;
wire \pcSelect|Add0~54 ;
wire \pcSelect|Add0~57_sumout ;
wire \pcSelect|intermediatePC[14]~14_combout ;
wire \instrPC[14]~reg0feeder_combout ;
wire \instrPC[14]~reg0_q ;
wire \validAddress[15]~input_o ;
wire \pcSelect|Add0~58 ;
wire \pcSelect|Add0~61_sumout ;
wire \pcSelect|intermediatePC[15]~15_combout ;
wire \instrPC[15]~reg0_q ;
wire \validAddress[16]~input_o ;
wire \pcSelect|Add0~62 ;
wire \pcSelect|Add0~65_sumout ;
wire \pcSelect|intermediatePC[16]~16_combout ;
wire \instrPC[16]~reg0_q ;
wire \validAddress[17]~input_o ;
wire \pcSelect|Add0~66 ;
wire \pcSelect|Add0~69_sumout ;
wire \pcSelect|intermediatePC[17]~17_combout ;
wire \instrPC[17]~reg0_q ;
wire \validAddress[18]~input_o ;
wire \pcSelect|Add0~70 ;
wire \pcSelect|Add0~73_sumout ;
wire \pcSelect|intermediatePC[18]~18_combout ;
wire \instrPC[18]~reg0_q ;
wire \validAddress[19]~input_o ;
wire \pcSelect|Add0~74 ;
wire \pcSelect|Add0~77_sumout ;
wire \pcSelect|intermediatePC[19]~19_combout ;
wire \instrPC[19]~reg0_q ;
wire \validAddress[20]~input_o ;
wire \pcSelect|Add0~78 ;
wire \pcSelect|Add0~81_sumout ;
wire \pcSelect|intermediatePC[20]~20_combout ;
wire \instrPC[20]~reg0_q ;
wire \validAddress[21]~input_o ;
wire \pcSelect|Add0~82 ;
wire \pcSelect|Add0~85_sumout ;
wire \pcSelect|intermediatePC[21]~21_combout ;
wire \instrPC[21]~reg0_q ;
wire \validAddress[22]~input_o ;
wire \pcSelect|Add0~86 ;
wire \pcSelect|Add0~89_sumout ;
wire \pcSelect|intermediatePC[22]~22_combout ;
wire \instrPC[22]~reg0_q ;
wire \validAddress[23]~input_o ;
wire \pcSelect|Add0~90 ;
wire \pcSelect|Add0~93_sumout ;
wire \pcSelect|intermediatePC[23]~23_combout ;
wire \instrPC[23]~reg0_q ;
wire \validAddress[24]~input_o ;
wire \pcSelect|Add0~94 ;
wire \pcSelect|Add0~97_sumout ;
wire \pcSelect|intermediatePC[24]~24_combout ;
wire \instrPC[24]~reg0_q ;
wire \validAddress[25]~input_o ;
wire \pcSelect|Add0~98 ;
wire \pcSelect|Add0~101_sumout ;
wire \pcSelect|intermediatePC[25]~25_combout ;
wire \instrPC[25]~reg0_q ;
wire \validAddress[26]~input_o ;
wire \pcSelect|Add0~102 ;
wire \pcSelect|Add0~105_sumout ;
wire \pcSelect|intermediatePC[26]~26_combout ;
wire \instrPC[26]~reg0_q ;
wire \validAddress[27]~input_o ;
wire \pcSelect|Add0~106 ;
wire \pcSelect|Add0~109_sumout ;
wire \pcSelect|intermediatePC[27]~27_combout ;
wire \instrPC[27]~reg0_q ;
wire \validAddress[28]~input_o ;
wire \pcSelect|Add0~110 ;
wire \pcSelect|Add0~113_sumout ;
wire \pcSelect|intermediatePC[28]~28_combout ;
wire \instrPC[28]~reg0_q ;
wire \validAddress[29]~input_o ;
wire \pcSelect|Add0~114 ;
wire \pcSelect|Add0~117_sumout ;
wire \pcSelect|intermediatePC[29]~29_combout ;
wire \instrPC[29]~reg0_q ;
wire \validAddress[30]~input_o ;
wire \pcSelect|Add0~118 ;
wire \pcSelect|Add0~121_sumout ;
wire \pcSelect|intermediatePC[30]~30_combout ;
wire \instrPC[30]~reg0_q ;
wire \validAddress[31]~input_o ;
wire \pcSelect|Add0~122 ;
wire \pcSelect|Add0~125_sumout ;
wire \pcSelect|intermediatePC[31]~31_combout ;
wire \instrPC[31]~reg0_q ;
wire [7:0] \indexGen|index ;
wire [31:0] \pcSelect|nextPC ;
wire [7:0] \indexGen|globalHistory ;

wire [39:0] \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \IMem|iMem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [39:0] \predictor|patternTable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \predictedPCF[0]~reg0  = \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \predictedPCF[1]~reg0  = \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \predictedPCF[2]~reg0  = \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \predictedPCF[3]~reg0  = \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \predictedPCF[4]~reg0  = \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \predictedPCF[5]~reg0  = \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \predictedPCF[6]~reg0  = \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \predictedPCF[7]~reg0  = \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \predictedPCF[8]~reg0  = \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \predictedPCF[9]~reg0  = \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \predictedPCF[10]~reg0  = \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \predictedPCF[11]~reg0  = \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \predictedPCF[12]~reg0  = \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \predictedPCF[13]~reg0  = \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \predictedPCF[14]~reg0  = \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \predictedPCF[15]~reg0  = \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \predictedPCF[16]~reg0  = \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \predictedPCF[17]~reg0  = \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \predictedPCF[18]~reg0  = \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \predictedPCF[19]~reg0  = \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \predictedPCF[20]~reg0  = \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \predictedPCF[21]~reg0  = \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \predictedPCF[22]~reg0  = \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \predictedPCF[23]~reg0  = \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \predictedPCF[24]~reg0  = \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \predictedPCF[25]~reg0  = \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \predictedPCF[26]~reg0  = \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \predictedPCF[27]~reg0  = \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \predictedPCF[28]~reg0  = \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \predictedPCF[29]~reg0  = \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \predictedPCF[30]~reg0  = \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \predictedPCF[31]~reg0  = \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \instr[0]~reg0  = \IMem|iMem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \instr[1]~reg0  = \IMem|iMem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \instr[2]~reg0  = \IMem|iMem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \instr[3]~reg0  = \IMem|iMem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \instr[4]~reg0  = \IMem|iMem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \instr[5]~reg0  = \IMem|iMem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \instr[6]~reg0  = \IMem|iMem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \instr[7]~reg0  = \IMem|iMem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \instr[8]~reg0  = \IMem|iMem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \instr[9]~reg0  = \IMem|iMem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \instr[10]~reg0  = \IMem|iMem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \instr[11]~reg0  = \IMem|iMem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \instr[12]~reg0  = \IMem|iMem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \instr[13]~reg0  = \IMem|iMem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \instr[14]~reg0  = \IMem|iMem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \instr[15]~reg0  = \IMem|iMem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \instr[16]~reg0  = \IMem|iMem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \instr[17]~reg0  = \IMem|iMem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \instr[18]~reg0  = \IMem|iMem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \instr[19]~reg0  = \IMem|iMem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \instr[20]~reg0  = \IMem|iMem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \instr[21]~reg0  = \IMem|iMem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \instr[22]~reg0  = \IMem|iMem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \instr[23]~reg0  = \IMem|iMem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];
assign \instr[24]~reg0  = \IMem|iMem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [24];
assign \instr[25]~reg0  = \IMem|iMem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [25];
assign \instr[26]~reg0  = \IMem|iMem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [26];
assign \instr[27]~reg0  = \IMem|iMem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [27];
assign \instr[28]~reg0  = \IMem|iMem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [28];
assign \instr[29]~reg0  = \IMem|iMem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [29];
assign \instr[30]~reg0  = \IMem|iMem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [30];
assign \instr[31]~reg0  = \IMem|iMem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [31];

assign \PHTState[0]~reg0  = \predictor|patternTable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \PHTState[1]~reg0  = \predictor|patternTable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];

// Location: IOOBUF_X84_Y115_N19
cyclonev_io_obuf \redirect~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(redirect),
	.obar());
// synopsys translate_off
defparam \redirect~output .bus_hold = "false";
defparam \redirect~output .open_drain_output = "false";
defparam \redirect~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y0_N36
cyclonev_io_obuf \predictedPCF[0]~output (
	.i(\predictedPCF[0]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(predictedPCF[0]),
	.obar());
// synopsys translate_off
defparam \predictedPCF[0]~output .bus_hold = "false";
defparam \predictedPCF[0]~output .open_drain_output = "false";
defparam \predictedPCF[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \predictedPCF[1]~output (
	.i(\predictedPCF[1]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(predictedPCF[1]),
	.obar());
// synopsys translate_off
defparam \predictedPCF[1]~output .bus_hold = "false";
defparam \predictedPCF[1]~output .open_drain_output = "false";
defparam \predictedPCF[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y38_N56
cyclonev_io_obuf \predictedPCF[2]~output (
	.i(\predictedPCF[2]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(predictedPCF[2]),
	.obar());
// synopsys translate_off
defparam \predictedPCF[2]~output .bus_hold = "false";
defparam \predictedPCF[2]~output .open_drain_output = "false";
defparam \predictedPCF[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N53
cyclonev_io_obuf \predictedPCF[3]~output (
	.i(\predictedPCF[3]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(predictedPCF[3]),
	.obar());
// synopsys translate_off
defparam \predictedPCF[3]~output .bus_hold = "false";
defparam \predictedPCF[3]~output .open_drain_output = "false";
defparam \predictedPCF[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \predictedPCF[4]~output (
	.i(\predictedPCF[4]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(predictedPCF[4]),
	.obar());
// synopsys translate_off
defparam \predictedPCF[4]~output .bus_hold = "false";
defparam \predictedPCF[4]~output .open_drain_output = "false";
defparam \predictedPCF[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X73_Y0_N42
cyclonev_io_obuf \predictedPCF[5]~output (
	.i(\predictedPCF[5]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(predictedPCF[5]),
	.obar());
// synopsys translate_off
defparam \predictedPCF[5]~output .bus_hold = "false";
defparam \predictedPCF[5]~output .open_drain_output = "false";
defparam \predictedPCF[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y0_N53
cyclonev_io_obuf \predictedPCF[6]~output (
	.i(\predictedPCF[6]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(predictedPCF[6]),
	.obar());
// synopsys translate_off
defparam \predictedPCF[6]~output .bus_hold = "false";
defparam \predictedPCF[6]~output .open_drain_output = "false";
defparam \predictedPCF[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \predictedPCF[7]~output (
	.i(\predictedPCF[7]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(predictedPCF[7]),
	.obar());
// synopsys translate_off
defparam \predictedPCF[7]~output .bus_hold = "false";
defparam \predictedPCF[7]~output .open_drain_output = "false";
defparam \predictedPCF[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \predictedPCF[8]~output (
	.i(\predictedPCF[8]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(predictedPCF[8]),
	.obar());
// synopsys translate_off
defparam \predictedPCF[8]~output .bus_hold = "false";
defparam \predictedPCF[8]~output .open_drain_output = "false";
defparam \predictedPCF[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N36
cyclonev_io_obuf \predictedPCF[9]~output (
	.i(\predictedPCF[9]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(predictedPCF[9]),
	.obar());
// synopsys translate_off
defparam \predictedPCF[9]~output .bus_hold = "false";
defparam \predictedPCF[9]~output .open_drain_output = "false";
defparam \predictedPCF[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X73_Y0_N59
cyclonev_io_obuf \predictedPCF[10]~output (
	.i(\predictedPCF[10]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(predictedPCF[10]),
	.obar());
// synopsys translate_off
defparam \predictedPCF[10]~output .bus_hold = "false";
defparam \predictedPCF[10]~output .open_drain_output = "false";
defparam \predictedPCF[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y38_N5
cyclonev_io_obuf \predictedPCF[11]~output (
	.i(\predictedPCF[11]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(predictedPCF[11]),
	.obar());
// synopsys translate_off
defparam \predictedPCF[11]~output .bus_hold = "false";
defparam \predictedPCF[11]~output .open_drain_output = "false";
defparam \predictedPCF[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N19
cyclonev_io_obuf \predictedPCF[12]~output (
	.i(\predictedPCF[12]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(predictedPCF[12]),
	.obar());
// synopsys translate_off
defparam \predictedPCF[12]~output .bus_hold = "false";
defparam \predictedPCF[12]~output .open_drain_output = "false";
defparam \predictedPCF[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y0_N19
cyclonev_io_obuf \predictedPCF[13]~output (
	.i(\predictedPCF[13]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(predictedPCF[13]),
	.obar());
// synopsys translate_off
defparam \predictedPCF[13]~output .bus_hold = "false";
defparam \predictedPCF[13]~output .open_drain_output = "false";
defparam \predictedPCF[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X73_Y0_N93
cyclonev_io_obuf \predictedPCF[14]~output (
	.i(\predictedPCF[14]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(predictedPCF[14]),
	.obar());
// synopsys translate_off
defparam \predictedPCF[14]~output .bus_hold = "false";
defparam \predictedPCF[14]~output .open_drain_output = "false";
defparam \predictedPCF[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cyclonev_io_obuf \predictedPCF[15]~output (
	.i(\predictedPCF[15]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(predictedPCF[15]),
	.obar());
// synopsys translate_off
defparam \predictedPCF[15]~output .bus_hold = "false";
defparam \predictedPCF[15]~output .open_drain_output = "false";
defparam \predictedPCF[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y0_N36
cyclonev_io_obuf \predictedPCF[16]~output (
	.i(\predictedPCF[16]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(predictedPCF[16]),
	.obar());
// synopsys translate_off
defparam \predictedPCF[16]~output .bus_hold = "false";
defparam \predictedPCF[16]~output .open_drain_output = "false";
defparam \predictedPCF[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y0_N36
cyclonev_io_obuf \predictedPCF[17]~output (
	.i(\predictedPCF[17]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(predictedPCF[17]),
	.obar());
// synopsys translate_off
defparam \predictedPCF[17]~output .bus_hold = "false";
defparam \predictedPCF[17]~output .open_drain_output = "false";
defparam \predictedPCF[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y0_N53
cyclonev_io_obuf \predictedPCF[18]~output (
	.i(\predictedPCF[18]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(predictedPCF[18]),
	.obar());
// synopsys translate_off
defparam \predictedPCF[18]~output .bus_hold = "false";
defparam \predictedPCF[18]~output .open_drain_output = "false";
defparam \predictedPCF[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y0_N2
cyclonev_io_obuf \predictedPCF[19]~output (
	.i(\predictedPCF[19]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(predictedPCF[19]),
	.obar());
// synopsys translate_off
defparam \predictedPCF[19]~output .bus_hold = "false";
defparam \predictedPCF[19]~output .open_drain_output = "false";
defparam \predictedPCF[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N36
cyclonev_io_obuf \predictedPCF[20]~output (
	.i(\predictedPCF[20]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(predictedPCF[20]),
	.obar());
// synopsys translate_off
defparam \predictedPCF[20]~output .bus_hold = "false";
defparam \predictedPCF[20]~output .open_drain_output = "false";
defparam \predictedPCF[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \predictedPCF[21]~output (
	.i(\predictedPCF[21]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(predictedPCF[21]),
	.obar());
// synopsys translate_off
defparam \predictedPCF[21]~output .bus_hold = "false";
defparam \predictedPCF[21]~output .open_drain_output = "false";
defparam \predictedPCF[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y46_N39
cyclonev_io_obuf \predictedPCF[22]~output (
	.i(\predictedPCF[22]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(predictedPCF[22]),
	.obar());
// synopsys translate_off
defparam \predictedPCF[22]~output .bus_hold = "false";
defparam \predictedPCF[22]~output .open_drain_output = "false";
defparam \predictedPCF[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y0_N19
cyclonev_io_obuf \predictedPCF[23]~output (
	.i(\predictedPCF[23]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(predictedPCF[23]),
	.obar());
// synopsys translate_off
defparam \predictedPCF[23]~output .bus_hold = "false";
defparam \predictedPCF[23]~output .open_drain_output = "false";
defparam \predictedPCF[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N2
cyclonev_io_obuf \predictedPCF[24]~output (
	.i(\predictedPCF[24]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(predictedPCF[24]),
	.obar());
// synopsys translate_off
defparam \predictedPCF[24]~output .bus_hold = "false";
defparam \predictedPCF[24]~output .open_drain_output = "false";
defparam \predictedPCF[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \predictedPCF[25]~output (
	.i(\predictedPCF[25]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(predictedPCF[25]),
	.obar());
// synopsys translate_off
defparam \predictedPCF[25]~output .bus_hold = "false";
defparam \predictedPCF[25]~output .open_drain_output = "false";
defparam \predictedPCF[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N53
cyclonev_io_obuf \predictedPCF[26]~output (
	.i(\predictedPCF[26]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(predictedPCF[26]),
	.obar());
// synopsys translate_off
defparam \predictedPCF[26]~output .bus_hold = "false";
defparam \predictedPCF[26]~output .open_drain_output = "false";
defparam \predictedPCF[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y0_N2
cyclonev_io_obuf \predictedPCF[27]~output (
	.i(\predictedPCF[27]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(predictedPCF[27]),
	.obar());
// synopsys translate_off
defparam \predictedPCF[27]~output .bus_hold = "false";
defparam \predictedPCF[27]~output .open_drain_output = "false";
defparam \predictedPCF[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y0_N2
cyclonev_io_obuf \predictedPCF[28]~output (
	.i(\predictedPCF[28]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(predictedPCF[28]),
	.obar());
// synopsys translate_off
defparam \predictedPCF[28]~output .bus_hold = "false";
defparam \predictedPCF[28]~output .open_drain_output = "false";
defparam \predictedPCF[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y38_N39
cyclonev_io_obuf \predictedPCF[29]~output (
	.i(\predictedPCF[29]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(predictedPCF[29]),
	.obar());
// synopsys translate_off
defparam \predictedPCF[29]~output .bus_hold = "false";
defparam \predictedPCF[29]~output .open_drain_output = "false";
defparam \predictedPCF[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X73_Y0_N76
cyclonev_io_obuf \predictedPCF[30]~output (
	.i(\predictedPCF[30]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(predictedPCF[30]),
	.obar());
// synopsys translate_off
defparam \predictedPCF[30]~output .bus_hold = "false";
defparam \predictedPCF[30]~output .open_drain_output = "false";
defparam \predictedPCF[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \predictedPCF[31]~output (
	.i(\predictedPCF[31]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(predictedPCF[31]),
	.obar());
// synopsys translate_off
defparam \predictedPCF[31]~output .bus_hold = "false";
defparam \predictedPCF[31]~output .open_drain_output = "false";
defparam \predictedPCF[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y46_N56
cyclonev_io_obuf \instr[0]~output (
	.i(\instr[0]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[0]),
	.obar());
// synopsys translate_off
defparam \instr[0]~output .bus_hold = "false";
defparam \instr[0]~output .open_drain_output = "false";
defparam \instr[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y46_N22
cyclonev_io_obuf \instr[1]~output (
	.i(\instr[1]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[1]),
	.obar());
// synopsys translate_off
defparam \instr[1]~output .bus_hold = "false";
defparam \instr[1]~output .open_drain_output = "false";
defparam \instr[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y48_N5
cyclonev_io_obuf \instr[2]~output (
	.i(\instr[2]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[2]),
	.obar());
// synopsys translate_off
defparam \instr[2]~output .bus_hold = "false";
defparam \instr[2]~output .open_drain_output = "false";
defparam \instr[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y115_N2
cyclonev_io_obuf \instr[3]~output (
	.i(\instr[3]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[3]),
	.obar());
// synopsys translate_off
defparam \instr[3]~output .bus_hold = "false";
defparam \instr[3]~output .open_drain_output = "false";
defparam \instr[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y46_N5
cyclonev_io_obuf \instr[4]~output (
	.i(\instr[4]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[4]),
	.obar());
// synopsys translate_off
defparam \instr[4]~output .bus_hold = "false";
defparam \instr[4]~output .open_drain_output = "false";
defparam \instr[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y45_N39
cyclonev_io_obuf \instr[5]~output (
	.i(\instr[5]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[5]),
	.obar());
// synopsys translate_off
defparam \instr[5]~output .bus_hold = "false";
defparam \instr[5]~output .open_drain_output = "false";
defparam \instr[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y41_N39
cyclonev_io_obuf \instr[6]~output (
	.i(\instr[6]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[6]),
	.obar());
// synopsys translate_off
defparam \instr[6]~output .bus_hold = "false";
defparam \instr[6]~output .open_drain_output = "false";
defparam \instr[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y41_N5
cyclonev_io_obuf \instr[7]~output (
	.i(\instr[7]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[7]),
	.obar());
// synopsys translate_off
defparam \instr[7]~output .bus_hold = "false";
defparam \instr[7]~output .open_drain_output = "false";
defparam \instr[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y16_N39
cyclonev_io_obuf \instr[8]~output (
	.i(\instr[8]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[8]),
	.obar());
// synopsys translate_off
defparam \instr[8]~output .bus_hold = "false";
defparam \instr[8]~output .open_drain_output = "false";
defparam \instr[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y13_N62
cyclonev_io_obuf \instr[9]~output (
	.i(\instr[9]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[9]),
	.obar());
// synopsys translate_off
defparam \instr[9]~output .bus_hold = "false";
defparam \instr[9]~output .open_drain_output = "false";
defparam \instr[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y16_N56
cyclonev_io_obuf \instr[10]~output (
	.i(\instr[10]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[10]),
	.obar());
// synopsys translate_off
defparam \instr[10]~output .bus_hold = "false";
defparam \instr[10]~output .open_drain_output = "false";
defparam \instr[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y48_N22
cyclonev_io_obuf \instr[11]~output (
	.i(\instr[11]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[11]),
	.obar());
// synopsys translate_off
defparam \instr[11]~output .bus_hold = "false";
defparam \instr[11]~output .open_drain_output = "false";
defparam \instr[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y36_N79
cyclonev_io_obuf \instr[12]~output (
	.i(\instr[12]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[12]),
	.obar());
// synopsys translate_off
defparam \instr[12]~output .bus_hold = "false";
defparam \instr[12]~output .open_drain_output = "false";
defparam \instr[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y17_N22
cyclonev_io_obuf \instr[13]~output (
	.i(\instr[13]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[13]),
	.obar());
// synopsys translate_off
defparam \instr[13]~output .bus_hold = "false";
defparam \instr[13]~output .open_drain_output = "false";
defparam \instr[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y43_N45
cyclonev_io_obuf \instr[14]~output (
	.i(\instr[14]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[14]),
	.obar());
// synopsys translate_off
defparam \instr[14]~output .bus_hold = "false";
defparam \instr[14]~output .open_drain_output = "false";
defparam \instr[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y53_N39
cyclonev_io_obuf \instr[15]~output (
	.i(\instr[15]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[15]),
	.obar());
// synopsys translate_off
defparam \instr[15]~output .bus_hold = "false";
defparam \instr[15]~output .open_drain_output = "false";
defparam \instr[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y115_N53
cyclonev_io_obuf \instr[16]~output (
	.i(\instr[16]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[16]),
	.obar());
// synopsys translate_off
defparam \instr[16]~output .bus_hold = "false";
defparam \instr[16]~output .open_drain_output = "false";
defparam \instr[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y17_N5
cyclonev_io_obuf \instr[17]~output (
	.i(\instr[17]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[17]),
	.obar());
// synopsys translate_off
defparam \instr[17]~output .bus_hold = "false";
defparam \instr[17]~output .open_drain_output = "false";
defparam \instr[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y14_N39
cyclonev_io_obuf \instr[18]~output (
	.i(\instr[18]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[18]),
	.obar());
// synopsys translate_off
defparam \instr[18]~output .bus_hold = "false";
defparam \instr[18]~output .open_drain_output = "false";
defparam \instr[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y51_N79
cyclonev_io_obuf \instr[19]~output (
	.i(\instr[19]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[19]),
	.obar());
// synopsys translate_off
defparam \instr[19]~output .bus_hold = "false";
defparam \instr[19]~output .open_drain_output = "false";
defparam \instr[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y45_N5
cyclonev_io_obuf \instr[20]~output (
	.i(\instr[20]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[20]),
	.obar());
// synopsys translate_off
defparam \instr[20]~output .bus_hold = "false";
defparam \instr[20]~output .open_drain_output = "false";
defparam \instr[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y39_N22
cyclonev_io_obuf \instr[21]~output (
	.i(\instr[21]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[21]),
	.obar());
// synopsys translate_off
defparam \instr[21]~output .bus_hold = "false";
defparam \instr[21]~output .open_drain_output = "false";
defparam \instr[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y55_N22
cyclonev_io_obuf \instr[22]~output (
	.i(\instr[22]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[22]),
	.obar());
// synopsys translate_off
defparam \instr[22]~output .bus_hold = "false";
defparam \instr[22]~output .open_drain_output = "false";
defparam \instr[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y45_N56
cyclonev_io_obuf \instr[23]~output (
	.i(\instr[23]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[23]),
	.obar());
// synopsys translate_off
defparam \instr[23]~output .bus_hold = "false";
defparam \instr[23]~output .open_drain_output = "false";
defparam \instr[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y41_N56
cyclonev_io_obuf \instr[24]~output (
	.i(\instr[24]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[24]),
	.obar());
// synopsys translate_off
defparam \instr[24]~output .bus_hold = "false";
defparam \instr[24]~output .open_drain_output = "false";
defparam \instr[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y14_N56
cyclonev_io_obuf \instr[25]~output (
	.i(\instr[25]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[25]),
	.obar());
// synopsys translate_off
defparam \instr[25]~output .bus_hold = "false";
defparam \instr[25]~output .open_drain_output = "false";
defparam \instr[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y51_N96
cyclonev_io_obuf \instr[26]~output (
	.i(\instr[26]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[26]),
	.obar());
// synopsys translate_off
defparam \instr[26]~output .bus_hold = "false";
defparam \instr[26]~output .open_drain_output = "false";
defparam \instr[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y115_N76
cyclonev_io_obuf \instr[27]~output (
	.i(\instr[27]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[27]),
	.obar());
// synopsys translate_off
defparam \instr[27]~output .bus_hold = "false";
defparam \instr[27]~output .open_drain_output = "false";
defparam \instr[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \instr[28]~output (
	.i(\instr[28]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[28]),
	.obar());
// synopsys translate_off
defparam \instr[28]~output .bus_hold = "false";
defparam \instr[28]~output .open_drain_output = "false";
defparam \instr[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y45_N22
cyclonev_io_obuf \instr[29]~output (
	.i(\instr[29]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[29]),
	.obar());
// synopsys translate_off
defparam \instr[29]~output .bus_hold = "false";
defparam \instr[29]~output .open_drain_output = "false";
defparam \instr[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y13_N45
cyclonev_io_obuf \instr[30]~output (
	.i(\instr[30]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[30]),
	.obar());
// synopsys translate_off
defparam \instr[30]~output .bus_hold = "false";
defparam \instr[30]~output .open_drain_output = "false";
defparam \instr[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y115_N36
cyclonev_io_obuf \instr[31]~output (
	.i(\instr[31]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[31]),
	.obar());
// synopsys translate_off
defparam \instr[31]~output .bus_hold = "false";
defparam \instr[31]~output .open_drain_output = "false";
defparam \instr[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N2
cyclonev_io_obuf \GHRIndex[0]~output (
	.i(\GHRIndex[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GHRIndex[0]),
	.obar());
// synopsys translate_off
defparam \GHRIndex[0]~output .bus_hold = "false";
defparam \GHRIndex[0]~output .open_drain_output = "false";
defparam \GHRIndex[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y115_N36
cyclonev_io_obuf \GHRIndex[1]~output (
	.i(\GHRIndex[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GHRIndex[1]),
	.obar());
// synopsys translate_off
defparam \GHRIndex[1]~output .bus_hold = "false";
defparam \GHRIndex[1]~output .open_drain_output = "false";
defparam \GHRIndex[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N36
cyclonev_io_obuf \GHRIndex[2]~output (
	.i(\GHRIndex[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GHRIndex[2]),
	.obar());
// synopsys translate_off
defparam \GHRIndex[2]~output .bus_hold = "false";
defparam \GHRIndex[2]~output .open_drain_output = "false";
defparam \GHRIndex[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \GHRIndex[3]~output (
	.i(\GHRIndex[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GHRIndex[3]),
	.obar());
// synopsys translate_off
defparam \GHRIndex[3]~output .bus_hold = "false";
defparam \GHRIndex[3]~output .open_drain_output = "false";
defparam \GHRIndex[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N76
cyclonev_io_obuf \GHRIndex[4]~output (
	.i(\GHRIndex[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GHRIndex[4]),
	.obar());
// synopsys translate_off
defparam \GHRIndex[4]~output .bus_hold = "false";
defparam \GHRIndex[4]~output .open_drain_output = "false";
defparam \GHRIndex[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y17_N56
cyclonev_io_obuf \GHRIndex[5]~output (
	.i(\GHRIndex[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GHRIndex[5]),
	.obar());
// synopsys translate_off
defparam \GHRIndex[5]~output .bus_hold = "false";
defparam \GHRIndex[5]~output .open_drain_output = "false";
defparam \GHRIndex[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \GHRIndex[6]~output (
	.i(\GHRIndex[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GHRIndex[6]),
	.obar());
// synopsys translate_off
defparam \GHRIndex[6]~output .bus_hold = "false";
defparam \GHRIndex[6]~output .open_drain_output = "false";
defparam \GHRIndex[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \GHRIndex[7]~output (
	.i(\GHRIndex[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GHRIndex[7]),
	.obar());
// synopsys translate_off
defparam \GHRIndex[7]~output .bus_hold = "false";
defparam \GHRIndex[7]~output .open_drain_output = "false";
defparam \GHRIndex[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N93
cyclonev_io_obuf \PHTState[0]~output (
	.i(\PHTState[0]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PHTState[0]),
	.obar());
// synopsys translate_off
defparam \PHTState[0]~output .bus_hold = "false";
defparam \PHTState[0]~output .open_drain_output = "false";
defparam \PHTState[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \PHTState[1]~output (
	.i(\PHTState[1]~reg0 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PHTState[1]),
	.obar());
// synopsys translate_off
defparam \PHTState[1]~output .bus_hold = "false";
defparam \PHTState[1]~output .open_drain_output = "false";
defparam \PHTState[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X54_Y5_N3
cyclonev_io_obuf \instrPC[0]~output (
	.i(\instrPC[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrPC[0]),
	.obar());
// synopsys translate_off
defparam \instrPC[0]~output .bus_hold = "false";
defparam \instrPC[0]~output .open_drain_output = "false";
defparam \instrPC[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X54_Y5_N6
cyclonev_io_obuf \instrPC[1]~output (
	.i(\instrPC[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrPC[1]),
	.obar());
// synopsys translate_off
defparam \instrPC[1]~output .bus_hold = "false";
defparam \instrPC[1]~output .open_drain_output = "false";
defparam \instrPC[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X55_Y6_N0
cyclonev_io_obuf \instrPC[2]~output (
	.i(\instrPC[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrPC[2]),
	.obar());
// synopsys translate_off
defparam \instrPC[2]~output .bus_hold = "false";
defparam \instrPC[2]~output .open_drain_output = "false";
defparam \instrPC[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X55_Y6_N9
cyclonev_io_obuf \instrPC[3]~output (
	.i(\instrPC[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrPC[3]),
	.obar());
// synopsys translate_off
defparam \instrPC[3]~output .bus_hold = "false";
defparam \instrPC[3]~output .open_drain_output = "false";
defparam \instrPC[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X55_Y6_N12
cyclonev_io_obuf \instrPC[4]~output (
	.i(\instrPC[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrPC[4]),
	.obar());
// synopsys translate_off
defparam \instrPC[4]~output .bus_hold = "false";
defparam \instrPC[4]~output .open_drain_output = "false";
defparam \instrPC[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X58_Y5_N3
cyclonev_io_obuf \instrPC[5]~output (
	.i(\instrPC[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrPC[5]),
	.obar());
// synopsys translate_off
defparam \instrPC[5]~output .bus_hold = "false";
defparam \instrPC[5]~output .open_drain_output = "false";
defparam \instrPC[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X58_Y5_N9
cyclonev_io_obuf \instrPC[6]~output (
	.i(\instrPC[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrPC[6]),
	.obar());
// synopsys translate_off
defparam \instrPC[6]~output .bus_hold = "false";
defparam \instrPC[6]~output .open_drain_output = "false";
defparam \instrPC[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X55_Y6_N21
cyclonev_io_obuf \instrPC[7]~output (
	.i(\instrPC[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrPC[7]),
	.obar());
// synopsys translate_off
defparam \instrPC[7]~output .bus_hold = "false";
defparam \instrPC[7]~output .open_drain_output = "false";
defparam \instrPC[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N0
cyclonev_io_obuf \instrPC[8]~output (
	.i(\instrPC[8]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrPC[8]),
	.obar());
// synopsys translate_off
defparam \instrPC[8]~output .bus_hold = "false";
defparam \instrPC[8]~output .open_drain_output = "false";
defparam \instrPC[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N9
cyclonev_io_obuf \instrPC[9]~output (
	.i(\instrPC[9]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrPC[9]),
	.obar());
// synopsys translate_off
defparam \instrPC[9]~output .bus_hold = "false";
defparam \instrPC[9]~output .open_drain_output = "false";
defparam \instrPC[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N12
cyclonev_io_obuf \instrPC[10]~output (
	.i(\instrPC[10]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrPC[10]),
	.obar());
// synopsys translate_off
defparam \instrPC[10]~output .bus_hold = "false";
defparam \instrPC[10]~output .open_drain_output = "false";
defparam \instrPC[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N3
cyclonev_io_obuf \instrPC[11]~output (
	.i(\instrPC[11]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrPC[11]),
	.obar());
// synopsys translate_off
defparam \instrPC[11]~output .bus_hold = "false";
defparam \instrPC[11]~output .open_drain_output = "false";
defparam \instrPC[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N18
cyclonev_io_obuf \instrPC[12]~output (
	.i(\instrPC[12]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrPC[12]),
	.obar());
// synopsys translate_off
defparam \instrPC[12]~output .bus_hold = "false";
defparam \instrPC[12]~output .open_drain_output = "false";
defparam \instrPC[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N27
cyclonev_io_obuf \instrPC[13]~output (
	.i(\instrPC[13]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrPC[13]),
	.obar());
// synopsys translate_off
defparam \instrPC[13]~output .bus_hold = "false";
defparam \instrPC[13]~output .open_drain_output = "false";
defparam \instrPC[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N0
cyclonev_io_obuf \instrPC[14]~output (
	.i(\instrPC[14]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrPC[14]),
	.obar());
// synopsys translate_off
defparam \instrPC[14]~output .bus_hold = "false";
defparam \instrPC[14]~output .open_drain_output = "false";
defparam \instrPC[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N33
cyclonev_io_obuf \instrPC[15]~output (
	.i(\instrPC[15]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrPC[15]),
	.obar());
// synopsys translate_off
defparam \instrPC[15]~output .bus_hold = "false";
defparam \instrPC[15]~output .open_drain_output = "false";
defparam \instrPC[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N36
cyclonev_io_obuf \instrPC[16]~output (
	.i(\instrPC[16]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrPC[16]),
	.obar());
// synopsys translate_off
defparam \instrPC[16]~output .bus_hold = "false";
defparam \instrPC[16]~output .open_drain_output = "false";
defparam \instrPC[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N45
cyclonev_io_obuf \instrPC[17]~output (
	.i(\instrPC[17]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrPC[17]),
	.obar());
// synopsys translate_off
defparam \instrPC[17]~output .bus_hold = "false";
defparam \instrPC[17]~output .open_drain_output = "false";
defparam \instrPC[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N48
cyclonev_io_obuf \instrPC[18]~output (
	.i(\instrPC[18]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrPC[18]),
	.obar());
// synopsys translate_off
defparam \instrPC[18]~output .bus_hold = "false";
defparam \instrPC[18]~output .open_drain_output = "false";
defparam \instrPC[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N57
cyclonev_io_obuf \instrPC[19]~output (
	.i(\instrPC[19]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrPC[19]),
	.obar());
// synopsys translate_off
defparam \instrPC[19]~output .bus_hold = "false";
defparam \instrPC[19]~output .open_drain_output = "false";
defparam \instrPC[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N6
cyclonev_io_obuf \instrPC[20]~output (
	.i(\instrPC[20]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrPC[20]),
	.obar());
// synopsys translate_off
defparam \instrPC[20]~output .bus_hold = "false";
defparam \instrPC[20]~output .open_drain_output = "false";
defparam \instrPC[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N15
cyclonev_io_obuf \instrPC[21]~output (
	.i(\instrPC[21]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrPC[21]),
	.obar());
// synopsys translate_off
defparam \instrPC[21]~output .bus_hold = "false";
defparam \instrPC[21]~output .open_drain_output = "false";
defparam \instrPC[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N18
cyclonev_io_obuf \instrPC[22]~output (
	.i(\instrPC[22]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrPC[22]),
	.obar());
// synopsys translate_off
defparam \instrPC[22]~output .bus_hold = "false";
defparam \instrPC[22]~output .open_drain_output = "false";
defparam \instrPC[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N24
cyclonev_io_obuf \instrPC[23]~output (
	.i(\instrPC[23]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrPC[23]),
	.obar());
// synopsys translate_off
defparam \instrPC[23]~output .bus_hold = "false";
defparam \instrPC[23]~output .open_drain_output = "false";
defparam \instrPC[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N3
cyclonev_io_obuf \instrPC[24]~output (
	.i(\instrPC[24]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrPC[24]),
	.obar());
// synopsys translate_off
defparam \instrPC[24]~output .bus_hold = "false";
defparam \instrPC[24]~output .open_drain_output = "false";
defparam \instrPC[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N33
cyclonev_io_obuf \instrPC[25]~output (
	.i(\instrPC[25]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrPC[25]),
	.obar());
// synopsys translate_off
defparam \instrPC[25]~output .bus_hold = "false";
defparam \instrPC[25]~output .open_drain_output = "false";
defparam \instrPC[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N36
cyclonev_io_obuf \instrPC[26]~output (
	.i(\instrPC[26]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrPC[26]),
	.obar());
// synopsys translate_off
defparam \instrPC[26]~output .bus_hold = "false";
defparam \instrPC[26]~output .open_drain_output = "false";
defparam \instrPC[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N45
cyclonev_io_obuf \instrPC[27]~output (
	.i(\instrPC[27]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrPC[27]),
	.obar());
// synopsys translate_off
defparam \instrPC[27]~output .bus_hold = "false";
defparam \instrPC[27]~output .open_drain_output = "false";
defparam \instrPC[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N39
cyclonev_io_obuf \instrPC[28]~output (
	.i(\instrPC[28]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrPC[28]),
	.obar());
// synopsys translate_off
defparam \instrPC[28]~output .bus_hold = "false";
defparam \instrPC[28]~output .open_drain_output = "false";
defparam \instrPC[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X55_Y1_N3
cyclonev_io_obuf \instrPC[29]~output (
	.i(\instrPC[29]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrPC[29]),
	.obar());
// synopsys translate_off
defparam \instrPC[29]~output .bus_hold = "false";
defparam \instrPC[29]~output .open_drain_output = "false";
defparam \instrPC[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N48
cyclonev_io_obuf \instrPC[30]~output (
	.i(\instrPC[30]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrPC[30]),
	.obar());
// synopsys translate_off
defparam \instrPC[30]~output .bus_hold = "false";
defparam \instrPC[30]~output .open_drain_output = "false";
defparam \instrPC[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N54
cyclonev_io_obuf \instrPC[31]~output (
	.i(\instrPC[31]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrPC[31]),
	.obar());
// synopsys translate_off
defparam \instrPC[31]~output .bus_hold = "false";
defparam \instrPC[31]~output .open_drain_output = "false";
defparam \instrPC[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N58
cyclonev_io_ibuf \writeBTB~input (
	.i(writeBTB),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writeBTB~input_o ));
// synopsys translate_off
defparam \writeBTB~input .bus_hold = "false";
defparam \writeBTB~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y51_N61
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X121_Y38_N21
cyclonev_io_ibuf \target[0]~input (
	.i(target[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\target[0]~input_o ));
// synopsys translate_off
defparam \target[0]~input .bus_hold = "false";
defparam \target[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N52
cyclonev_io_ibuf \oldPC[0]~input (
	.i(oldPC[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\oldPC[0]~input_o ));
// synopsys translate_off
defparam \oldPC[0]~input .bus_hold = "false";
defparam \oldPC[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N18
cyclonev_io_ibuf \oldPC[1]~input (
	.i(oldPC[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\oldPC[1]~input_o ));
// synopsys translate_off
defparam \oldPC[1]~input .bus_hold = "false";
defparam \oldPC[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N35
cyclonev_io_ibuf \oldPC[2]~input (
	.i(oldPC[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\oldPC[2]~input_o ));
// synopsys translate_off
defparam \oldPC[2]~input .bus_hold = "false";
defparam \oldPC[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N18
cyclonev_io_ibuf \oldPC[3]~input (
	.i(oldPC[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\oldPC[3]~input_o ));
// synopsys translate_off
defparam \oldPC[3]~input .bus_hold = "false";
defparam \oldPC[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \mispredict~input (
	.i(mispredict),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mispredict~input_o ));
// synopsys translate_off
defparam \mispredict~input .bus_hold = "false";
defparam \mispredict~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \misdirect~input (
	.i(misdirect),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\misdirect~input_o ));
// synopsys translate_off
defparam \misdirect~input .bus_hold = "false";
defparam \misdirect~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N18
cyclonev_io_ibuf \isJAL~input (
	.i(isJAL),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\isJAL~input_o ));
// synopsys translate_off
defparam \isJAL~input .bus_hold = "false";
defparam \isJAL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N75
cyclonev_io_ibuf \validAddress[0]~input (
	.i(validAddress[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\validAddress[0]~input_o ));
// synopsys translate_off
defparam \validAddress[0]~input .bus_hold = "false";
defparam \validAddress[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X54_Y4_N0
cyclonev_lcell_comb \pcSelect|Add0~1 (
// Equation(s):
// \pcSelect|Add0~1_sumout  = SUM(( \pcSelect|nextPC [0] ) + ( VCC ) + ( !VCC ))
// \pcSelect|Add0~2  = CARRY(( \pcSelect|nextPC [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pcSelect|nextPC [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pcSelect|Add0~1_sumout ),
	.cout(\pcSelect|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \pcSelect|Add0~1 .extended_lut = "off";
defparam \pcSelect|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \pcSelect|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N12
cyclonev_lcell_comb \pcSelect|intermediatePC[0]~0 (
// Equation(s):
// \pcSelect|intermediatePC[0]~0_combout  = ( \validAddress[0]~input_o  & ( \pcSelect|Add0~1_sumout  & ( ((!\mispredict~input_o  & !\misdirect~input_o )) # (\target[0]~input_o ) ) ) ) # ( !\validAddress[0]~input_o  & ( \pcSelect|Add0~1_sumout  & ( 
// (!\mispredict~input_o  & ((!\misdirect~input_o  & (!\isJAL~input_o )) # (\misdirect~input_o  & ((\target[0]~input_o ))))) # (\mispredict~input_o  & (((\target[0]~input_o )))) ) ) ) # ( \validAddress[0]~input_o  & ( !\pcSelect|Add0~1_sumout  & ( 
// (!\mispredict~input_o  & ((!\misdirect~input_o  & (\isJAL~input_o )) # (\misdirect~input_o  & ((\target[0]~input_o ))))) # (\mispredict~input_o  & (((\target[0]~input_o )))) ) ) ) # ( !\validAddress[0]~input_o  & ( !\pcSelect|Add0~1_sumout  & ( 
// (\target[0]~input_o  & ((\misdirect~input_o ) # (\mispredict~input_o ))) ) ) )

	.dataa(!\mispredict~input_o ),
	.datab(!\misdirect~input_o ),
	.datac(!\isJAL~input_o ),
	.datad(!\target[0]~input_o ),
	.datae(!\validAddress[0]~input_o ),
	.dataf(!\pcSelect|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcSelect|intermediatePC[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcSelect|intermediatePC[0]~0 .extended_lut = "off";
defparam \pcSelect|intermediatePC[0]~0 .lut_mask = 64'h0077087F80F788FF;
defparam \pcSelect|intermediatePC[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \freeze~input (
	.i(freeze),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\freeze~input_o ));
// synopsys translate_off
defparam \freeze~input .bus_hold = "false";
defparam \freeze~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y4_N38
dffeas \pcSelect|nextPC[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcSelect|intermediatePC[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcSelect|nextPC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pcSelect|nextPC[0] .is_wysiwyg = "true";
defparam \pcSelect|nextPC[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \target[1]~input (
	.i(target[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\target[1]~input_o ));
// synopsys translate_off
defparam \target[1]~input .bus_hold = "false";
defparam \target[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N58
cyclonev_io_ibuf \validAddress[1]~input (
	.i(validAddress[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\validAddress[1]~input_o ));
// synopsys translate_off
defparam \validAddress[1]~input .bus_hold = "false";
defparam \validAddress[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X54_Y4_N3
cyclonev_lcell_comb \pcSelect|Add0~5 (
// Equation(s):
// \pcSelect|Add0~5_sumout  = SUM(( \pcSelect|nextPC [1] ) + ( GND ) + ( \pcSelect|Add0~2  ))
// \pcSelect|Add0~6  = CARRY(( \pcSelect|nextPC [1] ) + ( GND ) + ( \pcSelect|Add0~2  ))

	.dataa(!\pcSelect|nextPC [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcSelect|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcSelect|Add0~5_sumout ),
	.cout(\pcSelect|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \pcSelect|Add0~5 .extended_lut = "off";
defparam \pcSelect|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \pcSelect|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N24
cyclonev_lcell_comb \pcSelect|intermediatePC[1]~1 (
// Equation(s):
// \pcSelect|intermediatePC[1]~1_combout  = ( \isJAL~input_o  & ( \pcSelect|Add0~5_sumout  & ( (!\mispredict~input_o  & ((!\misdirect~input_o  & ((\validAddress[1]~input_o ))) # (\misdirect~input_o  & (\target[1]~input_o )))) # (\mispredict~input_o  & 
// (\target[1]~input_o )) ) ) ) # ( !\isJAL~input_o  & ( \pcSelect|Add0~5_sumout  & ( ((!\mispredict~input_o  & !\misdirect~input_o )) # (\target[1]~input_o ) ) ) ) # ( \isJAL~input_o  & ( !\pcSelect|Add0~5_sumout  & ( (!\mispredict~input_o  & 
// ((!\misdirect~input_o  & ((\validAddress[1]~input_o ))) # (\misdirect~input_o  & (\target[1]~input_o )))) # (\mispredict~input_o  & (\target[1]~input_o )) ) ) ) # ( !\isJAL~input_o  & ( !\pcSelect|Add0~5_sumout  & ( (\target[1]~input_o  & 
// ((\misdirect~input_o ) # (\mispredict~input_o ))) ) ) )

	.dataa(!\mispredict~input_o ),
	.datab(!\target[1]~input_o ),
	.datac(!\validAddress[1]~input_o ),
	.datad(!\misdirect~input_o ),
	.datae(!\isJAL~input_o ),
	.dataf(!\pcSelect|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcSelect|intermediatePC[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcSelect|intermediatePC[1]~1 .extended_lut = "off";
defparam \pcSelect|intermediatePC[1]~1 .lut_mask = 64'h11331B33BB331B33;
defparam \pcSelect|intermediatePC[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y4_N50
dffeas \pcSelect|nextPC[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcSelect|intermediatePC[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcSelect|nextPC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pcSelect|nextPC[1] .is_wysiwyg = "true";
defparam \pcSelect|nextPC[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N35
cyclonev_io_ibuf \target[2]~input (
	.i(target[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\target[2]~input_o ));
// synopsys translate_off
defparam \target[2]~input .bus_hold = "false";
defparam \target[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N41
cyclonev_io_ibuf \validAddress[2]~input (
	.i(validAddress[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\validAddress[2]~input_o ));
// synopsys translate_off
defparam \validAddress[2]~input .bus_hold = "false";
defparam \validAddress[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X54_Y4_N6
cyclonev_lcell_comb \pcSelect|Add0~9 (
// Equation(s):
// \pcSelect|Add0~9_sumout  = SUM(( \pcSelect|nextPC [2] ) + ( GND ) + ( \pcSelect|Add0~6  ))
// \pcSelect|Add0~10  = CARRY(( \pcSelect|nextPC [2] ) + ( GND ) + ( \pcSelect|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcSelect|nextPC [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcSelect|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcSelect|Add0~9_sumout ),
	.cout(\pcSelect|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \pcSelect|Add0~9 .extended_lut = "off";
defparam \pcSelect|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pcSelect|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N39
cyclonev_lcell_comb \pcSelect|intermediatePC[2]~2 (
// Equation(s):
// \pcSelect|intermediatePC[2]~2_combout  = ( \isJAL~input_o  & ( \pcSelect|Add0~9_sumout  & ( (!\mispredict~input_o  & ((!\misdirect~input_o  & ((\validAddress[2]~input_o ))) # (\misdirect~input_o  & (\target[2]~input_o )))) # (\mispredict~input_o  & 
// (\target[2]~input_o )) ) ) ) # ( !\isJAL~input_o  & ( \pcSelect|Add0~9_sumout  & ( ((!\mispredict~input_o  & !\misdirect~input_o )) # (\target[2]~input_o ) ) ) ) # ( \isJAL~input_o  & ( !\pcSelect|Add0~9_sumout  & ( (!\mispredict~input_o  & 
// ((!\misdirect~input_o  & ((\validAddress[2]~input_o ))) # (\misdirect~input_o  & (\target[2]~input_o )))) # (\mispredict~input_o  & (\target[2]~input_o )) ) ) ) # ( !\isJAL~input_o  & ( !\pcSelect|Add0~9_sumout  & ( (\target[2]~input_o  & 
// ((\misdirect~input_o ) # (\mispredict~input_o ))) ) ) )

	.dataa(!\mispredict~input_o ),
	.datab(!\target[2]~input_o ),
	.datac(!\misdirect~input_o ),
	.datad(!\validAddress[2]~input_o ),
	.datae(!\isJAL~input_o ),
	.dataf(!\pcSelect|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcSelect|intermediatePC[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcSelect|intermediatePC[2]~2 .extended_lut = "off";
defparam \pcSelect|intermediatePC[2]~2 .lut_mask = 64'h131313B3B3B313B3;
defparam \pcSelect|intermediatePC[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y4_N35
dffeas \pcSelect|nextPC[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcSelect|intermediatePC[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcSelect|nextPC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pcSelect|nextPC[2] .is_wysiwyg = "true";
defparam \pcSelect|nextPC[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N41
cyclonev_io_ibuf \validAddress[3]~input (
	.i(validAddress[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\validAddress[3]~input_o ));
// synopsys translate_off
defparam \validAddress[3]~input .bus_hold = "false";
defparam \validAddress[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y14_N4
cyclonev_io_ibuf \target[3]~input (
	.i(target[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\target[3]~input_o ));
// synopsys translate_off
defparam \target[3]~input .bus_hold = "false";
defparam \target[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X54_Y4_N9
cyclonev_lcell_comb \pcSelect|Add0~13 (
// Equation(s):
// \pcSelect|Add0~13_sumout  = SUM(( \pcSelect|nextPC [3] ) + ( GND ) + ( \pcSelect|Add0~10  ))
// \pcSelect|Add0~14  = CARRY(( \pcSelect|nextPC [3] ) + ( GND ) + ( \pcSelect|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcSelect|nextPC [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcSelect|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcSelect|Add0~13_sumout ),
	.cout(\pcSelect|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \pcSelect|Add0~13 .extended_lut = "off";
defparam \pcSelect|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pcSelect|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X53_Y4_N45
cyclonev_lcell_comb \pcSelect|intermediatePC[3]~3 (
// Equation(s):
// \pcSelect|intermediatePC[3]~3_combout  = ( \target[3]~input_o  & ( \pcSelect|Add0~13_sumout  & ( (((!\isJAL~input_o ) # (\misdirect~input_o )) # (\validAddress[3]~input_o )) # (\mispredict~input_o ) ) ) ) # ( !\target[3]~input_o  & ( 
// \pcSelect|Add0~13_sumout  & ( (!\mispredict~input_o  & (!\misdirect~input_o  & ((!\isJAL~input_o ) # (\validAddress[3]~input_o )))) ) ) ) # ( \target[3]~input_o  & ( !\pcSelect|Add0~13_sumout  & ( (((\validAddress[3]~input_o  & \isJAL~input_o )) # 
// (\misdirect~input_o )) # (\mispredict~input_o ) ) ) ) # ( !\target[3]~input_o  & ( !\pcSelect|Add0~13_sumout  & ( (!\mispredict~input_o  & (\validAddress[3]~input_o  & (\isJAL~input_o  & !\misdirect~input_o ))) ) ) )

	.dataa(!\mispredict~input_o ),
	.datab(!\validAddress[3]~input_o ),
	.datac(!\isJAL~input_o ),
	.datad(!\misdirect~input_o ),
	.datae(!\target[3]~input_o ),
	.dataf(!\pcSelect|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcSelect|intermediatePC[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcSelect|intermediatePC[3]~3 .extended_lut = "off";
defparam \pcSelect|intermediatePC[3]~3 .lut_mask = 64'h020057FFA200F7FF;
defparam \pcSelect|intermediatePC[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y4_N32
dffeas \pcSelect|nextPC[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcSelect|intermediatePC[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcSelect|nextPC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pcSelect|nextPC[3] .is_wysiwyg = "true";
defparam \pcSelect|nextPC[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X121_Y48_N55
cyclonev_io_ibuf \target[4]~input (
	.i(target[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\target[4]~input_o ));
// synopsys translate_off
defparam \target[4]~input .bus_hold = "false";
defparam \target[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y48_N38
cyclonev_io_ibuf \target[5]~input (
	.i(target[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\target[5]~input_o ));
// synopsys translate_off
defparam \target[5]~input .bus_hold = "false";
defparam \target[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N1
cyclonev_io_ibuf \target[6]~input (
	.i(target[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\target[6]~input_o ));
// synopsys translate_off
defparam \target[6]~input .bus_hold = "false";
defparam \target[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N35
cyclonev_io_ibuf \target[7]~input (
	.i(target[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\target[7]~input_o ));
// synopsys translate_off
defparam \target[7]~input .bus_hold = "false";
defparam \target[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y16_N21
cyclonev_io_ibuf \target[8]~input (
	.i(target[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\target[8]~input_o ));
// synopsys translate_off
defparam \target[8]~input .bus_hold = "false";
defparam \target[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N18
cyclonev_io_ibuf \target[9]~input (
	.i(target[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\target[9]~input_o ));
// synopsys translate_off
defparam \target[9]~input .bus_hold = "false";
defparam \target[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N35
cyclonev_io_ibuf \target[10]~input (
	.i(target[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\target[10]~input_o ));
// synopsys translate_off
defparam \target[10]~input .bus_hold = "false";
defparam \target[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N58
cyclonev_io_ibuf \target[11]~input (
	.i(target[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\target[11]~input_o ));
// synopsys translate_off
defparam \target[11]~input .bus_hold = "false";
defparam \target[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N52
cyclonev_io_ibuf \target[12]~input (
	.i(target[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\target[12]~input_o ));
// synopsys translate_off
defparam \target[12]~input .bus_hold = "false";
defparam \target[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N75
cyclonev_io_ibuf \target[13]~input (
	.i(target[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\target[13]~input_o ));
// synopsys translate_off
defparam \target[13]~input .bus_hold = "false";
defparam \target[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N1
cyclonev_io_ibuf \target[14]~input (
	.i(target[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\target[14]~input_o ));
// synopsys translate_off
defparam \target[14]~input .bus_hold = "false";
defparam \target[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y39_N4
cyclonev_io_ibuf \target[15]~input (
	.i(target[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\target[15]~input_o ));
// synopsys translate_off
defparam \target[15]~input .bus_hold = "false";
defparam \target[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y36_N61
cyclonev_io_ibuf \target[16]~input (
	.i(target[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\target[16]~input_o ));
// synopsys translate_off
defparam \target[16]~input .bus_hold = "false";
defparam \target[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y36_N44
cyclonev_io_ibuf \target[17]~input (
	.i(target[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\target[17]~input_o ));
// synopsys translate_off
defparam \target[17]~input .bus_hold = "false";
defparam \target[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N52
cyclonev_io_ibuf \target[18]~input (
	.i(target[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\target[18]~input_o ));
// synopsys translate_off
defparam \target[18]~input .bus_hold = "false";
defparam \target[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N52
cyclonev_io_ibuf \target[19]~input (
	.i(target[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\target[19]~input_o ));
// synopsys translate_off
defparam \target[19]~input .bus_hold = "false";
defparam \target[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y39_N38
cyclonev_io_ibuf \target[20]~input (
	.i(target[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\target[20]~input_o ));
// synopsys translate_off
defparam \target[20]~input .bus_hold = "false";
defparam \target[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X71_Y0_N18
cyclonev_io_ibuf \target[21]~input (
	.i(target[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\target[21]~input_o ));
// synopsys translate_off
defparam \target[21]~input .bus_hold = "false";
defparam \target[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y14_N21
cyclonev_io_ibuf \target[22]~input (
	.i(target[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\target[22]~input_o ));
// synopsys translate_off
defparam \target[22]~input .bus_hold = "false";
defparam \target[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N18
cyclonev_io_ibuf \target[23]~input (
	.i(target[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\target[23]~input_o ));
// synopsys translate_off
defparam \target[23]~input .bus_hold = "false";
defparam \target[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N1
cyclonev_io_ibuf \target[24]~input (
	.i(target[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\target[24]~input_o ));
// synopsys translate_off
defparam \target[24]~input .bus_hold = "false";
defparam \target[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N92
cyclonev_io_ibuf \target[25]~input (
	.i(target[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\target[25]~input_o ));
// synopsys translate_off
defparam \target[25]~input .bus_hold = "false";
defparam \target[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y43_N61
cyclonev_io_ibuf \target[26]~input (
	.i(target[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\target[26]~input_o ));
// synopsys translate_off
defparam \target[26]~input .bus_hold = "false";
defparam \target[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N41
cyclonev_io_ibuf \target[27]~input (
	.i(target[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\target[27]~input_o ));
// synopsys translate_off
defparam \target[27]~input .bus_hold = "false";
defparam \target[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X71_Y0_N52
cyclonev_io_ibuf \target[28]~input (
	.i(target[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\target[28]~input_o ));
// synopsys translate_off
defparam \target[28]~input .bus_hold = "false";
defparam \target[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y13_N95
cyclonev_io_ibuf \target[29]~input (
	.i(target[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\target[29]~input_o ));
// synopsys translate_off
defparam \target[29]~input .bus_hold = "false";
defparam \target[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y13_N78
cyclonev_io_ibuf \target[30]~input (
	.i(target[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\target[30]~input_o ));
// synopsys translate_off
defparam \target[30]~input .bus_hold = "false";
defparam \target[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y36_N95
cyclonev_io_ibuf \target[31]~input (
	.i(target[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\target[31]~input_o ));
// synopsys translate_off
defparam \target[31]~input .bus_hold = "false";
defparam \target[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X72_Y2_N0
cyclonev_ram_block \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\writeBTB~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\target[31]~input_o ,\target[30]~input_o ,\target[29]~input_o ,\target[28]~input_o ,\target[27]~input_o ,\target[26]~input_o ,\target[25]~input_o ,\target[24]~input_o ,\target[23]~input_o ,\target[22]~input_o ,\target[21]~input_o ,
\target[20]~input_o ,\target[19]~input_o ,\target[18]~input_o ,\target[17]~input_o ,\target[16]~input_o ,\target[15]~input_o ,\target[14]~input_o ,\target[13]~input_o ,\target[12]~input_o ,\target[11]~input_o ,\target[10]~input_o ,\target[9]~input_o ,
\target[8]~input_o ,\target[7]~input_o ,\target[6]~input_o ,\target[5]~input_o ,\target[4]~input_o ,\target[3]~input_o ,\target[2]~input_o ,\target[1]~input_o ,\target[0]~input_o }),
	.portaaddr({\oldPC[3]~input_o ,\oldPC[2]~input_o ,\oldPC[1]~input_o ,\oldPC[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\pcSelect|nextPC [3],\pcSelect|nextPC [2],\pcSelect|nextPC [1],\pcSelect|nextPC [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "BTB:branchTargetBuffer|altsyncram:targetBuffer_rtl_0|altsyncram_03n1:auto_generated|ALTSYNCRAM";
defparam \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \branchTargetBuffer|targetBuffer_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \validAddress[4]~input (
	.i(validAddress[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\validAddress[4]~input_o ));
// synopsys translate_off
defparam \validAddress[4]~input .bus_hold = "false";
defparam \validAddress[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X54_Y4_N12
cyclonev_lcell_comb \pcSelect|Add0~17 (
// Equation(s):
// \pcSelect|Add0~17_sumout  = SUM(( \pcSelect|nextPC [4] ) + ( GND ) + ( \pcSelect|Add0~14  ))
// \pcSelect|Add0~18  = CARRY(( \pcSelect|nextPC [4] ) + ( GND ) + ( \pcSelect|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pcSelect|nextPC [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcSelect|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcSelect|Add0~17_sumout ),
	.cout(\pcSelect|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \pcSelect|Add0~17 .extended_lut = "off";
defparam \pcSelect|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \pcSelect|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X53_Y4_N12
cyclonev_lcell_comb \pcSelect|intermediatePC[4]~4 (
// Equation(s):
// \pcSelect|intermediatePC[4]~4_combout  = ( \isJAL~input_o  & ( \pcSelect|Add0~17_sumout  & ( (!\mispredict~input_o  & ((!\misdirect~input_o  & (\validAddress[4]~input_o )) # (\misdirect~input_o  & ((\target[4]~input_o ))))) # (\mispredict~input_o  & 
// (((\target[4]~input_o )))) ) ) ) # ( !\isJAL~input_o  & ( \pcSelect|Add0~17_sumout  & ( ((!\mispredict~input_o  & !\misdirect~input_o )) # (\target[4]~input_o ) ) ) ) # ( \isJAL~input_o  & ( !\pcSelect|Add0~17_sumout  & ( (!\mispredict~input_o  & 
// ((!\misdirect~input_o  & (\validAddress[4]~input_o )) # (\misdirect~input_o  & ((\target[4]~input_o ))))) # (\mispredict~input_o  & (((\target[4]~input_o )))) ) ) ) # ( !\isJAL~input_o  & ( !\pcSelect|Add0~17_sumout  & ( (\target[4]~input_o  & 
// ((\misdirect~input_o ) # (\mispredict~input_o ))) ) ) )

	.dataa(!\mispredict~input_o ),
	.datab(!\misdirect~input_o ),
	.datac(!\validAddress[4]~input_o ),
	.datad(!\target[4]~input_o ),
	.datae(!\isJAL~input_o ),
	.dataf(!\pcSelect|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcSelect|intermediatePC[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcSelect|intermediatePC[4]~4 .extended_lut = "off";
defparam \pcSelect|intermediatePC[4]~4 .lut_mask = 64'h0077087F88FF087F;
defparam \pcSelect|intermediatePC[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y4_N5
dffeas \pcSelect|nextPC[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcSelect|intermediatePC[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcSelect|nextPC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pcSelect|nextPC[4] .is_wysiwyg = "true";
defparam \pcSelect|nextPC[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N58
cyclonev_io_ibuf \validAddress[5]~input (
	.i(validAddress[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\validAddress[5]~input_o ));
// synopsys translate_off
defparam \validAddress[5]~input .bus_hold = "false";
defparam \validAddress[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X54_Y4_N15
cyclonev_lcell_comb \pcSelect|Add0~21 (
// Equation(s):
// \pcSelect|Add0~21_sumout  = SUM(( \pcSelect|nextPC [5] ) + ( GND ) + ( \pcSelect|Add0~18  ))
// \pcSelect|Add0~22  = CARRY(( \pcSelect|nextPC [5] ) + ( GND ) + ( \pcSelect|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcSelect|nextPC [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcSelect|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcSelect|Add0~21_sumout ),
	.cout(\pcSelect|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \pcSelect|Add0~21 .extended_lut = "off";
defparam \pcSelect|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pcSelect|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X53_Y4_N30
cyclonev_lcell_comb \pcSelect|intermediatePC[5]~5 (
// Equation(s):
// \pcSelect|intermediatePC[5]~5_combout  = ( \target[5]~input_o  & ( \pcSelect|Add0~21_sumout  & ( ((!\isJAL~input_o ) # ((\misdirect~input_o ) # (\validAddress[5]~input_o ))) # (\mispredict~input_o ) ) ) ) # ( !\target[5]~input_o  & ( 
// \pcSelect|Add0~21_sumout  & ( (!\mispredict~input_o  & (!\misdirect~input_o  & ((!\isJAL~input_o ) # (\validAddress[5]~input_o )))) ) ) ) # ( \target[5]~input_o  & ( !\pcSelect|Add0~21_sumout  & ( (((\isJAL~input_o  & \validAddress[5]~input_o )) # 
// (\misdirect~input_o )) # (\mispredict~input_o ) ) ) ) # ( !\target[5]~input_o  & ( !\pcSelect|Add0~21_sumout  & ( (!\mispredict~input_o  & (\isJAL~input_o  & (\validAddress[5]~input_o  & !\misdirect~input_o ))) ) ) )

	.dataa(!\mispredict~input_o ),
	.datab(!\isJAL~input_o ),
	.datac(!\validAddress[5]~input_o ),
	.datad(!\misdirect~input_o ),
	.datae(!\target[5]~input_o ),
	.dataf(!\pcSelect|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcSelect|intermediatePC[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcSelect|intermediatePC[5]~5 .extended_lut = "off";
defparam \pcSelect|intermediatePC[5]~5 .lut_mask = 64'h020057FF8A00DFFF;
defparam \pcSelect|intermediatePC[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y4_N41
dffeas \pcSelect|nextPC[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcSelect|intermediatePC[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcSelect|nextPC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pcSelect|nextPC[5] .is_wysiwyg = "true";
defparam \pcSelect|nextPC[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X44_Y0_N52
cyclonev_io_ibuf \validAddress[6]~input (
	.i(validAddress[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\validAddress[6]~input_o ));
// synopsys translate_off
defparam \validAddress[6]~input .bus_hold = "false";
defparam \validAddress[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X54_Y4_N18
cyclonev_lcell_comb \pcSelect|Add0~25 (
// Equation(s):
// \pcSelect|Add0~25_sumout  = SUM(( \pcSelect|nextPC [6] ) + ( GND ) + ( \pcSelect|Add0~22  ))
// \pcSelect|Add0~26  = CARRY(( \pcSelect|nextPC [6] ) + ( GND ) + ( \pcSelect|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pcSelect|nextPC [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcSelect|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcSelect|Add0~25_sumout ),
	.cout(\pcSelect|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \pcSelect|Add0~25 .extended_lut = "off";
defparam \pcSelect|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \pcSelect|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N6
cyclonev_lcell_comb \pcSelect|intermediatePC[6]~6 (
// Equation(s):
// \pcSelect|intermediatePC[6]~6_combout  = ( \validAddress[6]~input_o  & ( \pcSelect|Add0~25_sumout  & ( ((!\mispredict~input_o  & !\misdirect~input_o )) # (\target[6]~input_o ) ) ) ) # ( !\validAddress[6]~input_o  & ( \pcSelect|Add0~25_sumout  & ( 
// (!\mispredict~input_o  & ((!\misdirect~input_o  & ((!\isJAL~input_o ))) # (\misdirect~input_o  & (\target[6]~input_o )))) # (\mispredict~input_o  & (\target[6]~input_o )) ) ) ) # ( \validAddress[6]~input_o  & ( !\pcSelect|Add0~25_sumout  & ( 
// (!\mispredict~input_o  & ((!\misdirect~input_o  & ((\isJAL~input_o ))) # (\misdirect~input_o  & (\target[6]~input_o )))) # (\mispredict~input_o  & (\target[6]~input_o )) ) ) ) # ( !\validAddress[6]~input_o  & ( !\pcSelect|Add0~25_sumout  & ( 
// (\target[6]~input_o  & ((\misdirect~input_o ) # (\mispredict~input_o ))) ) ) )

	.dataa(!\mispredict~input_o ),
	.datab(!\target[6]~input_o ),
	.datac(!\isJAL~input_o ),
	.datad(!\misdirect~input_o ),
	.datae(!\validAddress[6]~input_o ),
	.dataf(!\pcSelect|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcSelect|intermediatePC[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcSelect|intermediatePC[6]~6 .extended_lut = "off";
defparam \pcSelect|intermediatePC[6]~6 .lut_mask = 64'h11331B33B133BB33;
defparam \pcSelect|intermediatePC[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y4_N29
dffeas \pcSelect|nextPC[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcSelect|intermediatePC[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcSelect|nextPC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pcSelect|nextPC[6] .is_wysiwyg = "true";
defparam \pcSelect|nextPC[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X54_Y4_N21
cyclonev_lcell_comb \pcSelect|Add0~29 (
// Equation(s):
// \pcSelect|Add0~29_sumout  = SUM(( \pcSelect|nextPC [7] ) + ( GND ) + ( \pcSelect|Add0~26  ))
// \pcSelect|Add0~30  = CARRY(( \pcSelect|nextPC [7] ) + ( GND ) + ( \pcSelect|Add0~26  ))

	.dataa(!\pcSelect|nextPC [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcSelect|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcSelect|Add0~29_sumout ),
	.cout(\pcSelect|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \pcSelect|Add0~29 .extended_lut = "off";
defparam \pcSelect|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \pcSelect|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cyclonev_io_ibuf \validAddress[7]~input (
	.i(validAddress[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\validAddress[7]~input_o ));
// synopsys translate_off
defparam \validAddress[7]~input .bus_hold = "false";
defparam \validAddress[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X53_Y4_N24
cyclonev_lcell_comb \pcSelect|intermediatePC[7]~7 (
// Equation(s):
// \pcSelect|intermediatePC[7]~7_combout  = ( \pcSelect|Add0~29_sumout  & ( \validAddress[7]~input_o  & ( ((!\mispredict~input_o  & !\misdirect~input_o )) # (\target[7]~input_o ) ) ) ) # ( !\pcSelect|Add0~29_sumout  & ( \validAddress[7]~input_o  & ( 
// (!\mispredict~input_o  & ((!\misdirect~input_o  & (\isJAL~input_o )) # (\misdirect~input_o  & ((\target[7]~input_o ))))) # (\mispredict~input_o  & (((\target[7]~input_o )))) ) ) ) # ( \pcSelect|Add0~29_sumout  & ( !\validAddress[7]~input_o  & ( 
// (!\mispredict~input_o  & ((!\misdirect~input_o  & (!\isJAL~input_o )) # (\misdirect~input_o  & ((\target[7]~input_o ))))) # (\mispredict~input_o  & (((\target[7]~input_o )))) ) ) ) # ( !\pcSelect|Add0~29_sumout  & ( !\validAddress[7]~input_o  & ( 
// (\target[7]~input_o  & ((\misdirect~input_o ) # (\mispredict~input_o ))) ) ) )

	.dataa(!\mispredict~input_o ),
	.datab(!\isJAL~input_o ),
	.datac(!\misdirect~input_o ),
	.datad(!\target[7]~input_o ),
	.datae(!\pcSelect|Add0~29_sumout ),
	.dataf(!\validAddress[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcSelect|intermediatePC[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcSelect|intermediatePC[7]~7 .extended_lut = "off";
defparam \pcSelect|intermediatePC[7]~7 .lut_mask = 64'h005F80DF207FA0FF;
defparam \pcSelect|intermediatePC[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y4_N26
dffeas \pcSelect|nextPC[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcSelect|intermediatePC[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcSelect|nextPC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pcSelect|nextPC[7] .is_wysiwyg = "true";
defparam \pcSelect|nextPC[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X57_Y8_N0
cyclonev_ram_block \IMem|iMem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(40'b0000000000000000000000000000000000000000),
	.portaaddr({\pcSelect|nextPC [7],\pcSelect|nextPC [6],\pcSelect|nextPC [5],\pcSelect|nextPC [4],\pcSelect|nextPC [3],\pcSelect|nextPC [2],\pcSelect|nextPC [1],\pcSelect|nextPC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\IMem|iMem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \IMem|iMem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \IMem|iMem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \IMem|iMem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/RISC-V.ram0_imem_37c714.hdl.mif";
defparam \IMem|iMem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \IMem|iMem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "imem:IMem|altsyncram:iMem_rtl_0|altsyncram_8hc1:auto_generated|ALTSYNCRAM";
defparam \IMem|iMem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \IMem|iMem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \IMem|iMem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \IMem|iMem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \IMem|iMem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \IMem|iMem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \IMem|iMem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \IMem|iMem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \IMem|iMem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \IMem|iMem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \IMem|iMem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \IMem|iMem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \IMem|iMem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \IMem|iMem_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \IMem|iMem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \IMem|iMem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \IMem|iMem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \IMem|iMem_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \IMem|iMem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \IMem|iMem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \IMem|iMem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \IMem|iMem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFAAFFBB00FFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N30
cyclonev_lcell_comb \pcSelect|always0~0 (
// Equation(s):
// \pcSelect|always0~0_combout  = ( !\misdirect~input_o  & ( !\mispredict~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mispredict~input_o ),
	.datad(gnd),
	.datae(!\misdirect~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcSelect|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcSelect|always0~0 .extended_lut = "off";
defparam \pcSelect|always0~0 .lut_mask = 64'hF0F00000F0F00000;
defparam \pcSelect|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \takenBranch~input (
	.i(takenBranch),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\takenBranch~input_o ));
// synopsys translate_off
defparam \takenBranch~input .bus_hold = "false";
defparam \takenBranch~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N52
cyclonev_io_ibuf \branch~input (
	.i(branch),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\branch~input_o ));
// synopsys translate_off
defparam \branch~input .bus_hold = "false";
defparam \branch~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y4_N16
dffeas \indexGen|globalHistory[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\takenBranch~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\branch~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\indexGen|globalHistory [0]),
	.prn(vcc));
// synopsys translate_off
defparam \indexGen|globalHistory[0] .is_wysiwyg = "true";
defparam \indexGen|globalHistory[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N48
cyclonev_lcell_comb \indexGen|index[0] (
// Equation(s):
// \indexGen|index [0] = ( \target[0]~input_o  & ( \indexGen|globalHistory [0] & ( (\pcSelect|always0~0_combout  & ((!\isJAL~input_o  & ((!\pcSelect|Add0~1_sumout ))) # (\isJAL~input_o  & (!\validAddress[0]~input_o )))) ) ) ) # ( !\target[0]~input_o  & ( 
// \indexGen|globalHistory [0] & ( (!\pcSelect|always0~0_combout ) # ((!\isJAL~input_o  & ((!\pcSelect|Add0~1_sumout ))) # (\isJAL~input_o  & (!\validAddress[0]~input_o ))) ) ) ) # ( \target[0]~input_o  & ( !\indexGen|globalHistory [0] & ( 
// (!\pcSelect|always0~0_combout ) # ((!\isJAL~input_o  & ((\pcSelect|Add0~1_sumout ))) # (\isJAL~input_o  & (\validAddress[0]~input_o ))) ) ) ) # ( !\target[0]~input_o  & ( !\indexGen|globalHistory [0] & ( (\pcSelect|always0~0_combout  & ((!\isJAL~input_o  
// & ((\pcSelect|Add0~1_sumout ))) # (\isJAL~input_o  & (\validAddress[0]~input_o )))) ) ) )

	.dataa(!\validAddress[0]~input_o ),
	.datab(!\pcSelect|always0~0_combout ),
	.datac(!\isJAL~input_o ),
	.datad(!\pcSelect|Add0~1_sumout ),
	.datae(!\target[0]~input_o ),
	.dataf(!\indexGen|globalHistory [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\indexGen|index [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \indexGen|index[0] .extended_lut = "off";
defparam \indexGen|index[0] .lut_mask = 64'h0131CDFDFECE3202;
defparam \indexGen|index[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N50
dffeas \GHRIndex[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\indexGen|index [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GHRIndex[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \GHRIndex[0]~reg0 .is_wysiwyg = "true";
defparam \GHRIndex[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y4_N28
dffeas \indexGen|globalHistory[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\indexGen|globalHistory [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\branch~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\indexGen|globalHistory [1]),
	.prn(vcc));
// synopsys translate_off
defparam \indexGen|globalHistory[1] .is_wysiwyg = "true";
defparam \indexGen|globalHistory[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N42
cyclonev_lcell_comb \indexGen|index[1] (
// Equation(s):
// \indexGen|index [1] = ( \pcSelect|Add0~5_sumout  & ( \indexGen|globalHistory [1] & ( (!\pcSelect|always0~0_combout  & (((!\target[1]~input_o )))) # (\pcSelect|always0~0_combout  & (\isJAL~input_o  & (!\validAddress[1]~input_o ))) ) ) ) # ( 
// !\pcSelect|Add0~5_sumout  & ( \indexGen|globalHistory [1] & ( (!\pcSelect|always0~0_combout  & (((!\target[1]~input_o )))) # (\pcSelect|always0~0_combout  & ((!\isJAL~input_o ) # ((!\validAddress[1]~input_o )))) ) ) ) # ( \pcSelect|Add0~5_sumout  & ( 
// !\indexGen|globalHistory [1] & ( (!\pcSelect|always0~0_combout  & (((\target[1]~input_o )))) # (\pcSelect|always0~0_combout  & ((!\isJAL~input_o ) # ((\validAddress[1]~input_o )))) ) ) ) # ( !\pcSelect|Add0~5_sumout  & ( !\indexGen|globalHistory [1] & ( 
// (!\pcSelect|always0~0_combout  & (((\target[1]~input_o )))) # (\pcSelect|always0~0_combout  & (\isJAL~input_o  & (\validAddress[1]~input_o ))) ) ) )

	.dataa(!\isJAL~input_o ),
	.datab(!\pcSelect|always0~0_combout ),
	.datac(!\validAddress[1]~input_o ),
	.datad(!\target[1]~input_o ),
	.datae(!\pcSelect|Add0~5_sumout ),
	.dataf(!\indexGen|globalHistory [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\indexGen|index [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \indexGen|index[1] .extended_lut = "off";
defparam \indexGen|index[1] .lut_mask = 64'h01CD23EFFE32DC10;
defparam \indexGen|index[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N44
dffeas \GHRIndex[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\indexGen|index [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GHRIndex[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \GHRIndex[1]~reg0 .is_wysiwyg = "true";
defparam \GHRIndex[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N57
cyclonev_lcell_comb \indexGen|globalHistory[2]~feeder (
// Equation(s):
// \indexGen|globalHistory[2]~feeder_combout  = \indexGen|globalHistory [1]

	.dataa(gnd),
	.datab(!\indexGen|globalHistory [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\indexGen|globalHistory[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \indexGen|globalHistory[2]~feeder .extended_lut = "off";
defparam \indexGen|globalHistory[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \indexGen|globalHistory[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N58
dffeas \indexGen|globalHistory[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\indexGen|globalHistory[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\branch~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\indexGen|globalHistory [2]),
	.prn(vcc));
// synopsys translate_off
defparam \indexGen|globalHistory[2] .is_wysiwyg = "true";
defparam \indexGen|globalHistory[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N0
cyclonev_lcell_comb \indexGen|index[2] (
// Equation(s):
// \indexGen|index [2] = ( \isJAL~input_o  & ( \indexGen|globalHistory [2] & ( (!\pcSelect|always0~0_combout  & (!\target[2]~input_o )) # (\pcSelect|always0~0_combout  & ((!\validAddress[2]~input_o ))) ) ) ) # ( !\isJAL~input_o  & ( \indexGen|globalHistory 
// [2] & ( (!\pcSelect|always0~0_combout  & (!\target[2]~input_o )) # (\pcSelect|always0~0_combout  & ((!\pcSelect|Add0~9_sumout ))) ) ) ) # ( \isJAL~input_o  & ( !\indexGen|globalHistory [2] & ( (!\pcSelect|always0~0_combout  & (\target[2]~input_o )) # 
// (\pcSelect|always0~0_combout  & ((\validAddress[2]~input_o ))) ) ) ) # ( !\isJAL~input_o  & ( !\indexGen|globalHistory [2] & ( (!\pcSelect|always0~0_combout  & (\target[2]~input_o )) # (\pcSelect|always0~0_combout  & ((\pcSelect|Add0~9_sumout ))) ) ) )

	.dataa(!\target[2]~input_o ),
	.datab(!\pcSelect|always0~0_combout ),
	.datac(!\validAddress[2]~input_o ),
	.datad(!\pcSelect|Add0~9_sumout ),
	.datae(!\isJAL~input_o ),
	.dataf(!\indexGen|globalHistory [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\indexGen|index [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \indexGen|index[2] .extended_lut = "off";
defparam \indexGen|index[2] .lut_mask = 64'h44774747BB88B8B8;
defparam \indexGen|index[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N2
dffeas \GHRIndex[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\indexGen|index [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GHRIndex[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \GHRIndex[2]~reg0 .is_wysiwyg = "true";
defparam \GHRIndex[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y4_N17
dffeas \indexGen|globalHistory[3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\indexGen|globalHistory [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\branch~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\indexGen|globalHistory [3]),
	.prn(vcc));
// synopsys translate_off
defparam \indexGen|globalHistory[3] .is_wysiwyg = "true";
defparam \indexGen|globalHistory[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X53_Y4_N3
cyclonev_lcell_comb \indexGen|index[3] (
// Equation(s):
// \indexGen|index [3] = ( \pcSelect|always0~0_combout  & ( \indexGen|globalHistory [3] & ( (!\isJAL~input_o  & (!\pcSelect|Add0~13_sumout )) # (\isJAL~input_o  & ((!\validAddress[3]~input_o ))) ) ) ) # ( !\pcSelect|always0~0_combout  & ( 
// \indexGen|globalHistory [3] & ( !\target[3]~input_o  ) ) ) # ( \pcSelect|always0~0_combout  & ( !\indexGen|globalHistory [3] & ( (!\isJAL~input_o  & (\pcSelect|Add0~13_sumout )) # (\isJAL~input_o  & ((\validAddress[3]~input_o ))) ) ) ) # ( 
// !\pcSelect|always0~0_combout  & ( !\indexGen|globalHistory [3] & ( \target[3]~input_o  ) ) )

	.dataa(!\target[3]~input_o ),
	.datab(!\isJAL~input_o ),
	.datac(!\pcSelect|Add0~13_sumout ),
	.datad(!\validAddress[3]~input_o ),
	.datae(!\pcSelect|always0~0_combout ),
	.dataf(!\indexGen|globalHistory [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\indexGen|index [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \indexGen|index[3] .extended_lut = "off";
defparam \indexGen|index[3] .lut_mask = 64'h55550C3FAAAAF3C0;
defparam \indexGen|index[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N4
dffeas \GHRIndex[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\indexGen|index [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GHRIndex[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \GHRIndex[3]~reg0 .is_wysiwyg = "true";
defparam \GHRIndex[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y4_N11
dffeas \indexGen|globalHistory[4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\indexGen|globalHistory [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\branch~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\indexGen|globalHistory [4]),
	.prn(vcc));
// synopsys translate_off
defparam \indexGen|globalHistory[4] .is_wysiwyg = "true";
defparam \indexGen|globalHistory[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X53_Y4_N18
cyclonev_lcell_comb \indexGen|index[4] (
// Equation(s):
// \indexGen|index [4] = ( \pcSelect|always0~0_combout  & ( \indexGen|globalHistory [4] & ( (!\isJAL~input_o  & ((!\pcSelect|Add0~17_sumout ))) # (\isJAL~input_o  & (!\validAddress[4]~input_o )) ) ) ) # ( !\pcSelect|always0~0_combout  & ( 
// \indexGen|globalHistory [4] & ( !\target[4]~input_o  ) ) ) # ( \pcSelect|always0~0_combout  & ( !\indexGen|globalHistory [4] & ( (!\isJAL~input_o  & ((\pcSelect|Add0~17_sumout ))) # (\isJAL~input_o  & (\validAddress[4]~input_o )) ) ) ) # ( 
// !\pcSelect|always0~0_combout  & ( !\indexGen|globalHistory [4] & ( \target[4]~input_o  ) ) )

	.dataa(!\target[4]~input_o ),
	.datab(!\isJAL~input_o ),
	.datac(!\validAddress[4]~input_o ),
	.datad(!\pcSelect|Add0~17_sumout ),
	.datae(!\pcSelect|always0~0_combout ),
	.dataf(!\indexGen|globalHistory [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\indexGen|index [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \indexGen|index[4] .extended_lut = "off";
defparam \indexGen|index[4] .lut_mask = 64'h555503CFAAAAFC30;
defparam \indexGen|index[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N19
dffeas \GHRIndex[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\indexGen|index [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GHRIndex[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \GHRIndex[4]~reg0 .is_wysiwyg = "true";
defparam \GHRIndex[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y4_N44
dffeas \indexGen|globalHistory[5] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\indexGen|globalHistory [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\branch~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\indexGen|globalHistory [5]),
	.prn(vcc));
// synopsys translate_off
defparam \indexGen|globalHistory[5] .is_wysiwyg = "true";
defparam \indexGen|globalHistory[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X53_Y4_N48
cyclonev_lcell_comb \indexGen|index[5] (
// Equation(s):
// \indexGen|index [5] = ( \isJAL~input_o  & ( \indexGen|globalHistory [5] & ( (!\pcSelect|always0~0_combout  & ((!\target[5]~input_o ))) # (\pcSelect|always0~0_combout  & (!\validAddress[5]~input_o )) ) ) ) # ( !\isJAL~input_o  & ( \indexGen|globalHistory 
// [5] & ( (!\pcSelect|always0~0_combout  & (!\target[5]~input_o )) # (\pcSelect|always0~0_combout  & ((!\pcSelect|Add0~21_sumout ))) ) ) ) # ( \isJAL~input_o  & ( !\indexGen|globalHistory [5] & ( (!\pcSelect|always0~0_combout  & ((\target[5]~input_o ))) # 
// (\pcSelect|always0~0_combout  & (\validAddress[5]~input_o )) ) ) ) # ( !\isJAL~input_o  & ( !\indexGen|globalHistory [5] & ( (!\pcSelect|always0~0_combout  & (\target[5]~input_o )) # (\pcSelect|always0~0_combout  & ((\pcSelect|Add0~21_sumout ))) ) ) )

	.dataa(!\validAddress[5]~input_o ),
	.datab(!\pcSelect|always0~0_combout ),
	.datac(!\target[5]~input_o ),
	.datad(!\pcSelect|Add0~21_sumout ),
	.datae(!\isJAL~input_o ),
	.dataf(!\indexGen|globalHistory [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\indexGen|index [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \indexGen|index[5] .extended_lut = "off";
defparam \indexGen|index[5] .lut_mask = 64'h0C3F1D1DF3C0E2E2;
defparam \indexGen|index[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N50
dffeas \GHRIndex[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\indexGen|index [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GHRIndex[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \GHRIndex[5]~reg0 .is_wysiwyg = "true";
defparam \GHRIndex[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y4_N35
dffeas \indexGen|globalHistory[6] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\indexGen|globalHistory [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\branch~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\indexGen|globalHistory [6]),
	.prn(vcc));
// synopsys translate_off
defparam \indexGen|globalHistory[6] .is_wysiwyg = "true";
defparam \indexGen|globalHistory[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N18
cyclonev_lcell_comb \indexGen|index[6] (
// Equation(s):
// \indexGen|index [6] = ( \pcSelect|Add0~25_sumout  & ( \indexGen|globalHistory [6] & ( (!\pcSelect|always0~0_combout  & (((!\target[6]~input_o )))) # (\pcSelect|always0~0_combout  & (!\validAddress[6]~input_o  & (\isJAL~input_o ))) ) ) ) # ( 
// !\pcSelect|Add0~25_sumout  & ( \indexGen|globalHistory [6] & ( (!\pcSelect|always0~0_combout  & (((!\target[6]~input_o )))) # (\pcSelect|always0~0_combout  & ((!\validAddress[6]~input_o ) # ((!\isJAL~input_o )))) ) ) ) # ( \pcSelect|Add0~25_sumout  & ( 
// !\indexGen|globalHistory [6] & ( (!\pcSelect|always0~0_combout  & (((\target[6]~input_o )))) # (\pcSelect|always0~0_combout  & (((!\isJAL~input_o )) # (\validAddress[6]~input_o ))) ) ) ) # ( !\pcSelect|Add0~25_sumout  & ( !\indexGen|globalHistory [6] & ( 
// (!\pcSelect|always0~0_combout  & (((\target[6]~input_o )))) # (\pcSelect|always0~0_combout  & (\validAddress[6]~input_o  & (\isJAL~input_o ))) ) ) )

	.dataa(!\validAddress[6]~input_o ),
	.datab(!\pcSelect|always0~0_combout ),
	.datac(!\isJAL~input_o ),
	.datad(!\target[6]~input_o ),
	.datae(!\pcSelect|Add0~25_sumout ),
	.dataf(!\indexGen|globalHistory [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\indexGen|index [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \indexGen|index[6] .extended_lut = "off";
defparam \indexGen|index[6] .lut_mask = 64'h01CD31FDFE32CE02;
defparam \indexGen|index[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N20
dffeas \GHRIndex[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\indexGen|index [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GHRIndex[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \GHRIndex[6]~reg0 .is_wysiwyg = "true";
defparam \GHRIndex[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y4_N35
dffeas \indexGen|globalHistory[7] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\indexGen|globalHistory [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\branch~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\indexGen|globalHistory [7]),
	.prn(vcc));
// synopsys translate_off
defparam \indexGen|globalHistory[7] .is_wysiwyg = "true";
defparam \indexGen|globalHistory[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X53_Y4_N54
cyclonev_lcell_comb \indexGen|index[7] (
// Equation(s):
// \indexGen|index [7] = ( \pcSelect|Add0~29_sumout  & ( \indexGen|globalHistory [7] & ( (!\pcSelect|always0~0_combout  & (((!\target[7]~input_o )))) # (\pcSelect|always0~0_combout  & (\isJAL~input_o  & ((!\validAddress[7]~input_o )))) ) ) ) # ( 
// !\pcSelect|Add0~29_sumout  & ( \indexGen|globalHistory [7] & ( (!\pcSelect|always0~0_combout  & (((!\target[7]~input_o )))) # (\pcSelect|always0~0_combout  & ((!\isJAL~input_o ) # ((!\validAddress[7]~input_o )))) ) ) ) # ( \pcSelect|Add0~29_sumout  & ( 
// !\indexGen|globalHistory [7] & ( (!\pcSelect|always0~0_combout  & (((\target[7]~input_o )))) # (\pcSelect|always0~0_combout  & ((!\isJAL~input_o ) # ((\validAddress[7]~input_o )))) ) ) ) # ( !\pcSelect|Add0~29_sumout  & ( !\indexGen|globalHistory [7] & ( 
// (!\pcSelect|always0~0_combout  & (((\target[7]~input_o )))) # (\pcSelect|always0~0_combout  & (\isJAL~input_o  & ((\validAddress[7]~input_o )))) ) ) )

	.dataa(!\isJAL~input_o ),
	.datab(!\target[7]~input_o ),
	.datac(!\validAddress[7]~input_o ),
	.datad(!\pcSelect|always0~0_combout ),
	.datae(!\pcSelect|Add0~29_sumout ),
	.dataf(!\indexGen|globalHistory [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\indexGen|index [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \indexGen|index[7] .extended_lut = "off";
defparam \indexGen|index[7] .lut_mask = 64'h330533AFCCFACC50;
defparam \indexGen|index[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N55
dffeas \GHRIndex[7]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\indexGen|index [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GHRIndex[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \GHRIndex[7]~reg0 .is_wysiwyg = "true";
defparam \GHRIndex[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X42_Y0_N52
cyclonev_io_ibuf \newState[0]~input (
	.i(newState[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\newState[0]~input_o ));
// synopsys translate_off
defparam \newState[0]~input .bus_hold = "false";
defparam \newState[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N52
cyclonev_io_ibuf \updateIndex[0]~input (
	.i(updateIndex[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\updateIndex[0]~input_o ));
// synopsys translate_off
defparam \updateIndex[0]~input .bus_hold = "false";
defparam \updateIndex[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y41_N21
cyclonev_io_ibuf \updateIndex[1]~input (
	.i(updateIndex[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\updateIndex[1]~input_o ));
// synopsys translate_off
defparam \updateIndex[1]~input .bus_hold = "false";
defparam \updateIndex[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N1
cyclonev_io_ibuf \updateIndex[2]~input (
	.i(updateIndex[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\updateIndex[2]~input_o ));
// synopsys translate_off
defparam \updateIndex[2]~input .bus_hold = "false";
defparam \updateIndex[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N52
cyclonev_io_ibuf \updateIndex[3]~input (
	.i(updateIndex[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\updateIndex[3]~input_o ));
// synopsys translate_off
defparam \updateIndex[3]~input .bus_hold = "false";
defparam \updateIndex[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N18
cyclonev_io_ibuf \updateIndex[4]~input (
	.i(updateIndex[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\updateIndex[4]~input_o ));
// synopsys translate_off
defparam \updateIndex[4]~input .bus_hold = "false";
defparam \updateIndex[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y0_N18
cyclonev_io_ibuf \updateIndex[5]~input (
	.i(updateIndex[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\updateIndex[5]~input_o ));
// synopsys translate_off
defparam \updateIndex[5]~input .bus_hold = "false";
defparam \updateIndex[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y0_N35
cyclonev_io_ibuf \updateIndex[6]~input (
	.i(updateIndex[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\updateIndex[6]~input_o ));
// synopsys translate_off
defparam \updateIndex[6]~input .bus_hold = "false";
defparam \updateIndex[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N35
cyclonev_io_ibuf \updateIndex[7]~input (
	.i(updateIndex[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\updateIndex[7]~input_o ));
// synopsys translate_off
defparam \updateIndex[7]~input .bus_hold = "false";
defparam \updateIndex[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N75
cyclonev_io_ibuf \newState[1]~input (
	.i(newState[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\newState[1]~input_o ));
// synopsys translate_off
defparam \newState[1]~input .bus_hold = "false";
defparam \newState[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X52_Y4_N0
cyclonev_ram_block \predictor|patternTable_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\branch~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\newState[1]~input_o ,\newState[0]~input_o }),
	.portaaddr({\updateIndex[7]~input_o ,\updateIndex[6]~input_o ,\updateIndex[5]~input_o ,\updateIndex[4]~input_o ,\updateIndex[3]~input_o ,\updateIndex[2]~input_o ,\updateIndex[1]~input_o ,\updateIndex[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\indexGen|index [7],\indexGen|index [6],\indexGen|index [5],\indexGen|index [4],\indexGen|index [3],\indexGen|index [2],\indexGen|index [1],\indexGen|index [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\predictor|patternTable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \predictor|patternTable_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \predictor|patternTable_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \predictor|patternTable_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "gshare:predictor|altsyncram:patternTable_rtl_0|altsyncram_e3n1:auto_generated|ALTSYNCRAM";
defparam \predictor|patternTable_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \predictor|patternTable_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \predictor|patternTable_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \predictor|patternTable_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \predictor|patternTable_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \predictor|patternTable_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \predictor|patternTable_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \predictor|patternTable_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \predictor|patternTable_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \predictor|patternTable_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \predictor|patternTable_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \predictor|patternTable_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \predictor|patternTable_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 2;
defparam \predictor|patternTable_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \predictor|patternTable_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \predictor|patternTable_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \predictor|patternTable_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \predictor|patternTable_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \predictor|patternTable_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \predictor|patternTable_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \predictor|patternTable_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \predictor|patternTable_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \predictor|patternTable_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \predictor|patternTable_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \predictor|patternTable_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 2;
defparam \predictor|patternTable_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \predictor|patternTable_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \predictor|patternTable_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X55_Y5_N24
cyclonev_lcell_comb \instrPC[0]~reg0feeder (
// Equation(s):
// \instrPC[0]~reg0feeder_combout  = ( \pcSelect|nextPC [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pcSelect|nextPC [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instrPC[0]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instrPC[0]~reg0feeder .extended_lut = "off";
defparam \instrPC[0]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instrPC[0]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y5_N26
dffeas \instrPC[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instrPC[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instrPC[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instrPC[0]~reg0 .is_wysiwyg = "true";
defparam \instrPC[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y5_N35
dffeas \instrPC[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcSelect|nextPC [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instrPC[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instrPC[1]~reg0 .is_wysiwyg = "true";
defparam \instrPC[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N15
cyclonev_lcell_comb \instrPC[2]~reg0feeder (
// Equation(s):
// \instrPC[2]~reg0feeder_combout  = ( \pcSelect|nextPC [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pcSelect|nextPC [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instrPC[2]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instrPC[2]~reg0feeder .extended_lut = "off";
defparam \instrPC[2]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instrPC[2]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N17
dffeas \instrPC[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instrPC[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instrPC[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instrPC[2]~reg0 .is_wysiwyg = "true";
defparam \instrPC[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y6_N47
dffeas \instrPC[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcSelect|nextPC [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instrPC[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instrPC[3]~reg0 .is_wysiwyg = "true";
defparam \instrPC[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N24
cyclonev_lcell_comb \instrPC[4]~reg0feeder (
// Equation(s):
// \instrPC[4]~reg0feeder_combout  = ( \pcSelect|nextPC [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pcSelect|nextPC [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instrPC[4]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instrPC[4]~reg0feeder .extended_lut = "off";
defparam \instrPC[4]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instrPC[4]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N26
dffeas \instrPC[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instrPC[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instrPC[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instrPC[4]~reg0 .is_wysiwyg = "true";
defparam \instrPC[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y4_N36
cyclonev_lcell_comb \instrPC[5]~reg0feeder (
// Equation(s):
// \instrPC[5]~reg0feeder_combout  = ( \pcSelect|nextPC [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pcSelect|nextPC [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instrPC[5]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instrPC[5]~reg0feeder .extended_lut = "off";
defparam \instrPC[5]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instrPC[5]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y4_N37
dffeas \instrPC[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instrPC[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instrPC[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instrPC[5]~reg0 .is_wysiwyg = "true";
defparam \instrPC[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y4_N45
cyclonev_lcell_comb \instrPC[6]~reg0feeder (
// Equation(s):
// \instrPC[6]~reg0feeder_combout  = ( \pcSelect|nextPC [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pcSelect|nextPC [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instrPC[6]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instrPC[6]~reg0feeder .extended_lut = "off";
defparam \instrPC[6]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instrPC[6]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y4_N47
dffeas \instrPC[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instrPC[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instrPC[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instrPC[6]~reg0 .is_wysiwyg = "true";
defparam \instrPC[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y6_N35
dffeas \instrPC[7]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcSelect|nextPC [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instrPC[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instrPC[7]~reg0 .is_wysiwyg = "true";
defparam \instrPC[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X42_Y0_N1
cyclonev_io_ibuf \validAddress[8]~input (
	.i(validAddress[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\validAddress[8]~input_o ));
// synopsys translate_off
defparam \validAddress[8]~input .bus_hold = "false";
defparam \validAddress[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X54_Y4_N24
cyclonev_lcell_comb \pcSelect|Add0~33 (
// Equation(s):
// \pcSelect|Add0~33_sumout  = SUM(( \pcSelect|nextPC [8] ) + ( GND ) + ( \pcSelect|Add0~30  ))
// \pcSelect|Add0~34  = CARRY(( \pcSelect|nextPC [8] ) + ( GND ) + ( \pcSelect|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcSelect|nextPC [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcSelect|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcSelect|Add0~33_sumout ),
	.cout(\pcSelect|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \pcSelect|Add0~33 .extended_lut = "off";
defparam \pcSelect|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pcSelect|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X53_Y4_N6
cyclonev_lcell_comb \pcSelect|intermediatePC[8]~8 (
// Equation(s):
// \pcSelect|intermediatePC[8]~8_combout  = ( \isJAL~input_o  & ( \pcSelect|Add0~33_sumout  & ( (!\mispredict~input_o  & ((!\misdirect~input_o  & (\validAddress[8]~input_o )) # (\misdirect~input_o  & ((\target[8]~input_o ))))) # (\mispredict~input_o  & 
// (((\target[8]~input_o )))) ) ) ) # ( !\isJAL~input_o  & ( \pcSelect|Add0~33_sumout  & ( ((!\mispredict~input_o  & !\misdirect~input_o )) # (\target[8]~input_o ) ) ) ) # ( \isJAL~input_o  & ( !\pcSelect|Add0~33_sumout  & ( (!\mispredict~input_o  & 
// ((!\misdirect~input_o  & (\validAddress[8]~input_o )) # (\misdirect~input_o  & ((\target[8]~input_o ))))) # (\mispredict~input_o  & (((\target[8]~input_o )))) ) ) ) # ( !\isJAL~input_o  & ( !\pcSelect|Add0~33_sumout  & ( (\target[8]~input_o  & 
// ((\misdirect~input_o ) # (\mispredict~input_o ))) ) ) )

	.dataa(!\mispredict~input_o ),
	.datab(!\misdirect~input_o ),
	.datac(!\validAddress[8]~input_o ),
	.datad(!\target[8]~input_o ),
	.datae(!\isJAL~input_o ),
	.dataf(!\pcSelect|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcSelect|intermediatePC[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcSelect|intermediatePC[8]~8 .extended_lut = "off";
defparam \pcSelect|intermediatePC[8]~8 .lut_mask = 64'h0077087F88FF087F;
defparam \pcSelect|intermediatePC[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y4_N56
dffeas \pcSelect|nextPC[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcSelect|intermediatePC[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcSelect|nextPC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pcSelect|nextPC[8] .is_wysiwyg = "true";
defparam \pcSelect|nextPC[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y4_N15
cyclonev_lcell_comb \instrPC[8]~reg0feeder (
// Equation(s):
// \instrPC[8]~reg0feeder_combout  = ( \pcSelect|nextPC [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pcSelect|nextPC [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instrPC[8]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instrPC[8]~reg0feeder .extended_lut = "off";
defparam \instrPC[8]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instrPC[8]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y4_N16
dffeas \instrPC[8]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instrPC[8]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instrPC[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instrPC[8]~reg0 .is_wysiwyg = "true";
defparam \instrPC[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N52
cyclonev_io_ibuf \validAddress[9]~input (
	.i(validAddress[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\validAddress[9]~input_o ));
// synopsys translate_off
defparam \validAddress[9]~input .bus_hold = "false";
defparam \validAddress[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X54_Y4_N27
cyclonev_lcell_comb \pcSelect|Add0~37 (
// Equation(s):
// \pcSelect|Add0~37_sumout  = SUM(( \pcSelect|nextPC [9] ) + ( GND ) + ( \pcSelect|Add0~34  ))
// \pcSelect|Add0~38  = CARRY(( \pcSelect|nextPC [9] ) + ( GND ) + ( \pcSelect|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcSelect|nextPC [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcSelect|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcSelect|Add0~37_sumout ),
	.cout(\pcSelect|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \pcSelect|Add0~37 .extended_lut = "off";
defparam \pcSelect|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pcSelect|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X55_Y4_N54
cyclonev_lcell_comb \pcSelect|intermediatePC[9]~9 (
// Equation(s):
// \pcSelect|intermediatePC[9]~9_combout  = ( \pcSelect|Add0~37_sumout  & ( \target[9]~input_o  & ( ((!\isJAL~input_o ) # ((\validAddress[9]~input_o ) # (\misdirect~input_o ))) # (\mispredict~input_o ) ) ) ) # ( !\pcSelect|Add0~37_sumout  & ( 
// \target[9]~input_o  & ( (((\isJAL~input_o  & \validAddress[9]~input_o )) # (\misdirect~input_o )) # (\mispredict~input_o ) ) ) ) # ( \pcSelect|Add0~37_sumout  & ( !\target[9]~input_o  & ( (!\mispredict~input_o  & (!\misdirect~input_o  & ((!\isJAL~input_o 
// ) # (\validAddress[9]~input_o )))) ) ) ) # ( !\pcSelect|Add0~37_sumout  & ( !\target[9]~input_o  & ( (!\mispredict~input_o  & (\isJAL~input_o  & (!\misdirect~input_o  & \validAddress[9]~input_o ))) ) ) )

	.dataa(!\mispredict~input_o ),
	.datab(!\isJAL~input_o ),
	.datac(!\misdirect~input_o ),
	.datad(!\validAddress[9]~input_o ),
	.datae(!\pcSelect|Add0~37_sumout ),
	.dataf(!\target[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcSelect|intermediatePC[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcSelect|intermediatePC[9]~9 .extended_lut = "off";
defparam \pcSelect|intermediatePC[9]~9 .lut_mask = 64'h002080A05F7FDFFF;
defparam \pcSelect|intermediatePC[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y4_N11
dffeas \pcSelect|nextPC[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcSelect|intermediatePC[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcSelect|nextPC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pcSelect|nextPC[9] .is_wysiwyg = "true";
defparam \pcSelect|nextPC[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y4_N30
cyclonev_lcell_comb \instrPC[9]~reg0feeder (
// Equation(s):
// \instrPC[9]~reg0feeder_combout  = ( \pcSelect|nextPC [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pcSelect|nextPC [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instrPC[9]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instrPC[9]~reg0feeder .extended_lut = "off";
defparam \instrPC[9]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instrPC[9]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y4_N31
dffeas \instrPC[9]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instrPC[9]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instrPC[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instrPC[9]~reg0 .is_wysiwyg = "true";
defparam \instrPC[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X121_Y53_N55
cyclonev_io_ibuf \validAddress[10]~input (
	.i(validAddress[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\validAddress[10]~input_o ));
// synopsys translate_off
defparam \validAddress[10]~input .bus_hold = "false";
defparam \validAddress[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X54_Y4_N30
cyclonev_lcell_comb \pcSelect|Add0~41 (
// Equation(s):
// \pcSelect|Add0~41_sumout  = SUM(( \pcSelect|nextPC [10] ) + ( GND ) + ( \pcSelect|Add0~38  ))
// \pcSelect|Add0~42  = CARRY(( \pcSelect|nextPC [10] ) + ( GND ) + ( \pcSelect|Add0~38  ))

	.dataa(gnd),
	.datab(!\pcSelect|nextPC [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcSelect|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcSelect|Add0~41_sumout ),
	.cout(\pcSelect|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \pcSelect|Add0~41 .extended_lut = "off";
defparam \pcSelect|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \pcSelect|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X55_Y4_N42
cyclonev_lcell_comb \pcSelect|intermediatePC[10]~10 (
// Equation(s):
// \pcSelect|intermediatePC[10]~10_combout  = ( \misdirect~input_o  & ( \pcSelect|Add0~41_sumout  & ( \target[10]~input_o  ) ) ) # ( !\misdirect~input_o  & ( \pcSelect|Add0~41_sumout  & ( (!\mispredict~input_o  & (((!\isJAL~input_o )) # 
// (\validAddress[10]~input_o ))) # (\mispredict~input_o  & (((\target[10]~input_o )))) ) ) ) # ( \misdirect~input_o  & ( !\pcSelect|Add0~41_sumout  & ( \target[10]~input_o  ) ) ) # ( !\misdirect~input_o  & ( !\pcSelect|Add0~41_sumout  & ( 
// (!\mispredict~input_o  & (\validAddress[10]~input_o  & (\isJAL~input_o ))) # (\mispredict~input_o  & (((\target[10]~input_o )))) ) ) )

	.dataa(!\validAddress[10]~input_o ),
	.datab(!\isJAL~input_o ),
	.datac(!\mispredict~input_o ),
	.datad(!\target[10]~input_o ),
	.datae(!\misdirect~input_o ),
	.dataf(!\pcSelect|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcSelect|intermediatePC[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcSelect|intermediatePC[10]~10 .extended_lut = "off";
defparam \pcSelect|intermediatePC[10]~10 .lut_mask = 64'h101F00FFD0DF00FF;
defparam \pcSelect|intermediatePC[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y4_N17
dffeas \pcSelect|nextPC[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcSelect|intermediatePC[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcSelect|nextPC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pcSelect|nextPC[10] .is_wysiwyg = "true";
defparam \pcSelect|nextPC[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y4_N28
dffeas \instrPC[10]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcSelect|nextPC [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instrPC[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instrPC[10]~reg0 .is_wysiwyg = "true";
defparam \instrPC[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y115_N52
cyclonev_io_ibuf \validAddress[11]~input (
	.i(validAddress[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\validAddress[11]~input_o ));
// synopsys translate_off
defparam \validAddress[11]~input .bus_hold = "false";
defparam \validAddress[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X54_Y4_N33
cyclonev_lcell_comb \pcSelect|Add0~45 (
// Equation(s):
// \pcSelect|Add0~45_sumout  = SUM(( \pcSelect|nextPC [11] ) + ( GND ) + ( \pcSelect|Add0~42  ))
// \pcSelect|Add0~46  = CARRY(( \pcSelect|nextPC [11] ) + ( GND ) + ( \pcSelect|Add0~42  ))

	.dataa(!\pcSelect|nextPC [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcSelect|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcSelect|Add0~45_sumout ),
	.cout(\pcSelect|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \pcSelect|Add0~45 .extended_lut = "off";
defparam \pcSelect|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \pcSelect|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X55_Y4_N0
cyclonev_lcell_comb \pcSelect|intermediatePC[11]~11 (
// Equation(s):
// \pcSelect|intermediatePC[11]~11_combout  = ( \pcSelect|Add0~45_sumout  & ( \target[11]~input_o  & ( (((!\isJAL~input_o ) # (\mispredict~input_o )) # (\validAddress[11]~input_o )) # (\misdirect~input_o ) ) ) ) # ( !\pcSelect|Add0~45_sumout  & ( 
// \target[11]~input_o  & ( (((\validAddress[11]~input_o  & \isJAL~input_o )) # (\mispredict~input_o )) # (\misdirect~input_o ) ) ) ) # ( \pcSelect|Add0~45_sumout  & ( !\target[11]~input_o  & ( (!\misdirect~input_o  & (!\mispredict~input_o  & 
// ((!\isJAL~input_o ) # (\validAddress[11]~input_o )))) ) ) ) # ( !\pcSelect|Add0~45_sumout  & ( !\target[11]~input_o  & ( (!\misdirect~input_o  & (\validAddress[11]~input_o  & (!\mispredict~input_o  & \isJAL~input_o ))) ) ) )

	.dataa(!\misdirect~input_o ),
	.datab(!\validAddress[11]~input_o ),
	.datac(!\mispredict~input_o ),
	.datad(!\isJAL~input_o ),
	.datae(!\pcSelect|Add0~45_sumout ),
	.dataf(!\target[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcSelect|intermediatePC[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcSelect|intermediatePC[11]~11 .extended_lut = "off";
defparam \pcSelect|intermediatePC[11]~11 .lut_mask = 64'h0020A0205F7FFF7F;
defparam \pcSelect|intermediatePC[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N2
dffeas \pcSelect|nextPC[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pcSelect|intermediatePC[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcSelect|nextPC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pcSelect|nextPC[11] .is_wysiwyg = "true";
defparam \pcSelect|nextPC[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y4_N25
dffeas \instrPC[11]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcSelect|nextPC [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instrPC[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instrPC[11]~reg0 .is_wysiwyg = "true";
defparam \instrPC[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X121_Y16_N4
cyclonev_io_ibuf \validAddress[12]~input (
	.i(validAddress[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\validAddress[12]~input_o ));
// synopsys translate_off
defparam \validAddress[12]~input .bus_hold = "false";
defparam \validAddress[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X54_Y4_N36
cyclonev_lcell_comb \pcSelect|Add0~49 (
// Equation(s):
// \pcSelect|Add0~49_sumout  = SUM(( \pcSelect|nextPC [12] ) + ( GND ) + ( \pcSelect|Add0~46  ))
// \pcSelect|Add0~50  = CARRY(( \pcSelect|nextPC [12] ) + ( GND ) + ( \pcSelect|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pcSelect|nextPC [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcSelect|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcSelect|Add0~49_sumout ),
	.cout(\pcSelect|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \pcSelect|Add0~49 .extended_lut = "off";
defparam \pcSelect|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \pcSelect|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X55_Y4_N27
cyclonev_lcell_comb \pcSelect|intermediatePC[12]~12 (
// Equation(s):
// \pcSelect|intermediatePC[12]~12_combout  = ( \validAddress[12]~input_o  & ( \pcSelect|Add0~49_sumout  & ( ((!\misdirect~input_o  & !\mispredict~input_o )) # (\target[12]~input_o ) ) ) ) # ( !\validAddress[12]~input_o  & ( \pcSelect|Add0~49_sumout  & ( 
// (!\misdirect~input_o  & ((!\mispredict~input_o  & ((!\isJAL~input_o ))) # (\mispredict~input_o  & (\target[12]~input_o )))) # (\misdirect~input_o  & (\target[12]~input_o )) ) ) ) # ( \validAddress[12]~input_o  & ( !\pcSelect|Add0~49_sumout  & ( 
// (!\misdirect~input_o  & ((!\mispredict~input_o  & ((\isJAL~input_o ))) # (\mispredict~input_o  & (\target[12]~input_o )))) # (\misdirect~input_o  & (\target[12]~input_o )) ) ) ) # ( !\validAddress[12]~input_o  & ( !\pcSelect|Add0~49_sumout  & ( 
// (\target[12]~input_o  & ((\mispredict~input_o ) # (\misdirect~input_o ))) ) ) )

	.dataa(!\misdirect~input_o ),
	.datab(!\target[12]~input_o ),
	.datac(!\isJAL~input_o ),
	.datad(!\mispredict~input_o ),
	.datae(!\validAddress[12]~input_o ),
	.dataf(!\pcSelect|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcSelect|intermediatePC[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcSelect|intermediatePC[12]~12 .extended_lut = "off";
defparam \pcSelect|intermediatePC[12]~12 .lut_mask = 64'h11331B33B133BB33;
defparam \pcSelect|intermediatePC[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N23
dffeas \pcSelect|nextPC[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcSelect|intermediatePC[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcSelect|nextPC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pcSelect|nextPC[12] .is_wysiwyg = "true";
defparam \pcSelect|nextPC[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y4_N46
dffeas \instrPC[12]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcSelect|nextPC [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instrPC[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instrPC[12]~reg0 .is_wysiwyg = "true";
defparam \instrPC[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X121_Y17_N38
cyclonev_io_ibuf \validAddress[13]~input (
	.i(validAddress[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\validAddress[13]~input_o ));
// synopsys translate_off
defparam \validAddress[13]~input .bus_hold = "false";
defparam \validAddress[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X54_Y4_N39
cyclonev_lcell_comb \pcSelect|Add0~53 (
// Equation(s):
// \pcSelect|Add0~53_sumout  = SUM(( \pcSelect|nextPC [13] ) + ( GND ) + ( \pcSelect|Add0~50  ))
// \pcSelect|Add0~54  = CARRY(( \pcSelect|nextPC [13] ) + ( GND ) + ( \pcSelect|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcSelect|nextPC [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcSelect|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcSelect|Add0~53_sumout ),
	.cout(\pcSelect|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \pcSelect|Add0~53 .extended_lut = "off";
defparam \pcSelect|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pcSelect|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X55_Y4_N30
cyclonev_lcell_comb \pcSelect|intermediatePC[13]~13 (
// Equation(s):
// \pcSelect|intermediatePC[13]~13_combout  = ( \validAddress[13]~input_o  & ( \pcSelect|Add0~53_sumout  & ( ((!\misdirect~input_o  & !\mispredict~input_o )) # (\target[13]~input_o ) ) ) ) # ( !\validAddress[13]~input_o  & ( \pcSelect|Add0~53_sumout  & ( 
// (!\misdirect~input_o  & ((!\mispredict~input_o  & ((!\isJAL~input_o ))) # (\mispredict~input_o  & (\target[13]~input_o )))) # (\misdirect~input_o  & (\target[13]~input_o )) ) ) ) # ( \validAddress[13]~input_o  & ( !\pcSelect|Add0~53_sumout  & ( 
// (!\misdirect~input_o  & ((!\mispredict~input_o  & ((\isJAL~input_o ))) # (\mispredict~input_o  & (\target[13]~input_o )))) # (\misdirect~input_o  & (\target[13]~input_o )) ) ) ) # ( !\validAddress[13]~input_o  & ( !\pcSelect|Add0~53_sumout  & ( 
// (\target[13]~input_o  & ((\mispredict~input_o ) # (\misdirect~input_o ))) ) ) )

	.dataa(!\misdirect~input_o ),
	.datab(!\target[13]~input_o ),
	.datac(!\mispredict~input_o ),
	.datad(!\isJAL~input_o ),
	.datae(!\validAddress[13]~input_o ),
	.dataf(!\pcSelect|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcSelect|intermediatePC[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcSelect|intermediatePC[13]~13 .extended_lut = "off";
defparam \pcSelect|intermediatePC[13]~13 .lut_mask = 64'h131313B3B313B3B3;
defparam \pcSelect|intermediatePC[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y4_N8
dffeas \pcSelect|nextPC[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcSelect|intermediatePC[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcSelect|nextPC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pcSelect|nextPC[13] .is_wysiwyg = "true";
defparam \pcSelect|nextPC[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y4_N44
dffeas \instrPC[13]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcSelect|nextPC [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instrPC[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instrPC[13]~reg0 .is_wysiwyg = "true";
defparam \instrPC[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X121_Y43_N78
cyclonev_io_ibuf \validAddress[14]~input (
	.i(validAddress[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\validAddress[14]~input_o ));
// synopsys translate_off
defparam \validAddress[14]~input .bus_hold = "false";
defparam \validAddress[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X54_Y4_N42
cyclonev_lcell_comb \pcSelect|Add0~57 (
// Equation(s):
// \pcSelect|Add0~57_sumout  = SUM(( \pcSelect|nextPC [14] ) + ( GND ) + ( \pcSelect|Add0~54  ))
// \pcSelect|Add0~58  = CARRY(( \pcSelect|nextPC [14] ) + ( GND ) + ( \pcSelect|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pcSelect|nextPC [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcSelect|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcSelect|Add0~57_sumout ),
	.cout(\pcSelect|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \pcSelect|Add0~57 .extended_lut = "off";
defparam \pcSelect|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \pcSelect|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X55_Y4_N48
cyclonev_lcell_comb \pcSelect|intermediatePC[14]~14 (
// Equation(s):
// \pcSelect|intermediatePC[14]~14_combout  = ( \misdirect~input_o  & ( \pcSelect|Add0~57_sumout  & ( \target[14]~input_o  ) ) ) # ( !\misdirect~input_o  & ( \pcSelect|Add0~57_sumout  & ( (!\mispredict~input_o  & (((!\isJAL~input_o ) # 
// (\validAddress[14]~input_o )))) # (\mispredict~input_o  & (\target[14]~input_o )) ) ) ) # ( \misdirect~input_o  & ( !\pcSelect|Add0~57_sumout  & ( \target[14]~input_o  ) ) ) # ( !\misdirect~input_o  & ( !\pcSelect|Add0~57_sumout  & ( (!\mispredict~input_o 
//  & (((\validAddress[14]~input_o  & \isJAL~input_o )))) # (\mispredict~input_o  & (\target[14]~input_o )) ) ) )

	.dataa(!\mispredict~input_o ),
	.datab(!\target[14]~input_o ),
	.datac(!\validAddress[14]~input_o ),
	.datad(!\isJAL~input_o ),
	.datae(!\misdirect~input_o ),
	.dataf(!\pcSelect|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcSelect|intermediatePC[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcSelect|intermediatePC[14]~14 .extended_lut = "off";
defparam \pcSelect|intermediatePC[14]~14 .lut_mask = 64'h111B3333BB1B3333;
defparam \pcSelect|intermediatePC[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N50
dffeas \pcSelect|nextPC[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pcSelect|intermediatePC[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcSelect|nextPC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pcSelect|nextPC[14] .is_wysiwyg = "true";
defparam \pcSelect|nextPC[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X55_Y3_N12
cyclonev_lcell_comb \instrPC[14]~reg0feeder (
// Equation(s):
// \instrPC[14]~reg0feeder_combout  = ( \pcSelect|nextPC [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pcSelect|nextPC [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instrPC[14]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instrPC[14]~reg0feeder .extended_lut = "off";
defparam \instrPC[14]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instrPC[14]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y3_N13
dffeas \instrPC[14]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instrPC[14]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instrPC[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instrPC[14]~reg0 .is_wysiwyg = "true";
defparam \instrPC[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X42_Y0_N18
cyclonev_io_ibuf \validAddress[15]~input (
	.i(validAddress[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\validAddress[15]~input_o ));
// synopsys translate_off
defparam \validAddress[15]~input .bus_hold = "false";
defparam \validAddress[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X54_Y4_N45
cyclonev_lcell_comb \pcSelect|Add0~61 (
// Equation(s):
// \pcSelect|Add0~61_sumout  = SUM(( \pcSelect|nextPC [15] ) + ( GND ) + ( \pcSelect|Add0~58  ))
// \pcSelect|Add0~62  = CARRY(( \pcSelect|nextPC [15] ) + ( GND ) + ( \pcSelect|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pcSelect|nextPC [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcSelect|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcSelect|Add0~61_sumout ),
	.cout(\pcSelect|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \pcSelect|Add0~61 .extended_lut = "off";
defparam \pcSelect|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \pcSelect|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X53_Y3_N18
cyclonev_lcell_comb \pcSelect|intermediatePC[15]~15 (
// Equation(s):
// \pcSelect|intermediatePC[15]~15_combout  = ( \misdirect~input_o  & ( \pcSelect|Add0~61_sumout  & ( \target[15]~input_o  ) ) ) # ( !\misdirect~input_o  & ( \pcSelect|Add0~61_sumout  & ( (!\mispredict~input_o  & (((!\isJAL~input_o )) # 
// (\validAddress[15]~input_o ))) # (\mispredict~input_o  & (((\target[15]~input_o )))) ) ) ) # ( \misdirect~input_o  & ( !\pcSelect|Add0~61_sumout  & ( \target[15]~input_o  ) ) ) # ( !\misdirect~input_o  & ( !\pcSelect|Add0~61_sumout  & ( 
// (!\mispredict~input_o  & (\validAddress[15]~input_o  & ((\isJAL~input_o )))) # (\mispredict~input_o  & (((\target[15]~input_o )))) ) ) )

	.dataa(!\validAddress[15]~input_o ),
	.datab(!\mispredict~input_o ),
	.datac(!\target[15]~input_o ),
	.datad(!\isJAL~input_o ),
	.datae(!\misdirect~input_o ),
	.dataf(!\pcSelect|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcSelect|intermediatePC[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcSelect|intermediatePC[15]~15 .extended_lut = "off";
defparam \pcSelect|intermediatePC[15]~15 .lut_mask = 64'h03470F0FCF470F0F;
defparam \pcSelect|intermediatePC[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y3_N20
dffeas \pcSelect|nextPC[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pcSelect|intermediatePC[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcSelect|nextPC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pcSelect|nextPC[15] .is_wysiwyg = "true";
defparam \pcSelect|nextPC[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y4_N46
dffeas \instrPC[15]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcSelect|nextPC [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instrPC[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instrPC[15]~reg0 .is_wysiwyg = "true";
defparam \instrPC[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N18
cyclonev_io_ibuf \validAddress[16]~input (
	.i(validAddress[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\validAddress[16]~input_o ));
// synopsys translate_off
defparam \validAddress[16]~input .bus_hold = "false";
defparam \validAddress[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X54_Y4_N48
cyclonev_lcell_comb \pcSelect|Add0~65 (
// Equation(s):
// \pcSelect|Add0~65_sumout  = SUM(( \pcSelect|nextPC [16] ) + ( GND ) + ( \pcSelect|Add0~62  ))
// \pcSelect|Add0~66  = CARRY(( \pcSelect|nextPC [16] ) + ( GND ) + ( \pcSelect|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pcSelect|nextPC [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcSelect|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcSelect|Add0~65_sumout ),
	.cout(\pcSelect|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \pcSelect|Add0~65 .extended_lut = "off";
defparam \pcSelect|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \pcSelect|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X55_Y4_N6
cyclonev_lcell_comb \pcSelect|intermediatePC[16]~16 (
// Equation(s):
// \pcSelect|intermediatePC[16]~16_combout  = ( \misdirect~input_o  & ( \pcSelect|Add0~65_sumout  & ( \target[16]~input_o  ) ) ) # ( !\misdirect~input_o  & ( \pcSelect|Add0~65_sumout  & ( (!\mispredict~input_o  & ((!\isJAL~input_o ) # 
// ((\validAddress[16]~input_o )))) # (\mispredict~input_o  & (((\target[16]~input_o )))) ) ) ) # ( \misdirect~input_o  & ( !\pcSelect|Add0~65_sumout  & ( \target[16]~input_o  ) ) ) # ( !\misdirect~input_o  & ( !\pcSelect|Add0~65_sumout  & ( 
// (!\mispredict~input_o  & (\isJAL~input_o  & (\validAddress[16]~input_o ))) # (\mispredict~input_o  & (((\target[16]~input_o )))) ) ) )

	.dataa(!\mispredict~input_o ),
	.datab(!\isJAL~input_o ),
	.datac(!\validAddress[16]~input_o ),
	.datad(!\target[16]~input_o ),
	.datae(!\misdirect~input_o ),
	.dataf(!\pcSelect|Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcSelect|intermediatePC[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcSelect|intermediatePC[16]~16 .extended_lut = "off";
defparam \pcSelect|intermediatePC[16]~16 .lut_mask = 64'h025700FF8ADF00FF;
defparam \pcSelect|intermediatePC[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N8
dffeas \pcSelect|nextPC[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pcSelect|intermediatePC[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcSelect|nextPC [16]),
	.prn(vcc));
// synopsys translate_off
defparam \pcSelect|nextPC[16] .is_wysiwyg = "true";
defparam \pcSelect|nextPC[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y4_N43
dffeas \instrPC[16]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcSelect|nextPC [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instrPC[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instrPC[16]~reg0 .is_wysiwyg = "true";
defparam \instrPC[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y115_N1
cyclonev_io_ibuf \validAddress[17]~input (
	.i(validAddress[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\validAddress[17]~input_o ));
// synopsys translate_off
defparam \validAddress[17]~input .bus_hold = "false";
defparam \validAddress[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X54_Y4_N51
cyclonev_lcell_comb \pcSelect|Add0~69 (
// Equation(s):
// \pcSelect|Add0~69_sumout  = SUM(( \pcSelect|nextPC [17] ) + ( GND ) + ( \pcSelect|Add0~66  ))
// \pcSelect|Add0~70  = CARRY(( \pcSelect|nextPC [17] ) + ( GND ) + ( \pcSelect|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pcSelect|nextPC [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcSelect|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcSelect|Add0~69_sumout ),
	.cout(\pcSelect|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \pcSelect|Add0~69 .extended_lut = "off";
defparam \pcSelect|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \pcSelect|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X53_Y4_N36
cyclonev_lcell_comb \pcSelect|intermediatePC[17]~17 (
// Equation(s):
// \pcSelect|intermediatePC[17]~17_combout  = ( \validAddress[17]~input_o  & ( \pcSelect|Add0~69_sumout  & ( ((!\mispredict~input_o  & !\misdirect~input_o )) # (\target[17]~input_o ) ) ) ) # ( !\validAddress[17]~input_o  & ( \pcSelect|Add0~69_sumout  & ( 
// (!\mispredict~input_o  & ((!\misdirect~input_o  & (!\isJAL~input_o )) # (\misdirect~input_o  & ((\target[17]~input_o ))))) # (\mispredict~input_o  & (((\target[17]~input_o )))) ) ) ) # ( \validAddress[17]~input_o  & ( !\pcSelect|Add0~69_sumout  & ( 
// (!\mispredict~input_o  & ((!\misdirect~input_o  & (\isJAL~input_o )) # (\misdirect~input_o  & ((\target[17]~input_o ))))) # (\mispredict~input_o  & (((\target[17]~input_o )))) ) ) ) # ( !\validAddress[17]~input_o  & ( !\pcSelect|Add0~69_sumout  & ( 
// (\target[17]~input_o  & ((\misdirect~input_o ) # (\mispredict~input_o ))) ) ) )

	.dataa(!\mispredict~input_o ),
	.datab(!\isJAL~input_o ),
	.datac(!\misdirect~input_o ),
	.datad(!\target[17]~input_o ),
	.datae(!\validAddress[17]~input_o ),
	.dataf(!\pcSelect|Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcSelect|intermediatePC[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcSelect|intermediatePC[17]~17 .extended_lut = "off";
defparam \pcSelect|intermediatePC[17]~17 .lut_mask = 64'h005F207F80DFA0FF;
defparam \pcSelect|intermediatePC[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N38
dffeas \pcSelect|nextPC[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pcSelect|intermediatePC[17]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcSelect|nextPC [17]),
	.prn(vcc));
// synopsys translate_off
defparam \pcSelect|nextPC[17] .is_wysiwyg = "true";
defparam \pcSelect|nextPC[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y4_N16
dffeas \instrPC[17]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcSelect|nextPC [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instrPC[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instrPC[17]~reg0 .is_wysiwyg = "true";
defparam \instrPC[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X121_Y43_N95
cyclonev_io_ibuf \validAddress[18]~input (
	.i(validAddress[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\validAddress[18]~input_o ));
// synopsys translate_off
defparam \validAddress[18]~input .bus_hold = "false";
defparam \validAddress[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X54_Y4_N54
cyclonev_lcell_comb \pcSelect|Add0~73 (
// Equation(s):
// \pcSelect|Add0~73_sumout  = SUM(( \pcSelect|nextPC [18] ) + ( GND ) + ( \pcSelect|Add0~70  ))
// \pcSelect|Add0~74  = CARRY(( \pcSelect|nextPC [18] ) + ( GND ) + ( \pcSelect|Add0~70  ))

	.dataa(gnd),
	.datab(!\pcSelect|nextPC [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcSelect|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcSelect|Add0~73_sumout ),
	.cout(\pcSelect|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \pcSelect|Add0~73 .extended_lut = "off";
defparam \pcSelect|Add0~73 .lut_mask = 64'h0000FFFF00003333;
defparam \pcSelect|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X55_Y4_N36
cyclonev_lcell_comb \pcSelect|intermediatePC[18]~18 (
// Equation(s):
// \pcSelect|intermediatePC[18]~18_combout  = ( \misdirect~input_o  & ( \pcSelect|Add0~73_sumout  & ( \target[18]~input_o  ) ) ) # ( !\misdirect~input_o  & ( \pcSelect|Add0~73_sumout  & ( (!\mispredict~input_o  & ((!\isJAL~input_o ) # 
// ((\validAddress[18]~input_o )))) # (\mispredict~input_o  & (((\target[18]~input_o )))) ) ) ) # ( \misdirect~input_o  & ( !\pcSelect|Add0~73_sumout  & ( \target[18]~input_o  ) ) ) # ( !\misdirect~input_o  & ( !\pcSelect|Add0~73_sumout  & ( 
// (!\mispredict~input_o  & (\isJAL~input_o  & ((\validAddress[18]~input_o )))) # (\mispredict~input_o  & (((\target[18]~input_o )))) ) ) )

	.dataa(!\mispredict~input_o ),
	.datab(!\isJAL~input_o ),
	.datac(!\target[18]~input_o ),
	.datad(!\validAddress[18]~input_o ),
	.datae(!\misdirect~input_o ),
	.dataf(!\pcSelect|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcSelect|intermediatePC[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcSelect|intermediatePC[18]~18 .extended_lut = "off";
defparam \pcSelect|intermediatePC[18]~18 .lut_mask = 64'h05270F0F8DAF0F0F;
defparam \pcSelect|intermediatePC[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N38
dffeas \pcSelect|nextPC[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pcSelect|intermediatePC[18]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcSelect|nextPC [18]),
	.prn(vcc));
// synopsys translate_off
defparam \pcSelect|nextPC[18] .is_wysiwyg = "true";
defparam \pcSelect|nextPC[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y4_N13
dffeas \instrPC[18]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcSelect|nextPC [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instrPC[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instrPC[18]~reg0 .is_wysiwyg = "true";
defparam \instrPC[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y115_N35
cyclonev_io_ibuf \validAddress[19]~input (
	.i(validAddress[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\validAddress[19]~input_o ));
// synopsys translate_off
defparam \validAddress[19]~input .bus_hold = "false";
defparam \validAddress[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X54_Y4_N57
cyclonev_lcell_comb \pcSelect|Add0~77 (
// Equation(s):
// \pcSelect|Add0~77_sumout  = SUM(( \pcSelect|nextPC [19] ) + ( GND ) + ( \pcSelect|Add0~74  ))
// \pcSelect|Add0~78  = CARRY(( \pcSelect|nextPC [19] ) + ( GND ) + ( \pcSelect|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcSelect|nextPC [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcSelect|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcSelect|Add0~77_sumout ),
	.cout(\pcSelect|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \pcSelect|Add0~77 .extended_lut = "off";
defparam \pcSelect|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pcSelect|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X55_Y4_N18
cyclonev_lcell_comb \pcSelect|intermediatePC[19]~19 (
// Equation(s):
// \pcSelect|intermediatePC[19]~19_combout  = ( \pcSelect|Add0~77_sumout  & ( \target[19]~input_o  & ( (((!\isJAL~input_o ) # (\mispredict~input_o )) # (\validAddress[19]~input_o )) # (\misdirect~input_o ) ) ) ) # ( !\pcSelect|Add0~77_sumout  & ( 
// \target[19]~input_o  & ( (((\validAddress[19]~input_o  & \isJAL~input_o )) # (\mispredict~input_o )) # (\misdirect~input_o ) ) ) ) # ( \pcSelect|Add0~77_sumout  & ( !\target[19]~input_o  & ( (!\misdirect~input_o  & (!\mispredict~input_o  & 
// ((!\isJAL~input_o ) # (\validAddress[19]~input_o )))) ) ) ) # ( !\pcSelect|Add0~77_sumout  & ( !\target[19]~input_o  & ( (!\misdirect~input_o  & (\validAddress[19]~input_o  & (!\mispredict~input_o  & \isJAL~input_o ))) ) ) )

	.dataa(!\misdirect~input_o ),
	.datab(!\validAddress[19]~input_o ),
	.datac(!\mispredict~input_o ),
	.datad(!\isJAL~input_o ),
	.datae(!\pcSelect|Add0~77_sumout ),
	.dataf(!\target[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcSelect|intermediatePC[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcSelect|intermediatePC[19]~19 .extended_lut = "off";
defparam \pcSelect|intermediatePC[19]~19 .lut_mask = 64'h0020A0205F7FFF7F;
defparam \pcSelect|intermediatePC[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N20
dffeas \pcSelect|nextPC[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pcSelect|intermediatePC[19]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcSelect|nextPC [19]),
	.prn(vcc));
// synopsys translate_off
defparam \pcSelect|nextPC[19] .is_wysiwyg = "true";
defparam \pcSelect|nextPC[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y4_N34
dffeas \instrPC[19]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcSelect|nextPC [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instrPC[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instrPC[19]~reg0 .is_wysiwyg = "true";
defparam \instrPC[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N35
cyclonev_io_ibuf \validAddress[20]~input (
	.i(validAddress[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\validAddress[20]~input_o ));
// synopsys translate_off
defparam \validAddress[20]~input .bus_hold = "false";
defparam \validAddress[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X54_Y3_N0
cyclonev_lcell_comb \pcSelect|Add0~81 (
// Equation(s):
// \pcSelect|Add0~81_sumout  = SUM(( \pcSelect|nextPC [20] ) + ( GND ) + ( \pcSelect|Add0~78  ))
// \pcSelect|Add0~82  = CARRY(( \pcSelect|nextPC [20] ) + ( GND ) + ( \pcSelect|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcSelect|nextPC [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcSelect|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcSelect|Add0~81_sumout ),
	.cout(\pcSelect|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \pcSelect|Add0~81 .extended_lut = "off";
defparam \pcSelect|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pcSelect|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X53_Y3_N48
cyclonev_lcell_comb \pcSelect|intermediatePC[20]~20 (
// Equation(s):
// \pcSelect|intermediatePC[20]~20_combout  = ( \pcSelect|Add0~81_sumout  & ( \isJAL~input_o  & ( (!\mispredict~input_o  & ((!\misdirect~input_o  & ((\validAddress[20]~input_o ))) # (\misdirect~input_o  & (\target[20]~input_o )))) # (\mispredict~input_o  & 
// (\target[20]~input_o )) ) ) ) # ( !\pcSelect|Add0~81_sumout  & ( \isJAL~input_o  & ( (!\mispredict~input_o  & ((!\misdirect~input_o  & ((\validAddress[20]~input_o ))) # (\misdirect~input_o  & (\target[20]~input_o )))) # (\mispredict~input_o  & 
// (\target[20]~input_o )) ) ) ) # ( \pcSelect|Add0~81_sumout  & ( !\isJAL~input_o  & ( ((!\mispredict~input_o  & !\misdirect~input_o )) # (\target[20]~input_o ) ) ) ) # ( !\pcSelect|Add0~81_sumout  & ( !\isJAL~input_o  & ( (\target[20]~input_o  & 
// ((\misdirect~input_o ) # (\mispredict~input_o ))) ) ) )

	.dataa(!\target[20]~input_o ),
	.datab(!\mispredict~input_o ),
	.datac(!\validAddress[20]~input_o ),
	.datad(!\misdirect~input_o ),
	.datae(!\pcSelect|Add0~81_sumout ),
	.dataf(!\isJAL~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcSelect|intermediatePC[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcSelect|intermediatePC[20]~20 .extended_lut = "off";
defparam \pcSelect|intermediatePC[20]~20 .lut_mask = 64'h1155DD551D551D55;
defparam \pcSelect|intermediatePC[20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y3_N50
dffeas \pcSelect|nextPC[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pcSelect|intermediatePC[20]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcSelect|nextPC [20]),
	.prn(vcc));
// synopsys translate_off
defparam \pcSelect|nextPC[20] .is_wysiwyg = "true";
defparam \pcSelect|nextPC[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y3_N34
dffeas \instrPC[20]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcSelect|nextPC [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instrPC[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instrPC[20]~reg0 .is_wysiwyg = "true";
defparam \instrPC[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \validAddress[21]~input (
	.i(validAddress[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\validAddress[21]~input_o ));
// synopsys translate_off
defparam \validAddress[21]~input .bus_hold = "false";
defparam \validAddress[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X54_Y3_N3
cyclonev_lcell_comb \pcSelect|Add0~85 (
// Equation(s):
// \pcSelect|Add0~85_sumout  = SUM(( \pcSelect|nextPC [21] ) + ( GND ) + ( \pcSelect|Add0~82  ))
// \pcSelect|Add0~86  = CARRY(( \pcSelect|nextPC [21] ) + ( GND ) + ( \pcSelect|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcSelect|nextPC [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcSelect|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcSelect|Add0~85_sumout ),
	.cout(\pcSelect|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \pcSelect|Add0~85 .extended_lut = "off";
defparam \pcSelect|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pcSelect|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X55_Y3_N24
cyclonev_lcell_comb \pcSelect|intermediatePC[21]~21 (
// Equation(s):
// \pcSelect|intermediatePC[21]~21_combout  = ( \isJAL~input_o  & ( \pcSelect|Add0~85_sumout  & ( (!\misdirect~input_o  & ((!\mispredict~input_o  & (\validAddress[21]~input_o )) # (\mispredict~input_o  & ((\target[21]~input_o ))))) # (\misdirect~input_o  & 
// (((\target[21]~input_o )))) ) ) ) # ( !\isJAL~input_o  & ( \pcSelect|Add0~85_sumout  & ( ((!\misdirect~input_o  & !\mispredict~input_o )) # (\target[21]~input_o ) ) ) ) # ( \isJAL~input_o  & ( !\pcSelect|Add0~85_sumout  & ( (!\misdirect~input_o  & 
// ((!\mispredict~input_o  & (\validAddress[21]~input_o )) # (\mispredict~input_o  & ((\target[21]~input_o ))))) # (\misdirect~input_o  & (((\target[21]~input_o )))) ) ) ) # ( !\isJAL~input_o  & ( !\pcSelect|Add0~85_sumout  & ( (\target[21]~input_o  & 
// ((\mispredict~input_o ) # (\misdirect~input_o ))) ) ) )

	.dataa(!\validAddress[21]~input_o ),
	.datab(!\misdirect~input_o ),
	.datac(!\mispredict~input_o ),
	.datad(!\target[21]~input_o ),
	.datae(!\isJAL~input_o ),
	.dataf(!\pcSelect|Add0~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcSelect|intermediatePC[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcSelect|intermediatePC[21]~21 .extended_lut = "off";
defparam \pcSelect|intermediatePC[21]~21 .lut_mask = 64'h003F407FC0FF407F;
defparam \pcSelect|intermediatePC[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y3_N26
dffeas \pcSelect|nextPC[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pcSelect|intermediatePC[21]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcSelect|nextPC [21]),
	.prn(vcc));
// synopsys translate_off
defparam \pcSelect|nextPC[21] .is_wysiwyg = "true";
defparam \pcSelect|nextPC[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y3_N22
dffeas \instrPC[21]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcSelect|nextPC [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instrPC[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instrPC[21]~reg0 .is_wysiwyg = "true";
defparam \instrPC[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N18
cyclonev_io_ibuf \validAddress[22]~input (
	.i(validAddress[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\validAddress[22]~input_o ));
// synopsys translate_off
defparam \validAddress[22]~input .bus_hold = "false";
defparam \validAddress[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X54_Y3_N6
cyclonev_lcell_comb \pcSelect|Add0~89 (
// Equation(s):
// \pcSelect|Add0~89_sumout  = SUM(( \pcSelect|nextPC [22] ) + ( GND ) + ( \pcSelect|Add0~86  ))
// \pcSelect|Add0~90  = CARRY(( \pcSelect|nextPC [22] ) + ( GND ) + ( \pcSelect|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pcSelect|nextPC [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcSelect|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcSelect|Add0~89_sumout ),
	.cout(\pcSelect|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \pcSelect|Add0~89 .extended_lut = "off";
defparam \pcSelect|Add0~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \pcSelect|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X53_Y3_N54
cyclonev_lcell_comb \pcSelect|intermediatePC[22]~22 (
// Equation(s):
// \pcSelect|intermediatePC[22]~22_combout  = ( \misdirect~input_o  & ( \pcSelect|Add0~89_sumout  & ( \target[22]~input_o  ) ) ) # ( !\misdirect~input_o  & ( \pcSelect|Add0~89_sumout  & ( (!\mispredict~input_o  & (((!\isJAL~input_o ) # 
// (\validAddress[22]~input_o )))) # (\mispredict~input_o  & (\target[22]~input_o )) ) ) ) # ( \misdirect~input_o  & ( !\pcSelect|Add0~89_sumout  & ( \target[22]~input_o  ) ) ) # ( !\misdirect~input_o  & ( !\pcSelect|Add0~89_sumout  & ( (!\mispredict~input_o 
//  & (((\validAddress[22]~input_o  & \isJAL~input_o )))) # (\mispredict~input_o  & (\target[22]~input_o )) ) ) )

	.dataa(!\target[22]~input_o ),
	.datab(!\mispredict~input_o ),
	.datac(!\validAddress[22]~input_o ),
	.datad(!\isJAL~input_o ),
	.datae(!\misdirect~input_o ),
	.dataf(!\pcSelect|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcSelect|intermediatePC[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcSelect|intermediatePC[22]~22 .extended_lut = "off";
defparam \pcSelect|intermediatePC[22]~22 .lut_mask = 64'h111D5555DD1D5555;
defparam \pcSelect|intermediatePC[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y3_N56
dffeas \pcSelect|nextPC[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pcSelect|intermediatePC[22]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcSelect|nextPC [22]),
	.prn(vcc));
// synopsys translate_off
defparam \pcSelect|nextPC[22] .is_wysiwyg = "true";
defparam \pcSelect|nextPC[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y3_N29
dffeas \instrPC[22]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcSelect|nextPC [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instrPC[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instrPC[22]~reg0 .is_wysiwyg = "true";
defparam \instrPC[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X44_Y0_N1
cyclonev_io_ibuf \validAddress[23]~input (
	.i(validAddress[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\validAddress[23]~input_o ));
// synopsys translate_off
defparam \validAddress[23]~input .bus_hold = "false";
defparam \validAddress[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X54_Y3_N9
cyclonev_lcell_comb \pcSelect|Add0~93 (
// Equation(s):
// \pcSelect|Add0~93_sumout  = SUM(( \pcSelect|nextPC [23] ) + ( GND ) + ( \pcSelect|Add0~90  ))
// \pcSelect|Add0~94  = CARRY(( \pcSelect|nextPC [23] ) + ( GND ) + ( \pcSelect|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcSelect|nextPC [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcSelect|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcSelect|Add0~93_sumout ),
	.cout(\pcSelect|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \pcSelect|Add0~93 .extended_lut = "off";
defparam \pcSelect|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pcSelect|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X55_Y3_N42
cyclonev_lcell_comb \pcSelect|intermediatePC[23]~23 (
// Equation(s):
// \pcSelect|intermediatePC[23]~23_combout  = ( \isJAL~input_o  & ( \pcSelect|Add0~93_sumout  & ( (!\mispredict~input_o  & ((!\misdirect~input_o  & ((\validAddress[23]~input_o ))) # (\misdirect~input_o  & (\target[23]~input_o )))) # (\mispredict~input_o  & 
// (((\target[23]~input_o )))) ) ) ) # ( !\isJAL~input_o  & ( \pcSelect|Add0~93_sumout  & ( ((!\mispredict~input_o  & !\misdirect~input_o )) # (\target[23]~input_o ) ) ) ) # ( \isJAL~input_o  & ( !\pcSelect|Add0~93_sumout  & ( (!\mispredict~input_o  & 
// ((!\misdirect~input_o  & ((\validAddress[23]~input_o ))) # (\misdirect~input_o  & (\target[23]~input_o )))) # (\mispredict~input_o  & (((\target[23]~input_o )))) ) ) ) # ( !\isJAL~input_o  & ( !\pcSelect|Add0~93_sumout  & ( (\target[23]~input_o  & 
// ((\misdirect~input_o ) # (\mispredict~input_o ))) ) ) )

	.dataa(!\mispredict~input_o ),
	.datab(!\misdirect~input_o ),
	.datac(!\target[23]~input_o ),
	.datad(!\validAddress[23]~input_o ),
	.datae(!\isJAL~input_o ),
	.dataf(!\pcSelect|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcSelect|intermediatePC[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcSelect|intermediatePC[23]~23 .extended_lut = "off";
defparam \pcSelect|intermediatePC[23]~23 .lut_mask = 64'h0707078F8F8F078F;
defparam \pcSelect|intermediatePC[23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y3_N44
dffeas \pcSelect|nextPC[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pcSelect|intermediatePC[23]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcSelect|nextPC [23]),
	.prn(vcc));
// synopsys translate_off
defparam \pcSelect|nextPC[23] .is_wysiwyg = "true";
defparam \pcSelect|nextPC[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y3_N52
dffeas \instrPC[23]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcSelect|nextPC [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instrPC[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instrPC[23]~reg0 .is_wysiwyg = "true";
defparam \instrPC[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \validAddress[24]~input (
	.i(validAddress[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\validAddress[24]~input_o ));
// synopsys translate_off
defparam \validAddress[24]~input .bus_hold = "false";
defparam \validAddress[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X54_Y3_N12
cyclonev_lcell_comb \pcSelect|Add0~97 (
// Equation(s):
// \pcSelect|Add0~97_sumout  = SUM(( \pcSelect|nextPC [24] ) + ( GND ) + ( \pcSelect|Add0~94  ))
// \pcSelect|Add0~98  = CARRY(( \pcSelect|nextPC [24] ) + ( GND ) + ( \pcSelect|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcSelect|nextPC [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcSelect|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcSelect|Add0~97_sumout ),
	.cout(\pcSelect|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \pcSelect|Add0~97 .extended_lut = "off";
defparam \pcSelect|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pcSelect|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X55_Y3_N0
cyclonev_lcell_comb \pcSelect|intermediatePC[24]~24 (
// Equation(s):
// \pcSelect|intermediatePC[24]~24_combout  = ( \isJAL~input_o  & ( \pcSelect|Add0~97_sumout  & ( (!\mispredict~input_o  & ((!\misdirect~input_o  & (\validAddress[24]~input_o )) # (\misdirect~input_o  & ((\target[24]~input_o ))))) # (\mispredict~input_o  & 
// (((\target[24]~input_o )))) ) ) ) # ( !\isJAL~input_o  & ( \pcSelect|Add0~97_sumout  & ( ((!\mispredict~input_o  & !\misdirect~input_o )) # (\target[24]~input_o ) ) ) ) # ( \isJAL~input_o  & ( !\pcSelect|Add0~97_sumout  & ( (!\mispredict~input_o  & 
// ((!\misdirect~input_o  & (\validAddress[24]~input_o )) # (\misdirect~input_o  & ((\target[24]~input_o ))))) # (\mispredict~input_o  & (((\target[24]~input_o )))) ) ) ) # ( !\isJAL~input_o  & ( !\pcSelect|Add0~97_sumout  & ( (\target[24]~input_o  & 
// ((\misdirect~input_o ) # (\mispredict~input_o ))) ) ) )

	.dataa(!\mispredict~input_o ),
	.datab(!\misdirect~input_o ),
	.datac(!\validAddress[24]~input_o ),
	.datad(!\target[24]~input_o ),
	.datae(!\isJAL~input_o ),
	.dataf(!\pcSelect|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcSelect|intermediatePC[24]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcSelect|intermediatePC[24]~24 .extended_lut = "off";
defparam \pcSelect|intermediatePC[24]~24 .lut_mask = 64'h0077087F88FF087F;
defparam \pcSelect|intermediatePC[24]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y3_N2
dffeas \pcSelect|nextPC[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pcSelect|intermediatePC[24]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcSelect|nextPC [24]),
	.prn(vcc));
// synopsys translate_off
defparam \pcSelect|nextPC[24] .is_wysiwyg = "true";
defparam \pcSelect|nextPC[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y3_N16
dffeas \instrPC[24]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcSelect|nextPC [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instrPC[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instrPC[24]~reg0 .is_wysiwyg = "true";
defparam \instrPC[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X121_Y51_N44
cyclonev_io_ibuf \validAddress[25]~input (
	.i(validAddress[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\validAddress[25]~input_o ));
// synopsys translate_off
defparam \validAddress[25]~input .bus_hold = "false";
defparam \validAddress[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X54_Y3_N15
cyclonev_lcell_comb \pcSelect|Add0~101 (
// Equation(s):
// \pcSelect|Add0~101_sumout  = SUM(( \pcSelect|nextPC [25] ) + ( GND ) + ( \pcSelect|Add0~98  ))
// \pcSelect|Add0~102  = CARRY(( \pcSelect|nextPC [25] ) + ( GND ) + ( \pcSelect|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcSelect|nextPC [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcSelect|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcSelect|Add0~101_sumout ),
	.cout(\pcSelect|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \pcSelect|Add0~101 .extended_lut = "off";
defparam \pcSelect|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pcSelect|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X55_Y3_N54
cyclonev_lcell_comb \pcSelect|intermediatePC[25]~25 (
// Equation(s):
// \pcSelect|intermediatePC[25]~25_combout  = ( \misdirect~input_o  & ( \pcSelect|Add0~101_sumout  & ( \target[25]~input_o  ) ) ) # ( !\misdirect~input_o  & ( \pcSelect|Add0~101_sumout  & ( (!\mispredict~input_o  & ((!\isJAL~input_o ) # 
// ((\validAddress[25]~input_o )))) # (\mispredict~input_o  & (((\target[25]~input_o )))) ) ) ) # ( \misdirect~input_o  & ( !\pcSelect|Add0~101_sumout  & ( \target[25]~input_o  ) ) ) # ( !\misdirect~input_o  & ( !\pcSelect|Add0~101_sumout  & ( 
// (!\mispredict~input_o  & (\isJAL~input_o  & (\validAddress[25]~input_o ))) # (\mispredict~input_o  & (((\target[25]~input_o )))) ) ) )

	.dataa(!\isJAL~input_o ),
	.datab(!\validAddress[25]~input_o ),
	.datac(!\mispredict~input_o ),
	.datad(!\target[25]~input_o ),
	.datae(!\misdirect~input_o ),
	.dataf(!\pcSelect|Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcSelect|intermediatePC[25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcSelect|intermediatePC[25]~25 .extended_lut = "off";
defparam \pcSelect|intermediatePC[25]~25 .lut_mask = 64'h101F00FFB0BF00FF;
defparam \pcSelect|intermediatePC[25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y3_N56
dffeas \pcSelect|nextPC[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pcSelect|intermediatePC[25]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcSelect|nextPC [25]),
	.prn(vcc));
// synopsys translate_off
defparam \pcSelect|nextPC[25] .is_wysiwyg = "true";
defparam \pcSelect|nextPC[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y3_N49
dffeas \instrPC[25]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcSelect|nextPC [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instrPC[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instrPC[25]~reg0 .is_wysiwyg = "true";
defparam \instrPC[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N52
cyclonev_io_ibuf \validAddress[26]~input (
	.i(validAddress[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\validAddress[26]~input_o ));
// synopsys translate_off
defparam \validAddress[26]~input .bus_hold = "false";
defparam \validAddress[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X54_Y3_N18
cyclonev_lcell_comb \pcSelect|Add0~105 (
// Equation(s):
// \pcSelect|Add0~105_sumout  = SUM(( \pcSelect|nextPC [26] ) + ( GND ) + ( \pcSelect|Add0~102  ))
// \pcSelect|Add0~106  = CARRY(( \pcSelect|nextPC [26] ) + ( GND ) + ( \pcSelect|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcSelect|nextPC [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcSelect|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcSelect|Add0~105_sumout ),
	.cout(\pcSelect|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \pcSelect|Add0~105 .extended_lut = "off";
defparam \pcSelect|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pcSelect|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X53_Y3_N39
cyclonev_lcell_comb \pcSelect|intermediatePC[26]~26 (
// Equation(s):
// \pcSelect|intermediatePC[26]~26_combout  = ( \misdirect~input_o  & ( \pcSelect|Add0~105_sumout  & ( \target[26]~input_o  ) ) ) # ( !\misdirect~input_o  & ( \pcSelect|Add0~105_sumout  & ( (!\mispredict~input_o  & (((!\isJAL~input_o )) # 
// (\validAddress[26]~input_o ))) # (\mispredict~input_o  & (((\target[26]~input_o )))) ) ) ) # ( \misdirect~input_o  & ( !\pcSelect|Add0~105_sumout  & ( \target[26]~input_o  ) ) ) # ( !\misdirect~input_o  & ( !\pcSelect|Add0~105_sumout  & ( 
// (!\mispredict~input_o  & (\validAddress[26]~input_o  & (\isJAL~input_o ))) # (\mispredict~input_o  & (((\target[26]~input_o )))) ) ) )

	.dataa(!\validAddress[26]~input_o ),
	.datab(!\mispredict~input_o ),
	.datac(!\isJAL~input_o ),
	.datad(!\target[26]~input_o ),
	.datae(!\misdirect~input_o ),
	.dataf(!\pcSelect|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcSelect|intermediatePC[26]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcSelect|intermediatePC[26]~26 .extended_lut = "off";
defparam \pcSelect|intermediatePC[26]~26 .lut_mask = 64'h043700FFC4F700FF;
defparam \pcSelect|intermediatePC[26]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y3_N41
dffeas \pcSelect|nextPC[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pcSelect|intermediatePC[26]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcSelect|nextPC [26]),
	.prn(vcc));
// synopsys translate_off
defparam \pcSelect|nextPC[26] .is_wysiwyg = "true";
defparam \pcSelect|nextPC[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y3_N25
dffeas \instrPC[26]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcSelect|nextPC [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instrPC[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instrPC[26]~reg0 .is_wysiwyg = "true";
defparam \instrPC[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \validAddress[27]~input (
	.i(validAddress[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\validAddress[27]~input_o ));
// synopsys translate_off
defparam \validAddress[27]~input .bus_hold = "false";
defparam \validAddress[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X54_Y3_N21
cyclonev_lcell_comb \pcSelect|Add0~109 (
// Equation(s):
// \pcSelect|Add0~109_sumout  = SUM(( \pcSelect|nextPC [27] ) + ( GND ) + ( \pcSelect|Add0~106  ))
// \pcSelect|Add0~110  = CARRY(( \pcSelect|nextPC [27] ) + ( GND ) + ( \pcSelect|Add0~106  ))

	.dataa(!\pcSelect|nextPC [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcSelect|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcSelect|Add0~109_sumout ),
	.cout(\pcSelect|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \pcSelect|Add0~109 .extended_lut = "off";
defparam \pcSelect|Add0~109 .lut_mask = 64'h0000FFFF00005555;
defparam \pcSelect|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X54_Y3_N48
cyclonev_lcell_comb \pcSelect|intermediatePC[27]~27 (
// Equation(s):
// \pcSelect|intermediatePC[27]~27_combout  = ( \misdirect~input_o  & ( \pcSelect|Add0~109_sumout  & ( \target[27]~input_o  ) ) ) # ( !\misdirect~input_o  & ( \pcSelect|Add0~109_sumout  & ( (!\mispredict~input_o  & ((!\isJAL~input_o ) # 
// ((\validAddress[27]~input_o )))) # (\mispredict~input_o  & (((\target[27]~input_o )))) ) ) ) # ( \misdirect~input_o  & ( !\pcSelect|Add0~109_sumout  & ( \target[27]~input_o  ) ) ) # ( !\misdirect~input_o  & ( !\pcSelect|Add0~109_sumout  & ( 
// (!\mispredict~input_o  & (\isJAL~input_o  & ((\validAddress[27]~input_o )))) # (\mispredict~input_o  & (((\target[27]~input_o )))) ) ) )

	.dataa(!\isJAL~input_o ),
	.datab(!\target[27]~input_o ),
	.datac(!\validAddress[27]~input_o ),
	.datad(!\mispredict~input_o ),
	.datae(!\misdirect~input_o ),
	.dataf(!\pcSelect|Add0~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcSelect|intermediatePC[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcSelect|intermediatePC[27]~27 .extended_lut = "off";
defparam \pcSelect|intermediatePC[27]~27 .lut_mask = 64'h05333333AF333333;
defparam \pcSelect|intermediatePC[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y3_N50
dffeas \pcSelect|nextPC[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pcSelect|intermediatePC[27]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcSelect|nextPC [27]),
	.prn(vcc));
// synopsys translate_off
defparam \pcSelect|nextPC[27] .is_wysiwyg = "true";
defparam \pcSelect|nextPC[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y3_N31
dffeas \instrPC[27]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcSelect|nextPC [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instrPC[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instrPC[27]~reg0 .is_wysiwyg = "true";
defparam \instrPC[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X121_Y53_N4
cyclonev_io_ibuf \validAddress[28]~input (
	.i(validAddress[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\validAddress[28]~input_o ));
// synopsys translate_off
defparam \validAddress[28]~input .bus_hold = "false";
defparam \validAddress[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X54_Y3_N24
cyclonev_lcell_comb \pcSelect|Add0~113 (
// Equation(s):
// \pcSelect|Add0~113_sumout  = SUM(( \pcSelect|nextPC [28] ) + ( GND ) + ( \pcSelect|Add0~110  ))
// \pcSelect|Add0~114  = CARRY(( \pcSelect|nextPC [28] ) + ( GND ) + ( \pcSelect|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pcSelect|nextPC [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcSelect|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcSelect|Add0~113_sumout ),
	.cout(\pcSelect|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \pcSelect|Add0~113 .extended_lut = "off";
defparam \pcSelect|Add0~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \pcSelect|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X55_Y3_N36
cyclonev_lcell_comb \pcSelect|intermediatePC[28]~28 (
// Equation(s):
// \pcSelect|intermediatePC[28]~28_combout  = ( \validAddress[28]~input_o  & ( \pcSelect|Add0~113_sumout  & ( ((!\misdirect~input_o  & !\mispredict~input_o )) # (\target[28]~input_o ) ) ) ) # ( !\validAddress[28]~input_o  & ( \pcSelect|Add0~113_sumout  & ( 
// (!\misdirect~input_o  & ((!\mispredict~input_o  & (!\isJAL~input_o )) # (\mispredict~input_o  & ((\target[28]~input_o ))))) # (\misdirect~input_o  & (((\target[28]~input_o )))) ) ) ) # ( \validAddress[28]~input_o  & ( !\pcSelect|Add0~113_sumout  & ( 
// (!\misdirect~input_o  & ((!\mispredict~input_o  & (\isJAL~input_o )) # (\mispredict~input_o  & ((\target[28]~input_o ))))) # (\misdirect~input_o  & (((\target[28]~input_o )))) ) ) ) # ( !\validAddress[28]~input_o  & ( !\pcSelect|Add0~113_sumout  & ( 
// (\target[28]~input_o  & ((\mispredict~input_o ) # (\misdirect~input_o ))) ) ) )

	.dataa(!\isJAL~input_o ),
	.datab(!\misdirect~input_o ),
	.datac(!\mispredict~input_o ),
	.datad(!\target[28]~input_o ),
	.datae(!\validAddress[28]~input_o ),
	.dataf(!\pcSelect|Add0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcSelect|intermediatePC[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcSelect|intermediatePC[28]~28 .extended_lut = "off";
defparam \pcSelect|intermediatePC[28]~28 .lut_mask = 64'h003F407F80BFC0FF;
defparam \pcSelect|intermediatePC[28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y3_N38
dffeas \pcSelect|nextPC[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pcSelect|intermediatePC[28]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcSelect|nextPC [28]),
	.prn(vcc));
// synopsys translate_off
defparam \pcSelect|nextPC[28] .is_wysiwyg = "true";
defparam \pcSelect|nextPC[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y3_N34
dffeas \instrPC[28]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcSelect|nextPC [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instrPC[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instrPC[28]~reg0 .is_wysiwyg = "true";
defparam \instrPC[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y115_N18
cyclonev_io_ibuf \validAddress[29]~input (
	.i(validAddress[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\validAddress[29]~input_o ));
// synopsys translate_off
defparam \validAddress[29]~input .bus_hold = "false";
defparam \validAddress[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X54_Y3_N27
cyclonev_lcell_comb \pcSelect|Add0~117 (
// Equation(s):
// \pcSelect|Add0~117_sumout  = SUM(( \pcSelect|nextPC [29] ) + ( GND ) + ( \pcSelect|Add0~114  ))
// \pcSelect|Add0~118  = CARRY(( \pcSelect|nextPC [29] ) + ( GND ) + ( \pcSelect|Add0~114  ))

	.dataa(!\pcSelect|nextPC [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcSelect|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcSelect|Add0~117_sumout ),
	.cout(\pcSelect|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \pcSelect|Add0~117 .extended_lut = "off";
defparam \pcSelect|Add0~117 .lut_mask = 64'h0000FFFF00005555;
defparam \pcSelect|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X54_Y3_N54
cyclonev_lcell_comb \pcSelect|intermediatePC[29]~29 (
// Equation(s):
// \pcSelect|intermediatePC[29]~29_combout  = ( \isJAL~input_o  & ( \pcSelect|Add0~117_sumout  & ( (!\mispredict~input_o  & ((!\misdirect~input_o  & ((\validAddress[29]~input_o ))) # (\misdirect~input_o  & (\target[29]~input_o )))) # (\mispredict~input_o  & 
// (\target[29]~input_o )) ) ) ) # ( !\isJAL~input_o  & ( \pcSelect|Add0~117_sumout  & ( ((!\mispredict~input_o  & !\misdirect~input_o )) # (\target[29]~input_o ) ) ) ) # ( \isJAL~input_o  & ( !\pcSelect|Add0~117_sumout  & ( (!\mispredict~input_o  & 
// ((!\misdirect~input_o  & ((\validAddress[29]~input_o ))) # (\misdirect~input_o  & (\target[29]~input_o )))) # (\mispredict~input_o  & (\target[29]~input_o )) ) ) ) # ( !\isJAL~input_o  & ( !\pcSelect|Add0~117_sumout  & ( (\target[29]~input_o  & 
// ((\misdirect~input_o ) # (\mispredict~input_o ))) ) ) )

	.dataa(!\target[29]~input_o ),
	.datab(!\mispredict~input_o ),
	.datac(!\validAddress[29]~input_o ),
	.datad(!\misdirect~input_o ),
	.datae(!\isJAL~input_o ),
	.dataf(!\pcSelect|Add0~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcSelect|intermediatePC[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcSelect|intermediatePC[29]~29 .extended_lut = "off";
defparam \pcSelect|intermediatePC[29]~29 .lut_mask = 64'h11551D55DD551D55;
defparam \pcSelect|intermediatePC[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y3_N56
dffeas \pcSelect|nextPC[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pcSelect|intermediatePC[29]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcSelect|nextPC [29]),
	.prn(vcc));
// synopsys translate_off
defparam \pcSelect|nextPC[29] .is_wysiwyg = "true";
defparam \pcSelect|nextPC[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y3_N17
dffeas \instrPC[29]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcSelect|nextPC [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instrPC[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instrPC[29]~reg0 .is_wysiwyg = "true";
defparam \instrPC[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N92
cyclonev_io_ibuf \validAddress[30]~input (
	.i(validAddress[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\validAddress[30]~input_o ));
// synopsys translate_off
defparam \validAddress[30]~input .bus_hold = "false";
defparam \validAddress[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X54_Y3_N30
cyclonev_lcell_comb \pcSelect|Add0~121 (
// Equation(s):
// \pcSelect|Add0~121_sumout  = SUM(( \pcSelect|nextPC [30] ) + ( GND ) + ( \pcSelect|Add0~118  ))
// \pcSelect|Add0~122  = CARRY(( \pcSelect|nextPC [30] ) + ( GND ) + ( \pcSelect|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcSelect|nextPC [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcSelect|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcSelect|Add0~121_sumout ),
	.cout(\pcSelect|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \pcSelect|Add0~121 .extended_lut = "off";
defparam \pcSelect|Add0~121 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pcSelect|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X54_Y3_N36
cyclonev_lcell_comb \pcSelect|intermediatePC[30]~30 (
// Equation(s):
// \pcSelect|intermediatePC[30]~30_combout  = ( \misdirect~input_o  & ( \pcSelect|Add0~121_sumout  & ( \target[30]~input_o  ) ) ) # ( !\misdirect~input_o  & ( \pcSelect|Add0~121_sumout  & ( (!\mispredict~input_o  & (((!\isJAL~input_o ) # 
// (\validAddress[30]~input_o )))) # (\mispredict~input_o  & (\target[30]~input_o )) ) ) ) # ( \misdirect~input_o  & ( !\pcSelect|Add0~121_sumout  & ( \target[30]~input_o  ) ) ) # ( !\misdirect~input_o  & ( !\pcSelect|Add0~121_sumout  & ( 
// (!\mispredict~input_o  & (((\validAddress[30]~input_o  & \isJAL~input_o )))) # (\mispredict~input_o  & (\target[30]~input_o )) ) ) )

	.dataa(!\target[30]~input_o ),
	.datab(!\validAddress[30]~input_o ),
	.datac(!\isJAL~input_o ),
	.datad(!\mispredict~input_o ),
	.datae(!\misdirect~input_o ),
	.dataf(!\pcSelect|Add0~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcSelect|intermediatePC[30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcSelect|intermediatePC[30]~30 .extended_lut = "off";
defparam \pcSelect|intermediatePC[30]~30 .lut_mask = 64'h03555555F3555555;
defparam \pcSelect|intermediatePC[30]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y3_N38
dffeas \pcSelect|nextPC[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pcSelect|intermediatePC[30]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcSelect|nextPC [30]),
	.prn(vcc));
// synopsys translate_off
defparam \pcSelect|nextPC[30] .is_wysiwyg = "true";
defparam \pcSelect|nextPC[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y3_N1
dffeas \instrPC[30]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcSelect|nextPC [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instrPC[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instrPC[30]~reg0 .is_wysiwyg = "true";
defparam \instrPC[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X121_Y39_N55
cyclonev_io_ibuf \validAddress[31]~input (
	.i(validAddress[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\validAddress[31]~input_o ));
// synopsys translate_off
defparam \validAddress[31]~input .bus_hold = "false";
defparam \validAddress[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X54_Y3_N33
cyclonev_lcell_comb \pcSelect|Add0~125 (
// Equation(s):
// \pcSelect|Add0~125_sumout  = SUM(( \pcSelect|nextPC [31] ) + ( GND ) + ( \pcSelect|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcSelect|nextPC [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pcSelect|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pcSelect|Add0~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcSelect|Add0~125 .extended_lut = "off";
defparam \pcSelect|Add0~125 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pcSelect|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X54_Y3_N42
cyclonev_lcell_comb \pcSelect|intermediatePC[31]~31 (
// Equation(s):
// \pcSelect|intermediatePC[31]~31_combout  = ( \isJAL~input_o  & ( \pcSelect|Add0~125_sumout  & ( (!\mispredict~input_o  & ((!\misdirect~input_o  & (\validAddress[31]~input_o )) # (\misdirect~input_o  & ((\target[31]~input_o ))))) # (\mispredict~input_o  & 
// (((\target[31]~input_o )))) ) ) ) # ( !\isJAL~input_o  & ( \pcSelect|Add0~125_sumout  & ( ((!\mispredict~input_o  & !\misdirect~input_o )) # (\target[31]~input_o ) ) ) ) # ( \isJAL~input_o  & ( !\pcSelect|Add0~125_sumout  & ( (!\mispredict~input_o  & 
// ((!\misdirect~input_o  & (\validAddress[31]~input_o )) # (\misdirect~input_o  & ((\target[31]~input_o ))))) # (\mispredict~input_o  & (((\target[31]~input_o )))) ) ) ) # ( !\isJAL~input_o  & ( !\pcSelect|Add0~125_sumout  & ( (\target[31]~input_o  & 
// ((\misdirect~input_o ) # (\mispredict~input_o ))) ) ) )

	.dataa(!\validAddress[31]~input_o ),
	.datab(!\mispredict~input_o ),
	.datac(!\target[31]~input_o ),
	.datad(!\misdirect~input_o ),
	.datae(!\isJAL~input_o ),
	.dataf(!\pcSelect|Add0~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcSelect|intermediatePC[31]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcSelect|intermediatePC[31]~31 .extended_lut = "off";
defparam \pcSelect|intermediatePC[31]~31 .lut_mask = 64'h030F470FCF0F470F;
defparam \pcSelect|intermediatePC[31]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y3_N44
dffeas \pcSelect|nextPC[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pcSelect|intermediatePC[31]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcSelect|nextPC [31]),
	.prn(vcc));
// synopsys translate_off
defparam \pcSelect|nextPC[31] .is_wysiwyg = "true";
defparam \pcSelect|nextPC[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y3_N31
dffeas \instrPC[31]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcSelect|nextPC [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instrPC[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instrPC[31]~reg0 .is_wysiwyg = "true";
defparam \instrPC[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X82_Y115_N41
cyclonev_io_ibuf \oldPC[4]~input (
	.i(oldPC[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\oldPC[4]~input_o ));
// synopsys translate_off
defparam \oldPC[4]~input .bus_hold = "false";
defparam \oldPC[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y115_N18
cyclonev_io_ibuf \oldPC[5]~input (
	.i(oldPC[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\oldPC[5]~input_o ));
// synopsys translate_off
defparam \oldPC[5]~input .bus_hold = "false";
defparam \oldPC[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y115_N1
cyclonev_io_ibuf \oldPC[6]~input (
	.i(oldPC[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\oldPC[6]~input_o ));
// synopsys translate_off
defparam \oldPC[6]~input .bus_hold = "false";
defparam \oldPC[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y115_N1
cyclonev_io_ibuf \oldPC[7]~input (
	.i(oldPC[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\oldPC[7]~input_o ));
// synopsys translate_off
defparam \oldPC[7]~input .bus_hold = "false";
defparam \oldPC[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y115_N58
cyclonev_io_ibuf \oldPC[8]~input (
	.i(oldPC[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\oldPC[8]~input_o ));
// synopsys translate_off
defparam \oldPC[8]~input .bus_hold = "false";
defparam \oldPC[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y115_N58
cyclonev_io_ibuf \oldPC[9]~input (
	.i(oldPC[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\oldPC[9]~input_o ));
// synopsys translate_off
defparam \oldPC[9]~input .bus_hold = "false";
defparam \oldPC[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y115_N18
cyclonev_io_ibuf \oldPC[10]~input (
	.i(oldPC[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\oldPC[10]~input_o ));
// synopsys translate_off
defparam \oldPC[10]~input .bus_hold = "false";
defparam \oldPC[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X75_Y115_N35
cyclonev_io_ibuf \oldPC[11]~input (
	.i(oldPC[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\oldPC[11]~input_o ));
// synopsys translate_off
defparam \oldPC[11]~input .bus_hold = "false";
defparam \oldPC[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y115_N92
cyclonev_io_ibuf \oldPC[12]~input (
	.i(oldPC[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\oldPC[12]~input_o ));
// synopsys translate_off
defparam \oldPC[12]~input .bus_hold = "false";
defparam \oldPC[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y115_N41
cyclonev_io_ibuf \oldPC[13]~input (
	.i(oldPC[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\oldPC[13]~input_o ));
// synopsys translate_off
defparam \oldPC[13]~input .bus_hold = "false";
defparam \oldPC[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y115_N18
cyclonev_io_ibuf \oldPC[14]~input (
	.i(oldPC[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\oldPC[14]~input_o ));
// synopsys translate_off
defparam \oldPC[14]~input .bus_hold = "false";
defparam \oldPC[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y115_N52
cyclonev_io_ibuf \oldPC[15]~input (
	.i(oldPC[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\oldPC[15]~input_o ));
// synopsys translate_off
defparam \oldPC[15]~input .bus_hold = "false";
defparam \oldPC[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y115_N18
cyclonev_io_ibuf \oldPC[16]~input (
	.i(oldPC[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\oldPC[16]~input_o ));
// synopsys translate_off
defparam \oldPC[16]~input .bus_hold = "false";
defparam \oldPC[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y115_N52
cyclonev_io_ibuf \oldPC[17]~input (
	.i(oldPC[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\oldPC[17]~input_o ));
// synopsys translate_off
defparam \oldPC[17]~input .bus_hold = "false";
defparam \oldPC[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y115_N58
cyclonev_io_ibuf \oldPC[18]~input (
	.i(oldPC[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\oldPC[18]~input_o ));
// synopsys translate_off
defparam \oldPC[18]~input .bus_hold = "false";
defparam \oldPC[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y55_N38
cyclonev_io_ibuf \oldPC[19]~input (
	.i(oldPC[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\oldPC[19]~input_o ));
// synopsys translate_off
defparam \oldPC[19]~input .bus_hold = "false";
defparam \oldPC[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y115_N1
cyclonev_io_ibuf \oldPC[20]~input (
	.i(oldPC[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\oldPC[20]~input_o ));
// synopsys translate_off
defparam \oldPC[20]~input .bus_hold = "false";
defparam \oldPC[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X73_Y115_N75
cyclonev_io_ibuf \oldPC[21]~input (
	.i(oldPC[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\oldPC[21]~input_o ));
// synopsys translate_off
defparam \oldPC[21]~input .bus_hold = "false";
defparam \oldPC[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y115_N35
cyclonev_io_ibuf \oldPC[22]~input (
	.i(oldPC[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\oldPC[22]~input_o ));
// synopsys translate_off
defparam \oldPC[22]~input .bus_hold = "false";
defparam \oldPC[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y115_N35
cyclonev_io_ibuf \oldPC[23]~input (
	.i(oldPC[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\oldPC[23]~input_o ));
// synopsys translate_off
defparam \oldPC[23]~input .bus_hold = "false";
defparam \oldPC[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y115_N75
cyclonev_io_ibuf \oldPC[24]~input (
	.i(oldPC[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\oldPC[24]~input_o ));
// synopsys translate_off
defparam \oldPC[24]~input .bus_hold = "false";
defparam \oldPC[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y115_N35
cyclonev_io_ibuf \oldPC[25]~input (
	.i(oldPC[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\oldPC[25]~input_o ));
// synopsys translate_off
defparam \oldPC[25]~input .bus_hold = "false";
defparam \oldPC[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X73_Y115_N92
cyclonev_io_ibuf \oldPC[26]~input (
	.i(oldPC[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\oldPC[26]~input_o ));
// synopsys translate_off
defparam \oldPC[26]~input .bus_hold = "false";
defparam \oldPC[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y53_N21
cyclonev_io_ibuf \oldPC[27]~input (
	.i(oldPC[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\oldPC[27]~input_o ));
// synopsys translate_off
defparam \oldPC[27]~input .bus_hold = "false";
defparam \oldPC[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y115_N35
cyclonev_io_ibuf \oldPC[28]~input (
	.i(oldPC[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\oldPC[28]~input_o ));
// synopsys translate_off
defparam \oldPC[28]~input .bus_hold = "false";
defparam \oldPC[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y115_N35
cyclonev_io_ibuf \oldPC[29]~input (
	.i(oldPC[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\oldPC[29]~input_o ));
// synopsys translate_off
defparam \oldPC[29]~input .bus_hold = "false";
defparam \oldPC[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y115_N18
cyclonev_io_ibuf \oldPC[30]~input (
	.i(oldPC[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\oldPC[30]~input_o ));
// synopsys translate_off
defparam \oldPC[30]~input .bus_hold = "false";
defparam \oldPC[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y115_N18
cyclonev_io_ibuf \oldPC[31]~input (
	.i(oldPC[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\oldPC[31]~input_o ));
// synopsys translate_off
defparam \oldPC[31]~input .bus_hold = "false";
defparam \oldPC[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y115_N18
cyclonev_io_ibuf \isControl~input (
	.i(isControl),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\isControl~input_o ));
// synopsys translate_off
defparam \isControl~input .bus_hold = "false";
defparam \isControl~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
