/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] _00_;
  reg [7:0] _01_;
  wire [9:0] _02_;
  wire celloutsig_0_0z;
  wire [15:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire [43:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  reg [2:0] celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [7:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire [13:0] celloutsig_0_3z;
  reg [10:0] celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [10:0] celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [14:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [14:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [14:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  reg [4:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_42z = ~(celloutsig_0_40z[1] & celloutsig_0_30z);
  assign celloutsig_0_39z = ~celloutsig_0_36z;
  assign celloutsig_1_19z = ~celloutsig_1_3z;
  assign celloutsig_0_5z = ~((celloutsig_0_3z[11] | celloutsig_0_0z) & celloutsig_0_4z);
  assign celloutsig_0_23z = ~((celloutsig_0_21z[0] | celloutsig_0_8z) & celloutsig_0_6z);
  assign celloutsig_0_29z = ~((celloutsig_0_18z | celloutsig_0_5z) & (celloutsig_0_21z[2] | celloutsig_0_26z[2]));
  assign celloutsig_0_0z = in_data[6] | in_data[59];
  assign celloutsig_1_13z = celloutsig_1_7z[3] | celloutsig_1_2z;
  assign celloutsig_1_15z = celloutsig_1_3z | celloutsig_1_11z;
  assign celloutsig_0_20z = celloutsig_0_11z | celloutsig_0_14z;
  assign celloutsig_0_2z = in_data[56] | celloutsig_0_1z[36];
  assign celloutsig_0_25z = { in_data[53:52], celloutsig_0_8z } + { celloutsig_0_21z[1:0], celloutsig_0_18z };
  assign celloutsig_0_27z = celloutsig_0_1z[28:26] + { _00_[2:1], celloutsig_0_0z };
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 8'h00;
    else _01_ <= { celloutsig_0_34z[5:3], celloutsig_0_23z, celloutsig_0_21z };
  reg [9:0] _17_;
  always_ff @(posedge celloutsig_1_3z, posedge clkin_data[32])
    if (clkin_data[32]) _17_ <= 10'h000;
    else _17_ <= { celloutsig_0_3z[11:7], celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_5z };
  assign { _02_[9:6], _00_[2:1], _02_[3:0] } = _17_;
  assign celloutsig_0_17z = { in_data[47:46], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_2z } == { celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_33z = { celloutsig_0_19z[3:0], celloutsig_0_11z } == { celloutsig_0_1z[26:24], celloutsig_0_32z, celloutsig_0_5z };
  assign celloutsig_1_2z = { celloutsig_1_0z[12:0], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } <= { in_data[136:108], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_22z = { celloutsig_0_3z[6:4], celloutsig_0_14z } <= { celloutsig_0_12z, celloutsig_0_2z };
  assign celloutsig_0_32z = celloutsig_0_10z[7:1] <= { celloutsig_0_15z[3:2], celloutsig_0_29z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_20z };
  assign celloutsig_0_18z = ! { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_37z = { celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_33z } < { celloutsig_0_12z[2:1], celloutsig_0_28z };
  assign celloutsig_1_16z = { celloutsig_1_0z[7:4], celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_13z } < celloutsig_1_6z[14:8];
  assign celloutsig_1_17z = { celloutsig_1_8z[4], celloutsig_1_16z, celloutsig_1_15z, celloutsig_1_16z, celloutsig_1_12z } < { celloutsig_1_8z[4:2], celloutsig_1_16z, celloutsig_1_10z };
  assign celloutsig_0_30z = { celloutsig_0_15z[4:3], celloutsig_0_24z, celloutsig_0_24z } < { celloutsig_0_26z, celloutsig_0_8z };
  assign celloutsig_0_4z = celloutsig_0_1z[41] & ~(celloutsig_0_3z[1]);
  assign celloutsig_1_10z = celloutsig_1_2z & ~(celloutsig_1_9z[3]);
  assign celloutsig_0_11z = celloutsig_0_6z & ~(celloutsig_0_5z);
  assign celloutsig_1_9z = { celloutsig_1_8z[4:1], celloutsig_1_3z } % { 1'h1, celloutsig_1_0z[9:7], celloutsig_1_2z };
  assign celloutsig_0_3z = in_data[90:77] * in_data[23:10];
  assign celloutsig_0_43z = { celloutsig_0_10z[15:9], celloutsig_0_39z, celloutsig_0_25z } * { _02_[7], _01_, celloutsig_0_33z, celloutsig_0_24z };
  assign celloutsig_1_0z = in_data[157:143] * in_data[144:130];
  assign celloutsig_1_18z = { celloutsig_1_0z[14:6], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_16z } * { celloutsig_1_0z[11], celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_17z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_10z };
  assign celloutsig_0_1z = { in_data[93:53], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } * in_data[64:21];
  assign celloutsig_0_34z = - { _02_[8:6], _00_[2:1], _02_[3], celloutsig_0_8z, celloutsig_0_28z };
  assign celloutsig_1_6z = - { in_data[127:115], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_10z = - { in_data[82:68], celloutsig_0_0z };
  assign celloutsig_0_15z = - { celloutsig_0_1z[37:34], celloutsig_0_14z };
  assign celloutsig_1_1z = in_data[114:109] !== in_data[184:179];
  assign celloutsig_0_6z = { celloutsig_0_1z[29:9], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z } !== { celloutsig_0_1z[5:3], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_9z = celloutsig_0_7z[3:1] !== celloutsig_0_1z[22:20];
  assign celloutsig_1_7z = ~ { celloutsig_1_6z[6:3], celloutsig_1_2z };
  assign celloutsig_0_19z = ~ in_data[91:87];
  assign celloutsig_1_4z = { celloutsig_1_0z[9:5], celloutsig_1_2z, celloutsig_1_2z } | in_data[178:172];
  assign celloutsig_0_7z = celloutsig_0_3z[7:4] | celloutsig_0_1z[37:34];
  assign celloutsig_0_12z = celloutsig_0_10z[2:0] | { in_data[5:4], celloutsig_0_9z };
  assign celloutsig_0_13z = celloutsig_0_12z | { celloutsig_0_12z[2], celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_1_3z = celloutsig_1_2z & in_data[122];
  assign celloutsig_1_11z = in_data[177] & celloutsig_1_4z[4];
  assign celloutsig_0_14z = celloutsig_0_12z[1] & celloutsig_0_2z;
  assign celloutsig_0_36z = | { celloutsig_0_32z, celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_1_12z = | { celloutsig_1_1z, in_data[174:147] };
  assign celloutsig_0_24z = | { celloutsig_0_17z, celloutsig_0_8z };
  assign celloutsig_0_28z = | { _00_[2:1], _02_[9:6], _02_[3:1] };
  assign celloutsig_1_14z = ~^ { celloutsig_1_0z[5:3], celloutsig_1_11z };
  assign celloutsig_0_8z = ~^ { celloutsig_0_1z[12:6], celloutsig_0_7z };
  assign celloutsig_0_21z = { _02_[3:1], celloutsig_0_0z } >> { celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_18z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_40z = 11'h000;
    else if (!clkin_data[128]) celloutsig_0_40z = { celloutsig_0_12z[2:1], celloutsig_0_27z, celloutsig_0_37z, celloutsig_0_28z, celloutsig_0_25z, celloutsig_0_22z };
  always_latch
    if (clkin_data[96]) celloutsig_1_8z = 5'h00;
    else if (!clkin_data[160]) celloutsig_1_8z = { celloutsig_1_4z[6:4], celloutsig_1_12z, celloutsig_1_3z };
  always_latch
    if (clkin_data[64]) celloutsig_0_26z = 3'h0;
    else if (!clkin_data[128]) celloutsig_0_26z = { celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_17z };
  assign _00_[0] = celloutsig_0_0z;
  assign _02_[5:4] = _00_[2:1];
  assign { out_data[142:128], out_data[96], out_data[32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
