#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Sep 15 09:42:52 2021
# Process ID: 10225
# Current directory: /home/mahdi/Desktop/finalIPs/finalIPs
# Command line: vivado
# Log file: /home/mahdi/Desktop/finalIPs/finalIPs/vivado.log
# Journal file: /home/mahdi/Desktop/finalIPs/finalIPs/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/mahdi/Desktop/finalProjects/FPGA1/1/1.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/pr.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 applicationRegion/xlconstant_0
endgroup
set_property -dict [list CONFIG.CONST_WIDTH {16}] [get_bd_cells applicationRegion/xlconstant_0]
delete_bd_objs [get_bd_nets applicationRegion/input_switch_m_axis_tid]
set_property location {2.5 616 1039} [get_bd_cells applicationRegion/xlconstant_0]
set_property location {1 297 1189} [get_bd_cells applicationRegion/xlconstant_0]
set_property location {1 297 1133} [get_bd_cells applicationRegion/xlconstant_0]
set_property name id_1 [get_bd_cells applicationRegion/xlconstant_0]
copy_bd_objs applicationRegion  [get_bd_cells {applicationRegion/id_1}]
copy_bd_objs applicationRegion  [get_bd_cells {applicationRegion/id_1}]
copy_bd_objs applicationRegion  [get_bd_cells {applicationRegion/id_1}]
set_property -dict [list CONFIG.CONST_VAL {4}] [get_bd_cells applicationRegion/id_4]
set_property -dict [list CONFIG.CONST_VAL {3}] [get_bd_cells applicationRegion/id_3]
set_property -dict [list CONFIG.CONST_VAL {2}] [get_bd_cells applicationRegion/id_2]
connect_bd_net [get_bd_pins applicationRegion/id_1/dout] [get_bd_pins applicationRegion/kern_enc_0/id]
undo
connect_bd_net [get_bd_pins applicationRegion/id_1/dout] [get_bd_pins applicationRegion/key_core_one_0/id]
connect_bd_net [get_bd_pins applicationRegion/id_2/dout] [get_bd_pins applicationRegion/key_core_two_0/id]
connect_bd_net [get_bd_pins applicationRegion/id_3/dout] [get_bd_pins applicationRegion/kern_enc_0/id]
connect_bd_net [get_bd_pins applicationRegion/id_4/dout] [get_bd_pins applicationRegion/kern_dec_0/id]
set_property location {3.5 1415 1219} [get_bd_cells applicationRegion/output_switch]
set_property location {4 1344 1411} [get_bd_cells applicationRegion/output_switch]
startgroup
set_property -dict [list CONFIG.NUM_SI {4}] [get_bd_cells applicationRegion/output_switch]
endgroup
connect_bd_intf_net [get_bd_intf_pins applicationRegion/kern_enc_0/out_r] [get_bd_intf_pins applicationRegion/output_switch/S00_AXIS]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/key_core_one_0/out_r] [get_bd_intf_pins applicationRegion/output_switch/S01_AXIS]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/kern_dec_0/out_r] [get_bd_intf_pins applicationRegion/output_switch/S02_AXIS]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/key_core_two_0/out_r] [get_bd_intf_pins applicationRegion/output_switch/S03_AXIS]
delete_bd_objs [get_bd_intf_nets applicationRegion/GMI_data_width_64_512_0_out_r] [get_bd_cells applicationRegion/axis_data_fifo_15]
delete_bd_objs [get_bd_cells applicationRegion/GMI_data_width_64_512_0]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/output_switch/M00_AXIS] [get_bd_intf_pins applicationRegion/custom_switch_inst/stream_in]
undo
redo
undo
redo
set_property location {4.5 2153 1377} [get_bd_cells applicationRegion/custom_switch_inst]
set_property location {4.5 1943 1404} [get_bd_cells applicationRegion/custom_switch_inst]
set_property location {5 2095 1405} [get_bd_cells applicationRegion/custom_switch_inst]
set_property location {5 2145 1397} [get_bd_cells applicationRegion/custom_switch_inst]
set_property location {5.5 2224 1379} [get_bd_cells applicationRegion/custom_switch_inst]
set_property location {5.5 2908 1360} [get_bd_cells applicationRegion/system_ila_3]
open_bd_design {/home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/pr.bd}
set_property name system_ila_2 [get_bd_cells applicationRegion/system_ila_3]
copy_bd_objs applicationRegion  [get_bd_cells {applicationRegion/system_ila_2}]
set_property location {4 1373 989} [get_bd_cells applicationRegion/system_ila_3]
set_property -dict [list CONFIG.C_BRAM_CNT {1.5} CONFIG.C_NUM_OF_PROBES {8} CONFIG.C_NUM_MONITOR_SLOTS {4}] [get_bd_cells applicationRegion/system_ila_3]
connect_bd_net [get_bd_pins applicationRegion/CLK] [get_bd_pins applicationRegion/system_ila_3/clk]
connect_bd_net [get_bd_pins applicationRegion/ARESETN] [get_bd_pins applicationRegion/system_ila_3/resetn]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/system_ila_3/SLOT_0_AXIS] [get_bd_intf_pins applicationRegion/kern_enc_0/out_r]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/system_ila_3/SLOT_1_AXIS] [get_bd_intf_pins applicationRegion/key_core_one_0/out_r]
set_property location {4 1413 1098} [get_bd_cells applicationRegion/system_ila_3]
startgroup
set_property -dict [list CONFIG.C_SLOT {2} CONFIG.C_BRAM_CNT {1.5} CONFIG.C_ADV_TRIGGER {false} CONFIG.C_SLOT_2_INTF_TYPE {xilinx.com:interface:axis_rtl:1.0}] [get_bd_cells applicationRegion/system_ila_3]
endgroup
connect_bd_intf_net [get_bd_intf_pins applicationRegion/system_ila_3/SLOT_2_AXIS] [get_bd_intf_pins applicationRegion/kern_dec_0/out_r]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/system_ila_3/SLOT_3_AXIS] [get_bd_intf_pins applicationRegion/key_core_two_0/out_r]
connect_bd_net [get_bd_pins applicationRegion/kern_enc_0/out_r_TDEST] [get_bd_pins applicationRegion/system_ila_3/probe0]
connect_bd_net [get_bd_pins applicationRegion/kern_enc_0/out_r_TID] [get_bd_pins applicationRegion/system_ila_3/probe1]
connect_bd_net [get_bd_pins applicationRegion/key_core_one_0/out_r_TDEST] [get_bd_pins applicationRegion/system_ila_3/probe3]
connect_bd_net [get_bd_pins applicationRegion/key_core_one_0/out_r_TID] [get_bd_pins applicationRegion/system_ila_3/probe4]
undo
undo
connect_bd_net [get_bd_pins applicationRegion/key_core_one_0/out_r_TDEST] [get_bd_pins applicationRegion/system_ila_3/probe2]
connect_bd_net [get_bd_pins applicationRegion/key_core_one_0/out_r_TID] [get_bd_pins applicationRegion/system_ila_3/probe3]
connect_bd_net [get_bd_pins applicationRegion/kern_dec_0/out_r_TDEST] [get_bd_pins applicationRegion/system_ila_3/probe4]
connect_bd_net [get_bd_pins applicationRegion/kern_dec_0/out_r_TID] [get_bd_pins applicationRegion/system_ila_3/probe5]
connect_bd_net [get_bd_pins applicationRegion/key_core_two_0/out_r_TDEST] [get_bd_pins applicationRegion/system_ila_3/probe6]
connect_bd_net [get_bd_pins applicationRegion/key_core_two_0/out_r_TID] [get_bd_pins applicationRegion/system_ila_3/probe7]
set_property location {4.5 1891 1011} [get_bd_cells applicationRegion/system_ila_2]
open_bd_design {/home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/shell/shell.bd}
open_bd_design {/home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/pr.bd}
open_bd_design {/home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/shell/shell.bd}
open_bd_design {/home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/pr.bd}
open_bd_design {/home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/pr.bd}
startgroup
set_property -dict [list CONFIG.C_IP_B2 {5} CONFIG.C_IP_B3 {10}] [get_bd_cells network/ip_constant_block_inst]
endgroup
startgroup
set_property -dict [list CONFIG.IP_ADDR {0x0A01050A}] [get_bd_cells network/GULF_Stream_0]
endgroup
reset_run pr_output_switch_0_synth_1
reset_run pr_blk_mem_switch_rom_0_synth_1
reset_run pr_blk_mem_gen_0_1_synth_1
reset_run pr_input_switch_0_synth_1
reset_run pr_GULF_Stream_0_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run pr_output_switch_0_synth_1
reset_run pr_blk_mem_switch_rom_0_synth_1
reset_run pr_blk_mem_gen_0_1_synth_1
reset_run pr_system_ila_2_0_synth_1
reset_run pr_input_switch_0_synth_1
reset_run pr_GULF_Stream_0_0_synth_1
reset_run pr_ip_constant_block_inst_0_synth_1
reset_run pr_key_core_two_0_0_synth_1
reset_run pr_kern_enc_0_0_synth_1
reset_run pr_key_core_one_0_0_synth_1
reset_run pr_kern_dec_0_0_synth_1
reset_run pr_system_ila_2_1_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets applicationRegion/input_switch_M01_AXIS]
delete_bd_objs [get_bd_nets applicationRegion/id_4_dout] [get_bd_nets applicationRegion/id_2_dout] [get_bd_nets applicationRegion/key_core_one_0_out_r_TDEST] [get_bd_nets applicationRegion/key_core_one_0_out_r_TID] [get_bd_nets applicationRegion/kern_dec_0_out_r_TDEST] [get_bd_nets applicationRegion/kern_enc_0_out_r_TID] [get_bd_nets applicationRegion/id_1_dout] [get_bd_intf_nets applicationRegion/input_switch_M02_AXIS] [get_bd_intf_nets applicationRegion/input_switch_M00_AXIS] [get_bd_nets applicationRegion/id_3_dout] [get_bd_intf_nets applicationRegion/input_switch_M03_AXIS] [get_bd_nets applicationRegion/key_core_two_0_out_r_TDEST] [get_bd_nets applicationRegion/key_core_two_0_out_r_TID] [get_bd_nets applicationRegion/kern_dec_0_out_r_TID] [get_bd_nets applicationRegion/kern_enc_0_out_r_TDEST] [get_bd_cells applicationRegion/key_core_one_0] [get_bd_cells applicationRegion/kern_dec_0] [get_bd_cells applicationRegion/kern_enc_0] [get_bd_cells applicationRegion/key_core_two_0]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/input_switch/M00_AXIS] [get_bd_intf_pins applicationRegion/output_switch/S00_AXIS]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/input_switch/M01_AXIS] [get_bd_intf_pins applicationRegion/output_switch/S01_AXIS]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/input_switch/M02_AXIS] [get_bd_intf_pins applicationRegion/output_switch/S02_AXIS]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/input_switch/M03_AXIS] [get_bd_intf_pins applicationRegion/output_switch/S03_AXIS]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_bd_design {/home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/pr.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:kern_enc:1.0 applicationRegion/kern_enc_0
endgroup
set_property location {2.5 717 943} [get_bd_cells applicationRegion/kern_enc_0]
delete_bd_objs [get_bd_intf_nets applicationRegion/kern_enc_0_out_r]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/input_switch/M00_AXIS] [get_bd_intf_pins applicationRegion/kern_enc_0/in_r]
connect_bd_net [get_bd_pins applicationRegion/CLK] [get_bd_pins applicationRegion/kern_enc_0/ap_clk]
connect_bd_net [get_bd_pins applicationRegion/ARESETN] [get_bd_pins applicationRegion/kern_enc_0/ap_rst_n]
connect_bd_net [get_bd_pins applicationRegion/id_1/dout] [get_bd_pins applicationRegion/kern_enc_0/id]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/kern_enc_0/out_r] [get_bd_intf_pins applicationRegion/output_switch/S00_AXIS]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/system_ila_3/SLOT_0_AXIS] [get_bd_intf_pins applicationRegion/output_switch/S00_AXIS]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_bd_design {/home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/pr.bd}
delete_bd_objs [get_bd_intf_nets applicationRegion/input_switch_M00_AXIS] [get_bd_nets applicationRegion/id_1_dout] [get_bd_cells applicationRegion/kern_enc_0]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/input_switch/M00_AXIS] [get_bd_intf_pins applicationRegion/output_switch/S00_AXIS]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run impl_1
open_run synth_1 -name synth_1
open_bd_design {/home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/pr.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 applicationRegion/axis_data_fifo_0
endgroup
set_property location {2 613 1116} [get_bd_cells applicationRegion/axis_data_fifo_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:kern_enc:1.0 applicationRegion/kern_enc_0
endgroup
set_property location {3 882 1123} [get_bd_cells applicationRegion/kern_enc_0]
set_property location {3 829 1128} [get_bd_cells applicationRegion/kern_enc_0]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/axis_data_fifo_0/M_AXIS] [get_bd_intf_pins applicationRegion/kern_enc_0/in_r]
connect_bd_net [get_bd_pins applicationRegion/CLK] [get_bd_pins applicationRegion/kern_enc_0/ap_clk]
connect_bd_net [get_bd_pins applicationRegion/ARESETN] [get_bd_pins applicationRegion/kern_enc_0/ap_rst_n]
connect_bd_net [get_bd_pins applicationRegion/kern_enc_0/id] [get_bd_pins applicationRegion/id_1/dout]
delete_bd_objs [get_bd_intf_nets applicationRegion/kern_enc_0_out_r]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/input_switch/M00_AXIS] [get_bd_intf_pins applicationRegion/axis_data_fifo_0/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/kern_enc_0/out_r] [get_bd_intf_pins applicationRegion/system_ila_3/SLOT_0_AXIS]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 applicationRegion/axis_data_fifo_1
endgroup
set_property location {4 1138 1119} [get_bd_cells applicationRegion/axis_data_fifo_1]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/kern_enc_0/out_r] [get_bd_intf_pins applicationRegion/axis_data_fifo_1/S_AXIS]
connect_bd_net [get_bd_pins applicationRegion/ARESETN] [get_bd_pins applicationRegion/axis_data_fifo_1/s_axis_aresetn]
connect_bd_net [get_bd_pins applicationRegion/CLK] [get_bd_pins applicationRegion/axis_data_fifo_1/s_axis_aclk]
connect_bd_net [get_bd_pins applicationRegion/ARESETN] [get_bd_pins applicationRegion/axis_data_fifo_0/s_axis_aresetn]
connect_bd_net [get_bd_pins applicationRegion/CLK] [get_bd_pins applicationRegion/axis_data_fifo_0/s_axis_aclk]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/axis_data_fifo_1/M_AXIS] [get_bd_intf_pins applicationRegion/output_switch/S00_AXIS]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 applicationRegion/axis_data_fifo_2
endgroup
set_property location {7 2107 1319} [get_bd_cells applicationRegion/axis_data_fifo_2]
delete_bd_objs [get_bd_intf_nets applicationRegion/output_switch_M00_AXIS2]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/output_switch/M00_AXIS] [get_bd_intf_pins applicationRegion/axis_data_fifo_2/S_AXIS]
set_property location {7 2143 1007} [get_bd_cells applicationRegion/system_ila_2]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/system_ila_2/SLOT_3_AXIS] [get_bd_intf_pins applicationRegion/output_switch/M00_AXIS]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/system_ila_2/SLOT_4_AXIS] [get_bd_intf_pins applicationRegion/system_ila_2/SLOT_3_AXIS]
connect_bd_net [get_bd_pins applicationRegion/CLK] [get_bd_pins applicationRegion/axis_data_fifo_2/s_axis_aclk]
connect_bd_net [get_bd_pins applicationRegion/ARESETN] [get_bd_pins applicationRegion/axis_data_fifo_2/s_axis_aresetn]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/axis_data_fifo_2/M_AXIS] [get_bd_intf_pins applicationRegion/custom_switch_inst/stream_in]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_run impl_1
open_bd_design {/home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/pr.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:kern_dec:1.0 applicationRegion/kern_dec_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:key_core_one:1.0 applicationRegion/key_core_one_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:key_core_two:1.0 applicationRegion/key_core_two_0
endgroup
set_property location {3 898 1586} [get_bd_cells applicationRegion/key_core_two_0]
connect_bd_net [get_bd_pins applicationRegion/CLK] [get_bd_pins applicationRegion/kern_dec_0/ap_clk]
connect_bd_net [get_bd_pins applicationRegion/CLK] [get_bd_pins applicationRegion/key_core_one_0/ap_clk]
connect_bd_net [get_bd_pins applicationRegion/key_core_one_0/ap_rst_n] [get_bd_pins applicationRegion/kern_dec_0/ap_rst_n]
connect_bd_net [get_bd_pins applicationRegion/ARESETN] [get_bd_pins applicationRegion/kern_dec_0/ap_rst_n]
connect_bd_net [get_bd_pins applicationRegion/CLK] [get_bd_pins applicationRegion/key_core_two_0/ap_clk]
connect_bd_net [get_bd_pins applicationRegion/ARESETN] [get_bd_pins applicationRegion/key_core_two_0/ap_rst_n]
connect_bd_net [get_bd_pins applicationRegion/id_4/dout] [get_bd_pins applicationRegion/kern_dec_0/id]
connect_bd_net [get_bd_pins applicationRegion/id_3/dout] [get_bd_pins applicationRegion/key_core_one_0/id]
undo
undo
delete_bd_objs [get_bd_nets applicationRegion/id_1_dout]
connect_bd_net [get_bd_pins applicationRegion/id_3/dout] [get_bd_pins applicationRegion/kern_enc_0/id]
connect_bd_net [get_bd_pins applicationRegion/id_4/dout] [get_bd_pins applicationRegion/kern_dec_0/id]
connect_bd_net [get_bd_pins applicationRegion/id_1/dout] [get_bd_pins applicationRegion/key_core_one_0/id]
connect_bd_net [get_bd_pins applicationRegion/id_2/dout] [get_bd_pins applicationRegion/key_core_two_0/id]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 applicationRegion/axis_data_fifo_3
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 applicationRegion/axis_data_fifo_4
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 applicationRegion/axis_data_fifo_5
endgroup
delete_bd_objs [get_bd_intf_nets applicationRegion/key_core_one_0_out_r]
delete_bd_objs [get_bd_intf_nets applicationRegion/kern_dec_0_out_r]
delete_bd_objs [get_bd_intf_nets applicationRegion/key_core_two_0_out_r]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/input_switch/M01_AXIS] [get_bd_intf_pins applicationRegion/axis_data_fifo_3/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/input_switch/M02_AXIS] [get_bd_intf_pins applicationRegion/axis_data_fifo_4/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/input_switch/M03_AXIS] [get_bd_intf_pins applicationRegion/axis_data_fifo_5/S_AXIS]
connect_bd_net [get_bd_pins applicationRegion/ARESETN] [get_bd_pins applicationRegion/axis_data_fifo_3/s_axis_aresetn]
connect_bd_net [get_bd_pins applicationRegion/ARESETN] [get_bd_pins applicationRegion/axis_data_fifo_4/s_axis_aresetn]
connect_bd_net [get_bd_pins applicationRegion/ARESETN] [get_bd_pins applicationRegion/axis_data_fifo_5/s_axis_aresetn]
connect_bd_net [get_bd_pins applicationRegion/CLK] [get_bd_pins applicationRegion/axis_data_fifo_3/s_axis_aclk]
connect_bd_net [get_bd_pins applicationRegion/CLK] [get_bd_pins applicationRegion/axis_data_fifo_4/s_axis_aclk]
connect_bd_net [get_bd_pins applicationRegion/CLK] [get_bd_pins applicationRegion/axis_data_fifo_5/s_axis_aclk]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/axis_data_fifo_3/M_AXIS] [get_bd_intf_pins applicationRegion/kern_dec_0/in_r]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/axis_data_fifo_4/M_AXIS] [get_bd_intf_pins applicationRegion/key_core_one_0/in_r]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/axis_data_fifo_5/M_AXIS] [get_bd_intf_pins applicationRegion/key_core_two_0/in_r]
copy_bd_objs applicationRegion  [get_bd_cells {applicationRegion/axis_data_fifo_1}]
undo
undo
redo
redo
copy_bd_objs applicationRegion  [get_bd_cells {applicationRegion/axis_data_fifo_1}]
set_property location {4 1223 1248} [get_bd_cells applicationRegion/axis_data_fifo_7]
set_property location {4 1129 1614} [get_bd_cells applicationRegion/axis_data_fifo_6]
set_property location {4 1228 1412} [get_bd_cells applicationRegion/axis_data_fifo_7]
set_property location {4 1186 1273} [get_bd_cells applicationRegion/axis_data_fifo_6]
copy_bd_objs applicationRegion  [get_bd_cells {applicationRegion/axis_data_fifo_6}]
set_property location {4 1199 1573} [get_bd_cells applicationRegion/axis_data_fifo_8]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/kern_dec_0/out_r] [get_bd_intf_pins applicationRegion/axis_data_fifo_6/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/key_core_one_0/out_r] [get_bd_intf_pins applicationRegion/axis_data_fifo_7/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/key_core_two_0/out_r] [get_bd_intf_pins applicationRegion/axis_data_fifo_8/S_AXIS]
connect_bd_net [get_bd_pins applicationRegion/ARESETN] [get_bd_pins applicationRegion/axis_data_fifo_8/s_axis_aresetn]
connect_bd_net [get_bd_pins applicationRegion/ARESETN] [get_bd_pins applicationRegion/axis_data_fifo_7/s_axis_aresetn]
connect_bd_net [get_bd_pins applicationRegion/ARESETN] [get_bd_pins applicationRegion/axis_data_fifo_6/s_axis_aresetn]
connect_bd_net [get_bd_pins applicationRegion/CLK] [get_bd_pins applicationRegion/axis_data_fifo_6/s_axis_aclk]
connect_bd_net [get_bd_pins applicationRegion/CLK] [get_bd_pins applicationRegion/axis_data_fifo_7/s_axis_aclk]
connect_bd_net [get_bd_pins applicationRegion/CLK] [get_bd_pins applicationRegion/axis_data_fifo_8/s_axis_aclk]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/system_ila_3/SLOT_1_AXIS] [get_bd_intf_pins applicationRegion/kern_dec_0/out_r]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/system_ila_3/SLOT_2_AXIS] [get_bd_intf_pins applicationRegion/key_core_one_0/out_r]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/system_ila_3/SLOT_3_AXIS] [get_bd_intf_pins applicationRegion/axis_data_fifo_8/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/axis_data_fifo_6/M_AXIS] [get_bd_intf_pins applicationRegion/output_switch/S01_AXIS]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/axis_data_fifo_7/M_AXIS] [get_bd_intf_pins applicationRegion/output_switch/S02_AXIS]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/axis_data_fifo_8/M_AXIS] [get_bd_intf_pins applicationRegion/output_switch/S03_AXIS]
set_property location {2 634 1208} [get_bd_cells applicationRegion/axis_data_fifo_3]
set_property location {2 649 1346} [get_bd_cells applicationRegion/axis_data_fifo_4]
set_property location {2 649 1485} [get_bd_cells applicationRegion/axis_data_fifo_5]
set_property location {3 975 1054} [get_bd_cells applicationRegion/kern_enc_0]
set_property location {3 979 1210} [get_bd_cells applicationRegion/kern_dec_0]
set_property location {3 975 1365} [get_bd_cells applicationRegion/key_core_one_0]
set_property location {3 979 1496} [get_bd_cells applicationRegion/key_core_two_0]
set_property location {4 1259 1006} [get_bd_cells applicationRegion/axis_data_fifo_1]
set_property location {4 1281 1171} [get_bd_cells applicationRegion/axis_data_fifo_6]
set_property location {4 1282 1337} [get_bd_cells applicationRegion/axis_data_fifo_7]
set_property location {4 1285 1508} [get_bd_cells applicationRegion/axis_data_fifo_8]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
