;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 7/30/2019 1:46:02 PM
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0xF000EF80  	GOTO        256
0x0004	0x0000      	NOP
0x0006	0x0000      	NOP
0x0008	0xF000EF00  	GOTO        0
0x000C	0x0000      	NOP
0x000E	0x0000      	NOP
0x0010	0x0000      	NOP
0x0012	0x0000      	NOP
0x0014	0x0000      	NOP
0x0016	0x0000      	NOP
0x0018	0xD7F3      	BRA         0
_UART1_Write:
;__Lib_UART_c67d67.c,63 :: 		
;__Lib_UART_c67d67.c,64 :: 		
L_UART1_Write3:
0x001C	0xB2AC      	BTFSC       TXSTA, 1 
0x001E	0xD002      	BRA         L_UART1_Write4
;__Lib_UART_c67d67.c,65 :: 		
0x0020	0x0000      	NOP
0x0022	0xD7FC      	BRA         L_UART1_Write3
L_UART1_Write4:
;__Lib_UART_c67d67.c,66 :: 		
0x0024	0xFFADC085  	MOVFF       FARG_UART1_Write_data_, TXREG
;__Lib_UART_c67d67.c,67 :: 		
L_end_UART1_Write:
0x0028	0x0012      	RETURN      0
; end of _UART1_Write
_UART1_Write_CText:
;USART_test5.c,45 :: 		void UART1_Write_CText(const char *txt1)
;USART_test5.c,47 :: 		while (*txt1)
L_UART1_Write_CText0:
0x002A	0xFFF6C081  	MOVFF       FARG_UART1_Write_CText_txt1, TBLPTRL
0x002E	0xFFF7C082  	MOVFF       FARG_UART1_Write_CText_txt1+1, TBLPTRH
0x0032	0xFFF8C083  	MOVFF       FARG_UART1_Write_CText_txt1+2, TBLPTRU
0x0036	0x0009      	TBLRD*+
0x0038	0xF000CFF5  	MOVFF       TABLAT, R0
0x003C	0x5200      	MOVF        R0, 1 
0x003E	0xE011      	BZ          L_UART1_Write_CText1
;USART_test5.c,48 :: 		UART1_Write(*txt1++);
0x0040	0xFFF6C081  	MOVFF       FARG_UART1_Write_CText_txt1, TBLPTRL
0x0044	0xFFF7C082  	MOVFF       FARG_UART1_Write_CText_txt1+1, TBLPTRH
0x0048	0xFFF8C083  	MOVFF       FARG_UART1_Write_CText_txt1+2, TBLPTRU
0x004C	0x0009      	TBLRD*+
0x004E	0xF085CFF5  	MOVFF       TABLAT, FARG_UART1_Write_data_
0x0052	0xDFE4      	RCALL       _UART1_Write
0x0054	0x0E01      	MOVLW       1
0x0056	0x0100      	MOVLB       0
0x0058	0x2781      	ADDWF       FARG_UART1_Write_CText_txt1, 1, 1
0x005A	0x0E00      	MOVLW       0
0x005C	0x2382      	ADDWFC      FARG_UART1_Write_CText_txt1+1, 1, 1
0x005E	0x2383      	ADDWFC      FARG_UART1_Write_CText_txt1+2, 1, 1
0x0060	0xD7E4      	BRA         L_UART1_Write_CText0
L_UART1_Write_CText1:
;USART_test5.c,49 :: 		}
L_end_UART1_Write_CText:
0x0062	0x0012      	RETURN      0
; end of _UART1_Write_CText
_UART1_Write_Text:
;__Lib_UART_c67d67.c,71 :: 		
;__Lib_UART_c67d67.c,72 :: 		
0x0064	0x0100      	MOVLB       0
0x0066	0x6B84      	CLRF        UART1_Write_Text_counter_L0, 1
;__Lib_UART_c67d67.c,74 :: 		
0x0068	0xFFE9C081  	MOVFF       FARG_UART1_Write_Text_uart_text, FSR0L
0x006C	0xFFEAC082  	MOVFF       FARG_UART1_Write_Text_uart_text+1, FSR0H
0x0070	0xF083CFEE  	MOVFF       POSTINC0, UART1_Write_Text_data__L0
;__Lib_UART_c67d67.c,75 :: 		
L_UART1_Write_Text5:
0x0074	0x5183      	MOVF        UART1_Write_Text_data__L0, 0, 1
0x0076	0x0A00      	XORLW       0
0x0078	0xE00E      	BZ          L_UART1_Write_Text6
;__Lib_UART_c67d67.c,76 :: 		
0x007A	0xF085C083  	MOVFF       UART1_Write_Text_data__L0, FARG_UART1_Write_data_
0x007E	0xDFCE      	RCALL       _UART1_Write
;__Lib_UART_c67d67.c,77 :: 		
0x0080	0x0100      	MOVLB       0
0x0082	0x2B84      	INCF        UART1_Write_Text_counter_L0, 1, 1
;__Lib_UART_c67d67.c,78 :: 		
0x0084	0x5184      	MOVF        UART1_Write_Text_counter_L0, 0, 1
0x0086	0x2581      	ADDWF       FARG_UART1_Write_Text_uart_text, 0, 1
0x0088	0x6EE9      	MOVWF       FSR0L 
0x008A	0x0E00      	MOVLW       0
0x008C	0x2182      	ADDWFC      FARG_UART1_Write_Text_uart_text+1, 0, 1
0x008E	0x6EEA      	MOVWF       FSR0L+1 
0x0090	0xF083CFEE  	MOVFF       POSTINC0, UART1_Write_Text_data__L0
;__Lib_UART_c67d67.c,79 :: 		
0x0094	0xD7EF      	BRA         L_UART1_Write_Text5
L_UART1_Write_Text6:
;__Lib_UART_c67d67.c,80 :: 		
L_end_UART1_Write_Text:
0x0096	0x0012      	RETURN      0
; end of _UART1_Write_Text
___CC2DW:
;__Lib_System.c,21 :: 		
;__Lib_System.c,23 :: 		
_CC2DL_Loop1:
;__Lib_System.c,24 :: 		
0x0098	0x0009      	TBLRD*+
;__Lib_System.c,25 :: 		
0x009A	0xFFE6CFF5  	MOVFF       TABLAT, POSTINC1
;__Lib_System.c,26 :: 		
0x009E	0x0600      	DECF        R0, 1, 0
;__Lib_System.c,27 :: 		
0x00A0	0xE1FB      	BNZ         _CC2DL_Loop1
;__Lib_System.c,28 :: 		
0x00A2	0x0601      	DECF        R1, 1, 0
;__Lib_System.c,29 :: 		
0x00A4	0xE1F9      	BNZ         _CC2DL_Loop1
;__Lib_System.c,31 :: 		
L_end___CC2DW:
0x00A6	0x0012      	RETURN      0
; end of ___CC2DW
_UART1_Init:
;__Lib_UART_c67d67.c,20 :: 		
;__Lib_UART_c67d67.c,23 :: 		
0x00A8	0x0E1C      	MOVLW       _UART1_Write
0x00AA	0x0100      	MOVLB       0
0x00AC	0x6F7D      	MOVWF       _UART_Wr_Ptr, 1
0x00AE	0x0E00      	MOVLW       hi_addr(_UART1_Write)
0x00B0	0x6F7E      	MOVWF       _UART_Wr_Ptr+1, 1
0x00B2	0x0E85      	MOVLW       FARG_UART1_Write_data_
0x00B4	0x6F7F      	MOVWF       _UART_Wr_Ptr+2, 1
0x00B6	0x0E00      	MOVLW       hi_addr(FARG_UART1_Write_data_)
0x00B8	0x6F80      	MOVWF       _UART_Wr_Ptr+3, 1
;__Lib_UART_c67d67.c,24 :: 		
0x00BA	0x0EFF      	MOVLW       _UART1_Read
0x00BC	0x6F79      	MOVWF       _UART_Rd_Ptr, 1
0x00BE	0x0EFF      	MOVLW       hi_addr(_UART1_Read)
0x00C0	0x6F7A      	MOVWF       _UART_Rd_Ptr+1, 1
0x00C2	0x0E00      	MOVLW       0
0x00C4	0x6F7B      	MOVWF       _UART_Rd_Ptr+2, 1
0x00C6	0x0E00      	MOVLW       0
0x00C8	0x6F7C      	MOVWF       _UART_Rd_Ptr+3, 1
;__Lib_UART_c67d67.c,25 :: 		
0x00CA	0x0EFF      	MOVLW       _UART1_Data_Ready
0x00CC	0x6F71      	MOVWF       _UART_Rdy_Ptr, 1
0x00CE	0x0EFF      	MOVLW       hi_addr(_UART1_Data_Ready)
0x00D0	0x6F72      	MOVWF       _UART_Rdy_Ptr+1, 1
0x00D2	0x0E00      	MOVLW       0
0x00D4	0x6F73      	MOVWF       _UART_Rdy_Ptr+2, 1
0x00D6	0x0E00      	MOVLW       0
0x00D8	0x6F74      	MOVWF       _UART_Rdy_Ptr+3, 1
;__Lib_UART_c67d67.c,26 :: 		
0x00DA	0x0EFF      	MOVLW       _UART1_Tx_Idle
0x00DC	0x6F75      	MOVWF       _UART_Tx_Idle_Ptr, 1
0x00DE	0x0EFF      	MOVLW       hi_addr(_UART1_Tx_Idle)
0x00E0	0x6F76      	MOVWF       _UART_Tx_Idle_Ptr+1, 1
0x00E2	0x0E00      	MOVLW       0
0x00E4	0x6F77      	MOVWF       _UART_Tx_Idle_Ptr+2, 1
0x00E6	0x0E00      	MOVLW       0
0x00E8	0x6F78      	MOVWF       _UART_Tx_Idle_Ptr+3, 1
;__Lib_UART_c67d67.c,28 :: 		
0x00EA	0x8AAC      	BSF         TXSTA, 5 
;__Lib_UART_c67d67.c,29 :: 		
0x00EC	0x0E90      	MOVLW       144
0x00EE	0x6EAB      	MOVWF       RCSTA 
;__Lib_UART_c67d67.c,30 :: 		
0x00F0	0x8E94      	BSF         TRISC7_bit, BitPos(TRISC7_bit+0) 
;__Lib_UART_c67d67.c,31 :: 		
0x00F2	0x9C94      	BCF         TRISC6_bit, BitPos(TRISC6_bit+0) 
;__Lib_UART_c67d67.c,33 :: 		
L_UART1_Init0:
0x00F4	0xAA9E      	BTFSS       PIR1, 5 
0x00F6	0xD003      	BRA         L_UART1_Init1
;__Lib_UART_c67d67.c,34 :: 		
0x00F8	0xF000CFAE  	MOVFF       RCREG, R0
0x00FC	0xD7FB      	BRA         L_UART1_Init0
L_UART1_Init1:
;__Lib_UART_c67d67.c,35 :: 		
L_end_UART1_Init:
0x00FE	0x0012      	RETURN      0
; end of _UART1_Init
_main:
0x0100	0x0E48      	MOVLW       72
0x0102	0x6E15      	MOVWF       ?lstr4_USART_test5 
0x0104	0x0E65      	MOVLW       101
0x0106	0x6E16      	MOVWF       22 
0x0108	0x0E6C      	MOVLW       108
0x010A	0x6E17      	MOVWF       23 
0x010C	0x0E6C      	MOVLW       108
0x010E	0x6E18      	MOVWF       24 
0x0110	0x0E6F      	MOVLW       111
0x0112	0x6E19      	MOVWF       25 
0x0114	0x6A1A      	CLRF        26 
;USART_test5.c,65 :: 		void main() {
;USART_test5.c,67 :: 		OSCCON = 0b01110000;  // bit7: device enters SLEEP on sleep instruction[0]
0x0116	0x0E70      	MOVLW       112
0x0118	0x6ED3      	MOVWF       OSCCON 
;USART_test5.c,73 :: 		OSCTUNE = 0b00000000; // bit7:  device clock derived from the MFINTOSC or HFINTOSC source
0x011A	0x6A9B      	CLRF        OSCTUNE 
;USART_test5.c,76 :: 		ANSELC=0;
0x011C	0x010F      	MOVLB       15
0x011E	0x6B3A      	CLRF        ANSELC, 1
;USART_test5.c,77 :: 		Led_Blanche_direction=0; // output
0x0120	0x9892      	BCF         TRISA4_bit, BitPos(TRISA4_bit+0) 
;USART_test5.c,80 :: 		Led_Blanche=1;     // do a chrono during led is ON
0x0122	0x8889      	BSF         LATA4_bit, BitPos(LATA4_bit+0) 
;USART_test5.c,81 :: 		Delay_ms(5000);
0x0124	0x0E66      	MOVLW       102
0x0126	0x6E0B      	MOVWF       R11, 0
0x0128	0x0E76      	MOVLW       118
0x012A	0x6E0C      	MOVWF       R12, 0
0x012C	0x0EC1      	MOVLW       193
0x012E	0x6E0D      	MOVWF       R13, 0
L_main4:
0x0130	0x2E0D      	DECFSZ      R13, 1, 0
0x0132	0xD7FE      	BRA         L_main4
0x0134	0x2E0C      	DECFSZ      R12, 1, 0
0x0136	0xD7FC      	BRA         L_main4
0x0138	0x2E0B      	DECFSZ      R11, 1, 0
0x013A	0xD7FA      	BRA         L_main4
;USART_test5.c,82 :: 		Led_Blanche=0;
0x013C	0x9889      	BCF         LATA4_bit, BitPos(LATA4_bit+0) 
;USART_test5.c,85 :: 		UART1_Init(19200);
0x013E	0x86B8      	BSF         BAUDCON, 3, 0
0x0140	0x6AB0      	CLRF        SPBRGH 
0x0142	0x0ECF      	MOVLW       207
0x0144	0x6EAF      	MOVWF       SPBRG 
0x0146	0x84AC      	BSF         TXSTA, 2, 0
0x0148	0xDFAF      	RCALL       _UART1_Init
;USART_test5.c,86 :: 		UART1_Write(CLS);  // efface ecran si code 12 voir vbray
0x014A	0x0E0C      	MOVLW       12
0x014C	0x6F85      	MOVWF       FARG_UART1_Write_data_, 1
0x014E	0xDF66      	RCALL       _UART1_Write
;USART_test5.c,87 :: 		Delay_ms(1000);
0x0150	0x0E15      	MOVLW       21
0x0152	0x6E0B      	MOVWF       R11, 0
0x0154	0x0E4B      	MOVLW       75
0x0156	0x6E0C      	MOVWF       R12, 0
0x0158	0x0EBE      	MOVLW       190
0x015A	0x6E0D      	MOVWF       R13, 0
L_main5:
0x015C	0x2E0D      	DECFSZ      R13, 1, 0
0x015E	0xD7FE      	BRA         L_main5
0x0160	0x2E0C      	DECFSZ      R12, 1, 0
0x0162	0xD7FC      	BRA         L_main5
0x0164	0x2E0B      	DECFSZ      R11, 1, 0
0x0166	0xD7FA      	BRA         L_main5
0x0168	0x0000      	NOP
;USART_test5.c,89 :: 		UART1_Write('A');
0x016A	0x0E41      	MOVLW       65
0x016C	0x0100      	MOVLB       0
0x016E	0x6F85      	MOVWF       FARG_UART1_Write_data_, 1
0x0170	0xDF55      	RCALL       _UART1_Write
;USART_test5.c,90 :: 		UART1_Write('B');
0x0172	0x0E42      	MOVLW       66
0x0174	0x0100      	MOVLB       0
0x0176	0x6F85      	MOVWF       FARG_UART1_Write_data_, 1
0x0178	0xDF51      	RCALL       _UART1_Write
;USART_test5.c,91 :: 		UART1_Write('Z');
0x017A	0x0E5A      	MOVLW       90
0x017C	0x0100      	MOVLB       0
0x017E	0x6F85      	MOVWF       FARG_UART1_Write_data_, 1
0x0180	0xDF4D      	RCALL       _UART1_Write
;USART_test5.c,92 :: 		UART1_Write('a');
0x0182	0x0E61      	MOVLW       97
0x0184	0x0100      	MOVLB       0
0x0186	0x6F85      	MOVWF       FARG_UART1_Write_data_, 1
0x0188	0xDF49      	RCALL       _UART1_Write
;USART_test5.c,93 :: 		UART1_Write('b');
0x018A	0x0E62      	MOVLW       98
0x018C	0x0100      	MOVLB       0
0x018E	0x6F85      	MOVWF       FARG_UART1_Write_data_, 1
0x0190	0xDF45      	RCALL       _UART1_Write
;USART_test5.c,94 :: 		UART1_Write('Z');
0x0192	0x0E5A      	MOVLW       90
0x0194	0x0100      	MOVLB       0
0x0196	0x6F85      	MOVWF       FARG_UART1_Write_data_, 1
0x0198	0xDF41      	RCALL       _UART1_Write
;USART_test5.c,98 :: 		txt=&TEXTE[0]; // init pointeur sur table TEXTE
0x019A	0x0E1B      	MOVLW       _TEXTE
0x019C	0x0100      	MOVLB       0
0x019E	0x6F6F      	MOVWF       _txt, 1
0x01A0	0x0E00      	MOVLW       hi_addr(_TEXTE)
0x01A2	0x6F70      	MOVWF       _txt+1, 1
;USART_test5.c,99 :: 		Freq = Clock_kHz();
0x01A4	0x0E80      	MOVLW       128
0x01A6	0x6F6B      	MOVWF       _Freq, 1
0x01A8	0x0E3E      	MOVLW       62
0x01AA	0x6F6C      	MOVWF       _Freq+1, 1
0x01AC	0x0E00      	MOVLW       0
0x01AE	0x6F6D      	MOVWF       _Freq+2, 1
0x01B0	0x6F6E      	MOVWF       _Freq+3, 1
;USART_test5.c,101 :: 		UART1_Write_CText(" Fosc =");
0x01B2	0x0E47      	MOVLW       ?lstr_1_USART_test5
0x01B4	0x6F81      	MOVWF       FARG_UART1_Write_CText_txt1, 1
0x01B6	0x0E02      	MOVLW       hi_addr(?lstr_1_USART_test5)
0x01B8	0x6F82      	MOVWF       FARG_UART1_Write_CText_txt1+1, 1
0x01BA	0x0E00      	MOVLW       higher_addr(?lstr_1_USART_test5)
0x01BC	0x6F83      	MOVWF       FARG_UART1_Write_CText_txt1+2, 1
0x01BE	0xDF35      	RCALL       _UART1_Write_CText
;USART_test5.c,104 :: 		UART1_Write_CText(" KHz\r\n");
0x01C0	0x0E4F      	MOVLW       ?lstr_2_USART_test5
0x01C2	0x0100      	MOVLB       0
0x01C4	0x6F81      	MOVWF       FARG_UART1_Write_CText_txt1, 1
0x01C6	0x0E02      	MOVLW       hi_addr(?lstr_2_USART_test5)
0x01C8	0x6F82      	MOVWF       FARG_UART1_Write_CText_txt1+1, 1
0x01CA	0x0E00      	MOVLW       higher_addr(?lstr_2_USART_test5)
0x01CC	0x6F83      	MOVWF       FARG_UART1_Write_CText_txt1+2, 1
0x01CE	0xDF2D      	RCALL       _UART1_Write_CText
;USART_test5.c,106 :: 		UART1_Write_CText("18F46K22 40pins FOSC=16MHz test UART1 19200,8,N,1\r\n ");
0x01D0	0x0E12      	MOVLW       ?lstr_3_USART_test5
0x01D2	0x0100      	MOVLB       0
0x01D4	0x6F81      	MOVWF       FARG_UART1_Write_CText_txt1, 1
0x01D6	0x0E02      	MOVLW       hi_addr(?lstr_3_USART_test5)
0x01D8	0x6F82      	MOVWF       FARG_UART1_Write_CText_txt1+1, 1
0x01DA	0x0E00      	MOVLW       higher_addr(?lstr_3_USART_test5)
0x01DC	0x6F83      	MOVWF       FARG_UART1_Write_CText_txt1+2, 1
0x01DE	0xDF25      	RCALL       _UART1_Write_CText
;USART_test5.c,109 :: 		while(1){
L_main6:
;USART_test5.c,110 :: 		UART1_Write_Text("Hello");
0x01E0	0x0E15      	MOVLW       ?lstr4_USART_test5
0x01E2	0x0100      	MOVLB       0
0x01E4	0x6F81      	MOVWF       FARG_UART1_Write_Text_uart_text, 1
0x01E6	0x0E00      	MOVLW       hi_addr(?lstr4_USART_test5)
0x01E8	0x6F82      	MOVWF       FARG_UART1_Write_Text_uart_text+1, 1
0x01EA	0xDF3C      	RCALL       _UART1_Write_Text
;USART_test5.c,111 :: 		Delay_ms(1000);
0x01EC	0x0E15      	MOVLW       21
0x01EE	0x6E0B      	MOVWF       R11, 0
0x01F0	0x0E4B      	MOVLW       75
0x01F2	0x6E0C      	MOVWF       R12, 0
0x01F4	0x0EBE      	MOVLW       190
0x01F6	0x6E0D      	MOVWF       R13, 0
L_main8:
0x01F8	0x2E0D      	DECFSZ      R13, 1, 0
0x01FA	0xD7FE      	BRA         L_main8
0x01FC	0x2E0C      	DECFSZ      R12, 1, 0
0x01FE	0xD7FC      	BRA         L_main8
0x0200	0x2E0B      	DECFSZ      R11, 1, 0
0x0202	0xD7FA      	BRA         L_main8
0x0204	0x0000      	NOP
;USART_test5.c,112 :: 		UART1_Write(13);
0x0206	0x0E0D      	MOVLW       13
0x0208	0x6F85      	MOVWF       FARG_UART1_Write_data_, 1
0x020A	0xDF08      	RCALL       _UART1_Write
;USART_test5.c,113 :: 		Led_Blanche=!Led_Blanche;
0x020C	0x7889      	BTG         LATA4_bit, BitPos(LATA4_bit+0) 
;USART_test5.c,114 :: 		}
0x020E	0xD7E8      	BRA         L_main6
;USART_test5.c,115 :: 		}
L_end_main:
0x0210	0xD7FF      	BRA         $+0
; end of _main
;USART_test5.c,0 :: ?lstr_3_USART_test5
0x0212	0x3831 ;?lstr_3_USART_test5+0
0x0214	0x3446 ;?lstr_3_USART_test5+2
0x0216	0x4B36 ;?lstr_3_USART_test5+4
0x0218	0x3232 ;?lstr_3_USART_test5+6
0x021A	0x3420 ;?lstr_3_USART_test5+8
0x021C	0x7030 ;?lstr_3_USART_test5+10
0x021E	0x6E69 ;?lstr_3_USART_test5+12
0x0220	0x2073 ;?lstr_3_USART_test5+14
0x0222	0x4F46 ;?lstr_3_USART_test5+16
0x0224	0x4353 ;?lstr_3_USART_test5+18
0x0226	0x313D ;?lstr_3_USART_test5+20
0x0228	0x4D36 ;?lstr_3_USART_test5+22
0x022A	0x7A48 ;?lstr_3_USART_test5+24
0x022C	0x7420 ;?lstr_3_USART_test5+26
0x022E	0x7365 ;?lstr_3_USART_test5+28
0x0230	0x2074 ;?lstr_3_USART_test5+30
0x0232	0x4155 ;?lstr_3_USART_test5+32
0x0234	0x5452 ;?lstr_3_USART_test5+34
0x0236	0x2031 ;?lstr_3_USART_test5+36
0x0238	0x3931 ;?lstr_3_USART_test5+38
0x023A	0x3032 ;?lstr_3_USART_test5+40
0x023C	0x2C30 ;?lstr_3_USART_test5+42
0x023E	0x2C38 ;?lstr_3_USART_test5+44
0x0240	0x2C4E ;?lstr_3_USART_test5+46
0x0242	0x0D31 ;?lstr_3_USART_test5+48
0x0244	0x200A ;?lstr_3_USART_test5+50
0x0246	0x00 ;?lstr_3_USART_test5+52
; end of ?lstr_3_USART_test5
;USART_test5.c,0 :: ?lstr_1_USART_test5
0x0247	0x4620 ;?lstr_1_USART_test5+0
0x0249	0x736F ;?lstr_1_USART_test5+2
0x024B	0x2063 ;?lstr_1_USART_test5+4
0x024D	0x003D ;?lstr_1_USART_test5+6
; end of ?lstr_1_USART_test5
;USART_test5.c,0 :: ?lstr_2_USART_test5
0x024F	0x4B20 ;?lstr_2_USART_test5+0
0x0251	0x7A48 ;?lstr_2_USART_test5+2
0x0253	0x0A0D ;?lstr_2_USART_test5+4
0x0255	0x00 ;?lstr_2_USART_test5+6
; end of ?lstr_2_USART_test5
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x001C      [14]    _UART1_Write
0x002A      [58]    _UART1_Write_CText
0x0064      [52]    _UART1_Write_Text
0x0098      [16]    ___CC2DW
0x00A8      [88]    _UART1_Init
0x0100     [274]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [1]    UART1_Init_tmp_L0
0x0000       [1]    R0
0x0000       [1]    UART2_Init_tmp_L0
0x0001       [1]    UART2_Read___tmp_UART2_Read_L0
0x0001       [1]    UART1_Read___tmp_UART1_Read_L0
0x0001       [1]    R1
0x0002       [1]    R2
0x0003       [1]    R3
0x0004       [1]    R4
0x0005       [1]    R5
0x0006       [1]    R6
0x0007       [1]    R7
0x0008       [1]    R8
0x0009       [1]    R9
0x000A       [1]    R10
0x000B       [1]    R11
0x000C       [1]    R12
0x000D       [1]    R13
0x000E       [1]    R14
0x000F       [1]    R15
0x0010       [1]    R16
0x0011       [1]    R17
0x0012       [1]    R18
0x0013       [1]    R19
0x0014       [1]    R20
0x0015       [6]    ?lstr4_USART_test5
0x001B      [80]    _TEXTE
0x006B       [4]    _Freq
0x006F       [2]    _txt
0x0071       [4]    _UART_Rdy_Ptr
0x0075       [4]    _UART_Tx_Idle_Ptr
0x0079       [4]    _UART_Rd_Ptr
0x007D       [4]    _UART_Wr_Ptr
0x0081       [2]    FARG_UART1_Write_Text_uart_text
0x0081       [3]    FARG_UART1_Write_CText_txt1
0x0083       [1]    UART1_Write_Text_data__L0
0x0084       [1]    UART1_Write_Text_counter_L0
0x0085       [1]    FARG_UART1_Write_data_
0x0F3A       [1]    ANSELC
0x0F89       [0]    LATA4_bit
0x0F89       [0]    Led_Blanche
0x0F92       [0]    TRISA4_bit
0x0F92       [0]    Led_Blanche_direction
0x0F94       [0]    TRISC6_bit
0x0F94       [0]    TRISC7_bit
0x0F9B       [1]    OSCTUNE
0x0F9E       [1]    PIR1
0x0FAB       [1]    RCSTA
0x0FAC       [1]    TXSTA
0x0FAD       [1]    TXREG
0x0FAE       [1]    RCREG
0x0FAF       [1]    SPBRG
0x0FB0       [1]    SPBRGH
0x0FB8       [1]    BAUDCON
0x0FD3       [1]    OSCCON
0x0FD8       [1]    STATUS
0x0FD9       [1]    FSR2L
0x0FDA       [1]    FSR2H
0x0FDE       [1]    POSTINC2
0x0FE0       [1]    BSR
0x0FE1       [1]    FSR1L
0x0FE2       [1]    FSR1H
0x0FE4       [1]    PREINC1
0x0FE6       [1]    POSTINC1
0x0FE7       [1]    INDF1
0x0FE8       [1]    WREG
0x0FE9       [1]    FSR0L
0x0FEA       [1]    FSR0H
0x0FEE       [1]    POSTINC0
0x0FF3       [1]    PRODL
0x0FF4       [1]    PRODH
0x0FF5       [1]    TABLAT
0x0FF6       [1]    TBLPTRL
0x0FF7       [1]    TBLPTRH
0x0FF8       [1]    TBLPTRU
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x0212      [53]    ?lstr_3_USART_test5
0x0247       [8]    ?lstr_1_USART_test5
0x024F       [7]    ?lstr_2_USART_test5
