$date
	Sun Oct 12 02:22:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! f_o_ce $end
$var wire 32 " f_o_instr [31:0] $end
$var reg 1 # f_clk $end
$var reg 32 $ f_i_address [31:0] $end
$var reg 1 % f_i_ce $end
$var reg 1 & f_rst $end
$scope module i_f $end
$var wire 1 ' f_clk $end
$var wire 1 ( f_i_ack $end
$var wire 32 ) f_i_address [31:0] $end
$var wire 1 * f_i_ce $end
$var wire 32 + f_i_instr [31:0] $end
$var wire 1 , f_i_last $end
$var wire 1 - f_rst $end
$var reg 1 . f_o_ce $end
$var reg 32 / f_o_instr [31:0] $end
$var reg 1 0 f_o_syn $end
$var reg 32 1 temp_address [31:0] $end
$scope module i_m $end
$var wire 1 ' t_clk $end
$var wire 32 2 t_i_address [31:0] $end
$var wire 1 3 t_i_syn $end
$var wire 1 - t_rst $end
$var reg 32 4 addr_q [31:0] $end
$var reg 1 5 syn_q $end
$var reg 1 6 t_o_ack $end
$var reg 32 7 t_o_instr [31:0] $end
$var reg 1 8 t_o_last $end
$upscope $end
$upscope $end
$scope task reset $end
$var integer 32 9 counter [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 9
08
b0 7
06
05
b0 4
03
bx 2
bx 1
00
b0 /
0.
0-
z,
b0 +
0*
b0 )
0(
0'
0&
0%
b0 $
0#
b0 "
0!
$end
#5
1#
1'
#10
0#
0'
#15
1&
1-
1#
1'
#20
0#
0'
#25
10
13
b0 1
b0 2
1%
1*
1#
1'
#30
0#
0'
#35
15
b100 1
b100 2
b100 $
b100 )
1#
1'
#40
0#
0'
#45
b1000111010000000000000010100 7
b1000111010000000000000010100 +
16
1(
b100 4
1#
1'
#50
0#
0'
#55
18
b100111001100000000000010100 7
b100111001100000000000010100 +
1.
1!
b1000111010000000000000010100 /
b1000111010000000000000010100 "
x0
x3
1#
1'
