// Seed: 3278801944
module module_0 (
    output tri0 id_0,
    input  tri1 id_1,
    input  tri0 id_2
);
  assign id_0 = id_1;
  wire id_4, id_5;
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1,
    input tri1 id_2
    , id_4
);
  logic [7:0] id_5;
  always_comb id_4 = 1'b0;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_2
  );
  wire id_6;
  id_7(
      id_4, {1, 1'b0, 1, id_4, id_2}, 1'b0, 1, 1, 1
  );
  assign id_5 = id_5[1'b0];
endmodule
