$comment
	File created using the following command:
		vcd file arithmetic_processor.msim.vcd -direction
$end
$date
	Thu May 07 17:00:49 2020
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module CPU_vlg_vec_tst $end
$var reg 1 ! AUTO $end
$var reg 1 " CLK $end
$var reg 16 # DATA_MEM_OUT [15:0] $end
$var reg 16 $ INST_MEM_OUT [15:0] $end
$var reg 1 % RUN $end
$var wire 1 & A_REG [7] $end
$var wire 1 ' A_REG [6] $end
$var wire 1 ( A_REG [5] $end
$var wire 1 ) A_REG [4] $end
$var wire 1 * A_REG [3] $end
$var wire 1 + A_REG [2] $end
$var wire 1 , A_REG [1] $end
$var wire 1 - A_REG [0] $end
$var wire 1 . ABC [15] $end
$var wire 1 / ABC [14] $end
$var wire 1 0 ABC [13] $end
$var wire 1 1 ABC [12] $end
$var wire 1 2 ABC [11] $end
$var wire 1 3 ABC [10] $end
$var wire 1 4 ABC [9] $end
$var wire 1 5 ABC [8] $end
$var wire 1 6 ABC [7] $end
$var wire 1 7 ABC [6] $end
$var wire 1 8 ABC [5] $end
$var wire 1 9 ABC [4] $end
$var wire 1 : ABC [3] $end
$var wire 1 ; ABC [2] $end
$var wire 1 < ABC [1] $end
$var wire 1 = ABC [0] $end
$var wire 1 > ALU_OUT [7] $end
$var wire 1 ? ALU_OUT [6] $end
$var wire 1 @ ALU_OUT [5] $end
$var wire 1 A ALU_OUT [4] $end
$var wire 1 B ALU_OUT [3] $end
$var wire 1 C ALU_OUT [2] $end
$var wire 1 D ALU_OUT [1] $end
$var wire 1 E ALU_OUT [0] $end
$var wire 1 F B_REG [7] $end
$var wire 1 G B_REG [6] $end
$var wire 1 H B_REG [5] $end
$var wire 1 I B_REG [4] $end
$var wire 1 J B_REG [3] $end
$var wire 1 K B_REG [2] $end
$var wire 1 L B_REG [1] $end
$var wire 1 M B_REG [0] $end
$var wire 1 N RF_A_READ_PORT [7] $end
$var wire 1 O RF_A_READ_PORT [6] $end
$var wire 1 P RF_A_READ_PORT [5] $end
$var wire 1 Q RF_A_READ_PORT [4] $end
$var wire 1 R RF_A_READ_PORT [3] $end
$var wire 1 S RF_A_READ_PORT [2] $end
$var wire 1 T RF_A_READ_PORT [1] $end
$var wire 1 U RF_A_READ_PORT [0] $end
$var wire 1 V RF_B_READ_PORT [7] $end
$var wire 1 W RF_B_READ_PORT [6] $end
$var wire 1 X RF_B_READ_PORT [5] $end
$var wire 1 Y RF_B_READ_PORT [4] $end
$var wire 1 Z RF_B_READ_PORT [3] $end
$var wire 1 [ RF_B_READ_PORT [2] $end
$var wire 1 \ RF_B_READ_PORT [1] $end
$var wire 1 ] RF_B_READ_PORT [0] $end
$var wire 1 ^ RF_W_ADDR [2] $end
$var wire 1 _ RF_W_ADDR [1] $end
$var wire 1 ` RF_W_ADDR [0] $end
$var wire 1 a RF_W_DATA [7] $end
$var wire 1 b RF_W_DATA [6] $end
$var wire 1 c RF_W_DATA [5] $end
$var wire 1 d RF_W_DATA [4] $end
$var wire 1 e RF_W_DATA [3] $end
$var wire 1 f RF_W_DATA [2] $end
$var wire 1 g RF_W_DATA [1] $end
$var wire 1 h RF_W_DATA [0] $end
$var wire 1 i sampler $end
$scope module i1 $end
$var wire 1 j gnd $end
$var wire 1 k vcc $end
$var wire 1 l unknown $end
$var tri1 1 m devclrn $end
$var tri1 1 n devpor $end
$var tri1 1 o devoe $end
$var wire 1 p inst|ALU|neg_a[2]~4_combout $end
$var wire 1 q inst|ALU|neg_a[3]~6_combout $end
$var wire 1 r inst|ALU|neg_a[6]~13 $end
$var wire 1 s inst|ALU|neg_a[7]~14_combout $end
$var wire 1 t inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 $end
$var wire 1 u inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout $end
$var wire 1 v inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 $end
$var wire 1 w inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout $end
$var wire 1 x inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 $end
$var wire 1 y inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout $end
$var wire 1 z inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 $end
$var wire 1 { inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout $end
$var wire 1 | inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout $end
$var wire 1 } inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout $end
$var wire 1 ~ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~3 $end
$var wire 1 !! inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~5 $end
$var wire 1 "! inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout $end
$var wire 1 #! inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~7 $end
$var wire 1 $! inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout $end
$var wire 1 %! inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout $end
$var wire 1 &! inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout $end
$var wire 1 '! inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout $end
$var wire 1 (! inst|REG_PC|Address[0]~11 $end
$var wire 1 )! inst|REG_PC|Address[0]~10_combout $end
$var wire 1 *! inst|REG_PC|Address[1]~13 $end
$var wire 1 +! inst|REG_PC|Address[1]~12_combout $end
$var wire 1 ,! inst|REG_PC|Address[2]~15 $end
$var wire 1 -! inst|REG_PC|Address[2]~14_combout $end
$var wire 1 .! inst|REG_PC|Address[3]~17 $end
$var wire 1 /! inst|REG_PC|Address[3]~16_combout $end
$var wire 1 0! inst|REG_PC|Address[4]~19 $end
$var wire 1 1! inst|REG_PC|Address[4]~18_combout $end
$var wire 1 2! inst|REG_PC|Address[5]~21 $end
$var wire 1 3! inst|REG_PC|Address[5]~20_combout $end
$var wire 1 4! inst|REG_PC|Address[6]~23 $end
$var wire 1 5! inst|REG_PC|Address[6]~22_combout $end
$var wire 1 6! inst|REG_PC|Address[7]~25 $end
$var wire 1 7! inst|REG_PC|Address[7]~24_combout $end
$var wire 1 8! inst|REG_PC|Address[8]~27 $end
$var wire 1 9! inst|REG_PC|Address[8]~26_combout $end
$var wire 1 :! inst|REG_PC|Address[9]~28_combout $end
$var wire 1 ;! inst|RF|Read_DataA[7]~0_combout $end
$var wire 1 <! inst|RF|Read_DataA[7]~1_combout $end
$var wire 1 =! inst|RF|Read_DataA[5]~10_combout $end
$var wire 1 >! inst|RF|Read_DataA[5]~11_combout $end
$var wire 1 ?! inst|RF|Read_DataA[4]~15_combout $end
$var wire 1 @! inst|RF|Read_DataA[4]~17_combout $end
$var wire 1 A! inst|RF|Read_DataA[1]~30_combout $end
$var wire 1 B! inst|RF|Read_DataA[1]~31_combout $end
$var wire 1 C! inst|RF|Read_DataA[1]~32_combout $end
$var wire 1 D! inst|RF|Read_DataA[0]~37_combout $end
$var wire 1 E! inst|ALU|Mux9~4_combout $end
$var wire 1 F! inst|ALU|Mux9~5_combout $end
$var wire 1 G! inst|ALU|Mux9~6_combout $end
$var wire 1 H! inst|ALU|Mux10~2_combout $end
$var wire 1 I! inst|ALU|Add1~2_combout $end
$var wire 1 J! inst|ALU|Mux11~6_combout $end
$var wire 1 K! inst|ALU|Mux11~7_combout $end
$var wire 1 L! inst|MUX_B|Mux5~0_combout $end
$var wire 1 M! inst|MUX_B|Mux6~0_combout $end
$var wire 1 N! inst|RF|Read_DataB[7]~0_combout $end
$var wire 1 O! inst|RF|Read_DataB[6]~5_combout $end
$var wire 1 P! inst|RF|Read_DataB[5]~10_combout $end
$var wire 1 Q! inst|RF|Read_DataB[4]~17_combout $end
$var wire 1 R! inst|RF|Read_DataB[3]~20_combout $end
$var wire 1 S! inst|RF|Read_DataB[3]~22_combout $end
$var wire 1 T! inst|RF|Read_DataB[2]~25_combout $end
$var wire 1 U! inst|RF|Read_DataB[1]~32_combout $end
$var wire 1 V! inst|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout $end
$var wire 1 W! inst|inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout $end
$var wire 1 X! inst|inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout $end
$var wire 1 Y! inst|inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout $end
$var wire 1 Z! inst|inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout $end
$var wire 1 [! inst|inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout $end
$var wire 1 \! inst|ALU|Mux14~16_combout $end
$var wire 1 ]! inst3|OAP[2]~5_combout $end
$var wire 1 ^! inst3|OAP[1]~9_combout $end
$var wire 1 _! inst|ALU|Mux2~0_combout $end
$var wire 1 `! inst|ALU|Mux2~1_combout $end
$var wire 1 a! inst|ALU|Mux2~2_combout $end
$var wire 1 b! inst|ALU|Mux3~2_combout $end
$var wire 1 c! inst|ALU|Mux3~3_combout $end
$var wire 1 d! inst|ALU|Mux3~4_combout $end
$var wire 1 e! inst|ALU|Mux4~2_combout $end
$var wire 1 f! inst|ALU|Mux4~3_combout $end
$var wire 1 g! inst|ALU|Mux4~4_combout $end
$var wire 1 h! inst|ALU|Mux5~0_combout $end
$var wire 1 i! inst|ALU|Mux5~1_combout $end
$var wire 1 j! inst|ALU|Mux5~2_combout $end
$var wire 1 k! inst|ALU|Mux6~2_combout $end
$var wire 1 l! inst|ALU|Mux6~3_combout $end
$var wire 1 m! inst|ALU|Mux6~4_combout $end
$var wire 1 n! inst|ALU|Mux6~5_combout $end
$var wire 1 o! inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout $end
$var wire 1 p! inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout $end
$var wire 1 q! inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout $end
$var wire 1 r! inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout $end
$var wire 1 s! inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout $end
$var wire 1 t! inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout $end
$var wire 1 u! inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout $end
$var wire 1 v! inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~8_combout $end
$var wire 1 w! inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout $end
$var wire 1 x! inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout $end
$var wire 1 y! inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout $end
$var wire 1 z! inst|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout $end
$var wire 1 {! inst|inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout $end
$var wire 1 |! inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout $end
$var wire 1 }! inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout $end
$var wire 1 ~! inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout $end
$var wire 1 !" inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout $end
$var wire 1 "" inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout $end
$var wire 1 #" inst|inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout $end
$var wire 1 $" inst3|INST_REG_EN~0_combout $end
$var wire 1 %" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout $end
$var wire 1 &" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout $end
$var wire 1 '" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout $end
$var wire 1 (" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~15_combout $end
$var wire 1 )" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~16_combout $end
$var wire 1 *" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout $end
$var wire 1 +" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout $end
$var wire 1 ," inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout $end
$var wire 1 -" inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~12_combout $end
$var wire 1 ." inst|inst5|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout $end
$var wire 1 /" inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout $end
$var wire 1 0" inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4_combout $end
$var wire 1 1" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout $end
$var wire 1 2" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout $end
$var wire 1 3" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout $end
$var wire 1 4" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout $end
$var wire 1 5" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout $end
$var wire 1 6" inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout $end
$var wire 1 7" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout $end
$var wire 1 8" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout $end
$var wire 1 9" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout $end
$var wire 1 :" inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout $end
$var wire 1 ;" inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout $end
$var wire 1 <" inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout $end
$var wire 1 =" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout $end
$var wire 1 >" inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout $end
$var wire 1 ?" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout $end
$var wire 1 @" inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout $end
$var wire 1 A" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout $end
$var wire 1 B" inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout $end
$var wire 1 C" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout $end
$var wire 1 D" inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout $end
$var wire 1 E" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout $end
$var wire 1 F" inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout $end
$var wire 1 G" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout $end
$var wire 1 H" inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout $end
$var wire 1 I" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout $end
$var wire 1 J" inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout $end
$var wire 1 K" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout $end
$var wire 1 L" inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout $end
$var wire 1 M" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout $end
$var wire 1 N" inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout $end
$var wire 1 O" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout $end
$var wire 1 P" inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout $end
$var wire 1 Q" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout $end
$var wire 1 R" inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout $end
$var wire 1 S" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout $end
$var wire 1 T" inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout $end
$var wire 1 U" inst|ALU|temp~11_combout $end
$var wire 1 V" inst|ALU|Mux9~9_combout $end
$var wire 1 W" inst|ALU|Mux11~12_combout $end
$var wire 1 X" inst|ALU|temp~12_combout $end
$var wire 1 Y" inst|ALU|Mux15~9_combout $end
$var wire 1 Z" inst|RF|reg5~33_combout $end
$var wire 1 [" inst|RF|reg1~33_combout $end
$var wire 1 \" inst|RF|reg4~33_combout $end
$var wire 1 ]" inst|RF|reg6~33_combout $end
$var wire 1 ^" inst|RF|reg0~34_combout $end
$var wire 1 _" inst|RF|reg5~35_combout $end
$var wire 1 `" inst|RF|reg1~35_combout $end
$var wire 1 a" inst|RF|reg6~35_combout $end
$var wire 1 b" inst|RF|reg4~36_combout $end
$var wire 1 c" inst|RF|reg0~36_combout $end
$var wire 1 d" inst|RF|reg3~39_combout $end
$var wire 1 e" inst|RF|reg1~39_combout $end
$var wire 1 f" inst|RF|reg0~39_combout $end
$var wire 1 g" inst|RF|reg1~40_combout $end
$var wire 1 h" inst|ALU|Mux3~5_combout $end
$var wire 1 i" inst|ALU|Mux4~5_combout $end
$var wire 1 j" inst|ALU|Mux6~6_combout $end
$var wire 1 k" inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout $end
$var wire 1 l" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout $end
$var wire 1 m" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18_combout $end
$var wire 1 n" inst|ALU|Mux7~3_combout $end
$var wire 1 o" inst|ALU|Mux7~4_combout $end
$var wire 1 p" inst|ALU|Mux4~6_combout $end
$var wire 1 q" inst|ALU|Mux4~7_combout $end
$var wire 1 r" inst|ALU|Mux3~6_combout $end
$var wire 1 s" inst|ALU|Mux3~7_combout $end
$var wire 1 t" altera_internal_jtag~TCKUTAP $end
$var wire 1 u" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout $end
$var wire 1 v" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8 $end
$var wire 1 w" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout $end
$var wire 1 x" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 $end
$var wire 1 y" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout $end
$var wire 1 z" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 $end
$var wire 1 {" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout $end
$var wire 1 |" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 $end
$var wire 1 }" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout $end
$var wire 1 ~" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout $end
$var wire 1 !# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout $end
$var wire 1 "# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 $end
$var wire 1 ## auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout $end
$var wire 1 $# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 $end
$var wire 1 %# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout $end
$var wire 1 &# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17 $end
$var wire 1 '# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout $end
$var wire 1 (# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 $end
$var wire 1 )# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout $end
$var wire 1 *# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout $end
$var wire 1 +# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout $end
$var wire 1 ,# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout $end
$var wire 1 -# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout $end
$var wire 1 .# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout $end
$var wire 1 /# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout $end
$var wire 1 0# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout $end
$var wire 1 1# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout $end
$var wire 1 2# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~regout $end
$var wire 1 3# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~regout $end
$var wire 1 4# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout $end
$var wire 1 5# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout $end
$var wire 1 6# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout $end
$var wire 1 7# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout $end
$var wire 1 8# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~4_combout $end
$var wire 1 9# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~5_combout $end
$var wire 1 :# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout $end
$var wire 1 ;# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout $end
$var wire 1 <# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout $end
$var wire 1 =# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5_combout $end
$var wire 1 ># auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6_combout $end
$var wire 1 ?# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout $end
$var wire 1 @# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout $end
$var wire 1 A# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout $end
$var wire 1 B# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout $end
$var wire 1 C# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout $end
$var wire 1 D# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout $end
$var wire 1 E# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout $end
$var wire 1 F# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout $end
$var wire 1 G# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout $end
$var wire 1 H# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout $end
$var wire 1 I# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout $end
$var wire 1 J# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3_combout $end
$var wire 1 K# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout $end
$var wire 1 L# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~15_combout $end
$var wire 1 M# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~16_combout $end
$var wire 1 N# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout $end
$var wire 1 O# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout $end
$var wire 1 P# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15_combout $end
$var wire 1 Q# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout $end
$var wire 1 R# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout $end
$var wire 1 S# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout $end
$var wire 1 T# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout $end
$var wire 1 U# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout $end
$var wire 1 V# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout $end
$var wire 1 W# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout $end
$var wire 1 X# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout $end
$var wire 1 Y# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout $end
$var wire 1 Z# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout $end
$var wire 1 [# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout $end
$var wire 1 \# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout $end
$var wire 1 ]# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout $end
$var wire 1 ^# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout $end
$var wire 1 _# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout $end
$var wire 1 `# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout $end
$var wire 1 a# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout $end
$var wire 1 b# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout $end
$var wire 1 c# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout $end
$var wire 1 d# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout $end
$var wire 1 e# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout $end
$var wire 1 f# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout $end
$var wire 1 g# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout $end
$var wire 1 h# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout $end
$var wire 1 i# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout $end
$var wire 1 j# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout $end
$var wire 1 k# auto_hub|~GND~combout $end
$var wire 1 l# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout $end
$var wire 1 m# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout $end
$var wire 1 n# RUN~combout $end
$var wire 1 o# altera_internal_jtag~TCKUTAPclkctrl_outclk $end
$var wire 1 p# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout $end
$var wire 1 q# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout $end
$var wire 1 r# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout $end
$var wire 1 s# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout $end
$var wire 1 t# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout $end
$var wire 1 u# CLK~combout $end
$var wire 1 v# AUTO~combout $end
$var wire 1 w# inst2|CLK~0_combout $end
$var wire 1 x# inst2|CLK~combout $end
$var wire 1 y# inst2|CLK~clkctrl_outclk $end
$var wire 1 z# inst3|RST~feeder_combout $end
$var wire 1 {# inst3|RST~regout $end
$var wire 1 |# inst|inst7|Q~4_combout $end
$var wire 1 }# inst3|Count~7_combout $end
$var wire 1 ~# inst3|Count[2]~3_combout $end
$var wire 1 !$ inst|inst7|Q~0_combout $end
$var wire 1 "$ inst|inst7|Q~2_combout $end
$var wire 1 #$ inst3|Equal1~0_combout $end
$var wire 1 $$ inst3|Count~5_combout $end
$var wire 1 %$ inst3|Count~8_combout $end
$var wire 1 &$ inst3|Count[2]~2_combout $end
$var wire 1 '$ inst3|Selector14~0_combout $end
$var wire 1 ($ inst3|INST_REG_EN~1_combout $end
$var wire 1 )$ inst3|INST_REG_EN~regout $end
$var wire 1 *$ inst|inst7|Q[13]~1_combout $end
$var wire 1 +$ inst3|WideNor0~combout $end
$var wire 1 ,$ inst3|Selector12~1_combout $end
$var wire 1 -$ inst3|Avaible~regout $end
$var wire 1 .$ inst3|Selector12~0_combout $end
$var wire 1 /$ inst3|Count~4_combout $end
$var wire 1 0$ inst3|Count~6_combout $end
$var wire 1 1$ inst3|OAP[1]~8_combout $end
$var wire 1 2$ inst3|OAP[1]~10_combout $end
$var wire 1 3$ inst|inst7|Q~11_combout $end
$var wire 1 4$ inst|ALU|Mux8~2_combout $end
$var wire 1 5$ inst|inst7|Q~16_combout $end
$var wire 1 6$ inst3|Selector32~0_combout $end
$var wire 1 7$ inst|ALU|Mux8~3_combout $end
$var wire 1 8$ inst|ALU|Mux8~8_combout $end
$var wire 1 9$ inst|inst7|Q~14_combout $end
$var wire 1 :$ inst3|OAP[2]~4_combout $end
$var wire 1 ;$ inst3|OAP[2]~6_combout $end
$var wire 1 <$ inst3|OAP[2]~7_combout $end
$var wire 1 =$ inst|ALU|Mux8~4_combout $end
$var wire 1 >$ inst|ALU|Mux12~2_combout $end
$var wire 1 ?$ inst|inst7|Q~13_combout $end
$var wire 1 @$ inst|ALU|Mux12~6_combout $end
$var wire 1 A$ inst|ALU|temp~10_combout $end
$var wire 1 B$ inst3|Selector31~0_combout $end
$var wire 1 C$ inst|ALU|Mux1~0_combout $end
$var wire 1 D$ inst|ALU|Mux1~0clkctrl_outclk $end
$var wire 1 E$ inst|ALU|temp~13_combout $end
$var wire 1 F$ inst|inst7|Q~15_combout $end
$var wire 1 G$ inst|ALU|Add1~3_combout $end
$var wire 1 H$ inst|ALU|Add1~4_combout $end
$var wire 1 I$ inst|ALU|temp~9_combout $end
$var wire 1 J$ inst|ALU|Mux12~3_combout $end
$var wire 1 K$ inst|ALU|Mux12~4_combout $end
$var wire 1 L$ inst|REG_A|Q~5_combout $end
$var wire 1 M$ inst3|Selector22~0_combout $end
$var wire 1 N$ inst3|LDA~regout $end
$var wire 1 O$ inst|REG_A|Q[7]~1_combout $end
$var wire 1 P$ inst|RF|reg5~37_combout $end
$var wire 1 Q$ inst|RF|reg5[5]~32_combout $end
$var wire 1 R$ inst|inst7|Q~6_combout $end
$var wire 1 S$ inst|inst7|Q~7_combout $end
$var wire 1 T$ inst|inst7|Q~5_combout $end
$var wire 1 U$ inst|RF|Decoder0~1_combout $end
$var wire 1 V$ inst|RF|reg3~37_combout $end
$var wire 1 W$ inst|RF|reg3[7]~32_combout $end
$var wire 1 X$ inst|RF|Decoder0~2_combout $end
$var wire 1 Y$ inst|RF|reg1~37_combout $end
$var wire 1 Z$ inst|RF|reg1[1]~32_combout $end
$var wire 1 [$ inst|inst7|Q~8_combout $end
$var wire 1 \$ inst|RF|Read_DataA[3]~20_combout $end
$var wire 1 ]$ inst|RF|Read_DataA[3]~21_combout $end
$var wire 1 ^$ inst|RF|reg6~37_combout $end
$var wire 1 _$ inst|RF|Decoder0~7_combout $end
$var wire 1 `$ inst|RF|reg6[7]~32_combout $end
$var wire 1 a$ inst|RF|reg4~37_combout $end
$var wire 1 b$ inst|RF|Decoder0~5_combout $end
$var wire 1 c$ inst|RF|reg4[4]~32_combout $end
$var wire 1 d$ inst|RF|Decoder0~6_combout $end
$var wire 1 e$ inst|RF|reg0~37_combout $end
$var wire 1 f$ inst|RF|reg0[0]~32_combout $end
$var wire 1 g$ inst|RF|Read_DataA[3]~22_combout $end
$var wire 1 h$ inst|inst7|Q~9_combout $end
$var wire 1 i$ inst|RF|Read_DataA[3]~23_combout $end
$var wire 1 j$ inst|RF|Read_DataA[3]~24_combout $end
$var wire 1 k$ inst|ALU|neg_a[0]~1 $end
$var wire 1 l$ inst|ALU|neg_a[1]~3 $end
$var wire 1 m$ inst|ALU|neg_a[2]~5 $end
$var wire 1 n$ inst|ALU|neg_a[3]~7 $end
$var wire 1 o$ inst|ALU|neg_a[4]~9 $end
$var wire 1 p$ inst|ALU|neg_a[5]~11 $end
$var wire 1 q$ inst|ALU|neg_a[6]~12_combout $end
$var wire 1 r$ inst|ALU|Mux0~1_combout $end
$var wire 1 s$ inst|MUX_B|Mux0~0_combout $end
$var wire 1 t$ inst|ALU|Mux0~0_combout $end
$var wire 1 u$ inst|ALU|Mux0~2_combout $end
$var wire 1 v$ inst|inst7|Q~12_combout $end
$var wire 1 w$ inst|ALU|Add1~0_combout $end
$var wire 1 x$ inst|ALU|Add1~1_combout $end
$var wire 1 y$ inst|RF|Decoder0~4_combout $end
$var wire 1 z$ inst|RF|reg2~33_combout $end
$var wire 1 {$ inst|RF|reg2[6]~32_combout $end
$var wire 1 |$ inst|RF|reg0~33_combout $end
$var wire 1 }$ inst|RF|Read_DataA[7]~2_combout $end
$var wire 1 ~$ inst|RF|Read_DataA[7]~3_combout $end
$var wire 1 !% inst|inst7|Q~10_combout $end
$var wire 1 "% inst|RF|Read_DataA[7]~4_combout $end
$var wire 1 #% inst|ALU|temp~6_combout $end
$var wire 1 $% inst|ALU|temp~7_combout $end
$var wire 1 %% inst|ALU|Mux8~5_combout $end
$var wire 1 &% inst|ALU|temp~8_combout $end
$var wire 1 '% inst|ALU|Mux8~6_combout $end
$var wire 1 (% inst|REG_A|Q~0_combout $end
$var wire 1 )% inst|RF|reg4~34_combout $end
$var wire 1 *% inst|RF|Read_DataA[6]~7_combout $end
$var wire 1 +% inst|RF|reg6~34_combout $end
$var wire 1 ,% inst|RF|Read_DataA[6]~8_combout $end
$var wire 1 -% inst|RF|Decoder0~3_combout $end
$var wire 1 .% inst|RF|reg7~34_combout $end
$var wire 1 /% inst|RF|reg7[2]~32_combout $end
$var wire 1 0% inst|RF|reg1~34_combout $end
$var wire 1 1% inst|RF|reg3~34_combout $end
$var wire 1 2% inst|RF|Read_DataA[6]~5_combout $end
$var wire 1 3% inst|RF|Decoder0~0_combout $end
$var wire 1 4% inst|RF|reg5~34_combout $end
$var wire 1 5% inst|RF|Read_DataA[6]~6_combout $end
$var wire 1 6% inst|RF|Read_DataA[6]~9_combout $end
$var wire 1 7% inst|ALU|Mux9~2_combout $end
$var wire 1 8% inst|ALU|Mux9~3_combout $end
$var wire 1 9% inst|ALU|Mux9~7_combout $end
$var wire 1 :% inst|REG_A|Q~2_combout $end
$var wire 1 ;% inst|ALU|neg_a[5]~10_combout $end
$var wire 1 <% inst|ALU|Mux10~3_combout $end
$var wire 1 =% inst|ALU|Mux10~4_combout $end
$var wire 1 >% inst|ALU|Mux10~5_combout $end
$var wire 1 ?% inst|RF|reg2~35_combout $end
$var wire 1 @% inst|RF|reg4~35_combout $end
$var wire 1 A% inst|RF|reg0~35_combout $end
$var wire 1 B% inst|RF|Read_DataA[5]~12_combout $end
$var wire 1 C% inst|RF|Read_DataA[5]~13_combout $end
$var wire 1 D% inst|RF|Read_DataA[5]~14_combout $end
$var wire 1 E% inst|ALU|Mux10~0_combout $end
$var wire 1 F% inst|ALU|Mux10~1_combout $end
$var wire 1 G% inst|REG_A|Q~3_combout $end
$var wire 1 H% inst|ALU|neg_a[4]~8_combout $end
$var wire 1 I% inst|ALU|Mux11~5_combout $end
$var wire 1 J% inst|ALU|Mux11~8_combout $end
$var wire 1 K% inst|ALU|Mux11~9_combout $end
$var wire 1 L% inst|REG_A|Q~4_combout $end
$var wire 1 M% inst|ALU|Add1~5_combout $end
$var wire 1 N% inst|ALU|Mux13~4_combout $end
$var wire 1 O% inst|ALU|Mux13~5_combout $end
$var wire 1 P% inst|RF|reg2~38_combout $end
$var wire 1 Q% inst|RF|reg4~38_combout $end
$var wire 1 R% inst|RF|reg0~38_combout $end
$var wire 1 S% inst|RF|Read_DataA[2]~27_combout $end
$var wire 1 T% inst|RF|reg6~38_combout $end
$var wire 1 U% inst|RF|Read_DataA[2]~28_combout $end
$var wire 1 V% inst|RF|reg1~38_combout $end
$var wire 1 W% inst|RF|reg3~38_combout $end
$var wire 1 X% inst|RF|Read_DataA[2]~25_combout $end
$var wire 1 Y% inst|RF|reg5~38_combout $end
$var wire 1 Z% inst|RF|Read_DataA[2]~26_combout $end
$var wire 1 [% inst|RF|Read_DataA[2]~29_combout $end
$var wire 1 \% inst|ALU|Mux13~3_combout $end
$var wire 1 ]% inst|ALU|Mux13~6_combout $end
$var wire 1 ^% inst|ALU|Mux13~2_combout $end
$var wire 1 _% inst|ALU|Mux13~8_combout $end
$var wire 1 `% inst|REG_A|Q~6_combout $end
$var wire 1 a% inst|RF|reg6~39_combout $end
$var wire 1 b% inst|RF|reg2~39_combout $end
$var wire 1 c% inst|RF|Read_DataA[1]~33_combout $end
$var wire 1 d% inst|RF|Read_DataA[1]~34_combout $end
$var wire 1 e% inst|ALU|Mux14~8_combout $end
$var wire 1 f% inst|ALU|Mux14~17_combout $end
$var wire 1 g% inst|MUX_A|Mux6~0_combout $end
$var wire 1 h% inst|ALU|Mux14~9_combout $end
$var wire 1 i% inst|ALU|neg_a[1]~2_combout $end
$var wire 1 j% inst|ALU|Mux14~10_combout $end
$var wire 1 k% inst|ALU|Mux14~11_combout $end
$var wire 1 l% inst|REG_A|Q~7_combout $end
$var wire 1 m% inst|REG_A|Q~8_combout $end
$var wire 1 n% inst|inst7|Q~3_combout $end
$var wire 1 o% inst|ALU|Mux8~7_combout $end
$var wire 1 p% inst|ALU|Mux9~8_combout $end
$var wire 1 q% inst|ALU|Mux10~6_combout $end
$var wire 1 r% inst|ALU|Mux11~4_combout $end
$var wire 1 s% inst|ALU|Mux11~11_combout $end
$var wire 1 t% inst|ALU|Mux11~10_combout $end
$var wire 1 u% inst|ALU|Mux12~5_combout $end
$var wire 1 v% inst|ALU|Mux13~7_combout $end
$var wire 1 w% inst|ALU|Mux14~13_combout $end
$var wire 1 x% inst|ALU|Mux14~14_combout $end
$var wire 1 y% inst|ALU|Mux14~12_combout $end
$var wire 1 z% inst|ALU|Mux14~15_combout $end
$var wire 1 {% inst|ALU|Mux7~2_combout $end
$var wire 1 |% inst|ALU|Mux15~6_combout $end
$var wire 1 }% inst|ALU|Mux15~7_combout $end
$var wire 1 ~% inst|RF|reg3~40_combout $end
$var wire 1 !& inst|RF|Read_DataA[0]~35_combout $end
$var wire 1 "& inst|RF|reg7~40_combout $end
$var wire 1 #& inst|RF|Read_DataA[0]~36_combout $end
$var wire 1 $& inst|RF|reg2~40_combout $end
$var wire 1 %& inst|RF|reg6~40_combout $end
$var wire 1 && inst|RF|Read_DataA[0]~38_combout $end
$var wire 1 '& inst|RF|Read_DataA[0]~39_combout $end
$var wire 1 (& inst|ALU|Mux15~11_combout $end
$var wire 1 )& inst|ALU|neg_a[0]~0_combout $end
$var wire 1 *& inst|ALU|Mux15~12_combout $end
$var wire 1 +& inst|ALU|Mux15~10_combout $end
$var wire 1 ,& inst|ALU|Mux15~8_combout $end
$var wire 1 -& inst|RF|reg5~36_combout $end
$var wire 1 .& inst|RF|reg7~36_combout $end
$var wire 1 /& inst|RF|Read_DataA[4]~16_combout $end
$var wire 1 0& inst|RF|reg2~36_combout $end
$var wire 1 1& inst|RF|reg6~36_combout $end
$var wire 1 2& inst|RF|Read_DataA[4]~18_combout $end
$var wire 1 3& inst|RF|Read_DataA[4]~19_combout $end
$var wire 1 4& inst|RF|Read_DataB[7]~2_combout $end
$var wire 1 5& inst|RF|Read_DataB[7]~3_combout $end
$var wire 1 6& inst|RF|reg3~33_combout $end
$var wire 1 7& inst|RF|reg7~33_combout $end
$var wire 1 8& inst|RF|Read_DataB[7]~1_combout $end
$var wire 1 9& inst|RF|Read_DataB[7]~4_combout $end
$var wire 1 :& inst|RF|reg2~34_combout $end
$var wire 1 ;& inst|RF|Read_DataB[6]~7_combout $end
$var wire 1 <& inst|RF|Read_DataB[6]~8_combout $end
$var wire 1 =& inst|RF|Read_DataB[6]~6_combout $end
$var wire 1 >& inst|RF|Read_DataB[6]~9_combout $end
$var wire 1 ?& inst|RF|Read_DataB[5]~12_combout $end
$var wire 1 @& inst|RF|Read_DataB[5]~13_combout $end
$var wire 1 A& inst|RF|reg3~35_combout $end
$var wire 1 B& inst|RF|reg7~35_combout $end
$var wire 1 C& inst|RF|Read_DataB[5]~11_combout $end
$var wire 1 D& inst|RF|Read_DataB[5]~14_combout $end
$var wire 1 E& inst|RF|reg1~36_combout $end
$var wire 1 F& inst|RF|Read_DataB[4]~15_combout $end
$var wire 1 G& inst|RF|reg3~36_combout $end
$var wire 1 H& inst|RF|Read_DataB[4]~16_combout $end
$var wire 1 I& inst|RF|Read_DataB[4]~18_combout $end
$var wire 1 J& inst|RF|Read_DataB[4]~19_combout $end
$var wire 1 K& inst|RF|reg2~37_combout $end
$var wire 1 L& inst|RF|Read_DataB[3]~23_combout $end
$var wire 1 M& inst|RF|reg7~37_combout $end
$var wire 1 N& inst|RF|Read_DataB[3]~21_combout $end
$var wire 1 O& inst|RF|Read_DataB[3]~24_combout $end
$var wire 1 P& inst|RF|reg7~38_combout $end
$var wire 1 Q& inst|RF|Read_DataB[2]~26_combout $end
$var wire 1 R& inst|RF|Read_DataB[2]~27_combout $end
$var wire 1 S& inst|RF|Read_DataB[2]~28_combout $end
$var wire 1 T& inst|RF|Read_DataB[2]~29_combout $end
$var wire 1 U& inst|RF|reg7~39_combout $end
$var wire 1 V& inst|RF|reg5~39_combout $end
$var wire 1 W& inst|RF|Read_DataB[1]~30_combout $end
$var wire 1 X& inst|RF|Read_DataB[1]~31_combout $end
$var wire 1 Y& inst|RF|reg4~39_combout $end
$var wire 1 Z& inst|RF|Read_DataB[1]~33_combout $end
$var wire 1 [& inst|RF|Read_DataB[1]~34_combout $end
$var wire 1 \& inst|RF|reg5~40_combout $end
$var wire 1 ]& inst|RF|Read_DataB[0]~35_combout $end
$var wire 1 ^& inst|RF|Read_DataB[0]~36_combout $end
$var wire 1 _& inst|RF|reg0~40_combout $end
$var wire 1 `& inst|RF|Read_DataB[0]~37_combout $end
$var wire 1 a& inst|RF|reg4~40_combout $end
$var wire 1 b& inst|RF|Read_DataB[0]~38_combout $end
$var wire 1 c& inst|RF|Read_DataB[0]~39_combout $end
$var wire 1 d& inst|MUX_D|Mux0~0_combout $end
$var wire 1 e& inst|MUX_D|Mux1~0_combout $end
$var wire 1 f& inst|MUX_D|Mux2~0_combout $end
$var wire 1 g& inst|MUX_D|Mux3~0_combout $end
$var wire 1 h& inst|MUX_D|Mux4~0_combout $end
$var wire 1 i& inst|MUX_D|Mux5~0_combout $end
$var wire 1 j& inst|MUX_D|Mux6~0_combout $end
$var wire 1 k& inst|MUX_D|Mux7~0_combout $end
$var wire 1 l& altera_reserved_tms~combout $end
$var wire 1 m& altera_reserved_tck~combout $end
$var wire 1 n& altera_reserved_tdi~combout $end
$var wire 1 o& altera_internal_jtag~TMSUTAP $end
$var wire 1 p& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout $end
$var wire 1 q& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout $end
$var wire 1 r& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout $end
$var wire 1 s& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout $end
$var wire 1 t& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout $end
$var wire 1 u& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout $end
$var wire 1 v& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout $end
$var wire 1 w& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout $end
$var wire 1 x& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout $end
$var wire 1 y& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout $end
$var wire 1 z& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout $end
$var wire 1 {& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout $end
$var wire 1 |& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout $end
$var wire 1 }& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout $end
$var wire 1 ~& auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout $end
$var wire 1 !' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout $end
$var wire 1 "' altera_internal_jtag~TDIUTAP $end
$var wire 1 #' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk $end
$var wire 1 $' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout $end
$var wire 1 %' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout $end
$var wire 1 &' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout $end
$var wire 1 '' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout $end
$var wire 1 (' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout $end
$var wire 1 )' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout $end
$var wire 1 *' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout $end
$var wire 1 +' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout $end
$var wire 1 ,' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout $end
$var wire 1 -' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout $end
$var wire 1 .' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout $end
$var wire 1 /' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout $end
$var wire 1 0' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk $end
$var wire 1 1' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout $end
$var wire 1 2' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10_combout $end
$var wire 1 3' ~GND~combout $end
$var wire 1 4' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout $end
$var wire 1 5' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11_combout $end
$var wire 1 6' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12_combout $end
$var wire 1 7' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout $end
$var wire 1 8' inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout $end
$var wire 1 9' inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout $end
$var wire 1 :' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout $end
$var wire 1 ;' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout $end
$var wire 1 <' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout $end
$var wire 1 =' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout $end
$var wire 1 >' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout $end
$var wire 1 ?' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~regout $end
$var wire 1 @' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout $end
$var wire 1 A' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout $end
$var wire 1 B' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout $end
$var wire 1 C' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout $end
$var wire 1 D' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout $end
$var wire 1 E' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout $end
$var wire 1 F' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk $end
$var wire 1 G' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout $end
$var wire 1 H' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~regout $end
$var wire 1 I' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout $end
$var wire 1 J' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout $end
$var wire 1 K' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout $end
$var wire 1 L' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout $end
$var wire 1 M' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout $end
$var wire 1 N' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout $end
$var wire 1 O' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout $end
$var wire 1 P' inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout $end
$var wire 1 Q' inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~3 $end
$var wire 1 R' inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~5 $end
$var wire 1 S' inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout $end
$var wire 1 T' inst|inst5|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout $end
$var wire 1 U' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout $end
$var wire 1 V' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~regout $end
$var wire 1 W' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout $end
$var wire 1 X' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout $end
$var wire 1 Y' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout $end
$var wire 1 Z' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~regout $end
$var wire 1 [' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout $end
$var wire 1 \' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout $end
$var wire 1 ]' inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout $end
$var wire 1 ^' inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3_combout $end
$var wire 1 _' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl_outclk $end
$var wire 1 `' inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~7 $end
$var wire 1 a' inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout $end
$var wire 1 b' inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6_combout $end
$var wire 1 c' inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout $end
$var wire 1 d' inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout $end
$var wire 1 e' inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5_combout $end
$var wire 1 f' inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~1 $end
$var wire 1 g' inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout $end
$var wire 1 h' inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7_combout $end
$var wire 1 i' inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~13_combout $end
$var wire 1 j' inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 $end
$var wire 1 k' inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout $end
$var wire 1 l' inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 $end
$var wire 1 m' inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout $end
$var wire 1 n' inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 $end
$var wire 1 o' inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout $end
$var wire 1 p' inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 $end
$var wire 1 q' inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout $end
$var wire 1 r' inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 $end
$var wire 1 s' inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout $end
$var wire 1 t' inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 $end
$var wire 1 u' inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout $end
$var wire 1 v' inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 $end
$var wire 1 w' inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout $end
$var wire 1 x' inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 $end
$var wire 1 y' inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout $end
$var wire 1 z' inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 $end
$var wire 1 {' inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout $end
$var wire 1 |' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout $end
$var wire 1 }' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~regout $end
$var wire 1 ~' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout $end
$var wire 1 !( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout $end
$var wire 1 "( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout $end
$var wire 1 #( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk $end
$var wire 1 $( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout $end
$var wire 1 %( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 $end
$var wire 1 &( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout $end
$var wire 1 '( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout $end
$var wire 1 (( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout $end
$var wire 1 )( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout $end
$var wire 1 *( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout $end
$var wire 1 +( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~12_combout $end
$var wire 1 ,( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout $end
$var wire 1 -( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout $end
$var wire 1 .( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout $end
$var wire 1 /( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout $end
$var wire 1 0( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout $end
$var wire 1 1( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout $end
$var wire 1 2( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout $end
$var wire 1 3( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~regout $end
$var wire 1 4( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout $end
$var wire 1 5( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout $end
$var wire 1 6( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout $end
$var wire 1 7( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~1 $end
$var wire 1 8( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout $end
$var wire 1 9( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout $end
$var wire 1 :( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk $end
$var wire 1 ;( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout $end
$var wire 1 <( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout $end
$var wire 1 =( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout $end
$var wire 1 >( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout $end
$var wire 1 ?( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout $end
$var wire 1 @( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout $end
$var wire 1 A( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~13_combout $end
$var wire 1 B( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 $end
$var wire 1 C( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout $end
$var wire 1 D( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 $end
$var wire 1 E( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout $end
$var wire 1 F( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 $end
$var wire 1 G( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout $end
$var wire 1 H( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 $end
$var wire 1 I( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout $end
$var wire 1 J( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 $end
$var wire 1 K( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout $end
$var wire 1 L( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 $end
$var wire 1 M( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout $end
$var wire 1 N( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 $end
$var wire 1 O( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout $end
$var wire 1 P( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout $end
$var wire 1 Q( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15_combout $end
$var wire 1 R( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout $end
$var wire 1 S( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16_combout $end
$var wire 1 T( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout $end
$var wire 1 U( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~regout $end
$var wire 1 V( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout $end
$var wire 1 W( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout $end
$var wire 1 X( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout $end
$var wire 1 Y( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk $end
$var wire 1 Z( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout $end
$var wire 1 [( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout $end
$var wire 1 \( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout $end
$var wire 1 ]( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout $end
$var wire 1 ^( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout $end
$var wire 1 _( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout $end
$var wire 1 `( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk $end
$var wire 1 a( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~regout $end
$var wire 1 b( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout $end
$var wire 1 c( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout $end
$var wire 1 d( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout $end
$var wire 1 e( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout $end
$var wire 1 f( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout $end
$var wire 1 g( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout $end
$var wire 1 h( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 $end
$var wire 1 i( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout $end
$var wire 1 j( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout $end
$var wire 1 k( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout $end
$var wire 1 l( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout $end
$var wire 1 m( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout $end
$var wire 1 n( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8_combout $end
$var wire 1 o( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout $end
$var wire 1 p( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout $end
$var wire 1 q( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout $end
$var wire 1 r( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout $end
$var wire 1 s( inst|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout $end
$var wire 1 t( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout $end
$var wire 1 u( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout $end
$var wire 1 v( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7_combout $end
$var wire 1 w( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout $end
$var wire 1 x( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout $end
$var wire 1 y( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout $end
$var wire 1 z( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout $end
$var wire 1 {( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout $end
$var wire 1 |( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout $end
$var wire 1 }( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 $end
$var wire 1 ~( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 $end
$var wire 1 !) inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 $end
$var wire 1 ") inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout $end
$var wire 1 #) inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout $end
$var wire 1 $) inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11_combout $end
$var wire 1 %) inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout $end
$var wire 1 &) inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout $end
$var wire 1 ') inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 $end
$var wire 1 () inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout $end
$var wire 1 )) inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout $end
$var wire 1 *) inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout $end
$var wire 1 +) inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout $end
$var wire 1 ,) inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout $end
$var wire 1 -) inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout $end
$var wire 1 .) inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout $end
$var wire 1 /) inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout $end
$var wire 1 0) inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout $end
$var wire 1 1) inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout $end
$var wire 1 2) inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~7_combout $end
$var wire 1 3) inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout $end
$var wire 1 4) inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout $end
$var wire 1 5) inst|inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout $end
$var wire 1 6) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout $end
$var wire 1 7) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout $end
$var wire 1 8) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout $end
$var wire 1 9) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout $end
$var wire 1 :) altera_internal_jtag~TDO $end
$var wire 1 ;) inst|REG_A|Q [7] $end
$var wire 1 <) inst|REG_A|Q [6] $end
$var wire 1 =) inst|REG_A|Q [5] $end
$var wire 1 >) inst|REG_A|Q [4] $end
$var wire 1 ?) inst|REG_A|Q [3] $end
$var wire 1 @) inst|REG_A|Q [2] $end
$var wire 1 A) inst|REG_A|Q [1] $end
$var wire 1 B) inst|REG_A|Q [0] $end
$var wire 1 C) inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3] $end
$var wire 1 D) inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2] $end
$var wire 1 E) inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1] $end
$var wire 1 F) inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0] $end
$var wire 1 G) inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4] $end
$var wire 1 H) inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3] $end
$var wire 1 I) inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2] $end
$var wire 1 J) inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1] $end
$var wire 1 K) inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0] $end
$var wire 1 L) inst|ALU|carry [7] $end
$var wire 1 M) inst|ALU|carry [6] $end
$var wire 1 N) inst|ALU|carry [5] $end
$var wire 1 O) inst|ALU|carry [4] $end
$var wire 1 P) inst|ALU|carry [3] $end
$var wire 1 Q) inst|ALU|carry [2] $end
$var wire 1 R) inst|ALU|carry [1] $end
$var wire 1 S) inst|ALU|carry [0] $end
$var wire 1 T) inst|REG_PC|Address [9] $end
$var wire 1 U) inst|REG_PC|Address [8] $end
$var wire 1 V) inst|REG_PC|Address [7] $end
$var wire 1 W) inst|REG_PC|Address [6] $end
$var wire 1 X) inst|REG_PC|Address [5] $end
$var wire 1 Y) inst|REG_PC|Address [4] $end
$var wire 1 Z) inst|REG_PC|Address [3] $end
$var wire 1 [) inst|REG_PC|Address [2] $end
$var wire 1 \) inst|REG_PC|Address [1] $end
$var wire 1 ]) inst|REG_PC|Address [0] $end
$var wire 1 ^) inst|inst7|Q [15] $end
$var wire 1 _) inst|inst7|Q [14] $end
$var wire 1 `) inst|inst7|Q [13] $end
$var wire 1 a) inst|inst7|Q [12] $end
$var wire 1 b) inst|inst7|Q [11] $end
$var wire 1 c) inst|inst7|Q [10] $end
$var wire 1 d) inst|inst7|Q [9] $end
$var wire 1 e) inst|inst7|Q [8] $end
$var wire 1 f) inst|inst7|Q [7] $end
$var wire 1 g) inst|inst7|Q [6] $end
$var wire 1 h) inst|inst7|Q [5] $end
$var wire 1 i) inst|inst7|Q [4] $end
$var wire 1 j) inst|inst7|Q [3] $end
$var wire 1 k) inst|inst7|Q [2] $end
$var wire 1 l) inst|inst7|Q [1] $end
$var wire 1 m) inst|inst7|Q [0] $end
$var wire 1 n) inst|RF|reg7 [7] $end
$var wire 1 o) inst|RF|reg7 [6] $end
$var wire 1 p) inst|RF|reg7 [5] $end
$var wire 1 q) inst|RF|reg7 [4] $end
$var wire 1 r) inst|RF|reg7 [3] $end
$var wire 1 s) inst|RF|reg7 [2] $end
$var wire 1 t) inst|RF|reg7 [1] $end
$var wire 1 u) inst|RF|reg7 [0] $end
$var wire 1 v) inst|RF|reg6 [7] $end
$var wire 1 w) inst|RF|reg6 [6] $end
$var wire 1 x) inst|RF|reg6 [5] $end
$var wire 1 y) inst|RF|reg6 [4] $end
$var wire 1 z) inst|RF|reg6 [3] $end
$var wire 1 {) inst|RF|reg6 [2] $end
$var wire 1 |) inst|RF|reg6 [1] $end
$var wire 1 }) inst|RF|reg6 [0] $end
$var wire 1 ~) inst|RF|reg5 [7] $end
$var wire 1 !* inst|RF|reg5 [6] $end
$var wire 1 "* inst|RF|reg5 [5] $end
$var wire 1 #* inst|RF|reg5 [4] $end
$var wire 1 $* inst|RF|reg5 [3] $end
$var wire 1 %* inst|RF|reg5 [2] $end
$var wire 1 &* inst|RF|reg5 [1] $end
$var wire 1 '* inst|RF|reg5 [0] $end
$var wire 1 (* inst|RF|reg4 [7] $end
$var wire 1 )* inst|RF|reg4 [6] $end
$var wire 1 ** inst|RF|reg4 [5] $end
$var wire 1 +* inst|RF|reg4 [4] $end
$var wire 1 ,* inst|RF|reg4 [3] $end
$var wire 1 -* inst|RF|reg4 [2] $end
$var wire 1 .* inst|RF|reg4 [1] $end
$var wire 1 /* inst|RF|reg4 [0] $end
$var wire 1 0* inst|RF|reg3 [7] $end
$var wire 1 1* inst|RF|reg3 [6] $end
$var wire 1 2* inst|RF|reg3 [5] $end
$var wire 1 3* inst|RF|reg3 [4] $end
$var wire 1 4* inst|RF|reg3 [3] $end
$var wire 1 5* inst|RF|reg3 [2] $end
$var wire 1 6* inst|RF|reg3 [1] $end
$var wire 1 7* inst|RF|reg3 [0] $end
$var wire 1 8* inst|RF|reg2 [7] $end
$var wire 1 9* inst|RF|reg2 [6] $end
$var wire 1 :* inst|RF|reg2 [5] $end
$var wire 1 ;* inst|RF|reg2 [4] $end
$var wire 1 <* inst|RF|reg2 [3] $end
$var wire 1 =* inst|RF|reg2 [2] $end
$var wire 1 >* inst|RF|reg2 [1] $end
$var wire 1 ?* inst|RF|reg2 [0] $end
$var wire 1 @* inst|RF|reg1 [7] $end
$var wire 1 A* inst|RF|reg1 [6] $end
$var wire 1 B* inst|RF|reg1 [5] $end
$var wire 1 C* inst|RF|reg1 [4] $end
$var wire 1 D* inst|RF|reg1 [3] $end
$var wire 1 E* inst|RF|reg1 [2] $end
$var wire 1 F* inst|RF|reg1 [1] $end
$var wire 1 G* inst|RF|reg1 [0] $end
$var wire 1 H* inst|RF|reg0 [7] $end
$var wire 1 I* inst|RF|reg0 [6] $end
$var wire 1 J* inst|RF|reg0 [5] $end
$var wire 1 K* inst|RF|reg0 [4] $end
$var wire 1 L* inst|RF|reg0 [3] $end
$var wire 1 M* inst|RF|reg0 [2] $end
$var wire 1 N* inst|RF|reg0 [1] $end
$var wire 1 O* inst|RF|reg0 [0] $end
$var wire 1 P* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [15] $end
$var wire 1 Q* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [14] $end
$var wire 1 R* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [13] $end
$var wire 1 S* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [12] $end
$var wire 1 T* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [11] $end
$var wire 1 U* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [10] $end
$var wire 1 V* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [9] $end
$var wire 1 W* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [8] $end
$var wire 1 X* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [7] $end
$var wire 1 Y* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [6] $end
$var wire 1 Z* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [5] $end
$var wire 1 [* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [4] $end
$var wire 1 \* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [3] $end
$var wire 1 ]* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [2] $end
$var wire 1 ^* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [1] $end
$var wire 1 _* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [0] $end
$var wire 1 `* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [15] $end
$var wire 1 a* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [14] $end
$var wire 1 b* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [13] $end
$var wire 1 c* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [12] $end
$var wire 1 d* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [11] $end
$var wire 1 e* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [10] $end
$var wire 1 f* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [9] $end
$var wire 1 g* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [8] $end
$var wire 1 h* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [7] $end
$var wire 1 i* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [6] $end
$var wire 1 j* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [5] $end
$var wire 1 k* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [4] $end
$var wire 1 l* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [3] $end
$var wire 1 m* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [2] $end
$var wire 1 n* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [1] $end
$var wire 1 o* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [0] $end
$var wire 1 p* inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4] $end
$var wire 1 q* inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3] $end
$var wire 1 r* inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2] $end
$var wire 1 s* inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1] $end
$var wire 1 t* inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0] $end
$var wire 1 u* inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15] $end
$var wire 1 v* inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14] $end
$var wire 1 w* inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13] $end
$var wire 1 x* inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12] $end
$var wire 1 y* inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11] $end
$var wire 1 z* inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10] $end
$var wire 1 {* inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9] $end
$var wire 1 |* inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8] $end
$var wire 1 }* inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7] $end
$var wire 1 ~* inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6] $end
$var wire 1 !+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5] $end
$var wire 1 "+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4] $end
$var wire 1 #+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3] $end
$var wire 1 $+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2] $end
$var wire 1 %+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1] $end
$var wire 1 &+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0] $end
$var wire 1 '+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9] $end
$var wire 1 (+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8] $end
$var wire 1 )+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7] $end
$var wire 1 *+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6] $end
$var wire 1 ++ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5] $end
$var wire 1 ,+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4] $end
$var wire 1 -+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3] $end
$var wire 1 .+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2] $end
$var wire 1 /+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1] $end
$var wire 1 0+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0] $end
$var wire 1 1+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3] $end
$var wire 1 2+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2] $end
$var wire 1 3+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1] $end
$var wire 1 4+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0] $end
$var wire 1 5+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4] $end
$var wire 1 6+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3] $end
$var wire 1 7+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2] $end
$var wire 1 8+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1] $end
$var wire 1 9+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0] $end
$var wire 1 :+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3] $end
$var wire 1 ;+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2] $end
$var wire 1 <+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1] $end
$var wire 1 =+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0] $end
$var wire 1 >+ inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [15] $end
$var wire 1 ?+ inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [14] $end
$var wire 1 @+ inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [13] $end
$var wire 1 A+ inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [12] $end
$var wire 1 B+ inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [11] $end
$var wire 1 C+ inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [10] $end
$var wire 1 D+ inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [9] $end
$var wire 1 E+ inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [8] $end
$var wire 1 F+ inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [7] $end
$var wire 1 G+ inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [6] $end
$var wire 1 H+ inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [5] $end
$var wire 1 I+ inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [4] $end
$var wire 1 J+ inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [3] $end
$var wire 1 K+ inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [2] $end
$var wire 1 L+ inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [1] $end
$var wire 1 M+ inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [0] $end
$var wire 1 N+ inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [15] $end
$var wire 1 O+ inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [14] $end
$var wire 1 P+ inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [13] $end
$var wire 1 Q+ inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [12] $end
$var wire 1 R+ inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [11] $end
$var wire 1 S+ inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [10] $end
$var wire 1 T+ inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [9] $end
$var wire 1 U+ inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [8] $end
$var wire 1 V+ inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [7] $end
$var wire 1 W+ inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [6] $end
$var wire 1 X+ inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [5] $end
$var wire 1 Y+ inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [4] $end
$var wire 1 Z+ inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [3] $end
$var wire 1 [+ inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [2] $end
$var wire 1 \+ inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [1] $end
$var wire 1 ]+ inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [0] $end
$var wire 1 ^+ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4] $end
$var wire 1 _+ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3] $end
$var wire 1 `+ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2] $end
$var wire 1 a+ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1] $end
$var wire 1 b+ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0] $end
$var wire 1 c+ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15] $end
$var wire 1 d+ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14] $end
$var wire 1 e+ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13] $end
$var wire 1 f+ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12] $end
$var wire 1 g+ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11] $end
$var wire 1 h+ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10] $end
$var wire 1 i+ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9] $end
$var wire 1 j+ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8] $end
$var wire 1 k+ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7] $end
$var wire 1 l+ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6] $end
$var wire 1 m+ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5] $end
$var wire 1 n+ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4] $end
$var wire 1 o+ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3] $end
$var wire 1 p+ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2] $end
$var wire 1 q+ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1] $end
$var wire 1 r+ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0] $end
$var wire 1 s+ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9] $end
$var wire 1 t+ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8] $end
$var wire 1 u+ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7] $end
$var wire 1 v+ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6] $end
$var wire 1 w+ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5] $end
$var wire 1 x+ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4] $end
$var wire 1 y+ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3] $end
$var wire 1 z+ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2] $end
$var wire 1 {+ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1] $end
$var wire 1 |+ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0] $end
$var wire 1 }+ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3] $end
$var wire 1 ~+ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2] $end
$var wire 1 !, inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1] $end
$var wire 1 ", inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0] $end
$var wire 1 #, inst3|OAP [2] $end
$var wire 1 $, inst3|OAP [1] $end
$var wire 1 %, inst3|OAP [0] $end
$var wire 1 &, inst3|D_SEL [1] $end
$var wire 1 ', inst3|D_SEL [0] $end
$var wire 1 (, inst3|Count [3] $end
$var wire 1 ), inst3|Count [2] $end
$var wire 1 *, inst3|Count [1] $end
$var wire 1 +, inst3|Count [0] $end
$var wire 1 ,, inst3|A_SEL [1] $end
$var wire 1 -, inst3|A_SEL [0] $end
$var wire 1 ., INST_MEM_OUT~combout [15] $end
$var wire 1 /, INST_MEM_OUT~combout [14] $end
$var wire 1 0, INST_MEM_OUT~combout [13] $end
$var wire 1 1, INST_MEM_OUT~combout [12] $end
$var wire 1 2, INST_MEM_OUT~combout [11] $end
$var wire 1 3, INST_MEM_OUT~combout [10] $end
$var wire 1 4, INST_MEM_OUT~combout [9] $end
$var wire 1 5, INST_MEM_OUT~combout [8] $end
$var wire 1 6, INST_MEM_OUT~combout [7] $end
$var wire 1 7, INST_MEM_OUT~combout [6] $end
$var wire 1 8, INST_MEM_OUT~combout [5] $end
$var wire 1 9, INST_MEM_OUT~combout [4] $end
$var wire 1 :, INST_MEM_OUT~combout [3] $end
$var wire 1 ;, INST_MEM_OUT~combout [2] $end
$var wire 1 <, INST_MEM_OUT~combout [1] $end
$var wire 1 =, INST_MEM_OUT~combout [0] $end
$var wire 1 >, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4] $end
$var wire 1 ?, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3] $end
$var wire 1 @, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2] $end
$var wire 1 A, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1] $end
$var wire 1 B, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0] $end
$var wire 1 C, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9] $end
$var wire 1 D, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8] $end
$var wire 1 E, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7] $end
$var wire 1 F, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6] $end
$var wire 1 G, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5] $end
$var wire 1 H, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4] $end
$var wire 1 I, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3] $end
$var wire 1 J, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2] $end
$var wire 1 K, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1] $end
$var wire 1 L, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0] $end
$var wire 1 M, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6] $end
$var wire 1 N, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5] $end
$var wire 1 O, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4] $end
$var wire 1 P, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3] $end
$var wire 1 Q, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2] $end
$var wire 1 R, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1] $end
$var wire 1 S, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0] $end
$var wire 1 T, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3] $end
$var wire 1 U, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2] $end
$var wire 1 V, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1] $end
$var wire 1 W, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0] $end
$var wire 1 X, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3] $end
$var wire 1 Y, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2] $end
$var wire 1 Z, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1] $end
$var wire 1 [, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0] $end
$var wire 1 \, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2] $end
$var wire 1 ], auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1] $end
$var wire 1 ^, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0] $end
$var wire 1 _, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3] $end
$var wire 1 `, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2] $end
$var wire 1 a, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1] $end
$var wire 1 b, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0] $end
$var wire 1 c, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3] $end
$var wire 1 d, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2] $end
$var wire 1 e, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1] $end
$var wire 1 f, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0] $end
$var wire 1 g, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2] $end
$var wire 1 h, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1] $end
$var wire 1 i, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0] $end
$var wire 1 j, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15] $end
$var wire 1 k, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14] $end
$var wire 1 l, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13] $end
$var wire 1 m, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12] $end
$var wire 1 n, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11] $end
$var wire 1 o, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10] $end
$var wire 1 p, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9] $end
$var wire 1 q, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8] $end
$var wire 1 r, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7] $end
$var wire 1 s, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6] $end
$var wire 1 t, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5] $end
$var wire 1 u, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4] $end
$var wire 1 v, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3] $end
$var wire 1 w, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2] $end
$var wire 1 x, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1] $end
$var wire 1 y, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0] $end
$var wire 1 z, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4] $end
$var wire 1 {, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3] $end
$var wire 1 |, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2] $end
$var wire 1 }, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1] $end
$var wire 1 ~, auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0] $end
$var wire 1 !- auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3] $end
$var wire 1 "- auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2] $end
$var wire 1 #- auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1] $end
$var wire 1 $- auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0] $end
$var wire 1 %- inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3] $end
$var wire 1 &- inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2] $end
$var wire 1 '- inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1] $end
$var wire 1 (- inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0] $end
$var wire 1 )- inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3] $end
$var wire 1 *- inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2] $end
$var wire 1 +- inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1] $end
$var wire 1 ,- inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0] $end
$var wire 1 -- inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3] $end
$var wire 1 .- inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2] $end
$var wire 1 /- inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1] $end
$var wire 1 0- inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0] $end
$var wire 1 1- inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3] $end
$var wire 1 2- inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2] $end
$var wire 1 3- inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1] $end
$var wire 1 4- inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0] $end
$var wire 1 5- inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [3] $end
$var wire 1 6- inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [2] $end
$var wire 1 7- inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [1] $end
$var wire 1 8- inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0] $end
$var wire 1 9- inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [3] $end
$var wire 1 :- inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [2] $end
$var wire 1 ;- inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [1] $end
$var wire 1 <- inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0] $end
$var wire 1 =- inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [3] $end
$var wire 1 >- inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [2] $end
$var wire 1 ?- inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [1] $end
$var wire 1 @- inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0] $end
$var wire 1 A- inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [3] $end
$var wire 1 B- inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [2] $end
$var wire 1 C- inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [1] $end
$var wire 1 D- inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0] $end
$var wire 1 E- inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [3] $end
$var wire 1 F- inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [2] $end
$var wire 1 G- inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [1] $end
$var wire 1 H- inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0] $end
$var wire 1 I- inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [3] $end
$var wire 1 J- inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [2] $end
$var wire 1 K- inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [1] $end
$var wire 1 L- inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0] $end
$var wire 1 M- inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [3] $end
$var wire 1 N- inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [2] $end
$var wire 1 O- inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [1] $end
$var wire 1 P- inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0] $end
$var wire 1 Q- inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [3] $end
$var wire 1 R- inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [2] $end
$var wire 1 S- inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [1] $end
$var wire 1 T- inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0] $end
$var wire 1 U- inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [3] $end
$var wire 1 V- inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [2] $end
$var wire 1 W- inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [1] $end
$var wire 1 X- inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0] $end
$var wire 1 Y- inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [3] $end
$var wire 1 Z- inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [2] $end
$var wire 1 [- inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [1] $end
$var wire 1 \- inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0] $end
$var wire 1 ]- inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [3] $end
$var wire 1 ^- inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [2] $end
$var wire 1 _- inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [1] $end
$var wire 1 `- inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0] $end
$var wire 1 a- inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [3] $end
$var wire 1 b- inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [2] $end
$var wire 1 c- inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [1] $end
$var wire 1 d- inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
b0 #
b1111111000011 $
1%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
0\&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
0k&
zl&
zm&
zn&
zo&
0p&
0q&
0r&
xs&
0t&
0u&
xv&
1w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
z"'
0#'
0$'
0%'
0&'
0''
0('
0)'
1*'
0+'
1,'
0-'
0.'
1/'
00'
01'
02'
03'
04'
05'
06'
17'
08'
19'
0:'
0;'
0<'
1='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
1Q'
0R'
0S'
0T'
0U'
0V'
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
1`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
1l'
0m'
0n'
0o'
1p'
0q'
0r'
0s'
1t'
0u'
0v'
0w'
1x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
1%(
0&(
0'(
0((
0)(
0*(
0+(
1,(
0-(
0.(
0/(
00(
11(
02(
03(
04(
05(
06(
07(
08(
09(
0:(
1;(
1<(
0=(
0>(
0?(
0@(
0A(
0B(
0C(
1D(
0E(
0F(
0G(
1H(
0I(
0J(
0K(
1L(
0M(
0N(
0O(
0P(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
0c(
0d(
0e(
0f(
0g(
0h(
0i(
0j(
0k(
0l(
0m(
0n(
0o(
0p(
0q(
0r(
0s(
0t(
0u(
0v(
0w(
0x(
0y(
0z(
0{(
1|(
1}(
0~(
1!)
0")
0#)
1$)
0%)
0&)
0')
0()
0))
0*)
0+)
1,)
1-)
1.)
0/)
10)
11)
02)
13)
04)
05)
06)
17)
08)
19)
z:)
0B)
0A)
0@)
0?)
0>)
0=)
0<)
0;)
0F)
0E)
0D)
0C)
0K)
0J)
0I)
0H)
0G)
0S)
0R)
0Q)
0P)
0O)
0N)
0M)
zL)
0])
0\)
0[)
0Z)
0Y)
0X)
0W)
0V)
0U)
0T)
0m)
0l)
0k)
0j)
0i)
0h)
0g)
0f)
0e)
0d)
0c)
0b)
0a)
0`)
0_)
0^)
0u)
0t)
0s)
0r)
0q)
0p)
0o)
0n)
0})
0|)
0{)
0z)
0y)
0x)
0w)
0v)
0'*
0&*
0%*
0$*
0#*
0"*
0!*
0~)
0/*
0.*
0-*
0,*
0+*
0**
0)*
0(*
07*
06*
05*
04*
03*
02*
01*
00*
0?*
0>*
0=*
0<*
0;*
0:*
09*
08*
0G*
0F*
0E*
0D*
0C*
0B*
0A*
0@*
0O*
0N*
0M*
0L*
0K*
0J*
0I*
0H*
0_*
0^*
0]*
0\*
0[*
0Z*
0Y*
0X*
0W*
0V*
0U*
0T*
0S*
0R*
0Q*
0P*
0o*
0n*
0m*
0l*
0k*
0j*
0i*
0h*
0g*
0f*
0e*
0d*
0c*
0b*
0a*
0`*
0t*
0s*
0r*
0q*
0p*
0&+
0%+
0$+
0#+
0"+
0!+
0~*
0}*
0|*
0{*
0z*
0y*
0x*
0w*
0v*
0u*
00+
0/+
0.+
0-+
0,+
0++
0*+
0)+
0(+
0'+
04+
03+
02+
01+
09+
08+
07+
06+
05+
0=+
0<+
0;+
0:+
0M+
0L+
0K+
0J+
0I+
0H+
0G+
0F+
0E+
0D+
0C+
0B+
0A+
0@+
0?+
0>+
0]+
0\+
0[+
0Z+
0Y+
0X+
0W+
0V+
0U+
0T+
0S+
0R+
0Q+
0P+
0O+
0N+
0b+
0a+
0`+
0_+
0^+
0r+
0q+
0p+
0o+
0n+
0m+
0l+
0k+
0j+
0i+
0h+
0g+
0f+
0e+
0d+
0c+
0|+
0{+
0z+
0y+
0x+
0w+
0v+
0u+
0t+
0s+
0",
0!,
0~+
0}+
0%,
0$,
0#,
0',
z&,
0+,
0*,
0),
0(,
z-,
0,,
1=,
1<,
0;,
0:,
09,
08,
17,
16,
15,
14,
13,
12,
11,
00,
0/,
0.,
0B,
0A,
0@,
0?,
0>,
0L,
0K,
0J,
0I,
0H,
0G,
0F,
0E,
0D,
0C,
0S,
0R,
0Q,
0P,
0O,
0N,
0M,
0W,
0V,
0U,
0T,
0[,
0Z,
0Y,
0X,
0^,
0],
0\,
0b,
0a,
0`,
0_,
0f,
0e,
0d,
0c,
0i,
0h,
0g,
0y,
0x,
0w,
0v,
0u,
0t,
0s,
0r,
0q,
0p,
0o,
0n,
0m,
0l,
0k,
0j,
0~,
0},
0|,
0{,
0z,
0$-
0#-
0"-
0!-
0(-
0'-
0&-
0%-
0,-
0+-
0*-
0)-
00-
0/-
0.-
0--
04-
03-
02-
01-
08-
07-
06-
05-
0<-
0;-
0:-
09-
0@-
0?-
0>-
0=-
0D-
0C-
0B-
0A-
0H-
0G-
0F-
0E-
0L-
0K-
0J-
0I-
0P-
0O-
0N-
0M-
0T-
0S-
0R-
0Q-
0X-
0W-
0V-
0U-
0\-
0[-
0Z-
0Y-
0`-
0_-
0^-
0]-
0d-
0c-
0b-
0a-
0-
0,
0+
0*
0)
0(
0'
0&
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0E
0D
0C
0B
0A
0@
0?
0>
0M
0L
0K
0J
0I
0H
0G
0F
0U
0T
0S
0R
0Q
0P
0O
0N
0]
0\
0[
0Z
0Y
0X
0W
0V
0`
0_
0^
0h
0g
0f
0e
0d
0c
0b
0a
xi
0j
1k
xl
1m
1n
1o
0p
0q
1r
0s
0t
1u
1v
0w
0x
0y
1z
0{
0|
1}
1~
0!!
0"!
1#!
0$!
0%!
1&!
0'!
0(!
1)!
1*!
0+!
0,!
0-!
1.!
0/!
00!
01!
12!
03!
04!
05!
16!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
1E!
0F!
0G!
0H!
0I!
1J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
1p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
1$"
1%"
1&"
1'"
1("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
13"
14"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
xS"
xT"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
zt"
1u"
0v"
1w"
1x"
1y"
0z"
1{"
1|"
1}"
1~"
0!#
0"#
1##
1$#
0%#
0&#
0'#
1(#
0)#
1*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
16#
07#
08#
09#
1:#
0;#
0<#
0=#
0>#
1?#
1@#
0A#
1B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
1P#
0Q#
1R#
0S#
1T#
0U#
1V#
1W#
1X#
0Y#
0Z#
1[#
x\#
0]#
0^#
0_#
0`#
1a#
0b#
0c#
0d#
0e#
1f#
0g#
1h#
1i#
1j#
0k#
1l#
1m#
1n#
xo#
xp#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
1z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
1&$
0'$
0($
0)$
1*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
1G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
1O$
0P$
1Q$
0R$
0S$
0T$
0U$
0V$
1W$
0X$
0Y$
1Z$
0[$
0\$
0]$
0^$
0_$
1`$
0a$
0b$
1c$
1d$
0e$
1f$
0g$
0h$
0i$
0j$
1k$
0l$
1m$
0n$
1o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
1w$
0x$
0y$
0z$
1{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
1/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
$end
#25000
1"
1u#
0i
1w#
1x#
1y#
1{#
0/%
1!%
0{$
1h$
0f$
0c$
0`$
1[$
0Z$
0W$
1T$
1S$
1R$
0Q$
0O$
1F$
15$
0*$
1|#
#50000
0"
0u#
1i
0w#
0x#
0y#
#75000
1"
1u#
0i
1w#
1x#
1y#
1])
1(!
0)!
1+!
#100000
0"
0u#
1i
0w#
0x#
0y#
#125000
1"
1u#
0i
1w#
1x#
1y#
1\)
0])
0*!
0+!
0(!
1)!
1-!
1*!
1+!
0-!
#150000
0"
0u#
1i
0w#
0x#
0y#
#175000
1"
1u#
0i
1w#
1x#
1y#
1])
1(!
0)!
0*!
0+!
1-!
#200000
0"
0u#
1i
0w#
0x#
0y#
#225000
1"
1u#
0i
1w#
1x#
1y#
1[)
0\)
0])
1,!
0-!
1*!
1+!
0(!
1)!
1/!
0,!
1-!
0+!
0/!
#250000
0"
0u#
1i
0w#
0x#
0y#
#260000
b11111111000011 $
b10111111000011 $
b10111111000001 $
0<,
01,
10,
0i
0F$
0|#
1n%
#275000
1"
1u#
1i
1w#
1x#
1y#
1])
1(!
0)!
1+!
#300000
0"
0u#
0i
0w#
0x#
0y#
#325000
1"
1u#
1i
1w#
1x#
1y#
1\)
0])
0*!
0+!
0(!
1)!
1,!
0-!
1*!
1+!
1/!
0,!
1-!
0/!
#350000
0"
0u#
0i
0w#
0x#
0y#
#375000
1"
1u#
1i
1w#
1x#
1y#
1])
1(!
0)!
0*!
0+!
1,!
0-!
1/!
#400000
0"
0u#
0i
0w#
0x#
0y#
#425000
1"
1u#
1i
1w#
1x#
1y#
1Z)
0[)
0\)
0])
0.!
0/!
0,!
1-!
1*!
1+!
0(!
1)!
11!
1.!
1/!
0-!
0+!
01!
#450000
0"
0u#
0i
0w#
0x#
0y#
#475000
1"
1u#
1i
1w#
1x#
1y#
1])
1(!
0)!
1+!
#480000
b10011111000001 $
b10001111000001 $
b10000111000001 $
b10000011000001 $
b10000001000001 $
b10000000000001 $
b10000000000000 $
b0 $
0=,
07,
06,
05,
04,
03,
02,
00,
0i
05$
0!%
0h$
0[$
0S$
0R$
0T$
0n%
#500000
0"
0u#
1i
0w#
0x#
0y#
#525000
1"
1u#
0i
1w#
1x#
1y#
1\)
0])
0*!
0+!
0(!
1)!
1-!
1*!
1+!
0-!
#550000
0"
0u#
1i
0w#
0x#
0y#
#575000
1"
1u#
0i
1w#
1x#
1y#
1])
1(!
0)!
0*!
0+!
1-!
#600000
0"
0u#
1i
0w#
0x#
0y#
#625000
1"
1u#
0i
1w#
1x#
1y#
1[)
0\)
0])
1,!
0-!
1*!
1+!
0(!
1)!
0.!
0/!
0,!
1-!
0+!
11!
1.!
1/!
01!
#650000
0"
0u#
1i
0w#
0x#
0y#
#675000
1"
1u#
0i
1w#
1x#
1y#
1])
1(!
0)!
1+!
#700000
0"
0u#
1i
0w#
0x#
0y#
#725000
1"
1u#
0i
1w#
1x#
1y#
1\)
0])
0*!
0+!
0(!
1)!
1,!
0-!
1*!
1+!
0.!
0/!
0,!
1-!
11!
1.!
1/!
01!
#750000
0"
0u#
1i
0w#
0x#
0y#
#775000
1"
1u#
0i
1w#
1x#
1y#
1])
1(!
0)!
0*!
0+!
1,!
0-!
0.!
0/!
11!
#800000
0"
0u#
1i
0w#
0x#
0y#
#825000
1"
1u#
0i
1w#
1x#
1y#
1Y)
0Z)
0[)
0\)
0])
10!
01!
1.!
1/!
0,!
1-!
1*!
1+!
0(!
1)!
13!
00!
11!
0/!
0-!
0+!
03!
#850000
0"
0u#
1i
0w#
0x#
0y#
#875000
1"
1u#
0i
1w#
1x#
1y#
1])
1(!
0)!
1+!
#900000
0"
0u#
1i
0w#
0x#
0y#
#925000
1"
1u#
0i
1w#
1x#
1y#
1\)
0])
0*!
0+!
0(!
1)!
1-!
1*!
1+!
0-!
#950000
0"
0u#
1i
0w#
0x#
0y#
#975000
1"
1u#
0i
1w#
1x#
1y#
1])
1(!
0)!
0*!
0+!
1-!
#1000000
