git clone --depth 1 --no-tags https://github.com/PRAMOTHs-Repository/Hamming-code-vlsi-design.git f:/verilog_sva_gh_scraper/data/full_repos/762174486
git clone --depth 1 --no-tags https://github.com/einge23/RV32I_Single-cycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/761976823
git clone --depth 1 --no-tags https://github.com/stardust-GS/cnn_on_zybo.git f:/verilog_sva_gh_scraper/data/full_repos/762861638
git clone --depth 1 --no-tags https://github.com/gyannj/HexKeypadScanner.git f:/verilog_sva_gh_scraper/data/full_repos/763125291
git clone --depth 1 --no-tags https://github.com/Pranav-Gadre/VCS_prob_3_bit_palindrome.git f:/verilog_sva_gh_scraper/data/full_repos/762948389
git clone --depth 1 --no-tags https://github.com/Nalbertsan/PBL-3-main-main.git f:/verilog_sva_gh_scraper/data/full_repos/763292964
git clone --depth 1 --no-tags https://github.com/yeshwanthkattta/Mustang-Tail-Light-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/764869769
git clone --depth 1 --no-tags https://github.com/MananJoshi07/Sync-FIFO-Memory.git f:/verilog_sva_gh_scraper/data/full_repos/764524033
git clone --depth 1 --no-tags https://github.com/souvik2108222222/Traffic-Light-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/765265572
git clone --depth 1 --no-tags https://github.com/ahmed-amr-salah/RISCV-pipelined-processor.git f:/verilog_sva_gh_scraper/data/full_repos/763743984
git clone --depth 1 --no-tags https://github.com/rasannakumar/roundrobin.git f:/verilog_sva_gh_scraper/data/full_repos/763816140
git clone --depth 1 --no-tags https://github.com/DongJin-Yang/HDLBits.git f:/verilog_sva_gh_scraper/data/full_repos/765180121
git clone --depth 1 --no-tags https://github.com/DSJAHNAVI/Alpha-Example.git f:/verilog_sva_gh_scraper/data/full_repos/765304703
git clone --depth 1 --no-tags https://github.com/Mekky7/32-bit-MIPS-pipelined-processor.git f:/verilog_sva_gh_scraper/data/full_repos/766293893
git clone --depth 1 --no-tags https://github.com/debashis1320/Vending_Machine.git f:/verilog_sva_gh_scraper/data/full_repos/766484523
git clone --depth 1 --no-tags https://github.com/bhavinshekhada/periplex_apb_tested.git f:/verilog_sva_gh_scraper/data/full_repos/766004695
git clone --depth 1 --no-tags https://github.com/anikate-kaw/seq_det_10110.git f:/verilog_sva_gh_scraper/data/full_repos/766259058
git clone --depth 1 --no-tags https://github.com/buithi737/RISCVPipeline.git f:/verilog_sva_gh_scraper/data/full_repos/766747982
git clone --depth 1 --no-tags https://github.com/85NTK/CPU_16bit.git f:/verilog_sva_gh_scraper/data/full_repos/766439850
git clone --depth 1 --no-tags https://github.com/malikshanaah1999/USB_RTL_Design.git f:/verilog_sva_gh_scraper/data/full_repos/767751625
git clone --depth 1 --no-tags https://github.com/JiangShitong/uart2iic.git f:/verilog_sva_gh_scraper/data/full_repos/767734020
git clone --depth 1 --no-tags https://github.com/AbdallaDalleh/8b10b.git f:/verilog_sva_gh_scraper/data/full_repos/766832363
git clone --depth 1 --no-tags https://github.com/AtharZafeer/fault_generator_model_3.git f:/verilog_sva_gh_scraper/data/full_repos/761056775
git clone --depth 1 --no-tags https://github.com/NeedForSpeed1/FPGA_Data_Selector.git f:/verilog_sva_gh_scraper/data/full_repos/767060264
git clone --depth 1 --no-tags https://github.com/Kimadzn/ARQ01.git f:/verilog_sva_gh_scraper/data/full_repos/766688087
git clone --depth 1 --no-tags https://github.com/Shanmukha190602/FFT.git f:/verilog_sva_gh_scraper/data/full_repos/766980476
git clone --depth 1 --no-tags https://github.com/sumanthmortha/module-2.git f:/verilog_sva_gh_scraper/data/full_repos/761022462
git clone --depth 1 --no-tags https://github.com/HenryChang6/IC_Contest_Practice.git f:/verilog_sva_gh_scraper/data/full_repos/762068328
git clone --depth 1 --no-tags https://github.com/MNS-Zero/NanoCore.git f:/verilog_sva_gh_scraper/data/full_repos/758167718
git clone --depth 1 --no-tags https://github.com/mgalocy/tt06-verilog-template.git f:/verilog_sva_gh_scraper/data/full_repos/763745054
git clone --depth 1 --no-tags https://github.com/mgalocy/tt-fpga-hdl-demo.git f:/verilog_sva_gh_scraper/data/full_repos/763744717
git clone --depth 1 --no-tags https://github.com/SoloSynth1/8BitCLA.git f:/verilog_sva_gh_scraper/data/full_repos/762489359
git clone --depth 1 --no-tags https://github.com/shanfei-huang/riscv_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/765611878
git clone --depth 1 --no-tags https://github.com/Shyamonyou/HDL-Programming.git f:/verilog_sva_gh_scraper/data/full_repos/759745054
git clone --depth 1 --no-tags https://github.com/iamakib/HDL-code.git f:/verilog_sva_gh_scraper/data/full_repos/761328903
git clone --depth 1 --no-tags https://github.com/TonyHo722/python_study.git f:/verilog_sva_gh_scraper/data/full_repos/758933521
git clone --depth 1 --no-tags https://github.com/lmadem/RISCV-UART.git f:/verilog_sva_gh_scraper/data/full_repos/760279508
git clone --depth 1 --no-tags https://github.com/mysteriousCzrsX/HDL-lab.git f:/verilog_sva_gh_scraper/data/full_repos/766459790
git clone --depth 1 --no-tags https://github.com/jazima/virtual-pong.git f:/verilog_sva_gh_scraper/data/full_repos/766287264
git clone --depth 1 --no-tags https://github.com/AkaiNishin/TallerDigital_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/764870364
git clone --depth 1 --no-tags https://github.com/lgxi24/FPGA-Gold-Miner.git f:/verilog_sva_gh_scraper/data/full_repos/767710922
git clone --depth 1 --no-tags https://github.com/Hipensan/FPGA_Arduino.git f:/verilog_sva_gh_scraper/data/full_repos/766742850
git clone --depth 1 --no-tags https://github.com/BronzeKaiser/fpgaprojectlab.git f:/verilog_sva_gh_scraper/data/full_repos/757773610
git clone --depth 1 --no-tags https://github.com/Arc-Cloud/InfoProc_Proj.git f:/verilog_sva_gh_scraper/data/full_repos/761114608
git clone --depth 1 --no-tags https://github.com/jenin144/COMPUTER-ARCHITECTURE-multicycle-RISC-processor-using-Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/760802439
git clone --depth 1 --no-tags https://github.com/ShayanMirzaei/UT-Computer-Architecture-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/766897547
git clone --depth 1 --no-tags https://github.com/CEJMU/tt06_tinyrv1.git f:/verilog_sva_gh_scraper/data/full_repos/764566461
git clone --depth 1 --no-tags https://github.com/Sowjireddyy/100-Days_of_RTL.git f:/verilog_sva_gh_scraper/data/full_repos/766466503
git clone --depth 1 --no-tags https://github.com/michael61112/ASoC.git f:/verilog_sva_gh_scraper/data/full_repos/764180681
git clone --depth 1 --no-tags https://github.com/Albaraanajjar/JOSDC-different-processers-architectures-.git f:/verilog_sva_gh_scraper/data/full_repos/757867727
git clone --depth 1 --no-tags https://github.com/jsjsjs000/FPGA_Crosslink_LIF_MD6000_SOD_tester_1.git f:/verilog_sva_gh_scraper/data/full_repos/758402071
git clone --depth 1 --no-tags https://github.com/Lathini99/32-bit_RISC_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/759289008
git clone --depth 1 --no-tags https://github.com/ShravanKumar-21/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/759306793
git clone --depth 1 --no-tags https://github.com/virolivs/Projeto-Hardware-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/759535802
git clone --depth 1 --no-tags https://github.com/Dozer-vasanth/UART.git f:/verilog_sva_gh_scraper/data/full_repos/759345634
git clone --depth 1 --no-tags https://github.com/8ruka0917/BinaryCounter.git f:/verilog_sva_gh_scraper/data/full_repos/759348841
git clone --depth 1 --no-tags https://github.com/losyoply/logic-design-labs.git f:/verilog_sva_gh_scraper/data/full_repos/759824520
git clone --depth 1 --no-tags https://github.com/blackout85/Z-Machine-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/760104761
git clone --depth 1 --no-tags https://github.com/wine10001/DSD_final_project.git f:/verilog_sva_gh_scraper/data/full_repos/760293667
git clone --depth 1 --no-tags https://github.com/wine10001/ICLAB_practice.git f:/verilog_sva_gh_scraper/data/full_repos/760235634
git clone --depth 1 --no-tags https://github.com/sahar156/8bit-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/758907862
git clone --depth 1 --no-tags https://github.com/rohiniravi/469Lab1.git f:/verilog_sva_gh_scraper/data/full_repos/762469919
git clone --depth 1 --no-tags https://github.com/vonboog117/ECE_411.git f:/verilog_sva_gh_scraper/data/full_repos/758246208
git clone --depth 1 --no-tags https://github.com/Rahul-Cheruku/Verilog-Sobel-Edge-Detector.git f:/verilog_sva_gh_scraper/data/full_repos/760333269
git clone --depth 1 --no-tags https://github.com/MGMA10/Digital-IC-Design.git f:/verilog_sva_gh_scraper/data/full_repos/763252237
git clone --depth 1 --no-tags https://github.com/gyannj/N-Bit-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/763124848
git clone --depth 1 --no-tags https://github.com/krishnavenkatasudheer/Ripple_Adder_Using_IP_Block.git f:/verilog_sva_gh_scraper/data/full_repos/763468853
git clone --depth 1 --no-tags https://github.com/lucyz08/m152a-proj.git f:/verilog_sva_gh_scraper/data/full_repos/764298933
git clone --depth 1 --no-tags https://github.com/wangzilong1989/mpw_test.git f:/verilog_sva_gh_scraper/data/full_repos/763905772
git clone --depth 1 --no-tags https://github.com/evphan24/Sequence-Memory-Game.git f:/verilog_sva_gh_scraper/data/full_repos/763853781
git clone --depth 1 --no-tags https://github.com/KareemMoataz02/ASIC-ATM-Bank-System.git f:/verilog_sva_gh_scraper/data/full_repos/764746942
git clone --depth 1 --no-tags https://github.com/ylu149/Single-Cycle-Pipeline-RISCV-CPU-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/764852912
git clone --depth 1 --no-tags https://github.com/yharada-github/caravel_test_000.git f:/verilog_sva_gh_scraper/data/full_repos/765007583
git clone --depth 1 --no-tags https://github.com/poojitha-lagidi/clock-signal-generation.git f:/verilog_sva_gh_scraper/data/full_repos/764757626
git clone --depth 1 --no-tags https://github.com/sachinkum0009/caravel_timer_project.git f:/verilog_sva_gh_scraper/data/full_repos/765312503
git clone --depth 1 --no-tags https://github.com/Ekanthreddy886/ekanth-reddy.git f:/verilog_sva_gh_scraper/data/full_repos/761297133
git clone --depth 1 --no-tags https://github.com/anikate-kaw/d_ff.git f:/verilog_sva_gh_scraper/data/full_repos/766258479
git clone --depth 1 --no-tags https://github.com/Chonghao0109/B_ICC2019_priliminary_grad_cell_based.git f:/verilog_sva_gh_scraper/data/full_repos/765571534
git clone --depth 1 --no-tags https://github.com/ValentinKGV/Verilog-State-Mirror-greayscale.git f:/verilog_sva_gh_scraper/data/full_repos/765680630
git clone --depth 1 --no-tags https://github.com/IRiDecenT/computer-organization-project.git f:/verilog_sva_gh_scraper/data/full_repos/763289362
git clone --depth 1 --no-tags https://github.com/Chenwei-user/Chipyard_emulator.git f:/verilog_sva_gh_scraper/data/full_repos/766349143
git clone --depth 1 --no-tags https://github.com/suvarnak-18/suvarnak-18.git f:/verilog_sva_gh_scraper/data/full_repos/761723708
git clone --depth 1 --no-tags https://github.com/minhuju/lint.git f:/verilog_sva_gh_scraper/data/full_repos/767259240
git clone --depth 1 --no-tags https://github.com/Chair-for-Security-Engineering/Combined-Threshold-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/764643638
git clone --depth 1 --no-tags https://github.com/gary06548/Single-core-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/767442434
git clone --depth 1 --no-tags https://github.com/Chair-for-Security-Engineering/fhewsyn.git f:/verilog_sva_gh_scraper/data/full_repos/759484290
git clone --depth 1 --no-tags https://github.com/swati2026/UART.git f:/verilog_sva_gh_scraper/data/full_repos/767538972
git clone --depth 1 --no-tags https://github.com/orangecat345/turing-complete-mul32.git f:/verilog_sva_gh_scraper/data/full_repos/766823998
git clone --depth 1 --no-tags https://github.com/nithishym/vsdsquadron.git f:/verilog_sva_gh_scraper/data/full_repos/760351609
git clone --depth 1 --no-tags https://github.com/vanngo411/RISC_V.git f:/verilog_sva_gh_scraper/data/full_repos/765962194
git clone --depth 1 --no-tags https://github.com/FanHao1023/PDSD.git f:/verilog_sva_gh_scraper/data/full_repos/763021518
git clone --depth 1 --no-tags https://github.com/huzaheer/Processor-ECE350.git f:/verilog_sva_gh_scraper/data/full_repos/764983164
git clone --depth 1 --no-tags https://github.com/LijinWilson/HDL_BIts_solving.git f:/verilog_sva_gh_scraper/data/full_repos/764148988
git clone --depth 1 --no-tags https://github.com/sidupreti/ECE-322-LAB.git f:/verilog_sva_gh_scraper/data/full_repos/760720731
git clone --depth 1 --no-tags https://github.com/RDSik/Digital-Design-Lab-Manual.git f:/verilog_sva_gh_scraper/data/full_repos/766098997
git clone --depth 1 --no-tags https://github.com/JoshHollis251/riscv_SPAR_project.git f:/verilog_sva_gh_scraper/data/full_repos/757802119
git clone --depth 1 --no-tags https://github.com/namberino/fpga-computer.git f:/verilog_sva_gh_scraper/data/full_repos/762071365
git clone --depth 1 --no-tags https://github.com/Omarafifi1/spi-master-slave-with-all-four-different-modes.git f:/verilog_sva_gh_scraper/data/full_repos/761947909
git clone --depth 1 --no-tags https://github.com/pjoterpodloga/JPHDL_Laby.git f:/verilog_sva_gh_scraper/data/full_repos/766108975
git clone --depth 1 --no-tags https://github.com/samiyaalizaidi/FIR-Filter.git f:/verilog_sva_gh_scraper/data/full_repos/765617763
