#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x93fec0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x90e320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x915a90 .functor NOT 1, L_0x96bc40, C4<0>, C4<0>, C4<0>;
L_0x96ba20 .functor XOR 2, L_0x96b8c0, L_0x96b980, C4<00>, C4<00>;
L_0x96bb30 .functor XOR 2, L_0x96ba20, L_0x96ba90, C4<00>, C4<00>;
v0x968320_0 .net *"_ivl_10", 1 0, L_0x96ba90;  1 drivers
v0x968420_0 .net *"_ivl_12", 1 0, L_0x96bb30;  1 drivers
v0x968500_0 .net *"_ivl_2", 1 0, L_0x96b800;  1 drivers
v0x9685c0_0 .net *"_ivl_4", 1 0, L_0x96b8c0;  1 drivers
v0x9686a0_0 .net *"_ivl_6", 1 0, L_0x96b980;  1 drivers
v0x9687d0_0 .net *"_ivl_8", 1 0, L_0x96ba20;  1 drivers
v0x9688b0_0 .net "a", 0 0, v0x966260_0;  1 drivers
v0x968950_0 .net "b", 0 0, v0x966300_0;  1 drivers
v0x9689f0_0 .net "c", 0 0, v0x9663a0_0;  1 drivers
v0x968a90_0 .var "clk", 0 0;
v0x968b30_0 .net "d", 0 0, v0x9664e0_0;  1 drivers
v0x968bd0_0 .net "out_pos_dut", 0 0, L_0x96b670;  1 drivers
v0x968c70_0 .net "out_pos_ref", 0 0, L_0x96a2b0;  1 drivers
v0x968d10_0 .net "out_sop_dut", 0 0, L_0x96ab20;  1 drivers
v0x968db0_0 .net "out_sop_ref", 0 0, L_0x9413d0;  1 drivers
v0x968e50_0 .var/2u "stats1", 223 0;
v0x968ef0_0 .var/2u "strobe", 0 0;
v0x9690a0_0 .net "tb_match", 0 0, L_0x96bc40;  1 drivers
v0x969170_0 .net "tb_mismatch", 0 0, L_0x915a90;  1 drivers
v0x969210_0 .net "wavedrom_enable", 0 0, v0x9667b0_0;  1 drivers
v0x9692e0_0 .net "wavedrom_title", 511 0, v0x966850_0;  1 drivers
L_0x96b800 .concat [ 1 1 0 0], L_0x96a2b0, L_0x9413d0;
L_0x96b8c0 .concat [ 1 1 0 0], L_0x96a2b0, L_0x9413d0;
L_0x96b980 .concat [ 1 1 0 0], L_0x96b670, L_0x96ab20;
L_0x96ba90 .concat [ 1 1 0 0], L_0x96a2b0, L_0x9413d0;
L_0x96bc40 .cmp/eeq 2, L_0x96b800, L_0x96bb30;
S_0x9127c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x90e320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x915e70 .functor AND 1, v0x9663a0_0, v0x9664e0_0, C4<1>, C4<1>;
L_0x916250 .functor NOT 1, v0x966260_0, C4<0>, C4<0>, C4<0>;
L_0x916630 .functor NOT 1, v0x966300_0, C4<0>, C4<0>, C4<0>;
L_0x9168b0 .functor AND 1, L_0x916250, L_0x916630, C4<1>, C4<1>;
L_0x92d9b0 .functor AND 1, L_0x9168b0, v0x9663a0_0, C4<1>, C4<1>;
L_0x9413d0 .functor OR 1, L_0x915e70, L_0x92d9b0, C4<0>, C4<0>;
L_0x969730 .functor NOT 1, v0x966300_0, C4<0>, C4<0>, C4<0>;
L_0x9697a0 .functor OR 1, L_0x969730, v0x9664e0_0, C4<0>, C4<0>;
L_0x9698b0 .functor AND 1, v0x9663a0_0, L_0x9697a0, C4<1>, C4<1>;
L_0x969970 .functor NOT 1, v0x966260_0, C4<0>, C4<0>, C4<0>;
L_0x969a40 .functor OR 1, L_0x969970, v0x966300_0, C4<0>, C4<0>;
L_0x969ab0 .functor AND 1, L_0x9698b0, L_0x969a40, C4<1>, C4<1>;
L_0x969c30 .functor NOT 1, v0x966300_0, C4<0>, C4<0>, C4<0>;
L_0x969ca0 .functor OR 1, L_0x969c30, v0x9664e0_0, C4<0>, C4<0>;
L_0x969bc0 .functor AND 1, v0x9663a0_0, L_0x969ca0, C4<1>, C4<1>;
L_0x969e30 .functor NOT 1, v0x966260_0, C4<0>, C4<0>, C4<0>;
L_0x969f30 .functor OR 1, L_0x969e30, v0x9664e0_0, C4<0>, C4<0>;
L_0x969ff0 .functor AND 1, L_0x969bc0, L_0x969f30, C4<1>, C4<1>;
L_0x96a1a0 .functor XNOR 1, L_0x969ab0, L_0x969ff0, C4<0>, C4<0>;
v0x9153c0_0 .net *"_ivl_0", 0 0, L_0x915e70;  1 drivers
v0x9157c0_0 .net *"_ivl_12", 0 0, L_0x969730;  1 drivers
v0x915ba0_0 .net *"_ivl_14", 0 0, L_0x9697a0;  1 drivers
v0x915f80_0 .net *"_ivl_16", 0 0, L_0x9698b0;  1 drivers
v0x916360_0 .net *"_ivl_18", 0 0, L_0x969970;  1 drivers
v0x916740_0 .net *"_ivl_2", 0 0, L_0x916250;  1 drivers
v0x9169c0_0 .net *"_ivl_20", 0 0, L_0x969a40;  1 drivers
v0x9647d0_0 .net *"_ivl_24", 0 0, L_0x969c30;  1 drivers
v0x9648b0_0 .net *"_ivl_26", 0 0, L_0x969ca0;  1 drivers
v0x964990_0 .net *"_ivl_28", 0 0, L_0x969bc0;  1 drivers
v0x964a70_0 .net *"_ivl_30", 0 0, L_0x969e30;  1 drivers
v0x964b50_0 .net *"_ivl_32", 0 0, L_0x969f30;  1 drivers
v0x964c30_0 .net *"_ivl_36", 0 0, L_0x96a1a0;  1 drivers
L_0x7fa9314af018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x964cf0_0 .net *"_ivl_38", 0 0, L_0x7fa9314af018;  1 drivers
v0x964dd0_0 .net *"_ivl_4", 0 0, L_0x916630;  1 drivers
v0x964eb0_0 .net *"_ivl_6", 0 0, L_0x9168b0;  1 drivers
v0x964f90_0 .net *"_ivl_8", 0 0, L_0x92d9b0;  1 drivers
v0x965070_0 .net "a", 0 0, v0x966260_0;  alias, 1 drivers
v0x965130_0 .net "b", 0 0, v0x966300_0;  alias, 1 drivers
v0x9651f0_0 .net "c", 0 0, v0x9663a0_0;  alias, 1 drivers
v0x9652b0_0 .net "d", 0 0, v0x9664e0_0;  alias, 1 drivers
v0x965370_0 .net "out_pos", 0 0, L_0x96a2b0;  alias, 1 drivers
v0x965430_0 .net "out_sop", 0 0, L_0x9413d0;  alias, 1 drivers
v0x9654f0_0 .net "pos0", 0 0, L_0x969ab0;  1 drivers
v0x9655b0_0 .net "pos1", 0 0, L_0x969ff0;  1 drivers
L_0x96a2b0 .functor MUXZ 1, L_0x7fa9314af018, L_0x969ab0, L_0x96a1a0, C4<>;
S_0x965730 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x90e320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x966260_0 .var "a", 0 0;
v0x966300_0 .var "b", 0 0;
v0x9663a0_0 .var "c", 0 0;
v0x966440_0 .net "clk", 0 0, v0x968a90_0;  1 drivers
v0x9664e0_0 .var "d", 0 0;
v0x9665d0_0 .var/2u "fail", 0 0;
v0x966670_0 .var/2u "fail1", 0 0;
v0x966710_0 .net "tb_match", 0 0, L_0x96bc40;  alias, 1 drivers
v0x9667b0_0 .var "wavedrom_enable", 0 0;
v0x966850_0 .var "wavedrom_title", 511 0;
E_0x921350/0 .event negedge, v0x966440_0;
E_0x921350/1 .event posedge, v0x966440_0;
E_0x921350 .event/or E_0x921350/0, E_0x921350/1;
S_0x965a60 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x965730;
 .timescale -12 -12;
v0x965ca0_0 .var/2s "i", 31 0;
E_0x9211f0 .event posedge, v0x966440_0;
S_0x965da0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x965730;
 .timescale -12 -12;
v0x965fa0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x966080 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x965730;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x966a30 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x90e320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x96a460 .functor AND 1, v0x9663a0_0, v0x9664e0_0, C4<1>, C4<1>;
L_0x96a710 .functor NOT 1, v0x966260_0, C4<0>, C4<0>, C4<0>;
L_0x96a7a0 .functor NOT 1, v0x966300_0, C4<0>, C4<0>, C4<0>;
L_0x96a920 .functor AND 1, L_0x96a710, L_0x96a7a0, C4<1>, C4<1>;
L_0x96aa60 .functor AND 1, L_0x96a920, v0x9663a0_0, C4<1>, C4<1>;
L_0x96ab20 .functor OR 1, L_0x96a460, L_0x96aa60, C4<0>, C4<0>;
L_0x96acc0 .functor NOT 1, v0x966300_0, C4<0>, C4<0>, C4<0>;
L_0x96ad30 .functor OR 1, L_0x96acc0, v0x9664e0_0, C4<0>, C4<0>;
L_0x96ae40 .functor AND 1, v0x9663a0_0, L_0x96ad30, C4<1>, C4<1>;
L_0x96af00 .functor NOT 1, v0x966260_0, C4<0>, C4<0>, C4<0>;
L_0x96b0e0 .functor OR 1, L_0x96af00, v0x966300_0, C4<0>, C4<0>;
L_0x96b150 .functor AND 1, L_0x96ae40, L_0x96b0e0, C4<1>, C4<1>;
L_0x96b2d0 .functor NOT 1, v0x966260_0, C4<0>, C4<0>, C4<0>;
L_0x96b340 .functor OR 1, L_0x96b2d0, v0x9664e0_0, C4<0>, C4<0>;
L_0x96b260 .functor AND 1, v0x9663a0_0, L_0x96b340, C4<1>, C4<1>;
L_0x96b4d0 .functor XNOR 1, L_0x96b150, L_0x96b260, C4<0>, C4<0>;
v0x966bf0_0 .net *"_ivl_12", 0 0, L_0x96acc0;  1 drivers
v0x966cd0_0 .net *"_ivl_14", 0 0, L_0x96ad30;  1 drivers
v0x966db0_0 .net *"_ivl_16", 0 0, L_0x96ae40;  1 drivers
v0x966ea0_0 .net *"_ivl_18", 0 0, L_0x96af00;  1 drivers
v0x966f80_0 .net *"_ivl_2", 0 0, L_0x96a710;  1 drivers
v0x9670b0_0 .net *"_ivl_20", 0 0, L_0x96b0e0;  1 drivers
v0x967190_0 .net *"_ivl_24", 0 0, L_0x96b2d0;  1 drivers
v0x967270_0 .net *"_ivl_26", 0 0, L_0x96b340;  1 drivers
v0x967350_0 .net *"_ivl_30", 0 0, L_0x96b4d0;  1 drivers
L_0x7fa9314af060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x9674a0_0 .net *"_ivl_32", 0 0, L_0x7fa9314af060;  1 drivers
v0x967580_0 .net *"_ivl_4", 0 0, L_0x96a7a0;  1 drivers
v0x967660_0 .net *"_ivl_6", 0 0, L_0x96a920;  1 drivers
v0x967740_0 .net "a", 0 0, v0x966260_0;  alias, 1 drivers
v0x9677e0_0 .net "b", 0 0, v0x966300_0;  alias, 1 drivers
v0x9678d0_0 .net "c", 0 0, v0x9663a0_0;  alias, 1 drivers
v0x9679c0_0 .net "d", 0 0, v0x9664e0_0;  alias, 1 drivers
v0x967ab0_0 .net "out_pos", 0 0, L_0x96b670;  alias, 1 drivers
v0x967c80_0 .net "out_sop", 0 0, L_0x96ab20;  alias, 1 drivers
v0x967d40_0 .net "pos0", 0 0, L_0x96b150;  1 drivers
v0x967e00_0 .net "pos1", 0 0, L_0x96b260;  1 drivers
v0x967ec0_0 .net "sop1", 0 0, L_0x96a460;  1 drivers
v0x967f80_0 .net "sop2", 0 0, L_0x96aa60;  1 drivers
L_0x96b670 .functor MUXZ 1, L_0x7fa9314af060, L_0x96b150, L_0x96b4d0, C4<>;
S_0x968100 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x90e320;
 .timescale -12 -12;
E_0x90a9f0 .event anyedge, v0x968ef0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x968ef0_0;
    %nor/r;
    %assign/vec4 v0x968ef0_0, 0;
    %wait E_0x90a9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x965730;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9665d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x966670_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x965730;
T_4 ;
    %wait E_0x921350;
    %load/vec4 v0x966710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9665d0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x965730;
T_5 ;
    %wait E_0x9211f0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9664e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9663a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x966300_0, 0;
    %assign/vec4 v0x966260_0, 0;
    %wait E_0x9211f0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9664e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9663a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x966300_0, 0;
    %assign/vec4 v0x966260_0, 0;
    %wait E_0x9211f0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9664e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9663a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x966300_0, 0;
    %assign/vec4 v0x966260_0, 0;
    %wait E_0x9211f0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9664e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9663a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x966300_0, 0;
    %assign/vec4 v0x966260_0, 0;
    %wait E_0x9211f0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9664e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9663a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x966300_0, 0;
    %assign/vec4 v0x966260_0, 0;
    %wait E_0x9211f0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9664e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9663a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x966300_0, 0;
    %assign/vec4 v0x966260_0, 0;
    %wait E_0x9211f0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9664e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9663a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x966300_0, 0;
    %assign/vec4 v0x966260_0, 0;
    %wait E_0x9211f0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9664e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9663a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x966300_0, 0;
    %assign/vec4 v0x966260_0, 0;
    %wait E_0x9211f0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9664e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9663a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x966300_0, 0;
    %assign/vec4 v0x966260_0, 0;
    %wait E_0x9211f0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9664e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9663a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x966300_0, 0;
    %assign/vec4 v0x966260_0, 0;
    %wait E_0x9211f0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9664e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9663a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x966300_0, 0;
    %assign/vec4 v0x966260_0, 0;
    %wait E_0x9211f0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9664e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9663a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x966300_0, 0;
    %assign/vec4 v0x966260_0, 0;
    %wait E_0x9211f0;
    %load/vec4 v0x9665d0_0;
    %store/vec4 v0x966670_0, 0, 1;
    %fork t_1, S_0x965a60;
    %jmp t_0;
    .scope S_0x965a60;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x965ca0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x965ca0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x9211f0;
    %load/vec4 v0x965ca0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x9664e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9663a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x966300_0, 0;
    %assign/vec4 v0x966260_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x965ca0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x965ca0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x965730;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x921350;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x9664e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9663a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x966300_0, 0;
    %assign/vec4 v0x966260_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x9665d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x966670_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x90e320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x968a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x968ef0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x90e320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x968a90_0;
    %inv;
    %store/vec4 v0x968a90_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x90e320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x966440_0, v0x969170_0, v0x9688b0_0, v0x968950_0, v0x9689f0_0, v0x968b30_0, v0x968db0_0, v0x968d10_0, v0x968c70_0, v0x968bd0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x90e320;
T_9 ;
    %load/vec4 v0x968e50_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x968e50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x968e50_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x968e50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x968e50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x968e50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x968e50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x968e50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x968e50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x968e50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x90e320;
T_10 ;
    %wait E_0x921350;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x968e50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x968e50_0, 4, 32;
    %load/vec4 v0x9690a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x968e50_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x968e50_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x968e50_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x968e50_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x968db0_0;
    %load/vec4 v0x968db0_0;
    %load/vec4 v0x968d10_0;
    %xor;
    %load/vec4 v0x968db0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x968e50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x968e50_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x968e50_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x968e50_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x968c70_0;
    %load/vec4 v0x968c70_0;
    %load/vec4 v0x968bd0_0;
    %xor;
    %load/vec4 v0x968c70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x968e50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x968e50_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x968e50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x968e50_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/ece241_2013_q2/iter0/response3/top_module.sv";
