Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sun Jul 29 01:51:11 2018
| Host         : tingyuan-OptiPlex-9010 running 64-bit Ubuntu 18.04 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.354        0.000                      0                 4184        0.118        0.000                      0                 4184        3.000        0.000                       0                  1805  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
clk_in1_0                      {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1_0                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0        0.354        0.000                      0                 4184        0.118        0.000                      0                 4184        4.020        0.000                       0                  1801  
  clkfbout_design_1_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1_0
  To Clock:  clk_in1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 design_1_i/HTA1024_theta_0/inst/ap_CS_fsm_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA1024_theta_0/inst/reg_1035_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.274ns  (logic 2.666ns (28.748%)  route 6.608ns (71.252%))
  Logic Levels:           10  (CARRY4=2 LUT3=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 7.956 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.344ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        1.750    -1.344    design_1_i/HTA1024_theta_0/inst/ap_clk
    SLICE_X8Y38          FDRE                                         r  design_1_i/HTA1024_theta_0/inst/ap_CS_fsm_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.826 r  design_1_i/HTA1024_theta_0/inst/ap_CS_fsm_reg[32]/Q
                         net (fo=227, routed)         1.244     0.418    design_1_i/HTA1024_theta_0/inst/ap_CS_fsm_state34
    SLICE_X8Y41          LUT3 (Prop_lut3_I1_O)        0.156     0.574 r  design_1_i/HTA1024_theta_0/inst/reg_1035[7]_i_104/O
                         net (fo=2, routed)           1.209     1.783    design_1_i/HTA1024_theta_0/inst/grp_log_2_64bit_fu_1147_tmp_V[21]
    SLICE_X3Y42          LUT6 (Prop_lut6_I2_O)        0.355     2.138 f  design_1_i/HTA1024_theta_0/inst/reg_1035[7]_i_99/O
                         net (fo=1, routed)           0.433     2.571    design_1_i/HTA1024_theta_0/inst/reg_1035[7]_i_99_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.124     2.695 f  design_1_i/HTA1024_theta_0/inst/reg_1035[7]_i_68/O
                         net (fo=1, routed)           0.665     3.360    design_1_i/HTA1024_theta_0/inst/reg_1035[7]_i_68_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.124     3.484 r  design_1_i/HTA1024_theta_0/inst/reg_1035[7]_i_40/O
                         net (fo=4, routed)           0.467     3.951    design_1_i/HTA1024_theta_0/inst/reg_1035[7]_i_40_n_0
    SLICE_X4Y42          LUT5 (Prop_lut5_I0_O)        0.124     4.075 r  design_1_i/HTA1024_theta_0/inst/reg_1035[7]_i_44/O
                         net (fo=2, routed)           0.415     4.491    design_1_i/HTA1024_theta_0/inst/reg_1035[7]_i_44_n_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I3_O)        0.124     4.615 f  design_1_i/HTA1024_theta_0/inst/reg_1035[3]_i_12/O
                         net (fo=4, routed)           0.638     5.252    design_1_i/HTA1024_theta_0/inst/reg_1035[3]_i_12_n_0
    SLICE_X4Y41          LUT3 (Prop_lut3_I1_O)        0.124     5.376 r  design_1_i/HTA1024_theta_0/inst/reg_1035[3]_i_3/O
                         net (fo=1, routed)           0.331     5.707    design_1_i/HTA1024_theta_0/inst/reg_1035[3]_i_3_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.092 r  design_1_i/HTA1024_theta_0/inst/reg_1035_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.092    design_1_i/HTA1024_theta_0/inst/reg_1035_reg[3]_i_2_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.426 r  design_1_i/HTA1024_theta_0/inst/reg_1035_reg[7]_i_4/O[1]
                         net (fo=2, routed)           0.706     7.132    design_1_i/HTA1024_theta_0/inst/addr_tree_map_V_U/HTA1024_theta_addibs_ram_U/ap_return[5]
    SLICE_X10Y39         LUT3 (Prop_lut3_I2_O)        0.298     7.430 r  design_1_i/HTA1024_theta_0/inst/addr_tree_map_V_U/HTA1024_theta_addibs_ram_U/reg_1035[5]_i_1/O
                         net (fo=1, routed)           0.499     7.929    design_1_i/HTA1024_theta_0/inst/addr_tree_map_V_U_n_29
    SLICE_X9Y39          FDRE                                         r  design_1_i/HTA1024_theta_0/inst/reg_1035_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        1.575     7.956    design_1_i/HTA1024_theta_0/inst/ap_clk
    SLICE_X9Y39          FDRE                                         r  design_1_i/HTA1024_theta_0/inst/reg_1035_reg[5]/C
                         clock pessimism              0.676     8.632    
                         clock uncertainty           -0.074     8.557    
    SLICE_X9Y39          FDRE (Setup_fdre_C_D)       -0.274     8.283    design_1_i/HTA1024_theta_0/inst/reg_1035_reg[5]
  -------------------------------------------------------------------
                         required time                          8.283    
                         arrival time                          -7.929    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 design_1_i/HTA1024_theta_0/inst/ap_CS_fsm_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA1024_theta_0/inst/reg_1035_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.195ns  (logic 2.563ns (27.873%)  route 6.632ns (72.127%))
  Logic Levels:           9  (CARRY4=1 LUT3=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 7.957 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.344ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        1.750    -1.344    design_1_i/HTA1024_theta_0/inst/ap_clk
    SLICE_X8Y38          FDRE                                         r  design_1_i/HTA1024_theta_0/inst/ap_CS_fsm_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.826 r  design_1_i/HTA1024_theta_0/inst/ap_CS_fsm_reg[32]/Q
                         net (fo=227, routed)         1.244     0.418    design_1_i/HTA1024_theta_0/inst/ap_CS_fsm_state34
    SLICE_X8Y41          LUT3 (Prop_lut3_I1_O)        0.156     0.574 r  design_1_i/HTA1024_theta_0/inst/reg_1035[7]_i_104/O
                         net (fo=2, routed)           1.209     1.783    design_1_i/HTA1024_theta_0/inst/grp_log_2_64bit_fu_1147_tmp_V[21]
    SLICE_X3Y42          LUT6 (Prop_lut6_I2_O)        0.355     2.138 f  design_1_i/HTA1024_theta_0/inst/reg_1035[7]_i_99/O
                         net (fo=1, routed)           0.433     2.571    design_1_i/HTA1024_theta_0/inst/reg_1035[7]_i_99_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.124     2.695 f  design_1_i/HTA1024_theta_0/inst/reg_1035[7]_i_68/O
                         net (fo=1, routed)           0.665     3.360    design_1_i/HTA1024_theta_0/inst/reg_1035[7]_i_68_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.124     3.484 r  design_1_i/HTA1024_theta_0/inst/reg_1035[7]_i_40/O
                         net (fo=4, routed)           0.467     3.951    design_1_i/HTA1024_theta_0/inst/reg_1035[7]_i_40_n_0
    SLICE_X4Y42          LUT5 (Prop_lut5_I0_O)        0.124     4.075 r  design_1_i/HTA1024_theta_0/inst/reg_1035[7]_i_44/O
                         net (fo=2, routed)           0.428     4.504    design_1_i/HTA1024_theta_0/inst/reg_1035[7]_i_44_n_0
    SLICE_X4Y41          LUT5 (Prop_lut5_I3_O)        0.124     4.628 r  design_1_i/HTA1024_theta_0/inst/reg_1035[7]_i_19/O
                         net (fo=2, routed)           0.573     5.201    design_1_i/HTA1024_theta_0/inst/reg_1035[7]_i_19_n_0
    SLICE_X6Y41          LUT3 (Prop_lut3_I0_O)        0.124     5.325 r  design_1_i/HTA1024_theta_0/inst/reg_1035[7]_i_7/O
                         net (fo=2, routed)           0.483     5.807    design_1_i/HTA1024_theta_0/inst/reg_1035[7]_i_7_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     6.422 r  design_1_i/HTA1024_theta_0/inst/reg_1035_reg[7]_i_4/O[3]
                         net (fo=2, routed)           0.787     7.210    design_1_i/HTA1024_theta_0/inst/addr_tree_map_V_U/HTA1024_theta_addibs_ram_U/ap_return[7]
    SLICE_X11Y41         LUT3 (Prop_lut3_I2_O)        0.299     7.509 r  design_1_i/HTA1024_theta_0/inst/addr_tree_map_V_U/HTA1024_theta_addibs_ram_U/reg_1035[7]_i_3/O
                         net (fo=1, routed)           0.342     7.851    design_1_i/HTA1024_theta_0/inst/addr_tree_map_V_U_n_27
    SLICE_X9Y41          FDRE                                         r  design_1_i/HTA1024_theta_0/inst/reg_1035_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        1.576     7.957    design_1_i/HTA1024_theta_0/inst/ap_clk
    SLICE_X9Y41          FDRE                                         r  design_1_i/HTA1024_theta_0/inst/reg_1035_reg[7]/C
                         clock pessimism              0.676     8.633    
                         clock uncertainty           -0.074     8.558    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)       -0.275     8.283    design_1_i/HTA1024_theta_0/inst/reg_1035_reg[7]
  -------------------------------------------------------------------
                         required time                          8.283    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 design_1_i/HTA1024_theta_0/inst/ap_CS_fsm_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA1024_theta_0/inst/reg_1035_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.112ns  (logic 2.385ns (26.176%)  route 6.727ns (73.824%))
  Logic Levels:           9  (CARRY4=1 LUT3=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 7.957 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.344ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        1.750    -1.344    design_1_i/HTA1024_theta_0/inst/ap_clk
    SLICE_X8Y38          FDRE                                         r  design_1_i/HTA1024_theta_0/inst/ap_CS_fsm_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.826 r  design_1_i/HTA1024_theta_0/inst/ap_CS_fsm_reg[32]/Q
                         net (fo=227, routed)         1.244     0.418    design_1_i/HTA1024_theta_0/inst/ap_CS_fsm_state34
    SLICE_X8Y41          LUT3 (Prop_lut3_I1_O)        0.156     0.574 r  design_1_i/HTA1024_theta_0/inst/reg_1035[7]_i_104/O
                         net (fo=2, routed)           1.209     1.783    design_1_i/HTA1024_theta_0/inst/grp_log_2_64bit_fu_1147_tmp_V[21]
    SLICE_X3Y42          LUT6 (Prop_lut6_I2_O)        0.355     2.138 f  design_1_i/HTA1024_theta_0/inst/reg_1035[7]_i_99/O
                         net (fo=1, routed)           0.433     2.571    design_1_i/HTA1024_theta_0/inst/reg_1035[7]_i_99_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.124     2.695 f  design_1_i/HTA1024_theta_0/inst/reg_1035[7]_i_68/O
                         net (fo=1, routed)           0.665     3.360    design_1_i/HTA1024_theta_0/inst/reg_1035[7]_i_68_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.124     3.484 r  design_1_i/HTA1024_theta_0/inst/reg_1035[7]_i_40/O
                         net (fo=4, routed)           0.467     3.951    design_1_i/HTA1024_theta_0/inst/reg_1035[7]_i_40_n_0
    SLICE_X4Y42          LUT5 (Prop_lut5_I0_O)        0.124     4.075 r  design_1_i/HTA1024_theta_0/inst/reg_1035[7]_i_44/O
                         net (fo=2, routed)           0.415     4.491    design_1_i/HTA1024_theta_0/inst/reg_1035[7]_i_44_n_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I3_O)        0.124     4.615 r  design_1_i/HTA1024_theta_0/inst/reg_1035[3]_i_12/O
                         net (fo=4, routed)           0.621     5.235    design_1_i/HTA1024_theta_0/inst/reg_1035[3]_i_12_n_0
    SLICE_X4Y41          LUT3 (Prop_lut3_I1_O)        0.124     5.359 r  design_1_i/HTA1024_theta_0/inst/reg_1035[3]_i_4/O
                         net (fo=1, routed)           0.331     5.690    design_1_i/HTA1024_theta_0/inst/reg_1035[3]_i_4_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     6.128 r  design_1_i/HTA1024_theta_0/inst/reg_1035_reg[3]_i_2/O[3]
                         net (fo=2, routed)           0.818     6.945    design_1_i/HTA1024_theta_0/inst/addr_tree_map_V_U/HTA1024_theta_addibs_ram_U/ap_return[3]
    SLICE_X10Y39         LUT3 (Prop_lut3_I2_O)        0.298     7.243 r  design_1_i/HTA1024_theta_0/inst/addr_tree_map_V_U/HTA1024_theta_addibs_ram_U/reg_1035[3]_i_1/O
                         net (fo=1, routed)           0.524     7.767    design_1_i/HTA1024_theta_0/inst/addr_tree_map_V_U_n_31
    SLICE_X11Y40         FDRE                                         r  design_1_i/HTA1024_theta_0/inst/reg_1035_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        1.576     7.957    design_1_i/HTA1024_theta_0/inst/ap_clk
    SLICE_X11Y40         FDRE                                         r  design_1_i/HTA1024_theta_0/inst/reg_1035_reg[3]/C
                         clock pessimism              0.640     8.597    
                         clock uncertainty           -0.074     8.522    
    SLICE_X11Y40         FDRE (Setup_fdre_C_D)       -0.285     8.237    design_1_i/HTA1024_theta_0/inst/reg_1035_reg[3]
  -------------------------------------------------------------------
                         required time                          8.237    
                         arrival time                          -7.767    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.486ns  (required time - arrival time)
  Source:                 design_1_i/HTA1024_theta_0/inst/ap_CS_fsm_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA1024_theta_0/inst/reg_1035_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.133ns  (logic 2.550ns (27.922%)  route 6.583ns (72.078%))
  Logic Levels:           10  (CARRY4=2 LUT3=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 7.957 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.344ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        1.750    -1.344    design_1_i/HTA1024_theta_0/inst/ap_clk
    SLICE_X8Y38          FDRE                                         r  design_1_i/HTA1024_theta_0/inst/ap_CS_fsm_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.826 r  design_1_i/HTA1024_theta_0/inst/ap_CS_fsm_reg[32]/Q
                         net (fo=227, routed)         1.244     0.418    design_1_i/HTA1024_theta_0/inst/ap_CS_fsm_state34
    SLICE_X8Y41          LUT3 (Prop_lut3_I1_O)        0.156     0.574 r  design_1_i/HTA1024_theta_0/inst/reg_1035[7]_i_104/O
                         net (fo=2, routed)           1.209     1.783    design_1_i/HTA1024_theta_0/inst/grp_log_2_64bit_fu_1147_tmp_V[21]
    SLICE_X3Y42          LUT6 (Prop_lut6_I2_O)        0.355     2.138 f  design_1_i/HTA1024_theta_0/inst/reg_1035[7]_i_99/O
                         net (fo=1, routed)           0.433     2.571    design_1_i/HTA1024_theta_0/inst/reg_1035[7]_i_99_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.124     2.695 f  design_1_i/HTA1024_theta_0/inst/reg_1035[7]_i_68/O
                         net (fo=1, routed)           0.665     3.360    design_1_i/HTA1024_theta_0/inst/reg_1035[7]_i_68_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.124     3.484 r  design_1_i/HTA1024_theta_0/inst/reg_1035[7]_i_40/O
                         net (fo=4, routed)           0.467     3.951    design_1_i/HTA1024_theta_0/inst/reg_1035[7]_i_40_n_0
    SLICE_X4Y42          LUT5 (Prop_lut5_I0_O)        0.124     4.075 r  design_1_i/HTA1024_theta_0/inst/reg_1035[7]_i_44/O
                         net (fo=2, routed)           0.415     4.491    design_1_i/HTA1024_theta_0/inst/reg_1035[7]_i_44_n_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I3_O)        0.124     4.615 f  design_1_i/HTA1024_theta_0/inst/reg_1035[3]_i_12/O
                         net (fo=4, routed)           0.638     5.252    design_1_i/HTA1024_theta_0/inst/reg_1035[3]_i_12_n_0
    SLICE_X4Y41          LUT3 (Prop_lut3_I1_O)        0.124     5.376 r  design_1_i/HTA1024_theta_0/inst/reg_1035[3]_i_3/O
                         net (fo=1, routed)           0.331     5.707    design_1_i/HTA1024_theta_0/inst/reg_1035[3]_i_3_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.092 r  design_1_i/HTA1024_theta_0/inst/reg_1035_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.092    design_1_i/HTA1024_theta_0/inst/reg_1035_reg[3]_i_2_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.314 r  design_1_i/HTA1024_theta_0/inst/reg_1035_reg[7]_i_4/O[0]
                         net (fo=2, routed)           0.845     7.160    design_1_i/HTA1024_theta_0/inst/addr_tree_map_V_U/HTA1024_theta_addibs_ram_U/ap_return[4]
    SLICE_X11Y41         LUT3 (Prop_lut3_I2_O)        0.294     7.454 r  design_1_i/HTA1024_theta_0/inst/addr_tree_map_V_U/HTA1024_theta_addibs_ram_U/reg_1035[4]_i_1/O
                         net (fo=1, routed)           0.335     7.788    design_1_i/HTA1024_theta_0/inst/addr_tree_map_V_U_n_30
    SLICE_X11Y40         FDRE                                         r  design_1_i/HTA1024_theta_0/inst/reg_1035_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        1.576     7.957    design_1_i/HTA1024_theta_0/inst/ap_clk
    SLICE_X11Y40         FDRE                                         r  design_1_i/HTA1024_theta_0/inst/reg_1035_reg[4]/C
                         clock pessimism              0.640     8.597    
                         clock uncertainty           -0.074     8.522    
    SLICE_X11Y40         FDRE (Setup_fdre_C_D)       -0.248     8.274    design_1_i/HTA1024_theta_0/inst/reg_1035_reg[4]
  -------------------------------------------------------------------
                         required time                          8.274    
                         arrival time                          -7.788    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 design_1_i/HTA1024_theta_0/inst/tmp_V_1_reg_3618_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA1024_theta_0/inst/buddy_tree_V_0_U/HTA1024_theta_budg8j_ram_U/ram_reg_1/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.687ns  (logic 1.899ns (21.862%)  route 6.788ns (78.139%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 7.910 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.260ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        1.834    -1.260    design_1_i/HTA1024_theta_0/inst/ap_clk
    SLICE_X7Y45          FDRE                                         r  design_1_i/HTA1024_theta_0/inst/tmp_V_1_reg_3618_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.456    -0.804 f  design_1_i/HTA1024_theta_0/inst/tmp_V_1_reg_3618_reg[53]/Q
                         net (fo=12, routed)          1.074     0.270    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/tmp_V_1_reg_3618_reg[63][53]
    SLICE_X13Y43         LUT4 (Prop_lut4_I0_O)        0.124     0.394 f  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/alloc_addr[13]_INST_0_i_17/O
                         net (fo=1, routed)           0.433     0.827    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/alloc_addr[13]_INST_0_i_17_n_0
    SLICE_X13Y43         LUT5 (Prop_lut5_I4_O)        0.124     0.951 f  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/alloc_addr[13]_INST_0_i_12/O
                         net (fo=1, routed)           0.719     1.670    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/alloc_addr[13]_INST_0_i_12_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124     1.794 f  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/alloc_addr[13]_INST_0_i_5/O
                         net (fo=1, routed)           0.418     2.213    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/alloc_addr[13]_INST_0_i_5_n_0
    SLICE_X14Y37         LUT4 (Prop_lut4_I2_O)        0.124     2.337 r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/alloc_addr[13]_INST_0_i_2/O
                         net (fo=6, routed)           0.647     2.984    design_1_i/HTA1024_theta_0/inst/tmp_20_fu_2311_p2
    SLICE_X13Y30         LUT2 (Prop_lut2_I0_O)        0.124     3.108 r  design_1_i/HTA1024_theta_0/inst/alloc_addr[13]_INST_0_i_1/O
                         net (fo=17, routed)          0.329     3.437    design_1_i/HTA1024_theta_0/inst/alloc_addr[13]_INST_0_i_1_n_0
    SLICE_X15Y30         LUT4 (Prop_lut4_I3_O)        0.124     3.561 r  design_1_i/HTA1024_theta_0/inst/alloc_addr_ap_vld_INST_0/O
                         net (fo=3, routed)           0.326     3.887    design_1_i/acc1024_1024_mau_0/inst/grp_HLS_malloc_1_s_fu_81/alloc_1_addr_ap_vld
    SLICE_X14Y31         LUT4 (Prop_lut4_I1_O)        0.124     4.011 r  design_1_i/acc1024_1024_mau_0/inst/grp_HLS_malloc_1_s_fu_81/alloc_1_addr_ap_ack_INST_0/O
                         net (fo=10, routed)          0.452     4.464    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/alloc_addr_ap_ack
    SLICE_X15Y31         LUT3 (Prop_lut3_I1_O)        0.119     4.583 r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/p_7_reg_1077[6]_i_1/O
                         net (fo=87, routed)          1.051     5.633    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_0_U/HTA1024_theta_budg8j_ram_U/ap_NS_fsm140_out
    SLICE_X24Y36         LUT6 (Prop_lut6_I1_O)        0.332     5.965 r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_0_U/HTA1024_theta_budg8j_ram_U/ram_reg_0_i_341/O
                         net (fo=1, routed)           0.433     6.398    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_0_U/HTA1024_theta_budg8j_ram_U/ram_reg_0_i_341_n_0
    SLICE_X24Y36         LUT6 (Prop_lut6_I5_O)        0.124     6.522 r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_0_U/HTA1024_theta_budg8j_ram_U/ram_reg_0_i_82__0/O
                         net (fo=8, routed)           0.904     7.426    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_0_U/HTA1024_theta_budg8j_ram_U/buddy_tree_V_0_we1
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_0_U/HTA1024_theta_budg8j_ram_U/ram_reg_1/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        1.530     7.910    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_0_U/HTA1024_theta_budg8j_ram_U/ap_clk
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_0_U/HTA1024_theta_budg8j_ram_U/ram_reg_1/CLKBWRCLK
                         clock pessimism              0.640     8.550    
                         clock uncertainty           -0.074     8.476    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532     7.944    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_0_U/HTA1024_theta_budg8j_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.426    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 design_1_i/HTA1024_theta_0/inst/tmp_V_1_reg_3618_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA1024_theta_0/inst/buddy_tree_V_0_U/HTA1024_theta_budg8j_ram_U/ram_reg_1/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.687ns  (logic 1.899ns (21.862%)  route 6.788ns (78.139%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 7.910 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.260ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        1.834    -1.260    design_1_i/HTA1024_theta_0/inst/ap_clk
    SLICE_X7Y45          FDRE                                         r  design_1_i/HTA1024_theta_0/inst/tmp_V_1_reg_3618_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.456    -0.804 f  design_1_i/HTA1024_theta_0/inst/tmp_V_1_reg_3618_reg[53]/Q
                         net (fo=12, routed)          1.074     0.270    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/tmp_V_1_reg_3618_reg[63][53]
    SLICE_X13Y43         LUT4 (Prop_lut4_I0_O)        0.124     0.394 f  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/alloc_addr[13]_INST_0_i_17/O
                         net (fo=1, routed)           0.433     0.827    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/alloc_addr[13]_INST_0_i_17_n_0
    SLICE_X13Y43         LUT5 (Prop_lut5_I4_O)        0.124     0.951 f  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/alloc_addr[13]_INST_0_i_12/O
                         net (fo=1, routed)           0.719     1.670    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/alloc_addr[13]_INST_0_i_12_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124     1.794 f  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/alloc_addr[13]_INST_0_i_5/O
                         net (fo=1, routed)           0.418     2.213    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/alloc_addr[13]_INST_0_i_5_n_0
    SLICE_X14Y37         LUT4 (Prop_lut4_I2_O)        0.124     2.337 r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/alloc_addr[13]_INST_0_i_2/O
                         net (fo=6, routed)           0.647     2.984    design_1_i/HTA1024_theta_0/inst/tmp_20_fu_2311_p2
    SLICE_X13Y30         LUT2 (Prop_lut2_I0_O)        0.124     3.108 r  design_1_i/HTA1024_theta_0/inst/alloc_addr[13]_INST_0_i_1/O
                         net (fo=17, routed)          0.329     3.437    design_1_i/HTA1024_theta_0/inst/alloc_addr[13]_INST_0_i_1_n_0
    SLICE_X15Y30         LUT4 (Prop_lut4_I3_O)        0.124     3.561 r  design_1_i/HTA1024_theta_0/inst/alloc_addr_ap_vld_INST_0/O
                         net (fo=3, routed)           0.326     3.887    design_1_i/acc1024_1024_mau_0/inst/grp_HLS_malloc_1_s_fu_81/alloc_1_addr_ap_vld
    SLICE_X14Y31         LUT4 (Prop_lut4_I1_O)        0.124     4.011 r  design_1_i/acc1024_1024_mau_0/inst/grp_HLS_malloc_1_s_fu_81/alloc_1_addr_ap_ack_INST_0/O
                         net (fo=10, routed)          0.452     4.464    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/alloc_addr_ap_ack
    SLICE_X15Y31         LUT3 (Prop_lut3_I1_O)        0.119     4.583 r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/p_7_reg_1077[6]_i_1/O
                         net (fo=87, routed)          1.051     5.633    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_0_U/HTA1024_theta_budg8j_ram_U/ap_NS_fsm140_out
    SLICE_X24Y36         LUT6 (Prop_lut6_I1_O)        0.332     5.965 r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_0_U/HTA1024_theta_budg8j_ram_U/ram_reg_0_i_341/O
                         net (fo=1, routed)           0.433     6.398    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_0_U/HTA1024_theta_budg8j_ram_U/ram_reg_0_i_341_n_0
    SLICE_X24Y36         LUT6 (Prop_lut6_I5_O)        0.124     6.522 r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_0_U/HTA1024_theta_budg8j_ram_U/ram_reg_0_i_82__0/O
                         net (fo=8, routed)           0.904     7.426    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_0_U/HTA1024_theta_budg8j_ram_U/buddy_tree_V_0_we1
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_0_U/HTA1024_theta_budg8j_ram_U/ram_reg_1/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        1.530     7.910    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_0_U/HTA1024_theta_budg8j_ram_U/ap_clk
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_0_U/HTA1024_theta_budg8j_ram_U/ram_reg_1/CLKBWRCLK
                         clock pessimism              0.640     8.550    
                         clock uncertainty           -0.074     8.476    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532     7.944    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_0_U/HTA1024_theta_budg8j_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.426    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 design_1_i/HTA1024_theta_0/inst/p_Result_9_reg_3191_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/ram_reg_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.751ns  (logic 2.951ns (33.720%)  route 5.800ns (66.280%))
  Logic Levels:           12  (CARRY4=4 LUT1=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 7.908 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.361ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        1.733    -1.361    design_1_i/HTA1024_theta_0/inst/ap_clk
    SLICE_X28Y31         FDRE                                         r  design_1_i/HTA1024_theta_0/inst/p_Result_9_reg_3191_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.905 f  design_1_i/HTA1024_theta_0/inst/p_Result_9_reg_3191_reg[1]/Q
                         net (fo=4, routed)           0.445    -0.460    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/Q[1]
    SLICE_X29Y31         LUT1 (Prop_lut1_I0_O)        0.124    -0.336 r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212[1]_i_48/O
                         net (fo=1, routed)           0.000    -0.336    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212[1]_i_48_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.214 r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000     0.214    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212_reg[1]_i_34_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.328 r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.328    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212_reg[2]_i_18_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.442 r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.442    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212_reg[2]_i_16_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.755 r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/ap_CS_fsm_reg[26]_i_19/O[3]
                         net (fo=3, routed)           0.480     1.235    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/p_s_fu_1327_p2[15]
    SLICE_X27Y33         LUT6 (Prop_lut6_I3_O)        0.306     1.541 r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/ap_CS_fsm[26]_i_13/O
                         net (fo=10, routed)          0.632     2.173    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212_reg[2]_10
    SLICE_X30Y34         LUT6 (Prop_lut6_I5_O)        0.124     2.297 r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212[2]_i_21/O
                         net (fo=7, routed)           0.673     2.970    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212_reg[1]_5
    SLICE_X26Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.094 f  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212[2]_i_8/O
                         net (fo=3, routed)           1.064     4.158    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212_reg[1]_3
    SLICE_X33Y32         LUT4 (Prop_lut4_I1_O)        0.152     4.310 r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212[2]_i_3/O
                         net (fo=4, routed)           0.509     4.818    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/p_5_reg_826_reg[2]
    SLICE_X32Y32         LUT6 (Prop_lut6_I5_O)        0.326     5.144 f  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/ram_reg_0_i_299__0/O
                         net (fo=1, routed)           0.493     5.638    design_1_i/HTA1024_theta_0/inst/addr_layer_map_V_U/HTA1024_theta_addhbi_ram_U/ap_CS_fsm_reg[5]
    SLICE_X32Y32         LUT6 (Prop_lut6_I1_O)        0.124     5.762 f  design_1_i/HTA1024_theta_0/inst/addr_layer_map_V_U/HTA1024_theta_addhbi_ram_U/ram_reg_0_i_89/O
                         net (fo=2, routed)           0.669     6.431    design_1_i/HTA1024_theta_0/inst/addr_layer_map_V_U/HTA1024_theta_addhbi_ram_U/ram_reg_0_i_89_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I1_O)        0.124     6.555 r  design_1_i/HTA1024_theta_0/inst/addr_layer_map_V_U/HTA1024_theta_addhbi_ram_U/ram_reg_0_i_3__0/O
                         net (fo=2, routed)           0.835     7.390    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/addr0[2]
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/ram_reg_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        1.528     7.908    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/ap_clk
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.640     8.548    
                         clock uncertainty           -0.074     8.474    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     7.908    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 design_1_i/HTA1024_theta_0/inst/p_Result_9_reg_3191_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA1024_theta_0/inst/buddy_tree_V_0_U/HTA1024_theta_budg8j_ram_U/ram_reg_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.807ns  (logic 2.434ns (27.636%)  route 6.373ns (72.364%))
  Logic Levels:           9  (CARRY4=1 LUT1=1 LUT2=1 LUT6=6)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 7.995 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.361ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        1.733    -1.361    design_1_i/HTA1024_theta_0/inst/ap_clk
    SLICE_X28Y31         FDRE                                         r  design_1_i/HTA1024_theta_0/inst/p_Result_9_reg_3191_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.905 f  design_1_i/HTA1024_theta_0/inst/p_Result_9_reg_3191_reg[1]/Q
                         net (fo=4, routed)           0.445    -0.460    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/Q[1]
    SLICE_X29Y31         LUT1 (Prop_lut1_I0_O)        0.124    -0.336 r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212[1]_i_48/O
                         net (fo=1, routed)           0.000    -0.336    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212[1]_i_48_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     0.244 r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212_reg[1]_i_34/O[2]
                         net (fo=7, routed)           1.127     1.371    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/p_s_fu_1327_p2[2]
    SLICE_X31Y33         LUT2 (Prop_lut2_I1_O)        0.328     1.699 r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/ap_CS_fsm[26]_i_16/O
                         net (fo=7, routed)           1.088     2.787    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212_reg[1]_2
    SLICE_X30Y31         LUT6 (Prop_lut6_I4_O)        0.326     3.113 r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/ap_CS_fsm[26]_i_6/O
                         net (fo=2, routed)           0.466     3.580    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/ap_CS_fsm_reg[25]_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I5_O)        0.124     3.704 f  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212[1]_i_18/O
                         net (fo=3, routed)           0.841     4.544    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212_reg[1]_9
    SLICE_X30Y32         LUT6 (Prop_lut6_I4_O)        0.124     4.668 f  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212[1]_i_5/O
                         net (fo=2, routed)           0.723     5.392    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212[1]_i_5_n_0
    SLICE_X27Y32         LUT6 (Prop_lut6_I3_O)        0.124     5.516 r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212[0]_i_1/O
                         net (fo=2, routed)           0.167     5.682    design_1_i/HTA1024_theta_0/inst/addr_layer_map_V_U/HTA1024_theta_addhbi_ram_U/D[0]
    SLICE_X27Y32         LUT6 (Prop_lut6_I2_O)        0.124     5.806 f  design_1_i/HTA1024_theta_0/inst/addr_layer_map_V_U/HTA1024_theta_addhbi_ram_U/ram_reg_0_i_95/O
                         net (fo=2, routed)           0.556     6.362    design_1_i/HTA1024_theta_0/inst/addr_layer_map_V_U/HTA1024_theta_addhbi_ram_U/ram_reg_0_i_95_n_0
    SLICE_X27Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  design_1_i/HTA1024_theta_0/inst/addr_layer_map_V_U/HTA1024_theta_addhbi_ram_U/ram_reg_0_i_5/O
                         net (fo=2, routed)           0.960     7.446    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_0_U/HTA1024_theta_budg8j_ram_U/addr0[0]
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_0_U/HTA1024_theta_budg8j_ram_U/ram_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        1.615     7.995    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_0_U/HTA1024_theta_budg8j_ram_U/ap_clk
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_0_U/HTA1024_theta_budg8j_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.640     8.635    
                         clock uncertainty           -0.074     8.561    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     7.995    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_0_U/HTA1024_theta_budg8j_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          7.995    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 design_1_i/HTA1024_theta_0/inst/p_Result_9_reg_3191_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/ram_reg_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.718ns  (logic 2.434ns (27.918%)  route 6.284ns (72.082%))
  Logic Levels:           9  (CARRY4=1 LUT1=1 LUT2=1 LUT6=6)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 7.908 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.361ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        1.733    -1.361    design_1_i/HTA1024_theta_0/inst/ap_clk
    SLICE_X28Y31         FDRE                                         r  design_1_i/HTA1024_theta_0/inst/p_Result_9_reg_3191_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.905 f  design_1_i/HTA1024_theta_0/inst/p_Result_9_reg_3191_reg[1]/Q
                         net (fo=4, routed)           0.445    -0.460    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/Q[1]
    SLICE_X29Y31         LUT1 (Prop_lut1_I0_O)        0.124    -0.336 r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212[1]_i_48/O
                         net (fo=1, routed)           0.000    -0.336    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212[1]_i_48_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     0.244 r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212_reg[1]_i_34/O[2]
                         net (fo=7, routed)           1.127     1.371    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/p_s_fu_1327_p2[2]
    SLICE_X31Y33         LUT2 (Prop_lut2_I1_O)        0.328     1.699 r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/ap_CS_fsm[26]_i_16/O
                         net (fo=7, routed)           1.088     2.787    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212_reg[1]_2
    SLICE_X30Y31         LUT6 (Prop_lut6_I4_O)        0.326     3.113 r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/ap_CS_fsm[26]_i_6/O
                         net (fo=2, routed)           0.466     3.580    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/ap_CS_fsm_reg[25]_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I5_O)        0.124     3.704 f  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212[1]_i_18/O
                         net (fo=3, routed)           0.841     4.544    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212_reg[1]_9
    SLICE_X30Y32         LUT6 (Prop_lut6_I4_O)        0.124     4.668 f  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212[1]_i_5/O
                         net (fo=2, routed)           0.723     5.392    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212[1]_i_5_n_0
    SLICE_X27Y32         LUT6 (Prop_lut6_I3_O)        0.124     5.516 r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212[0]_i_1/O
                         net (fo=2, routed)           0.167     5.682    design_1_i/HTA1024_theta_0/inst/addr_layer_map_V_U/HTA1024_theta_addhbi_ram_U/D[0]
    SLICE_X27Y32         LUT6 (Prop_lut6_I2_O)        0.124     5.806 f  design_1_i/HTA1024_theta_0/inst/addr_layer_map_V_U/HTA1024_theta_addhbi_ram_U/ram_reg_0_i_95/O
                         net (fo=2, routed)           0.590     6.396    design_1_i/HTA1024_theta_0/inst/addr_layer_map_V_U/HTA1024_theta_addhbi_ram_U/ram_reg_0_i_95_n_0
    SLICE_X30Y30         LUT6 (Prop_lut6_I3_O)        0.124     6.520 r  design_1_i/HTA1024_theta_0/inst/addr_layer_map_V_U/HTA1024_theta_addhbi_ram_U/ram_reg_0_i_5__0/O
                         net (fo=2, routed)           0.837     7.357    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/addr0[0]
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/ram_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        1.528     7.908    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/ap_clk
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.640     8.548    
                         clock uncertainty           -0.074     8.474    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     7.908    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -7.357    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 design_1_i/HTA1024_theta_0/inst/p_Result_9_reg_3191_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA1024_theta_0/inst/buddy_tree_V_0_U/HTA1024_theta_budg8j_ram_U/ram_reg_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.744ns  (logic 2.951ns (33.751%)  route 5.793ns (66.249%))
  Logic Levels:           12  (CARRY4=4 LUT1=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 7.995 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.361ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        1.733    -1.361    design_1_i/HTA1024_theta_0/inst/ap_clk
    SLICE_X28Y31         FDRE                                         r  design_1_i/HTA1024_theta_0/inst/p_Result_9_reg_3191_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.905 f  design_1_i/HTA1024_theta_0/inst/p_Result_9_reg_3191_reg[1]/Q
                         net (fo=4, routed)           0.445    -0.460    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/Q[1]
    SLICE_X29Y31         LUT1 (Prop_lut1_I0_O)        0.124    -0.336 r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212[1]_i_48/O
                         net (fo=1, routed)           0.000    -0.336    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212[1]_i_48_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.214 r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000     0.214    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212_reg[1]_i_34_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.328 r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.328    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212_reg[2]_i_18_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.442 r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.442    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212_reg[2]_i_16_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.755 r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/ap_CS_fsm_reg[26]_i_19/O[3]
                         net (fo=3, routed)           0.480     1.235    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/p_s_fu_1327_p2[15]
    SLICE_X27Y33         LUT6 (Prop_lut6_I3_O)        0.306     1.541 r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/ap_CS_fsm[26]_i_13/O
                         net (fo=10, routed)          0.632     2.173    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212_reg[2]_10
    SLICE_X30Y34         LUT6 (Prop_lut6_I5_O)        0.124     2.297 r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212[2]_i_21/O
                         net (fo=7, routed)           0.673     2.970    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212_reg[1]_5
    SLICE_X26Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.094 f  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212[2]_i_8/O
                         net (fo=3, routed)           1.064     4.158    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212_reg[1]_3
    SLICE_X33Y32         LUT4 (Prop_lut4_I1_O)        0.152     4.310 r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/newIndex4_reg_3212[2]_i_3/O
                         net (fo=4, routed)           0.509     4.818    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/p_5_reg_826_reg[2]
    SLICE_X32Y32         LUT6 (Prop_lut6_I5_O)        0.326     5.144 f  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/ram_reg_0_i_299__0/O
                         net (fo=1, routed)           0.493     5.638    design_1_i/HTA1024_theta_0/inst/addr_layer_map_V_U/HTA1024_theta_addhbi_ram_U/ap_CS_fsm_reg[5]
    SLICE_X32Y32         LUT6 (Prop_lut6_I1_O)        0.124     5.762 f  design_1_i/HTA1024_theta_0/inst/addr_layer_map_V_U/HTA1024_theta_addhbi_ram_U/ram_reg_0_i_89/O
                         net (fo=2, routed)           0.509     6.270    design_1_i/HTA1024_theta_0/inst/addr_layer_map_V_U/HTA1024_theta_addhbi_ram_U/ram_reg_0_i_89_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.394 r  design_1_i/HTA1024_theta_0/inst/addr_layer_map_V_U/HTA1024_theta_addhbi_ram_U/ram_reg_0_i_3/O
                         net (fo=2, routed)           0.988     7.382    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_0_U/HTA1024_theta_budg8j_ram_U/addr0[2]
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_0_U/HTA1024_theta_budg8j_ram_U/ram_reg_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        1.615     7.995    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_0_U/HTA1024_theta_budg8j_ram_U/ap_clk
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/HTA1024_theta_0/inst/buddy_tree_V_0_U/HTA1024_theta_budg8j_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.640     8.635    
                         clock uncertainty           -0.074     8.561    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     7.995    design_1_i/HTA1024_theta_0/inst/buddy_tree_V_0_U/HTA1024_theta_budg8j_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          7.995    
                         arrival time                          -7.382    
  -------------------------------------------------------------------
                         slack                                  0.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        0.621    -0.580    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X1Y11          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066    -0.372    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X0Y11          LUT5 (Prop_lut5_I1_O)        0.045    -0.327 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.327    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X0Y11          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        0.891    -0.815    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X0Y11          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.248    -0.567    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.121    -0.446    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/HTA1024_theta_0/inst/r_V_36_reg_3435_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA1024_theta_0/inst/TMP_0_V_4_reg_932_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        0.593    -0.608    design_1_i/HTA1024_theta_0/inst/ap_clk
    SLICE_X13Y42         FDRE                                         r  design_1_i/HTA1024_theta_0/inst/r_V_36_reg_3435_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  design_1_i/HTA1024_theta_0/inst/r_V_36_reg_3435_reg[29]/Q
                         net (fo=1, routed)           0.080    -0.387    design_1_i/HTA1024_theta_0/inst/r_V_36_reg_3435[29]
    SLICE_X12Y42         LUT3 (Prop_lut3_I0_O)        0.045    -0.342 r  design_1_i/HTA1024_theta_0/inst/TMP_0_V_4_reg_932[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.342    design_1_i/HTA1024_theta_0/inst/TMP_0_V_4_reg_932[29]_i_1_n_0
    SLICE_X12Y42         FDRE                                         r  design_1_i/HTA1024_theta_0/inst/TMP_0_V_4_reg_932_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        0.862    -0.844    design_1_i/HTA1024_theta_0/inst/ap_clk
    SLICE_X12Y42         FDRE                                         r  design_1_i/HTA1024_theta_0/inst/TMP_0_V_4_reg_932_reg[29]/C
                         clock pessimism              0.249    -0.595    
    SLICE_X12Y42         FDRE (Hold_fdre_C_D)         0.121    -0.474    design_1_i/HTA1024_theta_0/inst/TMP_0_V_4_reg_932_reg[29]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/HTA1024_theta_0/inst/r_V_36_reg_3435_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA1024_theta_0/inst/TMP_0_V_4_reg_932_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.189ns (67.475%)  route 0.091ns (32.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        0.594    -0.607    design_1_i/HTA1024_theta_0/inst/ap_clk
    SLICE_X15Y46         FDRE                                         r  design_1_i/HTA1024_theta_0/inst/r_V_36_reg_3435_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/HTA1024_theta_0/inst/r_V_36_reg_3435_reg[47]/Q
                         net (fo=1, routed)           0.091    -0.375    design_1_i/HTA1024_theta_0/inst/r_V_36_reg_3435[47]
    SLICE_X14Y46         LUT3 (Prop_lut3_I0_O)        0.048    -0.327 r  design_1_i/HTA1024_theta_0/inst/TMP_0_V_4_reg_932[47]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    design_1_i/HTA1024_theta_0/inst/TMP_0_V_4_reg_932[47]_i_1_n_0
    SLICE_X14Y46         FDRE                                         r  design_1_i/HTA1024_theta_0/inst/TMP_0_V_4_reg_932_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        0.863    -0.843    design_1_i/HTA1024_theta_0/inst/ap_clk
    SLICE_X14Y46         FDRE                                         r  design_1_i/HTA1024_theta_0/inst/TMP_0_V_4_reg_932_reg[47]/C
                         clock pessimism              0.249    -0.594    
    SLICE_X14Y46         FDRE (Hold_fdre_C_D)         0.131    -0.463    design_1_i/HTA1024_theta_0/inst/TMP_0_V_4_reg_932_reg[47]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/HTA1024_theta_0/inst/r_V_36_reg_3435_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA1024_theta_0/inst/TMP_0_V_4_reg_932_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        0.591    -0.610    design_1_i/HTA1024_theta_0/inst/ap_clk
    SLICE_X13Y37         FDRE                                         r  design_1_i/HTA1024_theta_0/inst/r_V_36_reg_3435_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  design_1_i/HTA1024_theta_0/inst/r_V_36_reg_3435_reg[14]/Q
                         net (fo=1, routed)           0.087    -0.382    design_1_i/HTA1024_theta_0/inst/r_V_36_reg_3435[14]
    SLICE_X12Y37         LUT3 (Prop_lut3_I0_O)        0.045    -0.337 r  design_1_i/HTA1024_theta_0/inst/TMP_0_V_4_reg_932[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.337    design_1_i/HTA1024_theta_0/inst/TMP_0_V_4_reg_932[14]_i_1_n_0
    SLICE_X12Y37         FDRE                                         r  design_1_i/HTA1024_theta_0/inst/TMP_0_V_4_reg_932_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        0.859    -0.847    design_1_i/HTA1024_theta_0/inst/ap_clk
    SLICE_X12Y37         FDRE                                         r  design_1_i/HTA1024_theta_0/inst/TMP_0_V_4_reg_932_reg[14]/C
                         clock pessimism              0.250    -0.597    
    SLICE_X12Y37         FDRE (Hold_fdre_C_D)         0.120    -0.477    design_1_i/HTA1024_theta_0/inst/TMP_0_V_4_reg_932_reg[14]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/HTA1024_theta_0/inst/r_V_36_reg_3435_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA1024_theta_0/inst/TMP_0_V_4_reg_932_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        0.593    -0.608    design_1_i/HTA1024_theta_0/inst/ap_clk
    SLICE_X13Y42         FDRE                                         r  design_1_i/HTA1024_theta_0/inst/r_V_36_reg_3435_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  design_1_i/HTA1024_theta_0/inst/r_V_36_reg_3435_reg[10]/Q
                         net (fo=1, routed)           0.087    -0.380    design_1_i/HTA1024_theta_0/inst/r_V_36_reg_3435[10]
    SLICE_X12Y42         LUT3 (Prop_lut3_I0_O)        0.045    -0.335 r  design_1_i/HTA1024_theta_0/inst/TMP_0_V_4_reg_932[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    design_1_i/HTA1024_theta_0/inst/TMP_0_V_4_reg_932[10]_i_1_n_0
    SLICE_X12Y42         FDRE                                         r  design_1_i/HTA1024_theta_0/inst/TMP_0_V_4_reg_932_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        0.862    -0.844    design_1_i/HTA1024_theta_0/inst/ap_clk
    SLICE_X12Y42         FDRE                                         r  design_1_i/HTA1024_theta_0/inst/TMP_0_V_4_reg_932_reg[10]/C
                         clock pessimism              0.249    -0.595    
    SLICE_X12Y42         FDRE (Hold_fdre_C_D)         0.120    -0.475    design_1_i/HTA1024_theta_0/inst/TMP_0_V_4_reg_932_reg[10]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/HTA1024_theta_0/inst/r_V_36_reg_3435_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA1024_theta_0/inst/TMP_0_V_4_reg_932_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        0.594    -0.607    design_1_i/HTA1024_theta_0/inst/ap_clk
    SLICE_X21Y47         FDRE                                         r  design_1_i/HTA1024_theta_0/inst/r_V_36_reg_3435_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/HTA1024_theta_0/inst/r_V_36_reg_3435_reg[31]/Q
                         net (fo=1, routed)           0.087    -0.379    design_1_i/HTA1024_theta_0/inst/r_V_36_reg_3435[31]
    SLICE_X20Y47         LUT3 (Prop_lut3_I0_O)        0.045    -0.334 r  design_1_i/HTA1024_theta_0/inst/TMP_0_V_4_reg_932[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    design_1_i/HTA1024_theta_0/inst/TMP_0_V_4_reg_932[31]_i_1_n_0
    SLICE_X20Y47         FDRE                                         r  design_1_i/HTA1024_theta_0/inst/TMP_0_V_4_reg_932_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        0.863    -0.843    design_1_i/HTA1024_theta_0/inst/ap_clk
    SLICE_X20Y47         FDRE                                         r  design_1_i/HTA1024_theta_0/inst/TMP_0_V_4_reg_932_reg[31]/C
                         clock pessimism              0.249    -0.594    
    SLICE_X20Y47         FDRE (Hold_fdre_C_D)         0.120    -0.474    design_1_i/HTA1024_theta_0/inst/TMP_0_V_4_reg_932_reg[31]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        0.620    -0.581    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X1Y12          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.099    -0.341    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_3_out[2]
    SLICE_X0Y12          LUT5 (Prop_lut5_I2_O)        0.045    -0.296 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.296    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X0Y12          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        0.889    -0.817    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X0Y12          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.249    -0.568    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.120    -0.448    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/HTA1024_theta_0/inst/mark_mask_V_U/HTA1024_theta_marjbC_rom_U/q0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA1024_theta_0/inst/r_V_6_reg_3491_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        0.584    -0.617    design_1_i/HTA1024_theta_0/inst/mark_mask_V_U/HTA1024_theta_marjbC_rom_U/ap_clk
    SLICE_X9Y27          FDRE                                         r  design_1_i/HTA1024_theta_0/inst/mark_mask_V_U/HTA1024_theta_marjbC_rom_U/q0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  design_1_i/HTA1024_theta_0/inst/mark_mask_V_U/HTA1024_theta_marjbC_rom_U/q0_reg[3]/Q
                         net (fo=3, routed)           0.099    -0.377    design_1_i/HTA1024_theta_0/inst/mark_mask_V_U/HTA1024_theta_marjbC_rom_U/r_V_6_reg_3491_reg[31][3]
    SLICE_X8Y27          LUT4 (Prop_lut4_I0_O)        0.045    -0.332 r  design_1_i/HTA1024_theta_0/inst/mark_mask_V_U/HTA1024_theta_marjbC_rom_U/r_V_6_reg_3491[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    design_1_i/HTA1024_theta_0/inst/r_V_6_fu_1851_p2[3]
    SLICE_X8Y27          FDRE                                         r  design_1_i/HTA1024_theta_0/inst/r_V_6_reg_3491_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        0.850    -0.856    design_1_i/HTA1024_theta_0/inst/ap_clk
    SLICE_X8Y27          FDRE                                         r  design_1_i/HTA1024_theta_0/inst/r_V_6_reg_3491_reg[3]/C
                         clock pessimism              0.252    -0.604    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.120    -0.484    design_1_i/HTA1024_theta_0/inst/r_V_6_reg_3491_reg[3]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/HTA1024_theta_0/inst/r_V_29_cast3_reg_3860_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA1024_theta_0/inst/p_Repl2_10_reg_3903_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        0.584    -0.617    design_1_i/HTA1024_theta_0/inst/ap_clk
    SLICE_X10Y28         FDRE                                         r  design_1_i/HTA1024_theta_0/inst/r_V_29_cast3_reg_3860_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  design_1_i/HTA1024_theta_0/inst/r_V_29_cast3_reg_3860_reg[2]/Q
                         net (fo=1, routed)           0.051    -0.402    design_1_i/HTA1024_theta_0/inst/r_V_29_cast3_reg_3860[2]
    SLICE_X11Y28         LUT4 (Prop_lut4_I2_O)        0.045    -0.357 r  design_1_i/HTA1024_theta_0/inst/p_Repl2_10_reg_3903[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    design_1_i/HTA1024_theta_0/inst/p_Repl2_10_fu_3082_p2
    SLICE_X11Y28         FDRE                                         r  design_1_i/HTA1024_theta_0/inst/p_Repl2_10_reg_3903_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        0.851    -0.855    design_1_i/HTA1024_theta_0/inst/ap_clk
    SLICE_X11Y28         FDRE                                         r  design_1_i/HTA1024_theta_0/inst/p_Repl2_10_reg_3903_reg[0]/C
                         clock pessimism              0.251    -0.604    
    SLICE_X11Y28         FDRE (Hold_fdre_C_D)         0.091    -0.513    design_1_i/HTA1024_theta_0/inst/p_Repl2_10_reg_3903_reg[0]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/HTA1024_theta_0/inst/p_9_reg_1097_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA1024_theta_0/inst/rhs_V_3_fu_286_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.591%)  route 0.126ns (40.409%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        0.591    -0.610    design_1_i/HTA1024_theta_0/inst/ap_clk
    SLICE_X21Y39         FDRE                                         r  design_1_i/HTA1024_theta_0/inst/p_9_reg_1097_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  design_1_i/HTA1024_theta_0/inst/p_9_reg_1097_reg[17]/Q
                         net (fo=2, routed)           0.126    -0.343    design_1_i/HTA1024_theta_0/inst/p_9_reg_1097[17]
    SLICE_X22Y39         LUT6 (Prop_lut6_I5_O)        0.045    -0.298 r  design_1_i/HTA1024_theta_0/inst/rhs_V_3_fu_286[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    design_1_i/HTA1024_theta_0/inst/rhs_V_3_fu_286[17]_i_1_n_0
    SLICE_X22Y39         FDRE                                         r  design_1_i/HTA1024_theta_0/inst/rhs_V_3_fu_286_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        0.859    -0.847    design_1_i/HTA1024_theta_0/inst/ap_clk
    SLICE_X22Y39         FDRE                                         r  design_1_i/HTA1024_theta_0/inst/rhs_V_3_fu_286_reg[17]/C
                         clock pessimism              0.272    -0.575    
    SLICE_X22Y39         FDRE (Hold_fdre_C_D)         0.121    -0.454    design_1_i/HTA1024_theta_0/inst/rhs_V_3_fu_286_reg[17]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8      design_1_i/acc1024_1024_mau_0/inst/i_reg_70_reg_rep/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6      design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6      design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      design_1_i/acc1024_1024_mau_0/inst/i_reg_70_reg_rep__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10     design_1_i/HTA1024_theta_0/inst/group_tree_V_1_U/HTA1024_theta_grobkb_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10     design_1_i/HTA1024_theta_0/inst/group_tree_V_1_U/HTA1024_theta_grobkb_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y10     design_1_i/HTA1024_theta_0/inst/addr_layer_map_V_U/HTA1024_theta_addhbi_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5      design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5      design_1_i/HTA1024_theta_0/inst/buddy_tree_V_1_U/HTA1024_theta_budfYi_ram_U/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y11     design_1_i/HTA1024_theta_0/inst/addr_tree_map_V_U/HTA1024_theta_addibs_ram_U/ram_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y12      design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y12      design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y25      design_1_i/HTA1024_theta_0/inst/mark_mask_V_U/HTA1024_theta_marjbC_rom_U/q0_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y35     design_1_i/HTA1024_theta_0/inst/tmp_61_reg_3576_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y29     design_1_i/HTA1024_theta_0/inst/tmp_61_reg_3576_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y33     design_1_i/HTA1024_theta_0/inst/tmp_61_reg_3576_reg[30]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X29Y38     design_1_i/HTA1024_theta_0/inst/tmp_61_reg_3576_reg[32]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X27Y36     design_1_i/HTA1024_theta_0/inst/tmp_61_reg_3576_reg[34]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X32Y44     design_1_i/HTA1024_theta_0/inst/tmp_61_reg_3576_reg[39]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X31Y41     design_1_i/HTA1024_theta_0/inst/tmp_61_reg_3576_reg[41]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y12      design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y12      design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y25      design_1_i/HTA1024_theta_0/inst/mark_mask_V_U/HTA1024_theta_marjbC_rom_U/q0_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y25      design_1_i/HTA1024_theta_0/inst/mark_mask_V_U/HTA1024_theta_marjbC_rom_U/q0_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y47      design_1_i/HTA1024_theta_0/inst/p_Repl2_s_reg_3377_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y47      design_1_i/HTA1024_theta_0/inst/p_Repl2_s_reg_3377_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y47      design_1_i/HTA1024_theta_0/inst/p_Repl2_s_reg_3377_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y43     design_1_i/HTA1024_theta_0/inst/tmp_61_reg_3576_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y35     design_1_i/HTA1024_theta_0/inst/tmp_61_reg_3576_reg[28]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X24Y46     design_1_i/HTA1024_theta_0/inst/tmp_61_reg_3576_reg[31]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  clkfbout_design_1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



