Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Apr 27 21:50:43 2025
| Host         : Stefi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     87          
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (103)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (377)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (103)
--------------------------
 There are 87 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (377)
--------------------------------------------------
 There are 377 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  389          inf        0.000                      0                  389           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           389 Endpoints
Min Delay           389 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.003ns  (logic 7.919ns (41.671%)  route 11.084ns (58.329%))
  Logic Levels:           17  (CARRY4=2 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=1 MUXF7=3 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[7]/C
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  InstructionFetch_inst/PC_reg[7]/Q
                         net (fo=2, routed)           0.835     1.291    InstructionFetch_inst/PC_reg_rep[7]
    SLICE_X48Y6          LUT4 (Prop_lut4_I0_O)        0.124     1.415 f  InstructionFetch_inst/reg_file_reg_r1_0_7_0_5_i_8/O
                         net (fo=19, routed)          1.002     2.417    InstructionFetch_inst/reg_file_reg_r1_0_7_0_5_i_8_n_0
    SLICE_X51Y4          LUT5 (Prop_lut5_I0_O)        0.124     2.541 r  InstructionFetch_inst/reg_file_reg_r1_0_7_0_5_i_2/O
                         net (fo=19, routed)          1.020     3.561    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_0_5/ADDRA2
    SLICE_X56Y4          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.709 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=9, routed)           0.854     4.562    InstructionDecode_inst/RegisterFile_inst/rd1[0]
    SLICE_X55Y4          LUT2 (Prop_lut2_I0_O)        0.328     4.890 r  InstructionDecode_inst/RegisterFile_inst/i__carry_i_4/O
                         net (fo=1, routed)           0.000     4.890    ExecutionUnit_inst/S[0]
    SLICE_X55Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.422 r  ExecutionUnit_inst/result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.422    ExecutionUnit_inst/result0_inferred__1/i__carry_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.756 r  ExecutionUnit_inst/result0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.950     6.706    InstructionFetch_inst/data2[5]
    SLICE_X57Y5          LUT5 (Prop_lut5_I4_O)        0.303     7.009 r  InstructionFetch_inst/RAM_reg_0_255_2_2_i_14/O
                         net (fo=1, routed)           0.000     7.009    InstructionFetch_inst/RAM_reg_0_255_2_2_i_14_n_0
    SLICE_X57Y5          MUXF7 (Prop_muxf7_I0_O)      0.212     7.221 r  InstructionFetch_inst/RAM_reg_0_255_2_2_i_3/O
                         net (fo=15, routed)          1.112     8.333    MemoryUnit_inst/RAM_reg_0_255_3_3/A5
    SLICE_X56Y2          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.299     8.632 r  MemoryUnit_inst/RAM_reg_0_255_3_3/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.632    MemoryUnit_inst/RAM_reg_0_255_3_3/OD
    SLICE_X56Y2          MUXF7 (Prop_muxf7_I0_O)      0.241     8.873 r  MemoryUnit_inst/RAM_reg_0_255_3_3/F7.B/O
                         net (fo=1, routed)           0.000     8.873    MemoryUnit_inst/RAM_reg_0_255_3_3/O0
    SLICE_X56Y2          MUXF8 (Prop_muxf8_I0_O)      0.098     8.971 r  MemoryUnit_inst/RAM_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           0.847     9.818    InstructionFetch_inst/MemData[1]
    SLICE_X54Y1          LUT5 (Prop_lut5_I0_O)        0.319    10.137 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.000    10.137    InstructionDecode_inst/RegisterFile_inst/cathodes_OBUF[6]_inst_i_2
    SLICE_X54Y1          MUXF7 (Prop_muxf7_I1_O)      0.214    10.351 r  InstructionDecode_inst/RegisterFile_inst/cathodes_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.142    11.493    InstructionFetch_inst/cathodes_OBUF[1]_inst_i_1_0[2]
    SLICE_X54Y8          LUT6 (Prop_lut6_I1_O)        0.297    11.790 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.607    13.397    InstructionFetch_inst/SSD_inst/outM1__31[3]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.152    13.549 r  InstructionFetch_inst/cathodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.716    15.265    cathodes_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    19.003 r  cathodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.003    cathodes[3]
    V8                                                                r  cathodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.953ns  (logic 7.381ns (38.943%)  route 11.572ns (61.057%))
  Logic Levels:           16  (CARRY4=1 FDCE=1 LUT2=1 LUT4=2 LUT5=4 LUT6=1 MUXF7=2 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[7]/C
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  InstructionFetch_inst/PC_reg[7]/Q
                         net (fo=2, routed)           0.835     1.291    InstructionFetch_inst/PC_reg_rep[7]
    SLICE_X48Y6          LUT4 (Prop_lut4_I0_O)        0.124     1.415 f  InstructionFetch_inst/reg_file_reg_r1_0_7_0_5_i_8/O
                         net (fo=19, routed)          1.002     2.417    InstructionFetch_inst/reg_file_reg_r1_0_7_0_5_i_8_n_0
    SLICE_X51Y4          LUT5 (Prop_lut5_I0_O)        0.124     2.541 r  InstructionFetch_inst/reg_file_reg_r1_0_7_0_5_i_2/O
                         net (fo=19, routed)          1.020     3.561    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_0_5/ADDRA2
    SLICE_X56Y4          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.709 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=9, routed)           0.854     4.562    InstructionDecode_inst/RegisterFile_inst/rd1[0]
    SLICE_X55Y4          LUT2 (Prop_lut2_I0_O)        0.328     4.890 r  InstructionDecode_inst/RegisterFile_inst/i__carry_i_4/O
                         net (fo=1, routed)           0.000     4.890    ExecutionUnit_inst/S[0]
    SLICE_X55Y4          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.496 r  ExecutionUnit_inst/result0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.962     6.458    InstructionFetch_inst/data2[3]
    SLICE_X55Y1          LUT5 (Prop_lut5_I4_O)        0.306     6.764 r  InstructionFetch_inst/RAM_reg_0_255_2_2_i_22/O
                         net (fo=1, routed)           0.729     7.493    InstructionFetch_inst/RAM_reg_0_255_2_2_i_22_n_0
    SLICE_X54Y1          LUT5 (Prop_lut5_I4_O)        0.124     7.617 r  InstructionFetch_inst/RAM_reg_0_255_2_2_i_5/O
                         net (fo=15, routed)          0.878     8.494    MemoryUnit_inst/RAM_reg_0_255_2_2/A3
    SLICE_X52Y3          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124     8.618 r  MemoryUnit_inst/RAM_reg_0_255_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.618    MemoryUnit_inst/RAM_reg_0_255_2_2/OD
    SLICE_X52Y3          MUXF7 (Prop_muxf7_I0_O)      0.241     8.859 r  MemoryUnit_inst/RAM_reg_0_255_2_2/F7.B/O
                         net (fo=1, routed)           0.000     8.859    MemoryUnit_inst/RAM_reg_0_255_2_2/O0
    SLICE_X52Y3          MUXF8 (Prop_muxf8_I0_O)      0.098     8.957 r  MemoryUnit_inst/RAM_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.819     9.777    InstructionFetch_inst/MemData[0]
    SLICE_X51Y4          LUT5 (Prop_lut5_I0_O)        0.319    10.096 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.000    10.096    InstructionDecode_inst/RegisterFile_inst/cathodes_OBUF[6]_inst_i_4
    SLICE_X51Y4          MUXF7 (Prop_muxf7_I1_O)      0.217    10.313 r  InstructionDecode_inst/RegisterFile_inst/cathodes_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.166    11.479    InstructionFetch_inst/cathodes_OBUF[1]_inst_i_1_0[1]
    SLICE_X54Y8          LUT6 (Prop_lut6_I1_O)        0.299    11.778 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.422    13.200    InstructionFetch_inst/SSD_inst/outM1__31[2]
    SLICE_X65Y17         LUT4 (Prop_lut4_I1_O)        0.153    13.353 r  InstructionFetch_inst/cathodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.886    15.239    cathodes_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.714    18.953 r  cathodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.953    cathodes[0]
    W7                                                                r  cathodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.910ns  (logic 7.682ns (40.625%)  route 11.228ns (59.375%))
  Logic Levels:           17  (CARRY4=2 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=1 MUXF7=3 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[7]/C
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  InstructionFetch_inst/PC_reg[7]/Q
                         net (fo=2, routed)           0.835     1.291    InstructionFetch_inst/PC_reg_rep[7]
    SLICE_X48Y6          LUT4 (Prop_lut4_I0_O)        0.124     1.415 f  InstructionFetch_inst/reg_file_reg_r1_0_7_0_5_i_8/O
                         net (fo=19, routed)          1.002     2.417    InstructionFetch_inst/reg_file_reg_r1_0_7_0_5_i_8_n_0
    SLICE_X51Y4          LUT5 (Prop_lut5_I0_O)        0.124     2.541 r  InstructionFetch_inst/reg_file_reg_r1_0_7_0_5_i_2/O
                         net (fo=19, routed)          1.020     3.561    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_0_5/ADDRA2
    SLICE_X56Y4          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.709 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=9, routed)           0.854     4.562    InstructionDecode_inst/RegisterFile_inst/rd1[0]
    SLICE_X55Y4          LUT2 (Prop_lut2_I0_O)        0.328     4.890 r  InstructionDecode_inst/RegisterFile_inst/i__carry_i_4/O
                         net (fo=1, routed)           0.000     4.890    ExecutionUnit_inst/S[0]
    SLICE_X55Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.422 r  ExecutionUnit_inst/result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.422    ExecutionUnit_inst/result0_inferred__1/i__carry_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.756 r  ExecutionUnit_inst/result0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.950     6.706    InstructionFetch_inst/data2[5]
    SLICE_X57Y5          LUT5 (Prop_lut5_I4_O)        0.303     7.009 r  InstructionFetch_inst/RAM_reg_0_255_2_2_i_14/O
                         net (fo=1, routed)           0.000     7.009    InstructionFetch_inst/RAM_reg_0_255_2_2_i_14_n_0
    SLICE_X57Y5          MUXF7 (Prop_muxf7_I0_O)      0.212     7.221 r  InstructionFetch_inst/RAM_reg_0_255_2_2_i_3/O
                         net (fo=15, routed)          1.112     8.333    MemoryUnit_inst/RAM_reg_0_255_3_3/A5
    SLICE_X56Y2          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.299     8.632 r  MemoryUnit_inst/RAM_reg_0_255_3_3/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.632    MemoryUnit_inst/RAM_reg_0_255_3_3/OD
    SLICE_X56Y2          MUXF7 (Prop_muxf7_I0_O)      0.241     8.873 r  MemoryUnit_inst/RAM_reg_0_255_3_3/F7.B/O
                         net (fo=1, routed)           0.000     8.873    MemoryUnit_inst/RAM_reg_0_255_3_3/O0
    SLICE_X56Y2          MUXF8 (Prop_muxf8_I0_O)      0.098     8.971 r  MemoryUnit_inst/RAM_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           0.847     9.818    InstructionFetch_inst/MemData[1]
    SLICE_X54Y1          LUT5 (Prop_lut5_I0_O)        0.319    10.137 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.000    10.137    InstructionDecode_inst/RegisterFile_inst/cathodes_OBUF[6]_inst_i_2
    SLICE_X54Y1          MUXF7 (Prop_muxf7_I1_O)      0.214    10.351 r  InstructionDecode_inst/RegisterFile_inst/cathodes_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.142    11.493    InstructionFetch_inst/cathodes_OBUF[1]_inst_i_1_0[2]
    SLICE_X54Y8          LUT6 (Prop_lut6_I1_O)        0.297    11.790 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.607    13.397    InstructionFetch_inst/SSD_inst/outM1__31[3]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.124    13.521 r  InstructionFetch_inst/cathodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.860    15.381    cathodes_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    18.910 r  cathodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.910    cathodes[1]
    W6                                                                r  cathodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.825ns  (logic 7.920ns (42.074%)  route 10.905ns (57.926%))
  Logic Levels:           17  (CARRY4=2 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=1 MUXF7=3 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[7]/C
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  InstructionFetch_inst/PC_reg[7]/Q
                         net (fo=2, routed)           0.835     1.291    InstructionFetch_inst/PC_reg_rep[7]
    SLICE_X48Y6          LUT4 (Prop_lut4_I0_O)        0.124     1.415 f  InstructionFetch_inst/reg_file_reg_r1_0_7_0_5_i_8/O
                         net (fo=19, routed)          1.002     2.417    InstructionFetch_inst/reg_file_reg_r1_0_7_0_5_i_8_n_0
    SLICE_X51Y4          LUT5 (Prop_lut5_I0_O)        0.124     2.541 r  InstructionFetch_inst/reg_file_reg_r1_0_7_0_5_i_2/O
                         net (fo=19, routed)          1.020     3.561    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_0_5/ADDRA2
    SLICE_X56Y4          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.709 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=9, routed)           0.854     4.562    InstructionDecode_inst/RegisterFile_inst/rd1[0]
    SLICE_X55Y4          LUT2 (Prop_lut2_I0_O)        0.328     4.890 r  InstructionDecode_inst/RegisterFile_inst/i__carry_i_4/O
                         net (fo=1, routed)           0.000     4.890    ExecutionUnit_inst/S[0]
    SLICE_X55Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.422 r  ExecutionUnit_inst/result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.422    ExecutionUnit_inst/result0_inferred__1/i__carry_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.756 r  ExecutionUnit_inst/result0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.950     6.706    InstructionFetch_inst/data2[5]
    SLICE_X57Y5          LUT5 (Prop_lut5_I4_O)        0.303     7.009 r  InstructionFetch_inst/RAM_reg_0_255_2_2_i_14/O
                         net (fo=1, routed)           0.000     7.009    InstructionFetch_inst/RAM_reg_0_255_2_2_i_14_n_0
    SLICE_X57Y5          MUXF7 (Prop_muxf7_I0_O)      0.212     7.221 r  InstructionFetch_inst/RAM_reg_0_255_2_2_i_3/O
                         net (fo=15, routed)          1.112     8.333    MemoryUnit_inst/RAM_reg_0_255_3_3/A5
    SLICE_X56Y2          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.299     8.632 r  MemoryUnit_inst/RAM_reg_0_255_3_3/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.632    MemoryUnit_inst/RAM_reg_0_255_3_3/OD
    SLICE_X56Y2          MUXF7 (Prop_muxf7_I0_O)      0.241     8.873 r  MemoryUnit_inst/RAM_reg_0_255_3_3/F7.B/O
                         net (fo=1, routed)           0.000     8.873    MemoryUnit_inst/RAM_reg_0_255_3_3/O0
    SLICE_X56Y2          MUXF8 (Prop_muxf8_I0_O)      0.098     8.971 r  MemoryUnit_inst/RAM_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           0.847     9.818    InstructionFetch_inst/MemData[1]
    SLICE_X54Y1          LUT5 (Prop_lut5_I0_O)        0.319    10.137 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.000    10.137    InstructionDecode_inst/RegisterFile_inst/cathodes_OBUF[6]_inst_i_2
    SLICE_X54Y1          MUXF7 (Prop_muxf7_I1_O)      0.214    10.351 r  InstructionDecode_inst/RegisterFile_inst/cathodes_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.142    11.493    InstructionFetch_inst/cathodes_OBUF[1]_inst_i_1_0[2]
    SLICE_X54Y8          LUT6 (Prop_lut6_I1_O)        0.297    11.790 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.282    13.072    InstructionFetch_inst/SSD_inst/outM1__31[3]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.152    13.224 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.862    15.086    cathodes_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.739    18.825 r  cathodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.825    cathodes[6]
    U7                                                                r  cathodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.558ns  (logic 7.158ns (38.570%)  route 11.400ns (61.430%))
  Logic Levels:           16  (CARRY4=1 FDCE=1 LUT2=1 LUT4=2 LUT5=4 LUT6=1 MUXF7=2 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[7]/C
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  InstructionFetch_inst/PC_reg[7]/Q
                         net (fo=2, routed)           0.835     1.291    InstructionFetch_inst/PC_reg_rep[7]
    SLICE_X48Y6          LUT4 (Prop_lut4_I0_O)        0.124     1.415 f  InstructionFetch_inst/reg_file_reg_r1_0_7_0_5_i_8/O
                         net (fo=19, routed)          1.002     2.417    InstructionFetch_inst/reg_file_reg_r1_0_7_0_5_i_8_n_0
    SLICE_X51Y4          LUT5 (Prop_lut5_I0_O)        0.124     2.541 r  InstructionFetch_inst/reg_file_reg_r1_0_7_0_5_i_2/O
                         net (fo=19, routed)          1.020     3.561    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_0_5/ADDRA2
    SLICE_X56Y4          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.709 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=9, routed)           0.854     4.562    InstructionDecode_inst/RegisterFile_inst/rd1[0]
    SLICE_X55Y4          LUT2 (Prop_lut2_I0_O)        0.328     4.890 r  InstructionDecode_inst/RegisterFile_inst/i__carry_i_4/O
                         net (fo=1, routed)           0.000     4.890    ExecutionUnit_inst/S[0]
    SLICE_X55Y4          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.496 r  ExecutionUnit_inst/result0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.962     6.458    InstructionFetch_inst/data2[3]
    SLICE_X55Y1          LUT5 (Prop_lut5_I4_O)        0.306     6.764 r  InstructionFetch_inst/RAM_reg_0_255_2_2_i_22/O
                         net (fo=1, routed)           0.729     7.493    InstructionFetch_inst/RAM_reg_0_255_2_2_i_22_n_0
    SLICE_X54Y1          LUT5 (Prop_lut5_I4_O)        0.124     7.617 r  InstructionFetch_inst/RAM_reg_0_255_2_2_i_5/O
                         net (fo=15, routed)          0.878     8.494    MemoryUnit_inst/RAM_reg_0_255_2_2/A3
    SLICE_X52Y3          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124     8.618 r  MemoryUnit_inst/RAM_reg_0_255_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.618    MemoryUnit_inst/RAM_reg_0_255_2_2/OD
    SLICE_X52Y3          MUXF7 (Prop_muxf7_I0_O)      0.241     8.859 r  MemoryUnit_inst/RAM_reg_0_255_2_2/F7.B/O
                         net (fo=1, routed)           0.000     8.859    MemoryUnit_inst/RAM_reg_0_255_2_2/O0
    SLICE_X52Y3          MUXF8 (Prop_muxf8_I0_O)      0.098     8.957 r  MemoryUnit_inst/RAM_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.819     9.777    InstructionFetch_inst/MemData[0]
    SLICE_X51Y4          LUT5 (Prop_lut5_I0_O)        0.319    10.096 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.000    10.096    InstructionDecode_inst/RegisterFile_inst/cathodes_OBUF[6]_inst_i_4
    SLICE_X51Y4          MUXF7 (Prop_muxf7_I1_O)      0.217    10.313 r  InstructionDecode_inst/RegisterFile_inst/cathodes_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.166    11.479    InstructionFetch_inst/cathodes_OBUF[1]_inst_i_1_0[1]
    SLICE_X54Y8          LUT6 (Prop_lut6_I1_O)        0.299    11.778 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.474    13.251    InstructionFetch_inst/SSD_inst/outM1__31[2]
    SLICE_X65Y17         LUT4 (Prop_lut4_I2_O)        0.124    13.375 r  InstructionFetch_inst/cathodes_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.663    15.038    cathodes_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    18.558 r  cathodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.558    cathodes[4]
    U5                                                                r  cathodes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.489ns  (logic 7.142ns (38.631%)  route 11.346ns (61.369%))
  Logic Levels:           16  (CARRY4=1 FDCE=1 LUT2=1 LUT4=2 LUT5=4 LUT6=1 MUXF7=2 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[7]/C
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  InstructionFetch_inst/PC_reg[7]/Q
                         net (fo=2, routed)           0.835     1.291    InstructionFetch_inst/PC_reg_rep[7]
    SLICE_X48Y6          LUT4 (Prop_lut4_I0_O)        0.124     1.415 f  InstructionFetch_inst/reg_file_reg_r1_0_7_0_5_i_8/O
                         net (fo=19, routed)          1.002     2.417    InstructionFetch_inst/reg_file_reg_r1_0_7_0_5_i_8_n_0
    SLICE_X51Y4          LUT5 (Prop_lut5_I0_O)        0.124     2.541 r  InstructionFetch_inst/reg_file_reg_r1_0_7_0_5_i_2/O
                         net (fo=19, routed)          1.020     3.561    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_0_5/ADDRA2
    SLICE_X56Y4          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.709 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=9, routed)           0.854     4.562    InstructionDecode_inst/RegisterFile_inst/rd1[0]
    SLICE_X55Y4          LUT2 (Prop_lut2_I0_O)        0.328     4.890 r  InstructionDecode_inst/RegisterFile_inst/i__carry_i_4/O
                         net (fo=1, routed)           0.000     4.890    ExecutionUnit_inst/S[0]
    SLICE_X55Y4          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.496 r  ExecutionUnit_inst/result0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.962     6.458    InstructionFetch_inst/data2[3]
    SLICE_X55Y1          LUT5 (Prop_lut5_I4_O)        0.306     6.764 r  InstructionFetch_inst/RAM_reg_0_255_2_2_i_22/O
                         net (fo=1, routed)           0.729     7.493    InstructionFetch_inst/RAM_reg_0_255_2_2_i_22_n_0
    SLICE_X54Y1          LUT5 (Prop_lut5_I4_O)        0.124     7.617 r  InstructionFetch_inst/RAM_reg_0_255_2_2_i_5/O
                         net (fo=15, routed)          0.878     8.494    MemoryUnit_inst/RAM_reg_0_255_2_2/A3
    SLICE_X52Y3          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124     8.618 r  MemoryUnit_inst/RAM_reg_0_255_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.618    MemoryUnit_inst/RAM_reg_0_255_2_2/OD
    SLICE_X52Y3          MUXF7 (Prop_muxf7_I0_O)      0.241     8.859 r  MemoryUnit_inst/RAM_reg_0_255_2_2/F7.B/O
                         net (fo=1, routed)           0.000     8.859    MemoryUnit_inst/RAM_reg_0_255_2_2/O0
    SLICE_X52Y3          MUXF8 (Prop_muxf8_I0_O)      0.098     8.957 r  MemoryUnit_inst/RAM_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.819     9.777    InstructionFetch_inst/MemData[0]
    SLICE_X51Y4          LUT5 (Prop_lut5_I0_O)        0.319    10.096 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.000    10.096    InstructionDecode_inst/RegisterFile_inst/cathodes_OBUF[6]_inst_i_4
    SLICE_X51Y4          MUXF7 (Prop_muxf7_I1_O)      0.217    10.313 r  InstructionDecode_inst/RegisterFile_inst/cathodes_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.166    11.479    InstructionFetch_inst/cathodes_OBUF[1]_inst_i_1_0[1]
    SLICE_X54Y8          LUT6 (Prop_lut6_I1_O)        0.299    11.778 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.422    13.200    InstructionFetch_inst/SSD_inst/outM1__31[2]
    SLICE_X65Y17         LUT4 (Prop_lut4_I1_O)        0.124    13.324 r  InstructionFetch_inst/cathodes_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.661    14.984    cathodes_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    18.489 r  cathodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.489    cathodes[5]
    V5                                                                r  cathodes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.444ns  (logic 7.688ns (41.683%)  route 10.756ns (58.317%))
  Logic Levels:           17  (CARRY4=2 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=1 MUXF7=3 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[7]/C
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  InstructionFetch_inst/PC_reg[7]/Q
                         net (fo=2, routed)           0.835     1.291    InstructionFetch_inst/PC_reg_rep[7]
    SLICE_X48Y6          LUT4 (Prop_lut4_I0_O)        0.124     1.415 f  InstructionFetch_inst/reg_file_reg_r1_0_7_0_5_i_8/O
                         net (fo=19, routed)          1.002     2.417    InstructionFetch_inst/reg_file_reg_r1_0_7_0_5_i_8_n_0
    SLICE_X51Y4          LUT5 (Prop_lut5_I0_O)        0.124     2.541 r  InstructionFetch_inst/reg_file_reg_r1_0_7_0_5_i_2/O
                         net (fo=19, routed)          1.020     3.561    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_0_5/ADDRA2
    SLICE_X56Y4          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.709 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=9, routed)           0.854     4.562    InstructionDecode_inst/RegisterFile_inst/rd1[0]
    SLICE_X55Y4          LUT2 (Prop_lut2_I0_O)        0.328     4.890 r  InstructionDecode_inst/RegisterFile_inst/i__carry_i_4/O
                         net (fo=1, routed)           0.000     4.890    ExecutionUnit_inst/S[0]
    SLICE_X55Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.422 r  ExecutionUnit_inst/result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.422    ExecutionUnit_inst/result0_inferred__1/i__carry_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.756 r  ExecutionUnit_inst/result0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.950     6.706    InstructionFetch_inst/data2[5]
    SLICE_X57Y5          LUT5 (Prop_lut5_I4_O)        0.303     7.009 r  InstructionFetch_inst/RAM_reg_0_255_2_2_i_14/O
                         net (fo=1, routed)           0.000     7.009    InstructionFetch_inst/RAM_reg_0_255_2_2_i_14_n_0
    SLICE_X57Y5          MUXF7 (Prop_muxf7_I0_O)      0.212     7.221 r  InstructionFetch_inst/RAM_reg_0_255_2_2_i_3/O
                         net (fo=15, routed)          1.112     8.333    MemoryUnit_inst/RAM_reg_0_255_3_3/A5
    SLICE_X56Y2          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.299     8.632 r  MemoryUnit_inst/RAM_reg_0_255_3_3/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.632    MemoryUnit_inst/RAM_reg_0_255_3_3/OD
    SLICE_X56Y2          MUXF7 (Prop_muxf7_I0_O)      0.241     8.873 r  MemoryUnit_inst/RAM_reg_0_255_3_3/F7.B/O
                         net (fo=1, routed)           0.000     8.873    MemoryUnit_inst/RAM_reg_0_255_3_3/O0
    SLICE_X56Y2          MUXF8 (Prop_muxf8_I0_O)      0.098     8.971 r  MemoryUnit_inst/RAM_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           0.847     9.818    InstructionFetch_inst/MemData[1]
    SLICE_X54Y1          LUT5 (Prop_lut5_I0_O)        0.319    10.137 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.000    10.137    InstructionDecode_inst/RegisterFile_inst/cathodes_OBUF[6]_inst_i_2
    SLICE_X54Y1          MUXF7 (Prop_muxf7_I1_O)      0.214    10.351 r  InstructionDecode_inst/RegisterFile_inst/cathodes_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.142    11.493    InstructionFetch_inst/cathodes_OBUF[1]_inst_i_1_0[2]
    SLICE_X54Y8          LUT6 (Prop_lut6_I1_O)        0.297    11.790 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.282    13.072    InstructionFetch_inst/SSD_inst/outM1__31[3]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.124    13.196 r  InstructionFetch_inst/cathodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.713    14.909    cathodes_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    18.444 r  cathodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.444    cathodes[2]
    U8                                                                r  cathodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_12_15/RAMB_D1/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.695ns  (logic 2.561ns (29.455%)  route 6.134ns (70.545%))
  Logic Levels:           10  (CARRY4=2 FDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[7]/C
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  InstructionFetch_inst/PC_reg[7]/Q
                         net (fo=2, routed)           0.835     1.291    InstructionFetch_inst/PC_reg_rep[7]
    SLICE_X48Y6          LUT4 (Prop_lut4_I0_O)        0.124     1.415 f  InstructionFetch_inst/reg_file_reg_r1_0_7_0_5_i_8/O
                         net (fo=19, routed)          0.814     2.229    InstructionFetch_inst/reg_file_reg_r1_0_7_0_5_i_8_n_0
    SLICE_X51Y5          LUT5 (Prop_lut5_I3_O)        0.124     2.353 r  InstructionFetch_inst/reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=19, routed)          1.587     3.940    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_6_11/ADDRC1
    SLICE_X56Y6          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     4.093 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_6_11/RAMC/O
                         net (fo=5, routed)           1.150     5.243    InstructionDecode_inst/RegisterFile_inst/Q2_reg[10]
    SLICE_X54Y6          LUT2 (Prop_lut2_I1_O)        0.331     5.574 r  InstructionDecode_inst/RegisterFile_inst/i__carry__1_i_2__0/O
                         net (fo=1, routed)           0.000     5.574    ExecutionUnit_inst/reg_file_reg_r1_0_7_6_11_i_8[2]
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.954 r  ExecutionUnit_inst/result0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.954    ExecutionUnit_inst/result0_inferred__3/i__carry__1_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.269 r  ExecutionUnit_inst/result0_inferred__3/i__carry__2/O[3]
                         net (fo=1, routed)           0.295     6.564    InstructionDecode_inst/RegisterFile_inst/data6[15]
    SLICE_X55Y9          LUT4 (Prop_lut4_I3_O)        0.307     6.871 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_12_15_i_15/O
                         net (fo=1, routed)           0.655     7.527    InstructionFetch_inst/cathodes_OBUF[6]_inst_i_26_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.651 r  InstructionFetch_inst/reg_file_reg_r1_0_7_12_15_i_10/O
                         net (fo=2, routed)           0.000     7.651    InstructionFetch_inst/reg_file_reg_r1_0_7_12_15_i_10_n_0
    SLICE_X54Y9          MUXF7 (Prop_muxf7_I1_O)      0.247     7.898 r  InstructionFetch_inst/reg_file_reg_r1_0_7_12_15_i_3/O
                         net (fo=2, routed)           0.797     8.695    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_12_15/DIB1
    SLICE_X52Y6          RAMD32                                       r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_12_15/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_12_15/RAMA_D1/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.536ns  (logic 2.414ns (28.280%)  route 6.122ns (71.720%))
  Logic Levels:           9  (CARRY4=2 FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[7]/C
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  InstructionFetch_inst/PC_reg[7]/Q
                         net (fo=2, routed)           0.835     1.291    InstructionFetch_inst/PC_reg_rep[7]
    SLICE_X48Y6          LUT4 (Prop_lut4_I0_O)        0.124     1.415 f  InstructionFetch_inst/reg_file_reg_r1_0_7_0_5_i_8/O
                         net (fo=19, routed)          0.814     2.229    InstructionFetch_inst/reg_file_reg_r1_0_7_0_5_i_8_n_0
    SLICE_X51Y5          LUT5 (Prop_lut5_I3_O)        0.124     2.353 r  InstructionFetch_inst/reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=19, routed)          1.587     3.940    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_6_11/ADDRC1
    SLICE_X56Y6          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     4.093 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_6_11/RAMC/O
                         net (fo=5, routed)           1.150     5.243    InstructionDecode_inst/RegisterFile_inst/Q2_reg[10]
    SLICE_X54Y6          LUT2 (Prop_lut2_I1_O)        0.331     5.574 r  InstructionDecode_inst/RegisterFile_inst/i__carry__1_i_2__0/O
                         net (fo=1, routed)           0.000     5.574    ExecutionUnit_inst/reg_file_reg_r1_0_7_6_11_i_8[2]
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.954 r  ExecutionUnit_inst/result0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.954    ExecutionUnit_inst/result0_inferred__3/i__carry__1_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.277 r  ExecutionUnit_inst/result0_inferred__3/i__carry__2/O[1]
                         net (fo=1, routed)           0.962     7.239    InstructionDecode_inst/RegisterFile_inst/data6[13]
    SLICE_X53Y7          LUT6 (Prop_lut6_I5_O)        0.306     7.545 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_12_15_i_6/O
                         net (fo=1, routed)           0.000     7.545    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_12_15_i_6_n_0
    SLICE_X53Y7          MUXF7 (Prop_muxf7_I1_O)      0.217     7.762 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_12_15_i_1/O
                         net (fo=3, routed)           0.774     8.536    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_12_15/DIA1
    SLICE_X52Y6          RAMD32                                       r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MemoryUnit_inst/RAM_reg_0_255_2_2/RAMS64E_A/ADR3
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.494ns  (logic 2.216ns (26.087%)  route 6.278ns (73.912%))
  Logic Levels:           8  (CARRY4=1 FDCE=1 LUT2=1 LUT4=1 LUT5=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[7]/C
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  InstructionFetch_inst/PC_reg[7]/Q
                         net (fo=2, routed)           0.835     1.291    InstructionFetch_inst/PC_reg_rep[7]
    SLICE_X48Y6          LUT4 (Prop_lut4_I0_O)        0.124     1.415 f  InstructionFetch_inst/reg_file_reg_r1_0_7_0_5_i_8/O
                         net (fo=19, routed)          1.002     2.417    InstructionFetch_inst/reg_file_reg_r1_0_7_0_5_i_8_n_0
    SLICE_X51Y4          LUT5 (Prop_lut5_I0_O)        0.124     2.541 r  InstructionFetch_inst/reg_file_reg_r1_0_7_0_5_i_2/O
                         net (fo=19, routed)          1.020     3.561    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_0_5/ADDRA2
    SLICE_X56Y4          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.709 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=9, routed)           0.854     4.562    InstructionDecode_inst/RegisterFile_inst/rd1[0]
    SLICE_X55Y4          LUT2 (Prop_lut2_I0_O)        0.328     4.890 r  InstructionDecode_inst/RegisterFile_inst/i__carry_i_4/O
                         net (fo=1, routed)           0.000     4.890    ExecutionUnit_inst/S[0]
    SLICE_X55Y4          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.496 r  ExecutionUnit_inst/result0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.962     6.458    InstructionFetch_inst/data2[3]
    SLICE_X55Y1          LUT5 (Prop_lut5_I4_O)        0.306     6.764 r  InstructionFetch_inst/RAM_reg_0_255_2_2_i_22/O
                         net (fo=1, routed)           0.729     7.493    InstructionFetch_inst/RAM_reg_0_255_2_2_i_22_n_0
    SLICE_X54Y1          LUT5 (Prop_lut5_I4_O)        0.124     7.617 r  InstructionFetch_inst/RAM_reg_0_255_2_2_i_5/O
                         net (fo=15, routed)          0.878     8.494    MemoryUnit_inst/RAM_reg_0_255_2_2/A3
    SLICE_X52Y3          RAMS64E                                      r  MemoryUnit_inst/RAM_reg_0_255_2_2/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mpg_inst/Q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mpg_inst/Q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.164ns (49.086%)  route 0.170ns (50.914%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE                         0.000     0.000 r  mpg_inst/Q1_reg/C
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  mpg_inst/Q1_reg/Q
                         net (fo=1, routed)           0.170     0.334    mpg_inst/Q1
    SLICE_X50Y9          FDRE                                         r  mpg_inst/Q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg_inst/Q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mpg_inst/Q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.164ns (47.484%)  route 0.181ns (52.516%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDRE                         0.000     0.000 r  mpg_inst/Q2_reg/C
    SLICE_X50Y9          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  mpg_inst/Q2_reg/Q
                         net (fo=2, routed)           0.181     0.345    mpg_inst/Q2
    SLICE_X50Y9          FDRE                                         r  mpg_inst/Q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg_inst/en1_reg/G
                            (positive level-sensitive latch)
  Destination:            mpg_inst/Q1_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.178ns (49.878%)  route 0.179ns (50.122%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         LDCE                         0.000     0.000 r  mpg_inst/en1_reg/G
    SLICE_X54Y12         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  mpg_inst/en1_reg/Q
                         net (fo=1, routed)           0.179     0.357    mpg_inst/en1
    SLICE_X50Y12         FDRE                                         r  mpg_inst/Q1_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            InstructionFetch_inst/PC_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y6          FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[4]/C
    SLICE_X49Y6          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  InstructionFetch_inst/PC_reg[4]/Q
                         net (fo=2, routed)           0.117     0.258    InstructionFetch_inst/PC_reg_rep[4]
    SLICE_X49Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  InstructionFetch_inst/PC_reg[4]_i_1/O[3]
                         net (fo=6, routed)           0.000     0.366    InstructionFetch_inst/PCPlus1[4]
    SLICE_X49Y6          FDCE                                         r  InstructionFetch_inst/PC_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg_inst/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mpg_inst/cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE                         0.000     0.000 r  mpg_inst/cnt_reg[11]/C
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mpg_inst/cnt_reg[11]/Q
                         net (fo=2, routed)           0.119     0.260    mpg_inst/SSD_inst/outCount_reg[11]
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  mpg_inst/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    mpg_inst/cnt_reg[8]_i_1_n_4
    SLICE_X55Y13         FDRE                                         r  mpg_inst/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mpg_inst/cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE                         0.000     0.000 r  mpg_inst/cnt_reg[3]/C
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mpg_inst/cnt_reg[3]/Q
                         net (fo=2, routed)           0.119     0.260    mpg_inst/SSD_inst/outCount_reg[3]
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  mpg_inst/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    mpg_inst/cnt_reg[0]_i_1_n_4
    SLICE_X55Y11         FDRE                                         r  mpg_inst/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg_inst/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mpg_inst/cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE                         0.000     0.000 r  mpg_inst/cnt_reg[7]/C
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mpg_inst/cnt_reg[7]/Q
                         net (fo=2, routed)           0.119     0.260    mpg_inst/SSD_inst/outCount_reg[7]
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  mpg_inst/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    mpg_inst/cnt_reg[4]_i_1_n_4
    SLICE_X55Y12         FDRE                                         r  mpg_inst/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg_inst/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mpg_inst/cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE                         0.000     0.000 r  mpg_inst/cnt_reg[4]/C
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mpg_inst/cnt_reg[4]/Q
                         net (fo=2, routed)           0.116     0.257    mpg_inst/SSD_inst/outCount_reg[4]
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  mpg_inst/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    mpg_inst/cnt_reg[4]_i_1_n_7
    SLICE_X55Y12         FDRE                                         r  mpg_inst/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg_inst/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mpg_inst/cnt_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE                         0.000     0.000 r  mpg_inst/cnt_reg[8]/C
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mpg_inst/cnt_reg[8]/Q
                         net (fo=2, routed)           0.116     0.257    mpg_inst/SSD_inst/outCount_reg[8]
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  mpg_inst/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    mpg_inst/cnt_reg[8]_i_1_n_7
    SLICE_X55Y13         FDRE                                         r  mpg_inst/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg_inst/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mpg_inst/cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE                         0.000     0.000 r  mpg_inst/cnt_reg[10]/C
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mpg_inst/cnt_reg[10]/Q
                         net (fo=2, routed)           0.120     0.261    mpg_inst/SSD_inst/outCount_reg[10]
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  mpg_inst/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.372    mpg_inst/cnt_reg[8]_i_1_n_5
    SLICE_X55Y13         FDRE                                         r  mpg_inst/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------





