[INF:CM0023] Creating log file ../../build/tests/GenerateAssigns/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[INF:PP0122] Preprocessing source file "builtin.sv".

[INF:PP0122] Preprocessing source file "top.v".

[INF:PA0201] Parsing source file "builtin.sv".

[INF:PA0201] Parsing source file "top.v".

LIB:  work
FILE: top.v
n<> u<0> t<Null_rule> p<244> s<243> l<1>
n<> u<1> t<Module_keyword> p<22> s<2> l<1>
n<dut> u<2> t<StringConst> p<22> s<21> l<1>
n<> u<3> t<PortDir_Inp> p<6> s<5> l<1>
n<> u<4> t<Data_type_or_implicit> p<5> l<1>
n<> u<5> t<Net_port_type> p<6> c<4> l<1>
n<> u<6> t<Net_port_header> p<8> c<3> s<7> l<1>
n<a> u<7> t<StringConst> p<8> l<1>
n<> u<8> t<Ansi_port_declaration> p<21> c<6> s<14> l<1>
n<> u<9> t<PortDir_Inp> p<12> s<11> l<1>
n<> u<10> t<Data_type_or_implicit> p<11> l<1>
n<> u<11> t<Net_port_type> p<12> c<10> l<1>
n<> u<12> t<Net_port_header> p<14> c<9> s<13> l<1>
n<b> u<13> t<StringConst> p<14> l<1>
n<> u<14> t<Ansi_port_declaration> p<21> c<12> s<20> l<1>
n<> u<15> t<PortDir_Out> p<18> s<17> l<1>
n<> u<16> t<Data_type_or_implicit> p<17> l<1>
n<> u<17> t<Net_port_type> p<18> c<16> l<1>
n<> u<18> t<Net_port_header> p<20> c<15> s<19> l<1>
n<y> u<19> t<StringConst> p<20> l<1>
n<> u<20> t<Ansi_port_declaration> p<21> c<18> l<1>
n<> u<21> t<List_of_port_declarations> p<22> c<8> l<1>
n<> u<22> t<Module_ansi_header> p<241> c<1> s<46> l<1>
n<> u<23> t<Data_type_or_implicit> p<41> s<40> l<2>
n<p> u<24> t<StringConst> p<31> s<30> l<2>
n<2> u<25> t<IntConst> p<26> l<2>
n<> u<26> t<Primary_literal> p<27> c<25> l<2>
n<> u<27> t<Constant_primary> p<28> c<26> l<2>
n<> u<28> t<Constant_expression> p<29> c<27> l<2>
n<> u<29> t<Constant_mintypmax_expression> p<30> c<28> l<2>
n<> u<30> t<Constant_param_expression> p<31> c<29> l<2>
n<> u<31> t<Param_assignment> p<40> c<24> s<39> l<2>
n<q> u<32> t<StringConst> p<39> s<38> l<2>
n<4> u<33> t<IntConst> p<34> l<2>
n<> u<34> t<Primary_literal> p<35> c<33> l<2>
n<> u<35> t<Constant_primary> p<36> c<34> l<2>
n<> u<36> t<Constant_expression> p<37> c<35> l<2>
n<> u<37> t<Constant_mintypmax_expression> p<38> c<36> l<2>
n<> u<38> t<Constant_param_expression> p<39> c<37> l<2>
n<> u<39> t<Param_assignment> p<40> c<32> l<2>
n<> u<40> t<List_of_param_assignments> p<41> c<31> l<2>
n<> u<41> t<Parameter_declaration> p<42> c<23> l<2>
n<> u<42> t<Package_or_generate_item_declaration> p<43> c<41> l<2>
n<> u<43> t<Module_or_generate_item_declaration> p<44> c<42> l<2>
n<> u<44> t<Module_common_item> p<45> c<43> l<2>
n<> u<45> t<Module_or_generate_item> p<46> c<44> l<2>
n<> u<46> t<Non_port_module_item> p<241> c<45> s<240> l<2>
n<p> u<47> t<StringConst> p<48> l<10>
n<> u<48> t<Primary_literal> p<49> c<47> l<10>
n<> u<49> t<Constant_primary> p<50> c<48> l<10>
n<> u<50> t<Constant_expression> p<56> c<49> s<55> l<10>
n<1> u<51> t<IntConst> p<52> l<10>
n<> u<52> t<Primary_literal> p<53> c<51> l<10>
n<> u<53> t<Constant_primary> p<54> c<52> l<10>
n<> u<54> t<Constant_expression> p<56> c<53> l<10>
n<> u<55> t<BinOp_Equiv> p<56> s<54> l<10>
n<> u<56> t<Constant_expression> p<236> c<50> s<160> l<10>
n<q> u<57> t<StringConst> p<58> l<11>
n<> u<58> t<Primary_literal> p<59> c<57> l<11>
n<> u<59> t<Constant_primary> p<60> c<58> l<11>
n<> u<60> t<Constant_expression> p<66> c<59> s<65> l<11>
n<0> u<61> t<IntConst> p<62> l<11>
n<> u<62> t<Primary_literal> p<63> c<61> l<11>
n<> u<63> t<Constant_primary> p<64> c<62> l<11>
n<> u<64> t<Constant_expression> p<66> c<63> l<11>
n<> u<65> t<BinOp_Equiv> p<66> s<64> l<11>
n<> u<66> t<Constant_expression> p<155> c<60> s<90> l<11>
n<u1> u<67> t<StringConst> p<90> s<88> l<12>
n<y> u<68> t<StringConst> p<69> l<14>
n<> u<69> t<Ps_or_hierarchical_identifier> p<72> c<68> s<71> l<14>
n<> u<70> t<Constant_bit_select> p<71> l<14>
n<> u<71> t<Constant_select> p<72> c<70> l<14>
n<> u<72> t<Net_lvalue> p<83> c<69> s<82> l<14>
n<a> u<73> t<StringConst> p<74> l<14>
n<> u<74> t<Primary_literal> p<75> c<73> l<14>
n<> u<75> t<Primary> p<76> c<74> l<14>
n<> u<76> t<Expression> p<82> c<75> s<81> l<14>
n<b> u<77> t<StringConst> p<78> l<14>
n<> u<78> t<Primary_literal> p<79> c<77> l<14>
n<> u<79> t<Primary> p<80> c<78> l<14>
n<> u<80> t<Expression> p<82> c<79> l<14>
n<> u<81> t<BinOp_BitwAnd> p<82> s<80> l<14>
n<> u<82> t<Expression> p<83> c<76> l<14>
n<> u<83> t<Net_assignment> p<84> c<72> l<14>
n<> u<84> t<List_of_net_assignments> p<85> c<83> l<14>
n<> u<85> t<Continuous_assign> p<86> c<84> l<14>
n<> u<86> t<Module_common_item> p<87> c<85> l<14>
n<> u<87> t<Module_or_generate_item> p<88> c<86> l<14>
n<> u<88> t<Generate_item> p<90> c<87> s<89> l<14>
n<> u<89> t<End> p<90> l<16>
n<> u<90> t<Generate_block> p<155> c<67> s<154> l<12>
n<q> u<91> t<StringConst> p<92> l<17>
n<> u<92> t<Primary_literal> p<93> c<91> l<17>
n<> u<93> t<Constant_primary> p<94> c<92> l<17>
n<> u<94> t<Constant_expression> p<100> c<93> s<99> l<17>
n<2> u<95> t<IntConst> p<96> l<17>
n<> u<96> t<Primary_literal> p<97> c<95> l<17>
n<> u<97> t<Constant_primary> p<98> c<96> l<17>
n<> u<98> t<Constant_expression> p<100> c<97> l<17>
n<> u<99> t<BinOp_Equiv> p<100> s<98> l<17>
n<> u<100> t<Constant_expression> p<149> c<94> s<124> l<17>
n<u1> u<101> t<StringConst> p<124> s<122> l<18>
n<y> u<102> t<StringConst> p<103> l<20>
n<> u<103> t<Ps_or_hierarchical_identifier> p<106> c<102> s<105> l<20>
n<> u<104> t<Constant_bit_select> p<105> l<20>
n<> u<105> t<Constant_select> p<106> c<104> l<20>
n<> u<106> t<Net_lvalue> p<117> c<103> s<116> l<20>
n<a> u<107> t<StringConst> p<108> l<20>
n<> u<108> t<Primary_literal> p<109> c<107> l<20>
n<> u<109> t<Primary> p<110> c<108> l<20>
n<> u<110> t<Expression> p<116> c<109> s<115> l<20>
n<b> u<111> t<StringConst> p<112> l<20>
n<> u<112> t<Primary_literal> p<113> c<111> l<20>
n<> u<113> t<Primary> p<114> c<112> l<20>
n<> u<114> t<Expression> p<116> c<113> l<20>
n<> u<115> t<BinOp_BitwOr> p<116> s<114> l<20>
n<> u<116> t<Expression> p<117> c<110> l<20>
n<> u<117> t<Net_assignment> p<118> c<106> l<20>
n<> u<118> t<List_of_net_assignments> p<119> c<117> l<20>
n<> u<119> t<Continuous_assign> p<120> c<118> l<20>
n<> u<120> t<Module_common_item> p<121> c<119> l<20>
n<> u<121> t<Module_or_generate_item> p<122> c<120> l<20>
n<> u<122> t<Generate_item> p<124> c<121> s<123> l<20>
n<> u<123> t<End> p<124> l<22>
n<> u<124> t<Generate_block> p<149> c<101> s<148> l<18>
n<u1> u<125> t<StringConst> p<148> s<146> l<24>
n<y> u<126> t<StringConst> p<127> l<25>
n<> u<127> t<Ps_or_hierarchical_identifier> p<130> c<126> s<129> l<25>
n<> u<128> t<Constant_bit_select> p<129> l<25>
n<> u<129> t<Constant_select> p<130> c<128> l<25>
n<> u<130> t<Net_lvalue> p<141> c<127> s<140> l<25>
n<a> u<131> t<StringConst> p<132> l<25>
n<> u<132> t<Primary_literal> p<133> c<131> l<25>
n<> u<133> t<Primary> p<134> c<132> l<25>
n<> u<134> t<Expression> p<140> c<133> s<139> l<25>
n<b> u<135> t<StringConst> p<136> l<25>
n<> u<136> t<Primary_literal> p<137> c<135> l<25>
n<> u<137> t<Primary> p<138> c<136> l<25>
n<> u<138> t<Expression> p<140> c<137> l<25>
n<> u<139> t<BinOp_ReductNand> p<140> s<138> l<25>
n<> u<140> t<Expression> p<141> c<134> l<25>
n<> u<141> t<Net_assignment> p<142> c<130> l<25>
n<> u<142> t<List_of_net_assignments> p<143> c<141> l<25>
n<> u<143> t<Continuous_assign> p<144> c<142> l<25>
n<> u<144> t<Module_common_item> p<145> c<143> l<25>
n<> u<145> t<Module_or_generate_item> p<146> c<144> l<25>
n<> u<146> t<Generate_item> p<148> c<145> s<147> l<25>
n<> u<147> t<End> p<148> l<26>
n<> u<148> t<Generate_block> p<149> c<125> l<24>
n<> u<149> t<If_generate_construct> p<150> c<100> l<17>
n<> u<150> t<Conditional_generate_construct> p<151> c<149> l<17>
n<> u<151> t<Module_common_item> p<152> c<150> l<17>
n<> u<152> t<Module_or_generate_item> p<153> c<151> l<17>
n<> u<153> t<Generate_item> p<154> c<152> l<17>
n<> u<154> t<Generate_block> p<155> c<153> l<17>
n<> u<155> t<If_generate_construct> p<156> c<66> l<11>
n<> u<156> t<Conditional_generate_construct> p<157> c<155> l<11>
n<> u<157> t<Module_common_item> p<158> c<156> l<11>
n<> u<158> t<Module_or_generate_item> p<159> c<157> l<11>
n<> u<159> t<Generate_item> p<160> c<158> l<11>
n<> u<160> t<Generate_block> p<236> c<159> s<235> l<11>
n<u2> u<161> t<StringConst> p<235> s<233> l<28>
n<q> u<162> t<StringConst> p<163> l<29>
n<> u<163> t<Primary_literal> p<164> c<162> l<29>
n<> u<164> t<Constant_primary> p<165> c<163> l<29>
n<> u<165> t<Constant_expression> p<229> c<164> s<202> l<29>
n<0> u<166> t<IntConst> p<167> l<30>
n<> u<167> t<Primary_literal> p<168> c<166> l<30>
n<> u<168> t<Constant_primary> p<169> c<167> l<30>
n<> u<169> t<Constant_expression> p<202> c<168> s<173> l<30>
n<1> u<170> t<IntConst> p<171> l<30>
n<> u<171> t<Primary_literal> p<172> c<170> l<30>
n<> u<172> t<Constant_primary> p<173> c<171> l<30>
n<> u<173> t<Constant_expression> p<202> c<172> s<177> l<30>
n<2> u<174> t<IntConst> p<175> l<30>
n<> u<175> t<Primary_literal> p<176> c<174> l<30>
n<> u<176> t<Constant_primary> p<177> c<175> l<30>
n<> u<177> t<Constant_expression> p<202> c<176> s<201> l<30>
n<u1> u<178> t<StringConst> p<201> s<199> l<31>
n<y> u<179> t<StringConst> p<180> l<33>
n<> u<180> t<Ps_or_hierarchical_identifier> p<183> c<179> s<182> l<33>
n<> u<181> t<Constant_bit_select> p<182> l<33>
n<> u<182> t<Constant_select> p<183> c<181> l<33>
n<> u<183> t<Net_lvalue> p<194> c<180> s<193> l<33>
n<a> u<184> t<StringConst> p<185> l<33>
n<> u<185> t<Primary_literal> p<186> c<184> l<33>
n<> u<186> t<Primary> p<187> c<185> l<33>
n<> u<187> t<Expression> p<193> c<186> s<192> l<33>
n<b> u<188> t<StringConst> p<189> l<33>
n<> u<189> t<Primary_literal> p<190> c<188> l<33>
n<> u<190> t<Primary> p<191> c<189> l<33>
n<> u<191> t<Expression> p<193> c<190> l<33>
n<> u<192> t<BinOp_BitwXor> p<193> s<191> l<33>
n<> u<193> t<Expression> p<194> c<187> l<33>
n<> u<194> t<Net_assignment> p<195> c<183> l<33>
n<> u<195> t<List_of_net_assignments> p<196> c<194> l<33>
n<> u<196> t<Continuous_assign> p<197> c<195> l<33>
n<> u<197> t<Module_common_item> p<198> c<196> l<33>
n<> u<198> t<Module_or_generate_item> p<199> c<197> l<33>
n<> u<199> t<Generate_item> p<201> c<198> s<200> l<33>
n<> u<200> t<End> p<201> l<34>
n<> u<201> t<Generate_block> p<202> c<178> l<31>
n<> u<202> t<Case_generate_item> p<229> c<169> s<227> l<30>
n<u1> u<203> t<StringConst> p<226> s<224> l<36>
n<y> u<204> t<StringConst> p<205> l<38>
n<> u<205> t<Ps_or_hierarchical_identifier> p<208> c<204> s<207> l<38>
n<> u<206> t<Constant_bit_select> p<207> l<38>
n<> u<207> t<Constant_select> p<208> c<206> l<38>
n<> u<208> t<Net_lvalue> p<219> c<205> s<218> l<38>
n<a> u<209> t<StringConst> p<210> l<38>
n<> u<210> t<Primary_literal> p<211> c<209> l<38>
n<> u<211> t<Primary> p<212> c<210> l<38>
n<> u<212> t<Expression> p<218> c<211> s<217> l<38>
n<b> u<213> t<StringConst> p<214> l<38>
n<> u<214> t<Primary_literal> p<215> c<213> l<38>
n<> u<215> t<Primary> p<216> c<214> l<38>
n<> u<216> t<Expression> p<218> c<215> l<38>
n<> u<217> t<BinOp_ReductXnor2> p<218> s<216> l<38>
n<> u<218> t<Expression> p<219> c<212> l<38>
n<> u<219> t<Net_assignment> p<220> c<208> l<38>
n<> u<220> t<List_of_net_assignments> p<221> c<219> l<38>
n<> u<221> t<Continuous_assign> p<222> c<220> l<38>
n<> u<222> t<Module_common_item> p<223> c<221> l<38>
n<> u<223> t<Module_or_generate_item> p<224> c<222> l<38>
n<> u<224> t<Generate_item> p<226> c<223> s<225> l<38>
n<> u<225> t<End> p<226> l<39>
n<> u<226> t<Generate_block> p<227> c<203> l<36>
n<> u<227> t<Case_generate_item> p<229> c<226> s<228> l<35>
n<> u<228> t<Endcase> p<229> l<40>
n<> u<229> t<Case_generate_construct> p<230> c<165> l<29>
n<> u<230> t<Conditional_generate_construct> p<231> c<229> l<29>
n<> u<231> t<Module_common_item> p<232> c<230> l<29>
n<> u<232> t<Module_or_generate_item> p<233> c<231> l<29>
n<> u<233> t<Generate_item> p<235> c<232> s<234> l<29>
n<> u<234> t<End> p<235> l<41>
n<> u<235> t<Generate_block> p<236> c<161> l<28>
n<> u<236> t<If_generate_construct> p<237> c<56> l<10>
n<> u<237> t<Conditional_generate_construct> p<238> c<236> l<10>
n<> u<238> t<Module_common_item> p<239> c<237> l<10>
n<> u<239> t<Module_or_generate_item> p<240> c<238> l<10>
n<> u<240> t<Non_port_module_item> p<241> c<239> l<10>
n<> u<241> t<Module_declaration> p<242> c<22> l<1>
n<> u<242> t<Description> p<243> c<241> l<1>
n<> u<243> t<Source_text> p<244> c<242> l<1>
n<> u<244> t<Top_level_rule> l<1>
[WRN:PA0205] top.v:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] top.v:1: Compile module "work@dut".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[NTE:CP0309] top.v:1: Implicit port type (wire) for "y".

[INF:EL0526] Design Elaboration...

[INF:CP0335] top.v:28: Compile generate block "work@dut.u2".

[INF:CP0335] top.v:29: Compile generate block "work@dut.u2.u1".

Instance tree:
[TOP] work@dut work@dut
[SCO] work@dut.u2 work@dut.u2
[SCO] work@dut.u2.u1 work@dut.u2.u1

[NTE:EL0503] top.v:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[NTE:EL0523] top.v:1: Instance "work@dut".

[NTE:EL0522] top.v:28: Scope "work@dut.u2".

[NTE:EL0522] top.v:29: Scope "work@dut.u2.u1".

UHDM HTML COVERAGE REPORT: ../../build/tests/GenerateAssigns/slpp_unit//surelog.uhdm.chk
====== UHDM =======
design: (work@dut)
|vpiName:work@dut
|uhdmallPackages:
\_package: builtin (builtin), parent:work@dut
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::builtin::array), parent:builtin
  |vpiName:builtin::array
  |vpiFullName:builtin::builtin::array
|uhdmallClasses:
\_class_defn: (builtin::builtin::queue), parent:builtin
  |vpiName:builtin::queue
  |vpiFullName:builtin::builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::builtin::string), parent:builtin
  |vpiName:builtin::string
  |vpiFullName:builtin::builtin::string
|uhdmallClasses:
\_class_defn: (builtin::builtin::system), parent:builtin
  |vpiName:builtin::system
  |vpiFullName:builtin::builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:${SURELOG_DIR}/build/bin/sv/builtin.sv, line:4, parent:work@dut
  |vpiName:work@mailbox
|uhdmallClasses:
\_class_defn: (work@process), file:${SURELOG_DIR}/build/bin/sv/builtin.sv, line:33, parent:work@dut
  |vpiName:work@process
|uhdmallClasses:
\_class_defn: (work@semaphore), file:${SURELOG_DIR}/build/bin/sv/builtin.sv, line:58, parent:work@dut
  |vpiName:work@semaphore
|uhdmallModules:
\_module: work@dut (work@dut), file:top.v, line:1, parent:work@dut
  |vpiDefName:work@dut
  |vpiFullName:work@dut
  |vpiPort:
  \_port: (a), line:1, parent:work@dut
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.a), line:1, parent:work@dut
        |vpiName:a
        |vpiFullName:work@dut.a
  |vpiPort:
  \_port: (b), line:1, parent:work@dut
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.b), line:1, parent:work@dut
        |vpiName:b
        |vpiFullName:work@dut.b
  |vpiPort:
  \_port: (y), line:1, parent:work@dut
    |vpiName:y
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.y), line:1, parent:work@dut
        |vpiName:y
        |vpiFullName:work@dut.y
  |vpiNet:
  \_logic_net: (work@dut.a), line:1, parent:work@dut
  |vpiNet:
  \_logic_net: (work@dut.b), line:1, parent:work@dut
  |vpiNet:
  \_logic_net: (work@dut.y), line:1, parent:work@dut
  |vpiParamAssign:
  \_param_assign: , line:2
    |vpiRhs:
    \_constant: , line:2
      |vpiConstType:7
      |vpiDecompile:2
      |vpiSize:32
      |INT:2
    |vpiLhs:
    \_parameter: (p), line:2
      |vpiName:p
  |vpiParamAssign:
  \_param_assign: , line:2
    |vpiRhs:
    \_constant: , line:2
      |vpiConstType:7
      |vpiDecompile:4
      |vpiSize:32
      |INT:4
    |vpiLhs:
    \_parameter: (q), line:2
      |vpiName:q
  |vpiParameter:
  \_parameter: (p), line:2
  |vpiParameter:
  \_parameter: (q), line:2
|uhdmtopModules:
\_module: work@dut (work@dut), file:top.v, line:1
  |vpiDefName:work@dut
  |vpiName:work@dut
  |vpiPort:
  \_port: (a), line:1, parent:work@dut
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.a), line:1, parent:work@dut
        |vpiName:a
        |vpiFullName:work@dut.a
  |vpiPort:
  \_port: (b), line:1, parent:work@dut
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.b), line:1, parent:work@dut
        |vpiName:b
        |vpiFullName:work@dut.b
  |vpiPort:
  \_port: (y), line:1, parent:work@dut
    |vpiName:y
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.y), line:1, parent:work@dut
        |vpiName:y
        |vpiFullName:work@dut.y
  |vpiGenScopeArray:
  \_gen_scope_array: (work@dut.u2), line:28, parent:work@dut
    |vpiName:u2
    |vpiFullName:work@dut.u2
    |vpiGenScope:
    \_gen_scope: (work@dut.u2), parent:work@dut.u2
      |vpiFullName:work@dut.u2
      |vpiGenScopeArray:
      \_gen_scope_array: (work@dut.u2.u1), line:29, parent:work@dut.u2
        |vpiName:u1
        |vpiFullName:work@dut.u2.u1
        |vpiGenScope:
        \_gen_scope: (work@dut.u2.u1), parent:work@dut.u2.u1
          |vpiFullName:work@dut.u2.u1
          |vpiContAssign:
          \_cont_assign: , line:38, parent:work@dut.u2.u1
            |vpiRhs:
            \_operation: , line:38
              |vpiOpType:31
              |vpiOperand:
              \_ref_obj: (work@dut.u2.u1.a), line:38
                |vpiName:a
                |vpiFullName:work@dut.u2.u1.a
              |vpiOperand:
              \_ref_obj: (work@dut.u2.u1.b), line:38
                |vpiName:b
                |vpiFullName:work@dut.u2.u1.b
            |vpiLhs:
            \_ref_obj: (work@dut.u2.u1.y), line:38
              |vpiName:y
              |vpiFullName:work@dut.u2.u1.y
  |vpiNet:
  \_logic_net: (work@dut.a), line:1, parent:work@dut
  |vpiNet:
  \_logic_net: (work@dut.b), line:1, parent:work@dut
  |vpiNet:
  \_logic_net: (work@dut.y), line:1, parent:work@dut
  |vpiParameter:
  \_parameter: (p), line:2
    |vpiName:p
    |INT:2
  |vpiParameter:
  \_parameter: (q), line:2
    |vpiName:q
    |INT:4
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 9

