{
  "displayName": "NEON SIMD extension for the Arm Cortex-A and Arm Cortex-R",
  "feature": "NEON",
  "docUrl": "https://developer.arm.com/documentation/dui0473/m/neon-instructions",
  "readme": [
    "'desc' is documentation that appears in hover and completions.",
    "'specifier' lists valid instruction datatypes. Ex VABA.S8",
    "'type' lists instruction variations. Ex VAC appears as VACGE, VACLT, ..."
  ],
  "instructions": {
    "specifierRequired": true,
    "VABA": {
      "desc": "Vector Absolute Difference and Accumulate.",
      "specifier": "S8 S16 S32 U8 U16 U32"
    },
    "VABAL": {
      "desc": "Vector Absolute Difference and Accumulate.",
      "specifier": "S8 S16 S32 U8 U16 U32"
    },
    "VABD": {
      "desc": "Vector Absolute Difference.",
      "specifier": "S8 S16 S32 U8 U16 U32 F32"
    },
    "VABDL": {
      "desc": "Vector Absolute Difference.",
      "specifier": "S8 S16 S32 U8 U16 U32"
    },
    "VAC": {
      "desc": "Vector Absolute Compare.",
      "specifier": "F32",
      "type": "GE GT LE LT"
    },
    "VADD": {
      "desc": "Vector Add.",
      "specifier": "I8 I16 I32 I64 F32"
    },
    "VADDHN": {
      "desc": "Vector Add and Narrow, selecting High half.",
      "specifier": "I16 I32 I64"
    },
    "VADDL": {
      "desc": "Vector Add Long.",
      "specifier": "S8 S16 S32 U8 U16 U32"
    },
    "VADDW": {
      "desc": "Vector Add Wide.",
      "specifier": "S8 S16 S32 U8 U16 U32"
    },
    "VAND": {
      "desc": "Vector bitwise AND immediate pseudo-instruction.",
      "specifier": "I8 I16 I32 I64 <none>"
    },
    "VBIC": {
      "desc": "Vector Bit Clear.",
      "specifier": "I8 I16 I32 I64 <none>"
    },
    "VBIF": {
      "desc": "Vector Bitwise Insert if False.",
      "specifier": "*"
    },
    "VBIT": {
      "desc": "Vector Bitwise Insert if True.",
      "specifier": "*"
    },
    "VBSL": {
      "desc": "Vector Bitwise Select.",
      "specifier": "*"
    },
    "VCEQ": {
      "desc": "Vector Compare Equal to zero.",
      "specifier": "I8 I16 I32 F32"
    },
    "VCGE": {
      "desc": "Vector Compare Greater than or Equal.",
      "specifier": "S8 S16 S32 U8 U16 U32 F32"
    },
    "VCGT": {
      "desc": "Vector Compare Greater than.",
      "specifier": "S8 S16 S32 U8 U16 U32 F32"
    },
    "VCLE": {
      "desc": "Vector Compare Less than or Equal to zero.",
      "specifier": "S8 S16 S32 U8 U16 U32 F32"
    },
    "VCLS": {
      "desc": "Vector Count Leading Sign bits.",
      "specifier": "S8 S16 S32"
    },
    "VCLT": {
      "desc": "Vector Compare Less than.",
      "specifier": "S8 S16 S32 U8 U16 U32 F32"
    },
    "VCLZ": {
      "desc": "Vector Count Leading Zeros.",
      "specifier": "I8 I16 I32"
    },
    "VCNT": {
      "desc": "Vector Count set bits.",
      "specifier": "I8"
    },
    "VCVT": {
      "desc": "Vector Convert.",
      "specifier": "S32.F32 U32.F32 F32.S32 F32.U32 F32.F16 F16.F32"
    },
    "VDUP": {
      "desc": "Vector Duplicate.",
      "specifier": "8 16 32"
    },
    "VEOR": {
      "desc": "Vector Bitwise Exclusive OR.",
      "specifier": "*"
    },
    "VEXT": {
      "desc": "Vector Exctract.",
      "specifier": "8"
    },
    "VFMA": {
      "desc": "Vector Fused Multiply Accumulate.",
      "specifier": "F32"
    },
    "VFMS": {
      "desc": "Vector Fused Multiply Subtract.",
      "specifier": "F32"
    },
    "VHADD": {
      "desc": "Vector Halving Add.",
      "specifier": "S8 S16 S32 U8 U16 U32"
    },
    "VHSUB": {
      "desc": "Vector Halving Subtract.",
      "specifier": "S8 S16 S32 U8 U16 U32"
    },
    "VLD": {
      "desc": "VLDn (n-element structure(s) to lanes).",
      "type": "1 2 3 4",
      "specifier": "8 16 32 64"
    },
    "VLDM": {
      "desc": "Extension register load multiple.",
      "type": "IA DB EA FD"
    },
    "VLDR": {
      "desc": "Extension register load.",
      "specifier": "I8 I16 I32 I64 S8 S16 S32 S64 U8 U16 U32 U64 F32 I64 <none>"
    },
    "VMAX": {
      "desc": "Vector Maximum.",
      "specifier": "S8 S16 S32 U8 U16 U32 F32"
    },
    "VMIN": {
      "desc": "Vector Minimum.",
      "specifier": "S8 S16 S32 U8 U16 U32 F32"
    },
    "VMLA": {
      "desc": "Vector Multiply Accumulate.",
      "specifier": "I8 I16 I32 F32"
    },
    "VMLAL": {
      "desc": "Vector Multiply Accumulate.",
      "specifier": "S8 S16 S32 U8 U16 U32"
    },
    "VMLS": {
      "desc": "Vector Multiply by scalar and Subtract.",
      "specifier": "I8 I16 I32 F32"
    },
    "VMLSL": {
      "desc": "Vector Multiply Subtract Long.",
      "specifier": "S8 S16 S32 U8 U16 U32"
    },
    "VMOV": {
      "desc": "Vector Move.",
      "specifier": "I8 I16 I32 I64 U8 U16 U32 U64 S8 S16 S32 S64 F32 F64 8 16 32 <none>"
    },
    "VMOVL": {
      "desc": "Vector Move Long.",
      "specifier": "U8 U16 U32 S8 S16 S32"
    },
    "VMOVN": {
      "desc": "Vector Move and Narrow.",
      "specifier": "I16 I32 I64"
    },
    "VMOV2": {
      "desc": "Pseudo-instruction that generates an immediate value and places it in every element of a NEON vector, without loading a value from a literal pool..",
      "specifier": "I8 I16 I32 I64 U8 U16 U32 U64 S8 S16 S32 S64 F32"
    },
    "VMRS": {
      "desc": "Transfer the contents of a NEON system register to an ARM register."
    },
    "VMSR": {
      "desc": "Transfer the contents of an ARM register to a NEON system register."
    },
    "VMUL": {
      "desc": "Vector Multiply.",
      "specifier": "I8 I16 I32 F32 P8"
    },
    "VMULL": {
      "desc": "Vector Multiply Long.",
      "specifier": "U8 U16 U32 S8 S16 S32 P8"
    },
    "VMVN": {
      "desc": "Vector Move NOT.",
      "specifier": "*"
    },
    "VNEG": {
      "desc": "Vector Negate.",
      "specifier": "S8 S16 S32 F32"
    },
    "VORN": {
      "desc": "Vector bitwise OR NOT.",
      "specifier": "*"
    },
    "VORR": {
      "desc": "Vector bitwise OR.",
      "specifier": "*"
    },
    "VPADAL": {
      "desc": "Vector Pairwise Add and Accumulate Long.",
      "specifier": "U8 U16 U32 S8 S16 S32"
    },
    "VPADD": {
      "desc": "Vector Pairwise Add.",
      "specifier": "I8 I16 I32 F32"
    },
    "VPADDL": {
      "desc": "Vector Pairwise Add Long.",
      "specifier": "U8 U16 U32 S8 S16 S32"
    },
    "VPMAX": {
      "desc": "Vector Pairwise Maximum.",
      "specifier": "U8 U16 U32 S8 S16 S32 F32"
    },
    "VPMIN": {
      "desc": "Vector Pairwise Minimum.",
      "specifier": "U8 U16 U32 S8 S16 S32 F32"
    },
    "VPOP": {
      "desc": "Pop extension registers from the stack."
    },
    "VPUSH": {
      "desc": "Push extension registers onto the stack."
    },
    "VQABS": {
      "desc": "Vector Saturating Absolute.",
      "specifier": "S8 S16 S32"
    },
    "VQADD": {
      "desc": "Vector Saturating Add.",
      "specifier": "S8 S16 S32 S64 U8 U16 U32 U64"
    },
    "VQDMLAL": {
      "desc": "VVector Saturating Doubling Multiply Accumulate Long.",
      "specifier": "S16 S32"
    },
    "VQDMLSL": {
      "desc": "Vector Saturating Doubling Multiply Subtract Long.",
      "specifier": "S16 S32"
    },
    "VQDMULH": {
      "desc": "Vector Saturating Doubling Multiply Returning High Half.",
      "specifier": "S16 S32",
      "docName": "vqdmulh--by-vector-or-by-scalar-"
    },
    "VQDMULL": {
      "desc": "Vector Saturating Doubling Multiply Long.",
      "specifier": "S16 S32",
      "docName": "vqdmull--by-vector-or-by-scalar-"
    },
    "VQMOVN": {
      "desc": "Vector Saturating Move and Narrow.",
      "specifier": "S16 S32 S64",
      "docName": "vqmovn-and-vqmovun"
    },
    "VQMOVUN": {
      "desc": "Vector Saturating Move and Narrow.",
      "specifier": "S16 S32 S64",
      "docName": "vqmovn-and-vqmovun"
    },
    "VQNEG": {
      "desc": "Vector Saturating Negate.",
      "specifier": "S16 S32 S64"
    },
    "VQRDMULH": {
      "desc": "Vector Saturating Rounding Doubling Multiply Returning High Half.",
      "specifier": "S16 S32",
      "docName": "vqrdmulh--by-vector-or-by-scalar-"
    },
    "VQRSHL": {
      "desc": "Vector Saturating Rounding Shift Left by signed variable.",
      "specifier": "S8 S16 S32 S64 U8 U16 U32 U64",
      "docName": "vqrshl--by-signed-variable-"
    },
    "VQRSHRN": {
      "desc": "Vector Saturating Shift Right, Narrow, with Rounding.",
      "specifier": "I16 I32 I64 S16 S32 S64 U16 U32 U64",
      "docName": "vqrshrn-and-vqrshrun--by-immediate-"
    },
    "VQRSHRUN": {
      "desc": "Vector Saturating Shift Right, Narrow, by immediate value, with Rounding.",
      "specifier": "I16 I32 I64 S16 S32 S64",
      "docName": "vqrshrn-and-vqrshrun--by-immediate-"
    },
    "VQSHL": {
      "desc": "Vector Saturating Shift Left.",
      "specifier": "S8 S16 S32 S64 U8 U16 U32 U64",
      "docName": "vqshl--by-signed-variable-"
    },
    "VQSHLU": {
      "desc": "Vector Saturating Shift Left.",
      "specifier": "S8 S16 S32 S64",
      "docName": "vqshl-and-vqshlu--by-immediate-"
    },
    "VQSHRN": {
      "desc": "Vector Saturating Shift Right, Narrow, by immediate value.",
      "specifier": "I16 I32 I64 S16 S32 S64 U16 U32 U64",
      "docName": "vqshrn-and-vqshrun--by-immediate-"
    },
    "VQSHRUN": {
      "desc": "Vector Saturating Rounding Shift Left by signed variable.",
      "specifier": "I16 I32 I64 S16 S32 S64",
      "docName": "vqshrn-and-vqshrun--by-immediate-"
    },
    "VQSUB": {
      "desc": "Vector Saturating Subtract.",
      "specifier": "S8 S16 S32 S64 U8 U16 U32 U64"
    },
    "VRADDHN": {
      "desc": "Vector Rounding Add and Narrow, selecting High half.",
      "specifier": "I16 I32 I64"
    },
    "VRECPE": {
      "desc": "Vector Reciprocal Estimate.",
      "specifier": "U32 F32"
    },
    "VRECPS": {
      "desc": "Vector Reciprocal Step.",
      "specifier": "F32"
    },
    "VREV": {
      "desc": "Vector Reverse within halfwords, words, or doublewords.",
      "type": "16 32 64",
      "specifier": "16 32 64",
      "docName": "vrev16--vrev32--and-vrev64"
    },
    "VRHADD": {
      "desc": "Vector Rounding Halving Add.",
      "specifier": "S8 S16 S32 U8 U16 U32"
    },
    "VRSHL": {
      "desc": "Vector Rounding Shift Left by signed variable.",
      "specifier": "S8 S16 S32 S64 U8 U16 U32 U64",
      "docName": "vrshl--by-signed-variable-"
    },
    "VRSHR": {
      "desc": "Vector Rounding Shift Right by immediate value.",
      "specifier": "S8 S16 S32 S64 U8 U16 U32 U64",
      "docName": "vrshr--by-immediate-"
    },
    "VRSHRN": {
      "desc": "Vector Rounding Shift Right, Narrow, by immediate value.",
      "specifier": "I16 I32 I64",
      "docName": "vrshrn--by-immediate-"
    },
    "VRSQRTE": {
      "desc": "Vector Reciprocal Square Root Estimate.",
      "specifier": "U32 F32"
    },
    "VRSQRTS": {
      "desc": "Vector Reciprocal Square Root Step.",
      "specifier": "F32"
    },
    "VRSRA": {
      "desc": "Vector Rounding Shift Right by immediate value and Accumulate.",
      "specifier": "S8 S16 S32 S64 U8 U16 U32 U64",
      "docName": "vrsra--by-immediate-"
    },
    "VRSUBHN": {
      "desc": "Vector Rounding Subtract and Narrow, selecting High half.",
      "specifier": "I16 I32 I64"
    },
    "VSHL": {
      "desc": "Vector Shift Left.",
      "specifier": "S8 S16 S32 S64 U8 U16 U32 U64 I8 I16 I32 I64",
      "docName": "vshl--by-immediate-"
    },
    "VSHLL": {
      "desc": "Vector Shift Left Long.",
      "specifier": "S8 S16 S32 U8 U16 U32",
      "docName": "vshll--by-immediate-"
    },
    "VSHR": {
      "desc": "Vector Shift Right by immediate value.",
      "specifier": "S8 S16 S32 S64 U8 U16 U32 U64",
      "docName": "vshr--by-immediate-"
    },
    "VSHRN": {
      "desc": "Vector Shift Right, Narrow, by immediate value.",
      "specifier": "I16 I32 I64",
      "docName": "vshrn--by-immediate-"
    },
    "VSLI": {
      "desc": "Vector Shift Left and Insert.",
      "specifier": "8 16 32 64"
    },
    "VSRA": {
      "desc": "Vector Shift Right by immediate value and Accumulate.",
      "specifier": "S8 S16 S32 S64 U8 U16 U32 U64",
      "docName": "vsra--by-immediate-"
    },
    "VSRI": {
      "desc": "Vector Shift Right and Insert.",
      "specifier": "8 16 32 64"
    },
    "VST": {
      "desc": "Vector Store n-element structures.",
      "type": "1 2 3 4",
      "specifier": "8 16 32 64",
      "docName": "vstn--multiple-n-element-structures-"
    },
    "VSTR": {
      "desc": "Extension register store.",
      "specifier": "64 <none>"
    },
    "VSUB": {
      "desc": "Vector Subtract.",
      "specifier": "I8 I16 I32 I64 F32"
    },
    "VSUBHN": {
      "desc": "Vector Subtract and Narrow, selecting High half.",
      "specifier": "I16 I32 I64"
    },
    "VSUBL": {
      "desc": "Vector Add Long.",
      "specifier": "S8 S16 S32 U8 U16 U32",
      "docName": "vsubl-and-vsubw"
    },
    "VSUBW": {
      "desc": "Vector Add Wide.",
      "specifier": "S8 S16 S32 U8 U16 U32",
      "docName": "vsubl-and-vsubw"
    },
    "VSWP": {
      "desc": "Vector Swap.",
      "specifier": "* <none>"
    },
    "VTBL": {
      "desc": "Vector Table Lookup.",
      "specifier": "8",
      "docName": "vtbl-and-vtbx"
    },
    "VTBX": {
      "desc": "Vector Table Extension.",
      "specifier": "8",
      "docName": "vtbl-and-vtbx"
    },
    "VTRN": {
      "desc": "Vector Transpose.",
      "specifier": "8 16 32"
    },
    "VTST": {
      "desc": "Vector Test bits.",
      "specifier": "8 16 32"
    },
    "VUZP": {
      "desc": "Vector Unzip.",
      "specifier": "8 16 32"
    },
    "VZIP": {
      "desc": "Vector Zip.",
      "specifier": "8 16 32"
    }
  }
}