11:06:35 DEBUG : Logs will be stored at 'D:/project/z_turn_board/SSD_WRRD/vitis_1/IDE.log'.
11:06:38 INFO  : Registering command handlers for Vitis TCF services
11:06:38 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\z_turn_board\SSD_WRRD\vitis_1\temp_xsdb_launch_script.tcl
11:06:39 INFO  : Platform repository initialization has completed.
11:06:42 INFO  : XSCT server has started successfully.
11:06:42 INFO  : plnx-install-location is set to ''
11:06:45 INFO  : Successfully done setting XSCT server connection channel  
11:06:45 INFO  : Successfully done query RDI_DATADIR 
11:06:45 INFO  : Successfully done setting workspace for the tool. 
11:08:42 INFO  : Result from executing command 'getProjects': hard_plat
11:08:42 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202210_1|C:/xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|C:/xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|C:/xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|C:/xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|C:/xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|C:/xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
11:09:12 INFO  : No changes in MSS file content so sources will not be generated.
11:09:24 INFO  : No changes in MSS file content so sources will not be generated.
11:09:36 INFO  : No changes in MSS file content so sources will not be generated.
11:12:50 INFO  : Example project xilffs_polled_example_1 has been created successfully.
11:13:17 INFO  : Result from executing command 'getProjects': hard_plat
11:13:17 INFO  : Result from executing command 'getPlatforms': hard_plat|D:/project/z_turn_board/SSD_WRRD/vitis_1/hard_plat/export/hard_plat/hard_plat.xpfm;xilinx_vck190_base_202210_1|C:/xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|C:/xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|C:/xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|C:/xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|C:/xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|C:/xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
11:13:23 INFO  : Checking for BSP changes to sync application flags for project 'xilffs_polled_example_1'...
11:13:23 INFO  : Updating application flags with new BSP settings...
11:13:23 INFO  : Successfully updated application flags for project xilffs_polled_example_1.
11:13:36 INFO  : Checking for BSP changes to sync application flags for project 'xilffs_polled_example_1'...
11:27:32 INFO  : Checking for BSP changes to sync application flags for project 'xilffs_polled_example_1'...
11:27:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:28:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:28:05 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:28:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:28:11 INFO  : Jtag cable 'Platform Cable USB II 00001b3b941901' is selected.
11:28:11 INFO  : 'jtag frequency' command is executed.
11:28:11 INFO  : Context for 'APU' is selected.
11:28:11 INFO  : System reset is completed.
11:28:14 INFO  : 'after 3000' command is executed.
11:28:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001b3b941901" && level==0 && jtag_device_ctx=="jsn-DLC10-00001b3b941901-23727093-0"}' command is executed.
11:28:27 INFO  : Device configured successfully with "D:/project/z_turn_board/SSD_WRRD/vitis_1/xilffs_polled_example_1/_ide/bitstream/design_1_wrapper.bit"
11:28:27 INFO  : Context for 'APU' is selected.
11:28:27 INFO  : Hardware design and registers information is loaded from 'D:/project/z_turn_board/SSD_WRRD/vitis_1/hard_plat/export/hard_plat/hw/design_1_wrapper.xsa'.
11:28:27 INFO  : 'configparams force-mem-access 1' command is executed.
11:28:27 INFO  : Context for 'APU' is selected.
11:28:27 INFO  : Sourcing of 'D:/project/z_turn_board/SSD_WRRD/vitis_1/xilffs_polled_example_1/_ide/psinit/ps7_init.tcl' is done.
11:28:30 INFO  : 'ps7_init' command is executed.
11:28:30 INFO  : 'ps7_post_config' command is executed.
11:28:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:34 INFO  : The application 'D:/project/z_turn_board/SSD_WRRD/vitis_1/xilffs_polled_example_1/Debug/xilffs_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:28:34 INFO  : 'configparams force-mem-access 0' command is executed.
11:28:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001b3b941901" && level==0 && jtag_device_ctx=="jsn-DLC10-00001b3b941901-23727093-0"}
fpga -file D:/project/z_turn_board/SSD_WRRD/vitis_1/xilffs_polled_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/project/z_turn_board/SSD_WRRD/vitis_1/hard_plat/export/hard_plat/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/project/z_turn_board/SSD_WRRD/vitis_1/xilffs_polled_example_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/project/z_turn_board/SSD_WRRD/vitis_1/xilffs_polled_example_1/Debug/xilffs_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:28:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:34 INFO  : 'con' command is executed.
11:28:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:28:34 INFO  : Launch script is exported to file 'D:\project\z_turn_board\SSD_WRRD\vitis_1\xilffs_polled_example_1_system\_ide\scripts\systemdebugger_xilffs_polled_example_1_system_standalone.tcl'
11:29:36 INFO  : Disconnected from the channel tcfchan#4.
18:26:04 DEBUG : Logs will be stored at 'D:/project/z_turn_board/SSD_WRRD/vitis_1/IDE.log'.
18:26:04 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\project\z_turn_board\SSD_WRRD\vitis_1\temp_xsdb_launch_script.tcl
18:26:08 INFO  : Registering command handlers for Vitis TCF services
18:26:09 INFO  : Platform repository initialization has completed.
18:26:10 INFO  : XSCT server has started successfully.
18:26:13 INFO  : plnx-install-location is set to ''
18:26:13 INFO  : Successfully done setting XSCT server connection channel  
18:26:13 INFO  : Successfully done query RDI_DATADIR 
18:26:13 INFO  : Successfully done setting workspace for the tool. 
