// Seed: 886014490
module module_0 #(
    parameter id_6 = 32'd96
) (
    id_1,
    id_2#(
        .id_3(1),
        .id_4(1 ? 1 : 1)
    ),
    id_5
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire _id_6;
  ;
  assign module_1.id_4 = 0;
  logic [7:0][$realtime : id_6] id_7;
endmodule
module module_1 #(
    parameter id_0 = 32'd74
) (
    output tri  _id_0,
    output tri0 id_1,
    input  tri  id_2,
    input  wire id_3,
    input  wire id_4,
    input  wand id_5
);
  wire id_7, id_8, id_9[id_0 : 1 'd0];
  wire id_10;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_10
  );
endmodule
