<stg><name>axi_interfaces</name>


<trans_list>

<trans id="110" from="1" to="2">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="2" to="2">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_0, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_1, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_2, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_3, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_4, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_5, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_6, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_7, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_0, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_1, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_2, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_3, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_4, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_5, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_6, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_7, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %rewind_header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1">
<![CDATA[
rewind_header:0  %do_init = phi i1 [ true, %0 ], [ false, %1 ], [ true, %2 ]

]]></node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5">
<![CDATA[
rewind_header:1  %i1 = phi i5 [ 0, %0 ], [ %tmp_11, %1 ], [ 0, %2 ]

]]></node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:2  br i1 %do_init, label %rewind_init, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
rewind_init:0  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_7), !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
rewind_init:1  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_6), !map !6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
rewind_init:2  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_5), !map !12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
rewind_init:3  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_4), !map !18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
rewind_init:4  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_3), !map !24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
rewind_init:5  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_2), !map !30

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
rewind_init:6  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_1), !map !36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
rewind_init:7  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_0), !map !42

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
rewind_init:8  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_7), !map !48

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
rewind_init:9  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_6), !map !52

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
rewind_init:10  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_5), !map !56

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
rewind_init:11  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_4), !map !60

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
rewind_init:12  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_3), !map !64

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
rewind_init:13  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_2), !map !68

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
rewind_init:14  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_1), !map !72

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
rewind_init:15  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_0), !map !76

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
rewind_init:16  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @axi_interfaces_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="0">
<![CDATA[
rewind_init:17  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="6" op_0_bw="5">
<![CDATA[
:0  %i1_cast = zext i5 %i1 to i6

]]></node>
<StgValue><ssdm name="i1_cast"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:3  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32">
<![CDATA[
:5  %acc_0_load = load i32* @acc_0, align 16

]]></node>
<StgValue><ssdm name="acc_0_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %d_i_0_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_0)

]]></node>
<StgValue><ssdm name="d_i_0_read"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="16">
<![CDATA[
:7  %tmp_2 = sext i16 %d_i_0_read to i32

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_3 = add nsw i32 %tmp_2, %acc_0_load

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  store i32 %tmp_3, i32* @acc_0, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="16" op_0_bw="32">
<![CDATA[
:10  %tmp_1 = trunc i32 %tmp_3 to i16

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:11  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_0, i16 %tmp_1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:12  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str4, i32 %tmp) nounwind

]]></node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="32">
<![CDATA[
:13  %acc_1_load = load i32* @acc_1, align 4

]]></node>
<StgValue><ssdm name="acc_1_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14  %d_i_1_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_1)

]]></node>
<StgValue><ssdm name="d_i_1_read"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="16">
<![CDATA[
:15  %tmp_2_1 = sext i16 %d_i_1_read to i32

]]></node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_3_1 = add nsw i32 %tmp_2_1, %acc_1_load

]]></node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  store i32 %tmp_3_1, i32* @acc_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="16" op_0_bw="32">
<![CDATA[
:18  %tmp_4 = trunc i32 %tmp_3_1 to i16

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:19  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_1, i16 %tmp_4)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32">
<![CDATA[
:20  %acc_2_load = load i32* @acc_2, align 8

]]></node>
<StgValue><ssdm name="acc_2_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:21  %d_i_2_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_2)

]]></node>
<StgValue><ssdm name="d_i_2_read"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="16">
<![CDATA[
:22  %tmp_2_2 = sext i16 %d_i_2_read to i32

]]></node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_3_2 = add nsw i32 %tmp_2_2, %acc_2_load

]]></node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  store i32 %tmp_3_2, i32* @acc_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="16" op_0_bw="32">
<![CDATA[
:25  %tmp_5 = trunc i32 %tmp_3_2 to i16

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:26  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_2, i16 %tmp_5)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="32" op_0_bw="32">
<![CDATA[
:27  %acc_3_load = load i32* @acc_3, align 4

]]></node>
<StgValue><ssdm name="acc_3_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:28  %d_i_3_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_3)

]]></node>
<StgValue><ssdm name="d_i_3_read"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="16">
<![CDATA[
:29  %tmp_2_3 = sext i16 %d_i_3_read to i32

]]></node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_3_3 = add nsw i32 %tmp_2_3, %acc_3_load

]]></node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  store i32 %tmp_3_3, i32* @acc_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="16" op_0_bw="32">
<![CDATA[
:32  %tmp_6 = trunc i32 %tmp_3_3 to i16

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:33  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_3, i16 %tmp_6)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32">
<![CDATA[
:34  %acc_4_load = load i32* @acc_4, align 16

]]></node>
<StgValue><ssdm name="acc_4_load"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:35  %d_i_4_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_4)

]]></node>
<StgValue><ssdm name="d_i_4_read"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="16">
<![CDATA[
:36  %tmp_2_4 = sext i16 %d_i_4_read to i32

]]></node>
<StgValue><ssdm name="tmp_2_4"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_3_4 = add nsw i32 %tmp_2_4, %acc_4_load

]]></node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  store i32 %tmp_3_4, i32* @acc_4, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="16" op_0_bw="32">
<![CDATA[
:39  %tmp_7 = trunc i32 %tmp_3_4 to i16

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:40  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_4, i16 %tmp_7)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32">
<![CDATA[
:41  %acc_5_load = load i32* @acc_5, align 4

]]></node>
<StgValue><ssdm name="acc_5_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:42  %d_i_5_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_5)

]]></node>
<StgValue><ssdm name="d_i_5_read"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="16">
<![CDATA[
:43  %tmp_2_5 = sext i16 %d_i_5_read to i32

]]></node>
<StgValue><ssdm name="tmp_2_5"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_3_5 = add nsw i32 %tmp_2_5, %acc_5_load

]]></node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  store i32 %tmp_3_5, i32* @acc_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="16" op_0_bw="32">
<![CDATA[
:46  %tmp_8 = trunc i32 %tmp_3_5 to i16

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:47  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_5, i16 %tmp_8)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="32">
<![CDATA[
:48  %acc_6_load = load i32* @acc_6, align 8

]]></node>
<StgValue><ssdm name="acc_6_load"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:49  %d_i_6_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_6)

]]></node>
<StgValue><ssdm name="d_i_6_read"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="16">
<![CDATA[
:50  %tmp_2_6 = sext i16 %d_i_6_read to i32

]]></node>
<StgValue><ssdm name="tmp_2_6"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %tmp_3_6 = add nsw i32 %tmp_2_6, %acc_6_load

]]></node>
<StgValue><ssdm name="tmp_3_6"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  store i32 %tmp_3_6, i32* @acc_6, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="16" op_0_bw="32">
<![CDATA[
:53  %tmp_9 = trunc i32 %tmp_3_6 to i16

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:54  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_6, i16 %tmp_9)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="32">
<![CDATA[
:55  %acc_7_load = load i32* @acc_7, align 4

]]></node>
<StgValue><ssdm name="acc_7_load"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:56  %d_i_7_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_7)

]]></node>
<StgValue><ssdm name="d_i_7_read"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="16">
<![CDATA[
:57  %tmp_2_7 = sext i16 %d_i_7_read to i32

]]></node>
<StgValue><ssdm name="tmp_2_7"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58  %tmp_3_7 = add nsw i32 %tmp_2_7, %acc_7_load

]]></node>
<StgValue><ssdm name="tmp_3_7"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:59  store i32 %tmp_3_7, i32* @acc_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="16" op_0_bw="32">
<![CDATA[
:60  %tmp_10 = trunc i32 %tmp_3_7 to i16

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:61  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_7, i16 %tmp_10)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:62  %i_1_7 = add i6 8, %i1_cast

]]></node>
<StgValue><ssdm name="i_1_7"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="5" op_0_bw="6">
<![CDATA[
:63  %tmp_11 = trunc i6 %i_1_7 to i5

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:64  %exitcond = icmp eq i6 %i_1_7, -32

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:65  br i1 %exitcond, label %2, label %rewind_header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="0" op_0_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_Return()

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %rewind_header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
