--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml calc_project_top.twx calc_project_top.ncd -o
calc_project_top.twr calc_project_top.pcf

Design file:              calc_project_top.ncd
Physical constraint file: calc_project_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;

 64055476 paths analyzed, 5691 endpoints analyzed, 19 failing endpoints
 19 timing errors detected. (19 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.147ns.
--------------------------------------------------------------------------------

Paths for end point core_uut/div_uut/Ready (SLICE_X29Y15.A5), 10074191 paths
--------------------------------------------------------------------------------
Slack (setup path):     -8.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/div_uut/input_B_2_2 (FF)
  Destination:          core_uut/div_uut/Ready (FF)
  Requirement:          10.000ns
  Data Path Delay:      18.078ns (Levels of Logic = 16)
  Clock Path Skew:      -0.034ns (0.364 - 0.398)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/div_uut/input_B_2_2 to core_uut/div_uut/Ready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y30.DQ      Tcko                  0.408   core_uut/div_uut/input_B_2_2
                                                       core_uut/div_uut/input_B_2_2
    SLICE_X34Y29.B4      net (fanout=7)        0.868   core_uut/div_uut/input_B_2_2
    SLICE_X34Y29.B       Tilo                  0.203   N579
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_9_OUT_Madd_Madd_lut<6>1_SW1
    SLICE_X32Y29.B4      net (fanout=1)        0.645   N579
    SLICE_X32Y29.B       Tilo                  0.205   core_uut/div_uut/input_A<7>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_9_OUT_Madd_Madd_lut<6>1
    SLICE_X31Y30.A2      net (fanout=3)        0.760   core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_9_OUT_Madd_Madd_lut<6>
    SLICE_X31Y30.A       Tilo                  0.259   N638
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<4>11_SW2
    SLICE_X31Y28.C4      net (fanout=3)        0.489   N593
    SLICE_X31Y28.C       Tilo                  0.259   core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_a[0]_GND_11_o_MUX_427_o171
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<3>11_SW4
    SLICE_X29Y27.A4      net (fanout=2)        0.709   N712
    SLICE_X29Y27.A       Tilo                  0.259   core_uut/div_uut/state[6]_GND_10_o_select_48_OUT<3>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<3>11_1
    SLICE_X27Y28.C3      net (fanout=2)        0.482   core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<3>11
    SLICE_X27Y28.C       Tilo                  0.259   core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_11_OUT_Madd_Madd_lut<6>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_a[0]_GND_11_o_MUX_473_o171
    SLICE_X27Y26.A2      net (fanout=9)        0.665   core_uut/div_uut/input_A[7]_input_B[7]_div_12/a[7]_GND_11_o_MUX_466_o
    SLICE_X27Y26.A       Tilo                  0.259   N474
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<2>24
    SLICE_X29Y27.C3      net (fanout=16)       0.562   core_uut/div_uut/input_A[7]_input_B[7]_div_12_OUT<2>
    SLICE_X29Y27.C       Tilo                  0.259   core_uut/div_uut/state[6]_GND_10_o_select_48_OUT<3>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_a[0]_GND_11_o_MUX_493_o131
    SLICE_X28Y26.CX      net (fanout=5)        0.393   core_uut/div_uut/input_A[7]_input_B[7]_div_12/a[3]_GND_11_o_MUX_490_o
    SLICE_X28Y26.DMUX    Tcxd                  0.259   core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X27Y27.D3      net (fanout=4)        0.565   core_uut/div_uut/input_A[7]_input_B[7]_div_12/GND_11_o_b[7]_add_15_OUT<4>
    SLICE_X27Y27.D       Tilo                  0.259   N478
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_n028651_SW7
    SLICE_X26Y25.C6      net (fanout=1)        0.308   N478
    SLICE_X26Y25.C       Tilo                  0.204   N385
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<0>1_SW5
    SLICE_X26Y25.D5      net (fanout=1)        0.195   N253
    SLICE_X26Y25.D       Tilo                  0.203   N385
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<0>1_SW1
    SLICE_X27Y25.A1      net (fanout=1)        0.543   N385
    SLICE_X27Y25.A       Tilo                  0.259   core_uut/div_uut/data_out<1>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<0>2
    DSP48_X1Y4.A0        net (fanout=2)        1.025   core_uut/div_uut/input_A[7]_input_B[7]_div_12_OUT<0>
    DSP48_X1Y4.P0        Tdspdo_A_P            4.560   core_uut/div_uut/Maddsub_n0095
                                                       core_uut/div_uut/Maddsub_n0095
    SLICE_X29Y15.B1      net (fanout=2)        0.987   core_uut/div_uut/_n0152<7>
    SLICE_X29Y15.B       Tilo                  0.259   core_uut/div_uut/Remainder<7>
                                                       core_uut/div_uut/state[6]_GND_10_o_Select_53_o3
    SLICE_X29Y15.A5      net (fanout=1)        0.187   core_uut/div_uut/state[6]_GND_10_o_Select_53_o3
    SLICE_X29Y15.CLK     Tas                   0.322   core_uut/div_uut/Remainder<7>
                                                       core_uut/div_uut/state[6]_GND_10_o_Select_53_o5
                                                       core_uut/div_uut/Ready
    -------------------------------------------------  ---------------------------
    Total                                     18.078ns (8.695ns logic, 9.383ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/div_uut/input_B_2_2 (FF)
  Destination:          core_uut/div_uut/Ready (FF)
  Requirement:          10.000ns
  Data Path Delay:      18.050ns (Levels of Logic = 16)
  Clock Path Skew:      -0.034ns (0.364 - 0.398)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/div_uut/input_B_2_2 to core_uut/div_uut/Ready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y30.DQ      Tcko                  0.408   core_uut/div_uut/input_B_2_2
                                                       core_uut/div_uut/input_B_2_2
    SLICE_X34Y29.B4      net (fanout=7)        0.868   core_uut/div_uut/input_B_2_2
    SLICE_X34Y29.B       Tilo                  0.203   N579
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_9_OUT_Madd_Madd_lut<6>1_SW1
    SLICE_X32Y29.B4      net (fanout=1)        0.645   N579
    SLICE_X32Y29.B       Tilo                  0.205   core_uut/div_uut/input_A<7>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_9_OUT_Madd_Madd_lut<6>1
    SLICE_X31Y30.A2      net (fanout=3)        0.760   core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_9_OUT_Madd_Madd_lut<6>
    SLICE_X31Y30.A       Tilo                  0.259   N638
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<4>11_SW2
    SLICE_X31Y28.C4      net (fanout=3)        0.489   N593
    SLICE_X31Y28.C       Tilo                  0.259   core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_a[0]_GND_11_o_MUX_427_o171
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<3>11_SW4
    SLICE_X29Y27.A4      net (fanout=2)        0.709   N712
    SLICE_X29Y27.A       Tilo                  0.259   core_uut/div_uut/state[6]_GND_10_o_select_48_OUT<3>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<3>11_1
    SLICE_X27Y28.C3      net (fanout=2)        0.482   core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<3>11
    SLICE_X27Y28.C       Tilo                  0.259   core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_11_OUT_Madd_Madd_lut<6>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_a[0]_GND_11_o_MUX_473_o171
    SLICE_X27Y26.A2      net (fanout=9)        0.665   core_uut/div_uut/input_A[7]_input_B[7]_div_12/a[7]_GND_11_o_MUX_466_o
    SLICE_X27Y26.A       Tilo                  0.259   N474
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<2>24
    SLICE_X29Y27.C3      net (fanout=16)       0.562   core_uut/div_uut/input_A[7]_input_B[7]_div_12_OUT<2>
    SLICE_X29Y27.C       Tilo                  0.259   core_uut/div_uut/state[6]_GND_10_o_select_48_OUT<3>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_a[0]_GND_11_o_MUX_493_o131
    SLICE_X28Y26.CX      net (fanout=5)        0.393   core_uut/div_uut/input_A[7]_input_B[7]_div_12/a[3]_GND_11_o_MUX_490_o
    SLICE_X28Y26.COUT    Tcxcy                 0.107   core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X28Y27.CIN     net (fanout=1)        0.003   core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X28Y27.BMUX    Tcinb                 0.260   core_uut/div_uut/input_B<0>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X26Y26.D5      net (fanout=1)        0.631   core_uut/div_uut/input_A[7]_input_B[7]_div_12/GND_11_o_b[7]_add_15_OUT<6>
    SLICE_X26Y26.D       Tilo                  0.203   N123
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<0>2_SW0
    SLICE_X28Y25.D1      net (fanout=2)        0.795   N123
    SLICE_X28Y25.D       Tilo                  0.205   N384
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<0>1_SW0
    SLICE_X27Y25.A6      net (fanout=1)        0.304   N384
    SLICE_X27Y25.A       Tilo                  0.259   core_uut/div_uut/data_out<1>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<0>2
    DSP48_X1Y4.A0        net (fanout=2)        1.025   core_uut/div_uut/input_A[7]_input_B[7]_div_12_OUT<0>
    DSP48_X1Y4.P0        Tdspdo_A_P            4.560   core_uut/div_uut/Maddsub_n0095
                                                       core_uut/div_uut/Maddsub_n0095
    SLICE_X29Y15.B1      net (fanout=2)        0.987   core_uut/div_uut/_n0152<7>
    SLICE_X29Y15.B       Tilo                  0.259   core_uut/div_uut/Remainder<7>
                                                       core_uut/div_uut/state[6]_GND_10_o_Select_53_o3
    SLICE_X29Y15.A5      net (fanout=1)        0.187   core_uut/div_uut/state[6]_GND_10_o_Select_53_o3
    SLICE_X29Y15.CLK     Tas                   0.322   core_uut/div_uut/Remainder<7>
                                                       core_uut/div_uut/state[6]_GND_10_o_Select_53_o5
                                                       core_uut/div_uut/Ready
    -------------------------------------------------  ---------------------------
    Total                                     18.050ns (8.545ns logic, 9.505ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/div_uut/input_B_2_2 (FF)
  Destination:          core_uut/div_uut/Ready (FF)
  Requirement:          10.000ns
  Data Path Delay:      17.967ns (Levels of Logic = 17)
  Clock Path Skew:      -0.034ns (0.364 - 0.398)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/div_uut/input_B_2_2 to core_uut/div_uut/Ready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y30.DQ      Tcko                  0.408   core_uut/div_uut/input_B_2_2
                                                       core_uut/div_uut/input_B_2_2
    SLICE_X34Y29.B4      net (fanout=7)        0.868   core_uut/div_uut/input_B_2_2
    SLICE_X34Y29.B       Tilo                  0.203   N579
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_9_OUT_Madd_Madd_lut<6>1_SW1
    SLICE_X32Y29.B4      net (fanout=1)        0.645   N579
    SLICE_X32Y29.B       Tilo                  0.205   core_uut/div_uut/input_A<7>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_9_OUT_Madd_Madd_lut<6>1
    SLICE_X31Y30.A2      net (fanout=3)        0.760   core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_9_OUT_Madd_Madd_lut<6>
    SLICE_X31Y30.A       Tilo                  0.259   N638
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<4>11_SW2
    SLICE_X31Y28.C4      net (fanout=3)        0.489   N593
    SLICE_X31Y28.C       Tilo                  0.259   core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_a[0]_GND_11_o_MUX_427_o171
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<3>11_SW4
    SLICE_X29Y27.A4      net (fanout=2)        0.709   N712
    SLICE_X29Y27.A       Tilo                  0.259   core_uut/div_uut/state[6]_GND_10_o_select_48_OUT<3>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<3>11_1
    SLICE_X27Y28.C3      net (fanout=2)        0.482   core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<3>11
    SLICE_X27Y28.C       Tilo                  0.259   core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_11_OUT_Madd_Madd_lut<6>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_a[0]_GND_11_o_MUX_473_o171
    SLICE_X27Y26.A2      net (fanout=9)        0.665   core_uut/div_uut/input_A[7]_input_B[7]_div_12/a[7]_GND_11_o_MUX_466_o
    SLICE_X27Y26.A       Tilo                  0.259   N474
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<2>24
    SLICE_X29Y27.C3      net (fanout=16)       0.562   core_uut/div_uut/input_A[7]_input_B[7]_div_12_OUT<2>
    SLICE_X29Y27.C       Tilo                  0.259   core_uut/div_uut/state[6]_GND_10_o_select_48_OUT<3>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_a[0]_GND_11_o_MUX_493_o131
    SLICE_X28Y26.CX      net (fanout=5)        0.393   core_uut/div_uut/input_A[7]_input_B[7]_div_12/a[3]_GND_11_o_MUX_490_o
    SLICE_X28Y26.COUT    Tcxcy                 0.107   core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X28Y27.CIN     net (fanout=1)        0.003   core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X28Y27.AMUX    Tcina                 0.177   core_uut/div_uut/input_B<0>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X26Y26.C5      net (fanout=4)        0.443   core_uut/div_uut/input_A[7]_input_B[7]_div_12/GND_11_o_b[7]_add_15_OUT<5>
    SLICE_X26Y26.C       Tilo                  0.204   N123
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_n028651_SW6
    SLICE_X26Y25.C5      net (fanout=1)        0.346   N477
    SLICE_X26Y25.C       Tilo                  0.204   N385
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<0>1_SW5
    SLICE_X26Y25.D5      net (fanout=1)        0.195   N253
    SLICE_X26Y25.D       Tilo                  0.203   N385
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<0>1_SW1
    SLICE_X27Y25.A1      net (fanout=1)        0.543   N385
    SLICE_X27Y25.A       Tilo                  0.259   core_uut/div_uut/data_out<1>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<0>2
    DSP48_X1Y4.A0        net (fanout=2)        1.025   core_uut/div_uut/input_A[7]_input_B[7]_div_12_OUT<0>
    DSP48_X1Y4.P0        Tdspdo_A_P            4.560   core_uut/div_uut/Maddsub_n0095
                                                       core_uut/div_uut/Maddsub_n0095
    SLICE_X29Y15.B1      net (fanout=2)        0.987   core_uut/div_uut/_n0152<7>
    SLICE_X29Y15.B       Tilo                  0.259   core_uut/div_uut/Remainder<7>
                                                       core_uut/div_uut/state[6]_GND_10_o_Select_53_o3
    SLICE_X29Y15.A5      net (fanout=1)        0.187   core_uut/div_uut/state[6]_GND_10_o_Select_53_o3
    SLICE_X29Y15.CLK     Tas                   0.322   core_uut/div_uut/Remainder<7>
                                                       core_uut/div_uut/state[6]_GND_10_o_Select_53_o5
                                                       core_uut/div_uut/Ready
    -------------------------------------------------  ---------------------------
    Total                                     17.967ns (8.665ns logic, 9.302ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point core_uut/div_uut/Ready (SLICE_X29Y15.A4), 6044514 paths
--------------------------------------------------------------------------------
Slack (setup path):     -8.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/div_uut/input_B_2_2 (FF)
  Destination:          core_uut/div_uut/Ready (FF)
  Requirement:          10.000ns
  Data Path Delay:      18.019ns (Levels of Logic = 16)
  Clock Path Skew:      -0.034ns (0.364 - 0.398)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/div_uut/input_B_2_2 to core_uut/div_uut/Ready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y30.DQ      Tcko                  0.408   core_uut/div_uut/input_B_2_2
                                                       core_uut/div_uut/input_B_2_2
    SLICE_X34Y29.B4      net (fanout=7)        0.868   core_uut/div_uut/input_B_2_2
    SLICE_X34Y29.B       Tilo                  0.203   N579
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_9_OUT_Madd_Madd_lut<6>1_SW1
    SLICE_X32Y29.B4      net (fanout=1)        0.645   N579
    SLICE_X32Y29.B       Tilo                  0.205   core_uut/div_uut/input_A<7>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_9_OUT_Madd_Madd_lut<6>1
    SLICE_X31Y30.A2      net (fanout=3)        0.760   core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_9_OUT_Madd_Madd_lut<6>
    SLICE_X31Y30.A       Tilo                  0.259   N638
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<4>11_SW2
    SLICE_X31Y28.C4      net (fanout=3)        0.489   N593
    SLICE_X31Y28.C       Tilo                  0.259   core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_a[0]_GND_11_o_MUX_427_o171
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<3>11_SW4
    SLICE_X29Y27.A4      net (fanout=2)        0.709   N712
    SLICE_X29Y27.A       Tilo                  0.259   core_uut/div_uut/state[6]_GND_10_o_select_48_OUT<3>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<3>11_1
    SLICE_X27Y28.C3      net (fanout=2)        0.482   core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<3>11
    SLICE_X27Y28.C       Tilo                  0.259   core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_11_OUT_Madd_Madd_lut<6>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_a[0]_GND_11_o_MUX_473_o171
    SLICE_X27Y26.A2      net (fanout=9)        0.665   core_uut/div_uut/input_A[7]_input_B[7]_div_12/a[7]_GND_11_o_MUX_466_o
    SLICE_X27Y26.A       Tilo                  0.259   N474
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<2>24
    SLICE_X29Y27.C3      net (fanout=16)       0.562   core_uut/div_uut/input_A[7]_input_B[7]_div_12_OUT<2>
    SLICE_X29Y27.C       Tilo                  0.259   core_uut/div_uut/state[6]_GND_10_o_select_48_OUT<3>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_a[0]_GND_11_o_MUX_493_o131
    SLICE_X28Y26.CX      net (fanout=5)        0.393   core_uut/div_uut/input_A[7]_input_B[7]_div_12/a[3]_GND_11_o_MUX_490_o
    SLICE_X28Y26.DMUX    Tcxd                  0.259   core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X27Y27.D3      net (fanout=4)        0.565   core_uut/div_uut/input_A[7]_input_B[7]_div_12/GND_11_o_b[7]_add_15_OUT<4>
    SLICE_X27Y27.D       Tilo                  0.259   N478
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_n028651_SW7
    SLICE_X26Y25.C6      net (fanout=1)        0.308   N478
    SLICE_X26Y25.C       Tilo                  0.204   N385
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<0>1_SW5
    SLICE_X26Y25.D5      net (fanout=1)        0.195   N253
    SLICE_X26Y25.D       Tilo                  0.203   N385
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<0>1_SW1
    SLICE_X27Y25.A1      net (fanout=1)        0.543   N385
    SLICE_X27Y25.A       Tilo                  0.259   core_uut/div_uut/data_out<1>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<0>2
    DSP48_X1Y4.A0        net (fanout=2)        1.025   core_uut/div_uut/input_A[7]_input_B[7]_div_12_OUT<0>
    DSP48_X1Y4.P5        Tdspdo_A_P            4.560   core_uut/div_uut/Maddsub_n0095
                                                       core_uut/div_uut/Maddsub_n0095
    SLICE_X29Y16.C4      net (fanout=2)        0.681   core_uut/div_uut/_n0152<2>
    SLICE_X29Y16.C       Tilo                  0.259   core_uut/div_uut/Remainder<3>
                                                       core_uut/div_uut/state[6]_GND_10_o_Select_53_o4
    SLICE_X29Y15.A4      net (fanout=1)        0.434   core_uut/div_uut/state[6]_GND_10_o_Select_53_o4
    SLICE_X29Y15.CLK     Tas                   0.322   core_uut/div_uut/Remainder<7>
                                                       core_uut/div_uut/state[6]_GND_10_o_Select_53_o5
                                                       core_uut/div_uut/Ready
    -------------------------------------------------  ---------------------------
    Total                                     18.019ns (8.695ns logic, 9.324ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/div_uut/input_B_2_2 (FF)
  Destination:          core_uut/div_uut/Ready (FF)
  Requirement:          10.000ns
  Data Path Delay:      17.991ns (Levels of Logic = 16)
  Clock Path Skew:      -0.034ns (0.364 - 0.398)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/div_uut/input_B_2_2 to core_uut/div_uut/Ready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y30.DQ      Tcko                  0.408   core_uut/div_uut/input_B_2_2
                                                       core_uut/div_uut/input_B_2_2
    SLICE_X34Y29.B4      net (fanout=7)        0.868   core_uut/div_uut/input_B_2_2
    SLICE_X34Y29.B       Tilo                  0.203   N579
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_9_OUT_Madd_Madd_lut<6>1_SW1
    SLICE_X32Y29.B4      net (fanout=1)        0.645   N579
    SLICE_X32Y29.B       Tilo                  0.205   core_uut/div_uut/input_A<7>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_9_OUT_Madd_Madd_lut<6>1
    SLICE_X31Y30.A2      net (fanout=3)        0.760   core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_9_OUT_Madd_Madd_lut<6>
    SLICE_X31Y30.A       Tilo                  0.259   N638
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<4>11_SW2
    SLICE_X31Y28.C4      net (fanout=3)        0.489   N593
    SLICE_X31Y28.C       Tilo                  0.259   core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_a[0]_GND_11_o_MUX_427_o171
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<3>11_SW4
    SLICE_X29Y27.A4      net (fanout=2)        0.709   N712
    SLICE_X29Y27.A       Tilo                  0.259   core_uut/div_uut/state[6]_GND_10_o_select_48_OUT<3>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<3>11_1
    SLICE_X27Y28.C3      net (fanout=2)        0.482   core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<3>11
    SLICE_X27Y28.C       Tilo                  0.259   core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_11_OUT_Madd_Madd_lut<6>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_a[0]_GND_11_o_MUX_473_o171
    SLICE_X27Y26.A2      net (fanout=9)        0.665   core_uut/div_uut/input_A[7]_input_B[7]_div_12/a[7]_GND_11_o_MUX_466_o
    SLICE_X27Y26.A       Tilo                  0.259   N474
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<2>24
    SLICE_X29Y27.C3      net (fanout=16)       0.562   core_uut/div_uut/input_A[7]_input_B[7]_div_12_OUT<2>
    SLICE_X29Y27.C       Tilo                  0.259   core_uut/div_uut/state[6]_GND_10_o_select_48_OUT<3>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_a[0]_GND_11_o_MUX_493_o131
    SLICE_X28Y26.CX      net (fanout=5)        0.393   core_uut/div_uut/input_A[7]_input_B[7]_div_12/a[3]_GND_11_o_MUX_490_o
    SLICE_X28Y26.COUT    Tcxcy                 0.107   core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X28Y27.CIN     net (fanout=1)        0.003   core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X28Y27.BMUX    Tcinb                 0.260   core_uut/div_uut/input_B<0>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X26Y26.D5      net (fanout=1)        0.631   core_uut/div_uut/input_A[7]_input_B[7]_div_12/GND_11_o_b[7]_add_15_OUT<6>
    SLICE_X26Y26.D       Tilo                  0.203   N123
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<0>2_SW0
    SLICE_X28Y25.D1      net (fanout=2)        0.795   N123
    SLICE_X28Y25.D       Tilo                  0.205   N384
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<0>1_SW0
    SLICE_X27Y25.A6      net (fanout=1)        0.304   N384
    SLICE_X27Y25.A       Tilo                  0.259   core_uut/div_uut/data_out<1>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<0>2
    DSP48_X1Y4.A0        net (fanout=2)        1.025   core_uut/div_uut/input_A[7]_input_B[7]_div_12_OUT<0>
    DSP48_X1Y4.P5        Tdspdo_A_P            4.560   core_uut/div_uut/Maddsub_n0095
                                                       core_uut/div_uut/Maddsub_n0095
    SLICE_X29Y16.C4      net (fanout=2)        0.681   core_uut/div_uut/_n0152<2>
    SLICE_X29Y16.C       Tilo                  0.259   core_uut/div_uut/Remainder<3>
                                                       core_uut/div_uut/state[6]_GND_10_o_Select_53_o4
    SLICE_X29Y15.A4      net (fanout=1)        0.434   core_uut/div_uut/state[6]_GND_10_o_Select_53_o4
    SLICE_X29Y15.CLK     Tas                   0.322   core_uut/div_uut/Remainder<7>
                                                       core_uut/div_uut/state[6]_GND_10_o_Select_53_o5
                                                       core_uut/div_uut/Ready
    -------------------------------------------------  ---------------------------
    Total                                     17.991ns (8.545ns logic, 9.446ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/div_uut/input_B_2_2 (FF)
  Destination:          core_uut/div_uut/Ready (FF)
  Requirement:          10.000ns
  Data Path Delay:      17.908ns (Levels of Logic = 17)
  Clock Path Skew:      -0.034ns (0.364 - 0.398)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/div_uut/input_B_2_2 to core_uut/div_uut/Ready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y30.DQ      Tcko                  0.408   core_uut/div_uut/input_B_2_2
                                                       core_uut/div_uut/input_B_2_2
    SLICE_X34Y29.B4      net (fanout=7)        0.868   core_uut/div_uut/input_B_2_2
    SLICE_X34Y29.B       Tilo                  0.203   N579
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_9_OUT_Madd_Madd_lut<6>1_SW1
    SLICE_X32Y29.B4      net (fanout=1)        0.645   N579
    SLICE_X32Y29.B       Tilo                  0.205   core_uut/div_uut/input_A<7>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_9_OUT_Madd_Madd_lut<6>1
    SLICE_X31Y30.A2      net (fanout=3)        0.760   core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_9_OUT_Madd_Madd_lut<6>
    SLICE_X31Y30.A       Tilo                  0.259   N638
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<4>11_SW2
    SLICE_X31Y28.C4      net (fanout=3)        0.489   N593
    SLICE_X31Y28.C       Tilo                  0.259   core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_a[0]_GND_11_o_MUX_427_o171
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<3>11_SW4
    SLICE_X29Y27.A4      net (fanout=2)        0.709   N712
    SLICE_X29Y27.A       Tilo                  0.259   core_uut/div_uut/state[6]_GND_10_o_select_48_OUT<3>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<3>11_1
    SLICE_X27Y28.C3      net (fanout=2)        0.482   core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<3>11
    SLICE_X27Y28.C       Tilo                  0.259   core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_11_OUT_Madd_Madd_lut<6>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_a[0]_GND_11_o_MUX_473_o171
    SLICE_X27Y26.A2      net (fanout=9)        0.665   core_uut/div_uut/input_A[7]_input_B[7]_div_12/a[7]_GND_11_o_MUX_466_o
    SLICE_X27Y26.A       Tilo                  0.259   N474
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<2>24
    SLICE_X29Y27.C3      net (fanout=16)       0.562   core_uut/div_uut/input_A[7]_input_B[7]_div_12_OUT<2>
    SLICE_X29Y27.C       Tilo                  0.259   core_uut/div_uut/state[6]_GND_10_o_select_48_OUT<3>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_a[0]_GND_11_o_MUX_493_o131
    SLICE_X28Y26.CX      net (fanout=5)        0.393   core_uut/div_uut/input_A[7]_input_B[7]_div_12/a[3]_GND_11_o_MUX_490_o
    SLICE_X28Y26.COUT    Tcxcy                 0.107   core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X28Y27.CIN     net (fanout=1)        0.003   core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X28Y27.AMUX    Tcina                 0.177   core_uut/div_uut/input_B<0>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X26Y26.C5      net (fanout=4)        0.443   core_uut/div_uut/input_A[7]_input_B[7]_div_12/GND_11_o_b[7]_add_15_OUT<5>
    SLICE_X26Y26.C       Tilo                  0.204   N123
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_n028651_SW6
    SLICE_X26Y25.C5      net (fanout=1)        0.346   N477
    SLICE_X26Y25.C       Tilo                  0.204   N385
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<0>1_SW5
    SLICE_X26Y25.D5      net (fanout=1)        0.195   N253
    SLICE_X26Y25.D       Tilo                  0.203   N385
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<0>1_SW1
    SLICE_X27Y25.A1      net (fanout=1)        0.543   N385
    SLICE_X27Y25.A       Tilo                  0.259   core_uut/div_uut/data_out<1>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<0>2
    DSP48_X1Y4.A0        net (fanout=2)        1.025   core_uut/div_uut/input_A[7]_input_B[7]_div_12_OUT<0>
    DSP48_X1Y4.P5        Tdspdo_A_P            4.560   core_uut/div_uut/Maddsub_n0095
                                                       core_uut/div_uut/Maddsub_n0095
    SLICE_X29Y16.C4      net (fanout=2)        0.681   core_uut/div_uut/_n0152<2>
    SLICE_X29Y16.C       Tilo                  0.259   core_uut/div_uut/Remainder<3>
                                                       core_uut/div_uut/state[6]_GND_10_o_Select_53_o4
    SLICE_X29Y15.A4      net (fanout=1)        0.434   core_uut/div_uut/state[6]_GND_10_o_Select_53_o4
    SLICE_X29Y15.CLK     Tas                   0.322   core_uut/div_uut/Remainder<7>
                                                       core_uut/div_uut/state[6]_GND_10_o_Select_53_o5
                                                       core_uut/div_uut/Ready
    -------------------------------------------------  ---------------------------
    Total                                     17.908ns (8.665ns logic, 9.243ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Paths for end point core_uut/div_uut/Remainder_3 (SLICE_X29Y16.A6), 2014838 paths
--------------------------------------------------------------------------------
Slack (setup path):     -7.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/div_uut/input_B_2_2 (FF)
  Destination:          core_uut/div_uut/Remainder_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      17.560ns (Levels of Logic = 15)
  Clock Path Skew:      -0.029ns (0.274 - 0.303)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/div_uut/input_B_2_2 to core_uut/div_uut/Remainder_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y30.DQ      Tcko                  0.408   core_uut/div_uut/input_B_2_2
                                                       core_uut/div_uut/input_B_2_2
    SLICE_X34Y29.B4      net (fanout=7)        0.868   core_uut/div_uut/input_B_2_2
    SLICE_X34Y29.B       Tilo                  0.203   N579
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_9_OUT_Madd_Madd_lut<6>1_SW1
    SLICE_X32Y29.B4      net (fanout=1)        0.645   N579
    SLICE_X32Y29.B       Tilo                  0.205   core_uut/div_uut/input_A<7>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_9_OUT_Madd_Madd_lut<6>1
    SLICE_X31Y30.A2      net (fanout=3)        0.760   core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_9_OUT_Madd_Madd_lut<6>
    SLICE_X31Y30.A       Tilo                  0.259   N638
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<4>11_SW2
    SLICE_X31Y28.C4      net (fanout=3)        0.489   N593
    SLICE_X31Y28.C       Tilo                  0.259   core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_a[0]_GND_11_o_MUX_427_o171
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<3>11_SW4
    SLICE_X29Y27.A4      net (fanout=2)        0.709   N712
    SLICE_X29Y27.A       Tilo                  0.259   core_uut/div_uut/state[6]_GND_10_o_select_48_OUT<3>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<3>11_1
    SLICE_X27Y28.C3      net (fanout=2)        0.482   core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<3>11
    SLICE_X27Y28.C       Tilo                  0.259   core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_11_OUT_Madd_Madd_lut<6>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_a[0]_GND_11_o_MUX_473_o171
    SLICE_X27Y26.A2      net (fanout=9)        0.665   core_uut/div_uut/input_A[7]_input_B[7]_div_12/a[7]_GND_11_o_MUX_466_o
    SLICE_X27Y26.A       Tilo                  0.259   N474
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<2>24
    SLICE_X29Y27.C3      net (fanout=16)       0.562   core_uut/div_uut/input_A[7]_input_B[7]_div_12_OUT<2>
    SLICE_X29Y27.C       Tilo                  0.259   core_uut/div_uut/state[6]_GND_10_o_select_48_OUT<3>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_a[0]_GND_11_o_MUX_493_o131
    SLICE_X28Y26.CX      net (fanout=5)        0.393   core_uut/div_uut/input_A[7]_input_B[7]_div_12/a[3]_GND_11_o_MUX_490_o
    SLICE_X28Y26.DMUX    Tcxd                  0.259   core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X27Y27.D3      net (fanout=4)        0.565   core_uut/div_uut/input_A[7]_input_B[7]_div_12/GND_11_o_b[7]_add_15_OUT<4>
    SLICE_X27Y27.D       Tilo                  0.259   N478
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_n028651_SW7
    SLICE_X26Y25.C6      net (fanout=1)        0.308   N478
    SLICE_X26Y25.C       Tilo                  0.204   N385
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<0>1_SW5
    SLICE_X26Y25.D5      net (fanout=1)        0.195   N253
    SLICE_X26Y25.D       Tilo                  0.203   N385
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<0>1_SW1
    SLICE_X27Y25.A1      net (fanout=1)        0.543   N385
    SLICE_X27Y25.A       Tilo                  0.259   core_uut/div_uut/data_out<1>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<0>2
    DSP48_X1Y4.A0        net (fanout=2)        1.025   core_uut/div_uut/input_A[7]_input_B[7]_div_12_OUT<0>
    DSP48_X1Y4.P3        Tdspdo_A_P            4.560   core_uut/div_uut/Maddsub_n0095
                                                       core_uut/div_uut/Maddsub_n0095
    SLICE_X29Y16.A6      net (fanout=2)        0.915   core_uut/div_uut/_n0152<4>
    SLICE_X29Y16.CLK     Tas                   0.322   core_uut/div_uut/Remainder<3>
                                                       core_uut/div_uut/_n0373<4>3
                                                       core_uut/div_uut/Remainder_3
    -------------------------------------------------  ---------------------------
    Total                                     17.560ns (8.436ns logic, 9.124ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/div_uut/input_B_2_2 (FF)
  Destination:          core_uut/div_uut/Remainder_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      17.532ns (Levels of Logic = 15)
  Clock Path Skew:      -0.029ns (0.274 - 0.303)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/div_uut/input_B_2_2 to core_uut/div_uut/Remainder_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y30.DQ      Tcko                  0.408   core_uut/div_uut/input_B_2_2
                                                       core_uut/div_uut/input_B_2_2
    SLICE_X34Y29.B4      net (fanout=7)        0.868   core_uut/div_uut/input_B_2_2
    SLICE_X34Y29.B       Tilo                  0.203   N579
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_9_OUT_Madd_Madd_lut<6>1_SW1
    SLICE_X32Y29.B4      net (fanout=1)        0.645   N579
    SLICE_X32Y29.B       Tilo                  0.205   core_uut/div_uut/input_A<7>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_9_OUT_Madd_Madd_lut<6>1
    SLICE_X31Y30.A2      net (fanout=3)        0.760   core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_9_OUT_Madd_Madd_lut<6>
    SLICE_X31Y30.A       Tilo                  0.259   N638
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<4>11_SW2
    SLICE_X31Y28.C4      net (fanout=3)        0.489   N593
    SLICE_X31Y28.C       Tilo                  0.259   core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_a[0]_GND_11_o_MUX_427_o171
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<3>11_SW4
    SLICE_X29Y27.A4      net (fanout=2)        0.709   N712
    SLICE_X29Y27.A       Tilo                  0.259   core_uut/div_uut/state[6]_GND_10_o_select_48_OUT<3>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<3>11_1
    SLICE_X27Y28.C3      net (fanout=2)        0.482   core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<3>11
    SLICE_X27Y28.C       Tilo                  0.259   core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_11_OUT_Madd_Madd_lut<6>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_a[0]_GND_11_o_MUX_473_o171
    SLICE_X27Y26.A2      net (fanout=9)        0.665   core_uut/div_uut/input_A[7]_input_B[7]_div_12/a[7]_GND_11_o_MUX_466_o
    SLICE_X27Y26.A       Tilo                  0.259   N474
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<2>24
    SLICE_X29Y27.C3      net (fanout=16)       0.562   core_uut/div_uut/input_A[7]_input_B[7]_div_12_OUT<2>
    SLICE_X29Y27.C       Tilo                  0.259   core_uut/div_uut/state[6]_GND_10_o_select_48_OUT<3>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_a[0]_GND_11_o_MUX_493_o131
    SLICE_X28Y26.CX      net (fanout=5)        0.393   core_uut/div_uut/input_A[7]_input_B[7]_div_12/a[3]_GND_11_o_MUX_490_o
    SLICE_X28Y26.COUT    Tcxcy                 0.107   core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X28Y27.CIN     net (fanout=1)        0.003   core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X28Y27.BMUX    Tcinb                 0.260   core_uut/div_uut/input_B<0>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X26Y26.D5      net (fanout=1)        0.631   core_uut/div_uut/input_A[7]_input_B[7]_div_12/GND_11_o_b[7]_add_15_OUT<6>
    SLICE_X26Y26.D       Tilo                  0.203   N123
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<0>2_SW0
    SLICE_X28Y25.D1      net (fanout=2)        0.795   N123
    SLICE_X28Y25.D       Tilo                  0.205   N384
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<0>1_SW0
    SLICE_X27Y25.A6      net (fanout=1)        0.304   N384
    SLICE_X27Y25.A       Tilo                  0.259   core_uut/div_uut/data_out<1>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<0>2
    DSP48_X1Y4.A0        net (fanout=2)        1.025   core_uut/div_uut/input_A[7]_input_B[7]_div_12_OUT<0>
    DSP48_X1Y4.P3        Tdspdo_A_P            4.560   core_uut/div_uut/Maddsub_n0095
                                                       core_uut/div_uut/Maddsub_n0095
    SLICE_X29Y16.A6      net (fanout=2)        0.915   core_uut/div_uut/_n0152<4>
    SLICE_X29Y16.CLK     Tas                   0.322   core_uut/div_uut/Remainder<3>
                                                       core_uut/div_uut/_n0373<4>3
                                                       core_uut/div_uut/Remainder_3
    -------------------------------------------------  ---------------------------
    Total                                     17.532ns (8.286ns logic, 9.246ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/div_uut/input_B_2_2 (FF)
  Destination:          core_uut/div_uut/Remainder_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      17.449ns (Levels of Logic = 16)
  Clock Path Skew:      -0.029ns (0.274 - 0.303)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/div_uut/input_B_2_2 to core_uut/div_uut/Remainder_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y30.DQ      Tcko                  0.408   core_uut/div_uut/input_B_2_2
                                                       core_uut/div_uut/input_B_2_2
    SLICE_X34Y29.B4      net (fanout=7)        0.868   core_uut/div_uut/input_B_2_2
    SLICE_X34Y29.B       Tilo                  0.203   N579
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_9_OUT_Madd_Madd_lut<6>1_SW1
    SLICE_X32Y29.B4      net (fanout=1)        0.645   N579
    SLICE_X32Y29.B       Tilo                  0.205   core_uut/div_uut/input_A<7>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_9_OUT_Madd_Madd_lut<6>1
    SLICE_X31Y30.A2      net (fanout=3)        0.760   core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_9_OUT_Madd_Madd_lut<6>
    SLICE_X31Y30.A       Tilo                  0.259   N638
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<4>11_SW2
    SLICE_X31Y28.C4      net (fanout=3)        0.489   N593
    SLICE_X31Y28.C       Tilo                  0.259   core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_a[0]_GND_11_o_MUX_427_o171
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<3>11_SW4
    SLICE_X29Y27.A4      net (fanout=2)        0.709   N712
    SLICE_X29Y27.A       Tilo                  0.259   core_uut/div_uut/state[6]_GND_10_o_select_48_OUT<3>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<3>11_1
    SLICE_X27Y28.C3      net (fanout=2)        0.482   core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<3>11
    SLICE_X27Y28.C       Tilo                  0.259   core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_11_OUT_Madd_Madd_lut<6>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_a[0]_GND_11_o_MUX_473_o171
    SLICE_X27Y26.A2      net (fanout=9)        0.665   core_uut/div_uut/input_A[7]_input_B[7]_div_12/a[7]_GND_11_o_MUX_466_o
    SLICE_X27Y26.A       Tilo                  0.259   N474
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<2>24
    SLICE_X29Y27.C3      net (fanout=16)       0.562   core_uut/div_uut/input_A[7]_input_B[7]_div_12_OUT<2>
    SLICE_X29Y27.C       Tilo                  0.259   core_uut/div_uut/state[6]_GND_10_o_select_48_OUT<3>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_a[0]_GND_11_o_MUX_493_o131
    SLICE_X28Y26.CX      net (fanout=5)        0.393   core_uut/div_uut/input_A[7]_input_B[7]_div_12/a[3]_GND_11_o_MUX_490_o
    SLICE_X28Y26.COUT    Tcxcy                 0.107   core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X28Y27.CIN     net (fanout=1)        0.003   core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X28Y27.AMUX    Tcina                 0.177   core_uut/div_uut/input_B<0>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X26Y26.C5      net (fanout=4)        0.443   core_uut/div_uut/input_A[7]_input_B[7]_div_12/GND_11_o_b[7]_add_15_OUT<5>
    SLICE_X26Y26.C       Tilo                  0.204   N123
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/Mmux_n028651_SW6
    SLICE_X26Y25.C5      net (fanout=1)        0.346   N477
    SLICE_X26Y25.C       Tilo                  0.204   N385
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<0>1_SW5
    SLICE_X26Y25.D5      net (fanout=1)        0.195   N253
    SLICE_X26Y25.D       Tilo                  0.203   N385
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<0>1_SW1
    SLICE_X27Y25.A1      net (fanout=1)        0.543   N385
    SLICE_X27Y25.A       Tilo                  0.259   core_uut/div_uut/data_out<1>
                                                       core_uut/div_uut/input_A[7]_input_B[7]_div_12/o<0>2
    DSP48_X1Y4.A0        net (fanout=2)        1.025   core_uut/div_uut/input_A[7]_input_B[7]_div_12_OUT<0>
    DSP48_X1Y4.P3        Tdspdo_A_P            4.560   core_uut/div_uut/Maddsub_n0095
                                                       core_uut/div_uut/Maddsub_n0095
    SLICE_X29Y16.A6      net (fanout=2)        0.915   core_uut/div_uut/_n0152<4>
    SLICE_X29Y16.CLK     Tas                   0.322   core_uut/div_uut/Remainder<3>
                                                       core_uut/div_uut/_n0373<4>3
                                                       core_uut/div_uut/Remainder_3
    -------------------------------------------------  ---------------------------
    Total                                     17.449ns (8.406ns logic, 9.043ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point core_uut/pow_uut/input_A_4 (SLICE_X28Y4.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               core_uut/pow_uut/input_A_4 (FF)
  Destination:          core_uut/pow_uut/input_A_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: core_uut/pow_uut/input_A_4 to core_uut/pow_uut/input_A_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y4.AQ       Tcko                  0.200   core_uut/pow_uut/input_A<7>
                                                       core_uut/pow_uut/input_A_4
    SLICE_X28Y4.A6       net (fanout=1)        0.017   core_uut/pow_uut/input_A<4>
    SLICE_X28Y4.CLK      Tah         (-Th)    -0.190   core_uut/pow_uut/input_A<7>
                                                       core_uut/pow_uut/state[4]_GND_17_o_select_29_OUT<4>1
                                                       core_uut/pow_uut/input_A_4
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.390ns logic, 0.017ns route)
                                                       (95.8% logic, 4.2% route)

--------------------------------------------------------------------------------

Paths for end point core_uut/pow_uut/input_A_7 (SLICE_X28Y4.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               core_uut/pow_uut/input_A_7 (FF)
  Destination:          core_uut/pow_uut/input_A_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: core_uut/pow_uut/input_A_7 to core_uut/pow_uut/input_A_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y4.DQ       Tcko                  0.200   core_uut/pow_uut/input_A<7>
                                                       core_uut/pow_uut/input_A_7
    SLICE_X28Y4.D6       net (fanout=1)        0.017   core_uut/pow_uut/input_A<7>
    SLICE_X28Y4.CLK      Tah         (-Th)    -0.190   core_uut/pow_uut/input_A<7>
                                                       core_uut/pow_uut/state[4]_GND_17_o_select_29_OUT<7>1
                                                       core_uut/pow_uut/input_A_7
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.390ns logic, 0.017ns route)
                                                       (95.8% logic, 4.2% route)

--------------------------------------------------------------------------------

Paths for end point core_uut/pow_uut/data_out_27 (SLICE_X28Y10.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               core_uut/pow_uut/data_out_27 (FF)
  Destination:          core_uut/pow_uut/data_out_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: core_uut/pow_uut/data_out_27 to core_uut/pow_uut/data_out_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y10.AQ      Tcko                  0.200   core_uut/pow_uut/data_out<30>
                                                       core_uut/pow_uut/data_out_27
    SLICE_X28Y10.A6      net (fanout=1)        0.017   core_uut/pow_uut/data_out<27>
    SLICE_X28Y10.CLK     Tah         (-Th)    -0.190   core_uut/pow_uut/data_out<30>
                                                       core_uut/pow_uut/state[4]_GND_17_o_select_32_OUT<27>1
                                                       core_uut/pow_uut/data_out_27
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.390ns logic, 0.017ns route)
                                                       (95.8% logic, 4.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFGP1/BUFG/I0
  Logical resource: BUFGP1/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: BUFGP1/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: core_uut/gcd_uut/input_A<2>/CLK
  Logical resource: core_uut/gcd_uut/input_A_1/CK
  Location pin: SLICE_X0Y2.CLK
  Clock network: board_clk
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: core_uut/gcd_uut/input_A<2>/CLK
  Logical resource: core_uut/gcd_uut/input_A_2/CK
  Location pin: SLICE_X0Y2.CLK
  Clock network: board_clk
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ClkPort
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkPort        |   18.147|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 19  Score: 113643  (Setup/Max: 113643, Hold: 0)

Constraints cover 64055476 paths, 0 nets, and 9935 connections

Design statistics:
   Minimum period:  18.147ns{1}   (Maximum frequency:  55.106MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 06 12:49:31 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 265 MB



