# SDRAM_Controller
SDR SDRAM controller for Xilinx and Lattice FPGA  
Language: Verilog  
Project tested with board Alinx AX309 based on Spartan 6 and custom board based on Lattice MachXO2  

FSM:
![Image](images/FSM.JPG)

Initialization time diagram:
![Image](images/INIT.JPG)

Write time diagram:
![Image](images/WRITE.JPG)

Read time diagram:
![Image](images/READ.JPG)


