// Seed: 1010623193
module module_0;
endmodule
module module_1 ();
  module_0();
endmodule
module module_2 (
    output wire id_0,
    input supply1 id_1,
    output logic id_2,
    input tri1 id_3,
    input uwire id_4,
    inout logic id_5,
    input wand id_6,
    input supply0 id_7
);
  initial id_2 <= id_5;
  module_0();
  tri id_9, id_10;
  wire id_11;
  assign id_9 = 1;
  supply0 id_12;
  assign id_10 = id_12;
  wire id_13;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  module_0();
  initial id_6 <= 1;
endmodule
