

================================================================
== Vitis HLS Report for 'exp_core_32_32_66_s'
================================================================
* Date:           Thu Apr 27 03:41:16 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cluster
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.215 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       23|  0.230 us|  0.230 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 1, D = 24, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.78>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%x_read = read i41 @_ssdm_op_Read.ap_auto.i41, i41 %x" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1629]   --->   Operation 25 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%x_l_int = partselect i6 @_ssdm_op_PartSelect.i6.i41.i32.i32, i41 %x_read, i32 34, i32 39"   --->   Operation 26 'partselect' 'x_l_int' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln594 = trunc i41 %x_read"   --->   Operation 27 'trunc' 'trunc_ln594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%x_l_fract = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i34.i33, i34 %trunc_ln594, i33 0"   --->   Operation 28 'bitconcatenate' 'x_l_fract' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %x_read, i32 40" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1629]   --->   Operation 29 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %x_read, i32 39"   --->   Operation 30 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i1.i1.i39, i1 0, i1 %tmp_51, i39 0"   --->   Operation 31 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.57ns)   --->   "%p_Result_103 = icmp_ne  i41 %and_ln, i41 0"   --->   Operation 32 'icmp' 'p_Result_103' <Predicate = true> <Delay = 2.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln1647_1)   --->   "%overf = xor i1 %p_Result_s, i1 %p_Result_103"   --->   Operation 33 'xor' 'overf' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.42ns)   --->   "%icmp_ln1649 = icmp_sgt  i6 %x_l_int, i6 22"   --->   Operation 34 'icmp' 'icmp_ln1649' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.42ns)   --->   "%icmp_ln1653 = icmp_eq  i6 %x_l_int, i6 22"   --->   Operation 35 'icmp' 'icmp_ln1653' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.80ns)   --->   "%icmp_ln1651 = icmp_ugt  i67 %x_l_fract, i67 26668056198998764480"   --->   Operation 36 'icmp' 'icmp_ln1651' <Predicate = true> <Delay = 2.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln1647_1)   --->   "%and_ln1647 = and i1 %icmp_ln1653, i1 %icmp_ln1651" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1647]   --->   Operation 37 'and' 'and_ln1647' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i41.i32.i32, i41 %x_read, i32 32, i32 38"   --->   Operation 38 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i8 @_ssdm_op_PartSelect.i8.i41.i32.i32, i41 %x_read, i32 24, i32 31"   --->   Operation 39 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i8 @_ssdm_op_PartSelect.i8.i41.i32.i32, i41 %x_read, i32 16, i32 23"   --->   Operation 40 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i8 @_ssdm_op_PartSelect.i8.i41.i32.i32, i41 %x_read, i32 8, i32 15"   --->   Operation 41 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_61 = trunc i41 %x_read"   --->   Operation 42 'trunc' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i8 %tmp_60"   --->   Operation 43 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%f_x_msb_4_table_V_addr = getelementptr i32 %f_x_msb_4_table_V, i64 0, i64 %zext_ln541" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1743]   --->   Operation 44 'getelementptr' 'f_x_msb_4_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (3.25ns)   --->   "%f_x_msb_4_V = load i8 %f_x_msb_4_table_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1743]   --->   Operation 45 'load' 'f_x_msb_4_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%x_msb_5_lsb_V = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i8.i17, i8 %tmp_61, i17 0"   --->   Operation 46 'bitconcatenate' 'x_msb_5_lsb_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i25 %x_msb_5_lsb_V"   --->   Operation 47 'zext' 'zext_ln1271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i8 %tmp_60"   --->   Operation 48 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_21 = mul i33 %zext_ln1271, i33 %zext_ln1273"   --->   Operation 49 'mul' 'r_V_21' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln813 = trunc i41 %x_read"   --->   Operation 50 'trunc' 'trunc_ln813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln1647_1)   --->   "%or_ln1647 = or i1 %icmp_ln1649, i1 %and_ln1647" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1647]   --->   Operation 51 'or' 'or_ln1647' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1647_1 = or i1 %or_ln1647, i1 %overf" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1647]   --->   Operation 52 'or' 'or_ln1647_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 53 [1/2] (3.25ns)   --->   "%f_x_msb_4_V = load i8 %f_x_msb_4_table_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1743]   --->   Operation 53 'load' 'f_x_msb_4_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_2 : Operation 54 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_21 = mul i33 %zext_ln1271, i33 %zext_ln1273"   --->   Operation 54 'mul' 'r_V_21' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln541_2 = zext i8 %tmp_61"   --->   Operation 55 'zext' 'zext_ln541_2' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%f_x_msb_5_table_V_addr = getelementptr i16 %f_x_msb_5_table_V, i64 0, i64 %zext_ln541_2" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1812]   --->   Operation 56 'getelementptr' 'f_x_msb_5_table_V_addr' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (3.25ns)   --->   "%f_x_msb_5_V = load i8 %f_x_msb_5_table_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1812]   --->   Operation 57 'load' 'f_x_msb_5_V' <Predicate = (!or_ln1647_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 256> <ROM>
ST_3 : Operation 58 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_21 = mul i33 %zext_ln1271, i33 %zext_ln1273"   --->   Operation 58 'mul' 'r_V_21' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1271_1 = zext i8 %tmp_61"   --->   Operation 59 'zext' 'zext_ln1271_1' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln1273_1 = zext i32 %f_x_msb_4_V"   --->   Operation 60 'zext' 'zext_ln1273_1' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (6.91ns)   --->   "%r_V_23 = mul i40 %zext_ln1273_1, i40 %zext_ln1271_1"   --->   Operation 61 'mul' 'r_V_23' <Predicate = (!or_ln1647_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 62 [1/2] (3.25ns)   --->   "%f_x_msb_5_V = load i8 %f_x_msb_5_table_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1812]   --->   Operation 62 'load' 'f_x_msb_5_V' <Predicate = (!or_ln1647_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 256> <ROM>
ST_4 : Operation 63 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_21 = mul i33 %zext_ln1271, i33 %zext_ln1273"   --->   Operation 63 'mul' 'r_V_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 64 [1/2] (6.91ns)   --->   "%r_V_23 = mul i40 %zext_ln1273_1, i40 %zext_ln1271_1"   --->   Operation 64 'mul' 'r_V_23' <Predicate = (!or_ln1647_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i6 @_ssdm_op_PartSelect.i6.i40.i32.i32, i40 %r_V_23, i32 34, i32 39"   --->   Operation 65 'partselect' 'trunc_ln' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i25 @_ssdm_op_PartSelect.i25.i33.i32.i32, i33 %r_V_21, i32 8, i32 32"   --->   Operation 66 'partselect' 'trunc_ln2' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln541_3 = zext i8 %tmp_59"   --->   Operation 67 'zext' 'zext_ln541_3' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%f_x_msb_3_table_V_addr = getelementptr i51 %f_x_msb_3_table_V, i64 0, i64 %zext_ln541_3" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1914]   --->   Operation 68 'getelementptr' 'f_x_msb_3_table_V_addr' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_4 : Operation 69 [2/2] (3.25ns)   --->   "%f_x_msb_3_V = load i8 %f_x_msb_3_table_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1914]   --->   Operation 69 'load' 'f_x_msb_3_V' <Predicate = (!or_ln1647_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 51> <Depth = 256> <ROM>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln294 = zext i16 %f_x_msb_5_V"   --->   Operation 70 'zext' 'zext_ln294' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i6 %trunc_ln"   --->   Operation 71 'zext' 'zext_ln813' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (2.07ns)   --->   "%exp_x_msb_4_5_lsb_m_1_m3_V_1 = add i17 %zext_ln294, i17 %zext_ln813"   --->   Operation 72 'add' 'exp_x_msb_4_5_lsb_m_1_m3_V_1' <Predicate = (!or_ln1647_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln813_7 = zext i17 %exp_x_msb_4_5_lsb_m_1_m3_V_1"   --->   Operation 73 'zext' 'zext_ln813_7' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (2.34ns)   --->   "%exp_x_msb_4_5_lsb_m_1_m4_V = add i25 %trunc_ln2, i25 %zext_ln813_7"   --->   Operation 74 'add' 'exp_x_msb_4_5_lsb_m_1_m4_V' <Predicate = (!or_ln1647_1)> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln294_1 = zext i32 %f_x_msb_4_V"   --->   Operation 75 'zext' 'zext_ln294_1' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln813_8 = zext i25 %exp_x_msb_4_5_lsb_m_1_m4_V"   --->   Operation 76 'zext' 'zext_ln813_8' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (2.55ns)   --->   "%exp_x_msb_4_5_lsb_m_1_m5_V = add i33 %zext_ln294_1, i33 %zext_ln813_8"   --->   Operation 77 'add' 'exp_x_msb_4_5_lsb_m_1_m5_V' <Predicate = (!or_ln1647_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/2] (3.25ns)   --->   "%f_x_msb_3_V = load i8 %f_x_msb_3_table_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1914]   --->   Operation 78 'load' 'f_x_msb_3_V' <Predicate = (!or_ln1647_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 51> <Depth = 256> <ROM>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i39 @_ssdm_op_PartSelect.i39.i51.i32.i32, i51 %f_x_msb_3_V, i32 12, i32 50"   --->   Operation 79 'partselect' 'tmp_49' <Predicate = (!or_ln1647_1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.66>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i16.i2.i33, i16 %trunc_ln813, i2 0, i33 %exp_x_msb_4_5_lsb_m_1_m5_V"   --->   Operation 80 'bitconcatenate' 'tmp_s' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%exp_x_msb_3_m_1_s_V = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i8.i3.i39, i8 %tmp_59, i3 0, i39 %tmp_49"   --->   Operation 81 'bitconcatenate' 'exp_x_msb_3_m_1_s_V' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln1273_6 = zext i50 %exp_x_msb_3_m_1_s_V"   --->   Operation 82 'zext' 'zext_ln1273_6' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln1273_7 = zext i51 %tmp_s"   --->   Operation 83 'zext' 'zext_ln1273_7' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_6 : Operation 84 [5/5] (5.66ns)   --->   "%r_V_24 = mul i101 %zext_ln1273_7, i101 %zext_ln1273_6"   --->   Operation 84 'mul' 'r_V_24' <Predicate = (!or_ln1647_1)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.66>
ST_7 : Operation 85 [4/5] (5.66ns)   --->   "%r_V_24 = mul i101 %zext_ln1273_7, i101 %zext_ln1273_6"   --->   Operation 85 'mul' 'r_V_24' <Predicate = (!or_ln1647_1)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.66>
ST_8 : Operation 86 [3/5] (5.66ns)   --->   "%r_V_24 = mul i101 %zext_ln1273_7, i101 %zext_ln1273_6"   --->   Operation 86 'mul' 'r_V_24' <Predicate = (!or_ln1647_1)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.66>
ST_9 : Operation 87 [2/5] (5.66ns)   --->   "%r_V_24 = mul i101 %zext_ln1273_7, i101 %zext_ln1273_6"   --->   Operation 87 'mul' 'r_V_24' <Predicate = (!or_ln1647_1)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.66>
ST_10 : Operation 88 [1/5] (5.66ns)   --->   "%r_V_24 = mul i101 %zext_ln1273_7, i101 %zext_ln1273_6"   --->   Operation 88 'mul' 'r_V_24' <Predicate = (!or_ln1647_1)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i44 @_ssdm_op_PartSelect.i44.i101.i32.i32, i101 %r_V_24, i32 57, i32 100"   --->   Operation 89 'partselect' 'tmp_56' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln541_4 = zext i8 %tmp_58"   --->   Operation 90 'zext' 'zext_ln541_4' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%f_x_msb_2_table_V_addr = getelementptr i64 %f_x_msb_2_table_V, i64 0, i64 %zext_ln541_4" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1992]   --->   Operation 91 'getelementptr' 'f_x_msb_2_table_V_addr' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_10 : Operation 92 [2/2] (3.25ns)   --->   "%f_x_msb_2_V = load i8 %f_x_msb_2_table_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1992]   --->   Operation 92 'load' 'f_x_msb_2_V' <Predicate = (!or_ln1647_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 256> <ROM>

State 11 <SV = 10> <Delay = 5.28>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%p_Result_119 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i8.i3.i51, i8 %tmp_59, i3 0, i51 %f_x_msb_3_V"   --->   Operation 93 'bitconcatenate' 'p_Result_119' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln813_9 = zext i44 %tmp_56"   --->   Operation 94 'zext' 'zext_ln813_9' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln813_10 = zext i62 %p_Result_119"   --->   Operation 95 'zext' 'zext_ln813_10' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_50 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i16.i2.i33.i3, i16 %trunc_ln813, i2 0, i33 %exp_x_msb_4_5_lsb_m_1_m5_V, i3 0"   --->   Operation 96 'bitconcatenate' 'tmp_50' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln813_11 = zext i54 %tmp_50"   --->   Operation 97 'zext' 'zext_ln813_11' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813 = add i63 %zext_ln813_10, i63 %zext_ln813_9"   --->   Operation 98 'add' 'add_ln813' <Predicate = (!or_ln1647_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.64> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 99 [1/1] (5.28ns) (root node of TernaryAdder)   --->   "%exp_x_msb_3_4_5_lsb_m_1_V = add i63 %add_ln813, i63 %zext_ln813_11"   --->   Operation 99 'add' 'exp_x_msb_3_4_5_lsb_m_1_V' <Predicate = (!or_ln1647_1)> <Delay = 5.28> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.64> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 100 [1/2] (3.25ns)   --->   "%f_x_msb_2_V = load i8 %f_x_msb_2_table_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1992]   --->   Operation 100 'load' 'f_x_msb_2_V' <Predicate = (!or_ln1647_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 256> <ROM>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%f_x_msb_2_h_V = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %f_x_msb_2_V, i32 58, i32 63"   --->   Operation 101 'partselect' 'f_x_msb_2_h_V' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln813_12 = zext i6 %f_x_msb_2_h_V"   --->   Operation 102 'zext' 'zext_ln813_12' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln813_13 = zext i8 %tmp_58"   --->   Operation 103 'zext' 'zext_ln813_13' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (1.91ns)   --->   "%ret_V = add i9 %zext_ln813_13, i9 %zext_ln813_12"   --->   Operation 104 'add' 'ret_V' <Predicate = (!or_ln1647_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln594_2 = trunc i64 %f_x_msb_2_V"   --->   Operation 105 'trunc' 'trunc_ln594_2' <Predicate = (!or_ln1647_1)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 6.97>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%p_Result_120 = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i9.i58, i9 %ret_V, i58 %trunc_ln594_2"   --->   Operation 106 'bitconcatenate' 'p_Result_120' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln1271_3 = zext i67 %p_Result_120"   --->   Operation 107 'zext' 'zext_ln1271_3' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1273_3 = zext i63 %exp_x_msb_3_4_5_lsb_m_1_V"   --->   Operation 108 'zext' 'zext_ln1273_3' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_12 : Operation 109 [5/5] (6.97ns)   --->   "%r_V_29 = mul i130 %zext_ln1271_3, i130 %zext_ln1273_3"   --->   Operation 109 'mul' 'r_V_29' <Predicate = (!or_ln1647_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.97>
ST_13 : Operation 110 [4/5] (6.97ns)   --->   "%r_V_29 = mul i130 %zext_ln1271_3, i130 %zext_ln1273_3"   --->   Operation 110 'mul' 'r_V_29' <Predicate = (!or_ln1647_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.97>
ST_14 : Operation 111 [3/5] (6.97ns)   --->   "%r_V_29 = mul i130 %zext_ln1271_3, i130 %zext_ln1273_3"   --->   Operation 111 'mul' 'r_V_29' <Predicate = (!or_ln1647_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.97>
ST_15 : Operation 112 [2/5] (6.97ns)   --->   "%r_V_29 = mul i130 %zext_ln1271_3, i130 %zext_ln1273_3"   --->   Operation 112 'mul' 'r_V_29' <Predicate = (!or_ln1647_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.97>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "%p_Result_118 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %p_Result_s, i7 %tmp"   --->   Operation 113 'bitconcatenate' 'p_Result_118' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_16 : Operation 114 [1/5] (6.97ns)   --->   "%r_V_29 = mul i130 %zext_ln1271_3, i130 %zext_ln1273_3"   --->   Operation 114 'mul' 'r_V_29' <Predicate = (!or_ln1647_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i130.i32.i32, i130 %r_V_29, i32 68, i32 129"   --->   Operation 115 'partselect' 'trunc_ln3' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln541_5 = zext i8 %p_Result_118"   --->   Operation 116 'zext' 'zext_ln541_5' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_16 : Operation 117 [1/1] (0.00ns)   --->   "%exp_x_msb_1_table_V_addr = getelementptr i68 %exp_x_msb_1_table_V, i64 0, i64 %zext_ln541_5" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:2070]   --->   Operation 117 'getelementptr' 'exp_x_msb_1_table_V_addr' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_16 : Operation 118 [2/2] (3.25ns)   --->   "%exp_x_msb_1_V = load i8 %exp_x_msb_1_table_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:2070]   --->   Operation 118 'load' 'exp_x_msb_1_V' <Predicate = (!or_ln1647_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 68> <Depth = 256> <ROM>

State 17 <SV = 16> <Delay = 7.21>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln1347 = zext i62 %trunc_ln3"   --->   Operation 119 'zext' 'zext_ln1347' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "%rhs_14 = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i9.i58.i4, i9 %ret_V, i58 %trunc_ln594_2, i4 0"   --->   Operation 120 'bitconcatenate' 'rhs_14' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln1347_5 = zext i71 %rhs_14"   --->   Operation 121 'zext' 'zext_ln1347_5' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_17 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln813_14 = zext i63 %exp_x_msb_3_4_5_lsb_m_1_V"   --->   Operation 122 'zext' 'zext_ln813_14' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_17 : Operation 123 [1/1] (3.49ns)   --->   "%add_ln813_11 = add i64 %zext_ln813_14, i64 %zext_ln1347"   --->   Operation 123 'add' 'add_ln813_11' <Predicate = (!or_ln1647_1)> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln813_15 = zext i64 %add_ln813_11"   --->   Operation 124 'zext' 'zext_ln813_15' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_17 : Operation 125 [1/1] (3.72ns)   --->   "%exp_x_msb_2_3_4_5_lsb_m_1_V = add i72 %zext_ln813_15, i72 %zext_ln1347_5"   --->   Operation 125 'add' 'exp_x_msb_2_3_4_5_lsb_m_1_V' <Predicate = (!or_ln1647_1)> <Delay = 3.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 126 [1/2] (3.25ns)   --->   "%exp_x_msb_1_V = load i8 %exp_x_msb_1_table_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:2070]   --->   Operation 126 'load' 'exp_x_msb_1_V' <Predicate = (!or_ln1647_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 68> <Depth = 256> <ROM>

State 18 <SV = 17> <Delay = 6.97>
ST_18 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln1271_4 = zext i68 %exp_x_msb_1_V"   --->   Operation 127 'zext' 'zext_ln1271_4' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_18 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln1273_4 = zext i72 %exp_x_msb_2_3_4_5_lsb_m_1_V"   --->   Operation 128 'zext' 'zext_ln1273_4' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_18 : Operation 129 [5/5] (6.97ns)   --->   "%r_V_30 = mul i140 %zext_ln1273_4, i140 %zext_ln1271_4"   --->   Operation 129 'mul' 'r_V_30' <Predicate = (!or_ln1647_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.97>
ST_19 : Operation 130 [4/5] (6.97ns)   --->   "%r_V_30 = mul i140 %zext_ln1273_4, i140 %zext_ln1271_4"   --->   Operation 130 'mul' 'r_V_30' <Predicate = (!or_ln1647_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.97>
ST_20 : Operation 131 [3/5] (6.97ns)   --->   "%r_V_30 = mul i140 %zext_ln1273_4, i140 %zext_ln1271_4"   --->   Operation 131 'mul' 'r_V_30' <Predicate = (!or_ln1647_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.97>
ST_21 : Operation 132 [2/5] (6.97ns)   --->   "%r_V_30 = mul i140 %zext_ln1273_4, i140 %zext_ln1271_4"   --->   Operation 132 'mul' 'r_V_30' <Predicate = (!or_ln1647_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.97>
ST_22 : Operation 133 [1/5] (6.97ns)   --->   "%r_V_30 = mul i140 %zext_ln1273_4, i140 %zext_ln1271_4"   --->   Operation 133 'mul' 'r_V_30' <Predicate = (!or_ln1647_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 134 [1/1] (0.00ns)   --->   "%y_lo_s_V = partselect i68 @_ssdm_op_PartSelect.i68.i140.i32.i32, i140 %r_V_30, i32 72, i32 139"   --->   Operation 134 'partselect' 'y_lo_s_V' <Predicate = (!or_ln1647_1)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 5.11>
ST_23 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%y_V = xor i1 %p_Result_s, i1 1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1648]   --->   Operation 135 'xor' 'y_V' <Predicate = (or_ln1647_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%select_ln1632 = select i1 %y_V, i64 18446744073709551615, i64 0" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1632]   --->   Operation 136 'select' 'select_ln1632' <Predicate = (or_ln1647_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 137 [1/1] (3.63ns)   --->   "%y_l_V = add i68 %exp_x_msb_1_V, i68 %y_lo_s_V"   --->   Operation 137 'add' 'y_l_V' <Predicate = (!or_ln1647_1)> <Delay = 3.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%y_V_1 = partselect i64 @_ssdm_op_PartSelect.i64.i68.i32.i32, i68 %y_l_V, i32 4, i32 67"   --->   Operation 138 'partselect' 'y_V_1' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_23 : Operation 139 [1/1] (1.48ns) (out node of the LUT)   --->   "%y_V_2 = select i1 %or_ln1647_1, i64 %select_ln1632, i64 %y_V_1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1647]   --->   Operation 139 'select' 'y_V_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln813_1 = trunc i64 %y_V_2"   --->   Operation 140 'trunc' 'trunc_ln813_1' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 5.21>
ST_24 : Operation 141 [1/1] (0.00ns)   --->   "%specpipeline_ln959 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:959]   --->   Operation 141 'specpipeline' 'specpipeline_ln959' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln1632 = zext i64 %y_V_2" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1632]   --->   Operation 142 'zext' 'zext_ln1632' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 143 [1/1] (3.52ns)   --->   "%p_Val2_45 = add i65 %zext_ln1632, i65 2147483648"   --->   Operation 143 'add' 'p_Val2_45' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 144 [1/1] (3.49ns)   --->   "%add_ln58 = add i63 %trunc_ln813_1, i63 2147483648"   --->   Operation 144 'add' 'add_ln58' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i2 @_ssdm_op_PartSelect.i2.i65.i32.i32, i65 %p_Val2_45, i32 63, i32 64" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:2081]   --->   Operation 145 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 146 [1/1] (0.95ns)   --->   "%overf_1 = icmp_ne  i2 %tmp_57, i2 0" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:2081]   --->   Operation 146 'icmp' 'overf_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %add_ln58, i32 32, i32 62"   --->   Operation 147 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 148 [1/1] (0.73ns)   --->   "%r_V = select i1 %overf_1, i31 2147483647, i31 %tmp_52" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:2084]   --->   Operation 148 'select' 'r_V' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 149 [1/1] (0.00ns)   --->   "%ret_ln2098 = ret i31 %r_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:2098]   --->   Operation 149 'ret' 'ret_ln2098' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.79ns
The critical path consists of the following:
	wire read operation ('x_read', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1629) on port 'x' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1629) [8]  (0 ns)
	'icmp' operation ('icmp_ln1651') [19]  (2.81 ns)
	'and' operation ('and_ln1647', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1647) [20]  (0 ns)
	'or' operation ('or_ln1647', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1647) [99]  (0 ns)
	'or' operation ('or_ln1647_1', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1647) [100]  (0.978 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('f_x_msb_4.V', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1743) on array 'f_x_msb_4_table_V' [31]  (3.25 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [41]  (6.91 ns)

 <State 4>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [41]  (6.91 ns)

 <State 5>: 6.97ns
The critical path consists of the following:
	'add' operation ('exp_x_msb_4_5_lsb_m_1_m3.V') [45]  (2.08 ns)
	'add' operation ('exp_x_msb_4_5_lsb_m_1_m4.V') [48]  (2.34 ns)
	'add' operation ('exp_x_msb_4_5_lsb_m_1_m5.V') [51]  (2.55 ns)

 <State 6>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [62]  (5.66 ns)

 <State 7>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [62]  (5.66 ns)

 <State 8>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [62]  (5.66 ns)

 <State 9>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [62]  (5.66 ns)

 <State 10>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [62]  (5.66 ns)

 <State 11>: 5.28ns
The critical path consists of the following:
	'add' operation ('add_ln813') [68]  (0 ns)
	'add' operation ('exp_x_msb_3_4_5_lsb_m_1.V') [69]  (5.28 ns)

 <State 12>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [81]  (6.98 ns)

 <State 13>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [81]  (6.98 ns)

 <State 14>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [81]  (6.98 ns)

 <State 15>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [81]  (6.98 ns)

 <State 16>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [81]  (6.98 ns)

 <State 17>: 7.21ns
The critical path consists of the following:
	'add' operation ('add_ln813_11') [87]  (3.49 ns)
	'add' operation ('exp_x_msb_2_3_4_5_lsb_m_1.V') [89]  (3.72 ns)

 <State 18>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [95]  (6.98 ns)

 <State 19>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [95]  (6.98 ns)

 <State 20>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [95]  (6.98 ns)

 <State 21>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [95]  (6.98 ns)

 <State 22>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [95]  (6.98 ns)

 <State 23>: 5.12ns
The critical path consists of the following:
	'add' operation ('y_l.V') [97]  (3.63 ns)
	'select' operation ('y.V', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1647) [101]  (1.48 ns)

 <State 24>: 5.21ns
The critical path consists of the following:
	'add' operation ('__Val2__') [104]  (3.52 ns)
	'icmp' operation ('overf', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:2081) [107]  (0.959 ns)
	'select' operation ('r.V', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:2084) [109]  (0.733 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
