// Seed: 1710479847
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign module_1.id_0 = 0;
  timeunit 1ps;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    output supply1 id_2,
    input tri id_3
);
  wire id_5;
  or primCall (id_2, id_0, id_5, id_1);
  module_0 modCall_1 (
      id_5,
      id_5
  );
  assign id_2 = 1;
endmodule
module module_2 #(
    parameter id_3 = 32'd30,
    parameter id_4 = 32'd33
) (
    id_1,
    id_2,
    _id_3
);
  input wire _id_3;
  output tri0 id_2;
  inout logic [7:0] id_1;
  parameter id_4 = 1;
  wire [-1 : id_4] id_5 = id_3;
  wire id_6 = 1 ? id_3 : id_1;
  logic id_7;
  assign id_2 = id_7;
  assign id_2 = id_7[id_3 : 1] == id_1[1 : id_3];
  wire id_8;
  ;
  module_0 modCall_1 (
      id_5,
      id_6
  );
endmodule
