## UVM TRAINING

Simple example of verification RTL model with using *UVM*

**Using language:** System Verilog
**Target design:** Lowpass filter

**UVM version:** 1.1d