
hello_blink_stm32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000234  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006adc  08000234  08000234  00001234  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000120  08006d10  08006d10  00007d10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006e30  08006e30  00008070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006e30  08006e30  00007e30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006e38  08006e38  00008070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006e38  08006e38  00007e38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006e3c  08006e3c  00007e3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08006e40  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002da4  20000070  08006eb0  00008070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002e14  08006eb0  00008e14  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  00008070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001fba6  00000000  00000000  000080a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003c83  00000000  00000000  00027c4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a48  00000000  00000000  0002b8d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001458  00000000  00000000  0002d318  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000319bb  00000000  00000000  0002e770  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d0c0  00000000  00000000  0006012b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00137ec4  00000000  00000000  0007d1eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001b50af  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007668  00000000  00000000  001b50f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  001bc75c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000234 <__do_global_dtors_aux>:
 8000234:	b510      	push	{r4, lr}
 8000236:	4c05      	ldr	r4, [pc, #20]	@ (800024c <__do_global_dtors_aux+0x18>)
 8000238:	7823      	ldrb	r3, [r4, #0]
 800023a:	b933      	cbnz	r3, 800024a <__do_global_dtors_aux+0x16>
 800023c:	4b04      	ldr	r3, [pc, #16]	@ (8000250 <__do_global_dtors_aux+0x1c>)
 800023e:	b113      	cbz	r3, 8000246 <__do_global_dtors_aux+0x12>
 8000240:	4804      	ldr	r0, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x20>)
 8000242:	f3af 8000 	nop.w
 8000246:	2301      	movs	r3, #1
 8000248:	7023      	strb	r3, [r4, #0]
 800024a:	bd10      	pop	{r4, pc}
 800024c:	20000070 	.word	0x20000070
 8000250:	00000000 	.word	0x00000000
 8000254:	08006cf8 	.word	0x08006cf8

08000258 <frame_dummy>:
 8000258:	b508      	push	{r3, lr}
 800025a:	4b03      	ldr	r3, [pc, #12]	@ (8000268 <frame_dummy+0x10>)
 800025c:	b11b      	cbz	r3, 8000266 <frame_dummy+0xe>
 800025e:	4903      	ldr	r1, [pc, #12]	@ (800026c <frame_dummy+0x14>)
 8000260:	4803      	ldr	r0, [pc, #12]	@ (8000270 <frame_dummy+0x18>)
 8000262:	f3af 8000 	nop.w
 8000266:	bd08      	pop	{r3, pc}
 8000268:	00000000 	.word	0x00000000
 800026c:	20000074 	.word	0x20000074
 8000270:	08006cf8 	.word	0x08006cf8

08000274 <__aeabi_uldivmod>:
 8000274:	b953      	cbnz	r3, 800028c <__aeabi_uldivmod+0x18>
 8000276:	b94a      	cbnz	r2, 800028c <__aeabi_uldivmod+0x18>
 8000278:	2900      	cmp	r1, #0
 800027a:	bf08      	it	eq
 800027c:	2800      	cmpeq	r0, #0
 800027e:	bf1c      	itt	ne
 8000280:	f04f 31ff 	movne.w	r1, #4294967295
 8000284:	f04f 30ff 	movne.w	r0, #4294967295
 8000288:	f000 b9b0 	b.w	80005ec <__aeabi_idiv0>
 800028c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000290:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000294:	f000 f806 	bl	80002a4 <__udivmoddi4>
 8000298:	f8dd e004 	ldr.w	lr, [sp, #4]
 800029c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002a0:	b004      	add	sp, #16
 80002a2:	4770      	bx	lr

080002a4 <__udivmoddi4>:
 80002a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002a8:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80002aa:	4688      	mov	r8, r1
 80002ac:	4604      	mov	r4, r0
 80002ae:	468e      	mov	lr, r1
 80002b0:	2b00      	cmp	r3, #0
 80002b2:	d14a      	bne.n	800034a <__udivmoddi4+0xa6>
 80002b4:	428a      	cmp	r2, r1
 80002b6:	4617      	mov	r7, r2
 80002b8:	d95f      	bls.n	800037a <__udivmoddi4+0xd6>
 80002ba:	fab2 f682 	clz	r6, r2
 80002be:	b14e      	cbz	r6, 80002d4 <__udivmoddi4+0x30>
 80002c0:	f1c6 0320 	rsb	r3, r6, #32
 80002c4:	fa01 fe06 	lsl.w	lr, r1, r6
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	40b4      	lsls	r4, r6
 80002cc:	fa20 f303 	lsr.w	r3, r0, r3
 80002d0:	ea43 0e0e 	orr.w	lr, r3, lr
 80002d4:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d8:	fa1f fc87 	uxth.w	ip, r7
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fbbe f1f8 	udiv	r1, lr, r8
 80002e2:	fb08 ee11 	mls	lr, r8, r1, lr
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 80002ee:	429a      	cmp	r2, r3
 80002f0:	d907      	bls.n	8000302 <__udivmoddi4+0x5e>
 80002f2:	18fb      	adds	r3, r7, r3
 80002f4:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f8:	d202      	bcs.n	8000300 <__udivmoddi4+0x5c>
 80002fa:	429a      	cmp	r2, r3
 80002fc:	f200 8154 	bhi.w	80005a8 <__udivmoddi4+0x304>
 8000300:	4601      	mov	r1, r0
 8000302:	1a9b      	subs	r3, r3, r2
 8000304:	b2a2      	uxth	r2, r4
 8000306:	fbb3 f0f8 	udiv	r0, r3, r8
 800030a:	fb08 3310 	mls	r3, r8, r0, r3
 800030e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000312:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000316:	4594      	cmp	ip, r2
 8000318:	d90b      	bls.n	8000332 <__udivmoddi4+0x8e>
 800031a:	18ba      	adds	r2, r7, r2
 800031c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000320:	bf2c      	ite	cs
 8000322:	2401      	movcs	r4, #1
 8000324:	2400      	movcc	r4, #0
 8000326:	4594      	cmp	ip, r2
 8000328:	d902      	bls.n	8000330 <__udivmoddi4+0x8c>
 800032a:	2c00      	cmp	r4, #0
 800032c:	f000 813f 	beq.w	80005ae <__udivmoddi4+0x30a>
 8000330:	4618      	mov	r0, r3
 8000332:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000336:	eba2 020c 	sub.w	r2, r2, ip
 800033a:	2100      	movs	r1, #0
 800033c:	b11d      	cbz	r5, 8000346 <__udivmoddi4+0xa2>
 800033e:	40f2      	lsrs	r2, r6
 8000340:	2300      	movs	r3, #0
 8000342:	e9c5 2300 	strd	r2, r3, [r5]
 8000346:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d905      	bls.n	800035a <__udivmoddi4+0xb6>
 800034e:	b10d      	cbz	r5, 8000354 <__udivmoddi4+0xb0>
 8000350:	e9c5 0100 	strd	r0, r1, [r5]
 8000354:	2100      	movs	r1, #0
 8000356:	4608      	mov	r0, r1
 8000358:	e7f5      	b.n	8000346 <__udivmoddi4+0xa2>
 800035a:	fab3 f183 	clz	r1, r3
 800035e:	2900      	cmp	r1, #0
 8000360:	d14e      	bne.n	8000400 <__udivmoddi4+0x15c>
 8000362:	4543      	cmp	r3, r8
 8000364:	f0c0 8112 	bcc.w	800058c <__udivmoddi4+0x2e8>
 8000368:	4282      	cmp	r2, r0
 800036a:	f240 810f 	bls.w	800058c <__udivmoddi4+0x2e8>
 800036e:	4608      	mov	r0, r1
 8000370:	2d00      	cmp	r5, #0
 8000372:	d0e8      	beq.n	8000346 <__udivmoddi4+0xa2>
 8000374:	e9c5 4e00 	strd	r4, lr, [r5]
 8000378:	e7e5      	b.n	8000346 <__udivmoddi4+0xa2>
 800037a:	2a00      	cmp	r2, #0
 800037c:	f000 80ac 	beq.w	80004d8 <__udivmoddi4+0x234>
 8000380:	fab2 f682 	clz	r6, r2
 8000384:	2e00      	cmp	r6, #0
 8000386:	f040 80bb 	bne.w	8000500 <__udivmoddi4+0x25c>
 800038a:	1a8b      	subs	r3, r1, r2
 800038c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000390:	b2bc      	uxth	r4, r7
 8000392:	2101      	movs	r1, #1
 8000394:	0c02      	lsrs	r2, r0, #16
 8000396:	b280      	uxth	r0, r0
 8000398:	fbb3 fcfe 	udiv	ip, r3, lr
 800039c:	fb0e 331c 	mls	r3, lr, ip, r3
 80003a0:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80003a4:	fb04 f20c 	mul.w	r2, r4, ip
 80003a8:	429a      	cmp	r2, r3
 80003aa:	d90e      	bls.n	80003ca <__udivmoddi4+0x126>
 80003ac:	18fb      	adds	r3, r7, r3
 80003ae:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b2:	bf2c      	ite	cs
 80003b4:	f04f 0901 	movcs.w	r9, #1
 80003b8:	f04f 0900 	movcc.w	r9, #0
 80003bc:	429a      	cmp	r2, r3
 80003be:	d903      	bls.n	80003c8 <__udivmoddi4+0x124>
 80003c0:	f1b9 0f00 	cmp.w	r9, #0
 80003c4:	f000 80ec 	beq.w	80005a0 <__udivmoddi4+0x2fc>
 80003c8:	46c4      	mov	ip, r8
 80003ca:	1a9b      	subs	r3, r3, r2
 80003cc:	fbb3 f8fe 	udiv	r8, r3, lr
 80003d0:	fb0e 3318 	mls	r3, lr, r8, r3
 80003d4:	fb04 f408 	mul.w	r4, r4, r8
 80003d8:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 80003dc:	4294      	cmp	r4, r2
 80003de:	d90b      	bls.n	80003f8 <__udivmoddi4+0x154>
 80003e0:	18ba      	adds	r2, r7, r2
 80003e2:	f108 33ff 	add.w	r3, r8, #4294967295
 80003e6:	bf2c      	ite	cs
 80003e8:	2001      	movcs	r0, #1
 80003ea:	2000      	movcc	r0, #0
 80003ec:	4294      	cmp	r4, r2
 80003ee:	d902      	bls.n	80003f6 <__udivmoddi4+0x152>
 80003f0:	2800      	cmp	r0, #0
 80003f2:	f000 80d1 	beq.w	8000598 <__udivmoddi4+0x2f4>
 80003f6:	4698      	mov	r8, r3
 80003f8:	1b12      	subs	r2, r2, r4
 80003fa:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 80003fe:	e79d      	b.n	800033c <__udivmoddi4+0x98>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa08 f401 	lsl.w	r4, r8, r1
 800040a:	fa00 f901 	lsl.w	r9, r0, r1
 800040e:	fa22 f706 	lsr.w	r7, r2, r6
 8000412:	fa28 f806 	lsr.w	r8, r8, r6
 8000416:	408a      	lsls	r2, r1
 8000418:	431f      	orrs	r7, r3
 800041a:	fa20 f306 	lsr.w	r3, r0, r6
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	4323      	orrs	r3, r4
 8000422:	fa1f fc87 	uxth.w	ip, r7
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fbb8 fef0 	udiv	lr, r8, r0
 800042c:	fb00 881e 	mls	r8, r0, lr, r8
 8000430:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000434:	fb0e f80c 	mul.w	r8, lr, ip
 8000438:	45a0      	cmp	r8, r4
 800043a:	d90e      	bls.n	800045a <__udivmoddi4+0x1b6>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000442:	bf2c      	ite	cs
 8000444:	f04f 0b01 	movcs.w	fp, #1
 8000448:	f04f 0b00 	movcc.w	fp, #0
 800044c:	45a0      	cmp	r8, r4
 800044e:	d903      	bls.n	8000458 <__udivmoddi4+0x1b4>
 8000450:	f1bb 0f00 	cmp.w	fp, #0
 8000454:	f000 80b8 	beq.w	80005c8 <__udivmoddi4+0x324>
 8000458:	46d6      	mov	lr, sl
 800045a:	eba4 0408 	sub.w	r4, r4, r8
 800045e:	fa1f f883 	uxth.w	r8, r3
 8000462:	fbb4 f3f0 	udiv	r3, r4, r0
 8000466:	fb00 4413 	mls	r4, r0, r3, r4
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000472:	45a4      	cmp	ip, r4
 8000474:	d90e      	bls.n	8000494 <__udivmoddi4+0x1f0>
 8000476:	193c      	adds	r4, r7, r4
 8000478:	f103 30ff 	add.w	r0, r3, #4294967295
 800047c:	bf2c      	ite	cs
 800047e:	f04f 0801 	movcs.w	r8, #1
 8000482:	f04f 0800 	movcc.w	r8, #0
 8000486:	45a4      	cmp	ip, r4
 8000488:	d903      	bls.n	8000492 <__udivmoddi4+0x1ee>
 800048a:	f1b8 0f00 	cmp.w	r8, #0
 800048e:	f000 809f 	beq.w	80005d0 <__udivmoddi4+0x32c>
 8000492:	4603      	mov	r3, r0
 8000494:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000498:	eba4 040c 	sub.w	r4, r4, ip
 800049c:	fba0 ec02 	umull	lr, ip, r0, r2
 80004a0:	4564      	cmp	r4, ip
 80004a2:	4673      	mov	r3, lr
 80004a4:	46e0      	mov	r8, ip
 80004a6:	d302      	bcc.n	80004ae <__udivmoddi4+0x20a>
 80004a8:	d107      	bne.n	80004ba <__udivmoddi4+0x216>
 80004aa:	45f1      	cmp	r9, lr
 80004ac:	d205      	bcs.n	80004ba <__udivmoddi4+0x216>
 80004ae:	ebbe 0302 	subs.w	r3, lr, r2
 80004b2:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b6:	3801      	subs	r0, #1
 80004b8:	46e0      	mov	r8, ip
 80004ba:	b15d      	cbz	r5, 80004d4 <__udivmoddi4+0x230>
 80004bc:	ebb9 0203 	subs.w	r2, r9, r3
 80004c0:	eb64 0408 	sbc.w	r4, r4, r8
 80004c4:	fa04 f606 	lsl.w	r6, r4, r6
 80004c8:	fa22 f301 	lsr.w	r3, r2, r1
 80004cc:	40cc      	lsrs	r4, r1
 80004ce:	431e      	orrs	r6, r3
 80004d0:	e9c5 6400 	strd	r6, r4, [r5]
 80004d4:	2100      	movs	r1, #0
 80004d6:	e736      	b.n	8000346 <__udivmoddi4+0xa2>
 80004d8:	fbb1 fcf2 	udiv	ip, r1, r2
 80004dc:	0c01      	lsrs	r1, r0, #16
 80004de:	4614      	mov	r4, r2
 80004e0:	b280      	uxth	r0, r0
 80004e2:	4696      	mov	lr, r2
 80004e4:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 80004e8:	2620      	movs	r6, #32
 80004ea:	4690      	mov	r8, r2
 80004ec:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 80004f0:	4610      	mov	r0, r2
 80004f2:	fbb1 f1f2 	udiv	r1, r1, r2
 80004f6:	eba3 0308 	sub.w	r3, r3, r8
 80004fa:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fe:	e74b      	b.n	8000398 <__udivmoddi4+0xf4>
 8000500:	40b7      	lsls	r7, r6
 8000502:	f1c6 0320 	rsb	r3, r6, #32
 8000506:	fa01 f206 	lsl.w	r2, r1, r6
 800050a:	fa21 f803 	lsr.w	r8, r1, r3
 800050e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000512:	fa20 f303 	lsr.w	r3, r0, r3
 8000516:	b2bc      	uxth	r4, r7
 8000518:	40b0      	lsls	r0, r6
 800051a:	4313      	orrs	r3, r2
 800051c:	0c02      	lsrs	r2, r0, #16
 800051e:	0c19      	lsrs	r1, r3, #16
 8000520:	b280      	uxth	r0, r0
 8000522:	fbb8 f9fe 	udiv	r9, r8, lr
 8000526:	fb0e 8819 	mls	r8, lr, r9, r8
 800052a:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	4588      	cmp	r8, r1
 8000534:	d951      	bls.n	80005da <__udivmoddi4+0x336>
 8000536:	1879      	adds	r1, r7, r1
 8000538:	f109 3cff 	add.w	ip, r9, #4294967295
 800053c:	bf2c      	ite	cs
 800053e:	f04f 0a01 	movcs.w	sl, #1
 8000542:	f04f 0a00 	movcc.w	sl, #0
 8000546:	4588      	cmp	r8, r1
 8000548:	d902      	bls.n	8000550 <__udivmoddi4+0x2ac>
 800054a:	f1ba 0f00 	cmp.w	sl, #0
 800054e:	d031      	beq.n	80005b4 <__udivmoddi4+0x310>
 8000550:	eba1 0108 	sub.w	r1, r1, r8
 8000554:	fbb1 f9fe 	udiv	r9, r1, lr
 8000558:	fb09 f804 	mul.w	r8, r9, r4
 800055c:	fb0e 1119 	mls	r1, lr, r9, r1
 8000560:	b29b      	uxth	r3, r3
 8000562:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000566:	4543      	cmp	r3, r8
 8000568:	d235      	bcs.n	80005d6 <__udivmoddi4+0x332>
 800056a:	18fb      	adds	r3, r7, r3
 800056c:	f109 31ff 	add.w	r1, r9, #4294967295
 8000570:	bf2c      	ite	cs
 8000572:	f04f 0a01 	movcs.w	sl, #1
 8000576:	f04f 0a00 	movcc.w	sl, #0
 800057a:	4543      	cmp	r3, r8
 800057c:	d2bb      	bcs.n	80004f6 <__udivmoddi4+0x252>
 800057e:	f1ba 0f00 	cmp.w	sl, #0
 8000582:	d1b8      	bne.n	80004f6 <__udivmoddi4+0x252>
 8000584:	f1a9 0102 	sub.w	r1, r9, #2
 8000588:	443b      	add	r3, r7
 800058a:	e7b4      	b.n	80004f6 <__udivmoddi4+0x252>
 800058c:	1a84      	subs	r4, r0, r2
 800058e:	eb68 0203 	sbc.w	r2, r8, r3
 8000592:	2001      	movs	r0, #1
 8000594:	4696      	mov	lr, r2
 8000596:	e6eb      	b.n	8000370 <__udivmoddi4+0xcc>
 8000598:	443a      	add	r2, r7
 800059a:	f1a8 0802 	sub.w	r8, r8, #2
 800059e:	e72b      	b.n	80003f8 <__udivmoddi4+0x154>
 80005a0:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a4:	443b      	add	r3, r7
 80005a6:	e710      	b.n	80003ca <__udivmoddi4+0x126>
 80005a8:	3902      	subs	r1, #2
 80005aa:	443b      	add	r3, r7
 80005ac:	e6a9      	b.n	8000302 <__udivmoddi4+0x5e>
 80005ae:	443a      	add	r2, r7
 80005b0:	3802      	subs	r0, #2
 80005b2:	e6be      	b.n	8000332 <__udivmoddi4+0x8e>
 80005b4:	eba7 0808 	sub.w	r8, r7, r8
 80005b8:	f1a9 0c02 	sub.w	ip, r9, #2
 80005bc:	4441      	add	r1, r8
 80005be:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c2:	fb09 f804 	mul.w	r8, r9, r4
 80005c6:	e7c9      	b.n	800055c <__udivmoddi4+0x2b8>
 80005c8:	f1ae 0e02 	sub.w	lr, lr, #2
 80005cc:	443c      	add	r4, r7
 80005ce:	e744      	b.n	800045a <__udivmoddi4+0x1b6>
 80005d0:	3b02      	subs	r3, #2
 80005d2:	443c      	add	r4, r7
 80005d4:	e75e      	b.n	8000494 <__udivmoddi4+0x1f0>
 80005d6:	4649      	mov	r1, r9
 80005d8:	e78d      	b.n	80004f6 <__udivmoddi4+0x252>
 80005da:	eba1 0108 	sub.w	r1, r1, r8
 80005de:	46cc      	mov	ip, r9
 80005e0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e4:	fb09 f804 	mul.w	r8, r9, r4
 80005e8:	e7b8      	b.n	800055c <__udivmoddi4+0x2b8>
 80005ea:	bf00      	nop

080005ec <__aeabi_idiv0>:
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop

080005f0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */
  /* creation of blink_task */
  blink_taskHandle = osThreadNew(StartTask01, NULL, &blink_task_attributes);
 80005f4:	4a08      	ldr	r2, [pc, #32]	@ (8000618 <MX_FREERTOS_Init+0x28>)
 80005f6:	2100      	movs	r1, #0
 80005f8:	4808      	ldr	r0, [pc, #32]	@ (800061c <MX_FREERTOS_Init+0x2c>)
 80005fa:	f003 fa81 	bl	8003b00 <osThreadNew>
 80005fe:	4603      	mov	r3, r0
 8000600:	4a07      	ldr	r2, [pc, #28]	@ (8000620 <MX_FREERTOS_Init+0x30>)
 8000602:	6013      	str	r3, [r2, #0]

  /* creation of hello_task */
  hello_taskHandle = osThreadNew(StartTask02, NULL, &hello_task_attributes);
 8000604:	4a07      	ldr	r2, [pc, #28]	@ (8000624 <MX_FREERTOS_Init+0x34>)
 8000606:	2100      	movs	r1, #0
 8000608:	4807      	ldr	r0, [pc, #28]	@ (8000628 <MX_FREERTOS_Init+0x38>)
 800060a:	f003 fa79 	bl	8003b00 <osThreadNew>
 800060e:	4603      	mov	r3, r0
 8000610:	4a06      	ldr	r2, [pc, #24]	@ (800062c <MX_FREERTOS_Init+0x3c>)
 8000612:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000614:	bf00      	nop
 8000616:	bd80      	pop	{r7, pc}
 8000618:	08006d80 	.word	0x08006d80
 800061c:	08000631 	.word	0x08000631
 8000620:	2000008c 	.word	0x2000008c
 8000624:	08006da4 	.word	0x08006da4
 8000628:	08000679 	.word	0x08000679
 800062c:	20000090 	.word	0x20000090

08000630 <StartTask01>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask01 */
void StartTask01(void *argument)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b082      	sub	sp, #8
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN blink_task */
  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8000638:	2201      	movs	r2, #1
 800063a:	2120      	movs	r1, #32
 800063c:	480b      	ldr	r0, [pc, #44]	@ (800066c <StartTask01+0x3c>)
 800063e:	f000 ff19 	bl	8001474 <HAL_GPIO_WritePin>
	printf("Task01 - led ON\n\r"
 8000642:	480b      	ldr	r0, [pc, #44]	@ (8000670 <StartTask01+0x40>)
 8000644:	f005 fcce 	bl	8005fe4 <iprintf>
			"");
    osDelay(500);
 8000648:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800064c:	f003 faea 	bl	8003c24 <osDelay>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000650:	2200      	movs	r2, #0
 8000652:	2120      	movs	r1, #32
 8000654:	4805      	ldr	r0, [pc, #20]	@ (800066c <StartTask01+0x3c>)
 8000656:	f000 ff0d 	bl	8001474 <HAL_GPIO_WritePin>
    printf("Task01 - led OFF\n\r");
 800065a:	4806      	ldr	r0, [pc, #24]	@ (8000674 <StartTask01+0x44>)
 800065c:	f005 fcc2 	bl	8005fe4 <iprintf>
    osDelay(500);
 8000660:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000664:	f003 fade 	bl	8003c24 <osDelay>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8000668:	bf00      	nop
 800066a:	e7e5      	b.n	8000638 <StartTask01+0x8>
 800066c:	42020000 	.word	0x42020000
 8000670:	08006d28 	.word	0x08006d28
 8000674:	08006d3c 	.word	0x08006d3c

08000678 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b082      	sub	sp, #8
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN hello_task */
  /* Infinite loop */
  for(;;)
  {
	printf("Task02 - Hello World\n\r");
 8000680:	4804      	ldr	r0, [pc, #16]	@ (8000694 <StartTask02+0x1c>)
 8000682:	f005 fcaf 	bl	8005fe4 <iprintf>
    osDelay(800);
 8000686:	f44f 7048 	mov.w	r0, #800	@ 0x320
 800068a:	f003 facb 	bl	8003c24 <osDelay>
	printf("Task02 - Hello World\n\r");
 800068e:	bf00      	nop
 8000690:	e7f6      	b.n	8000680 <StartTask02+0x8>
 8000692:	bf00      	nop
 8000694:	08006d50 	.word	0x08006d50

08000698 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800069c:	f000 fbc4 	bl	8000e28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006a0:	f000 f826 	bl	80006f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006a4:	f000 f88c 	bl	80007c0 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80006a8:	f003 f9dc 	bl	8003a64 <osKernelInitialize>
  /* Call init function for freertos objects (in app_freertos.c) */
  MX_FREERTOS_Init();
 80006ac:	f7ff ffa0 	bl	80005f0 <MX_FREERTOS_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 80006b0:	4b0e      	ldr	r3, [pc, #56]	@ (80006ec <main+0x54>)
 80006b2:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80006b6:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 80006b8:	4b0c      	ldr	r3, [pc, #48]	@ (80006ec <main+0x54>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 80006be:	4b0b      	ldr	r3, [pc, #44]	@ (80006ec <main+0x54>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 80006c4:	4b09      	ldr	r3, [pc, #36]	@ (80006ec <main+0x54>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 80006ca:	4b08      	ldr	r3, [pc, #32]	@ (80006ec <main+0x54>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 80006d0:	4906      	ldr	r1, [pc, #24]	@ (80006ec <main+0x54>)
 80006d2:	2000      	movs	r0, #0
 80006d4:	f000 fad0 	bl	8000c78 <BSP_COM_Init>
 80006d8:	4603      	mov	r3, r0
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d001      	beq.n	80006e2 <main+0x4a>
  {
    Error_Handler();
 80006de:	f000 f8d5 	bl	800088c <Error_Handler>
  }

  /* Start scheduler */
  osKernelStart();
 80006e2:	f003 f9e5 	bl	8003ab0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006e6:	bf00      	nop
 80006e8:	e7fd      	b.n	80006e6 <main+0x4e>
 80006ea:	bf00      	nop
 80006ec:	20000094 	.word	0x20000094

080006f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b094      	sub	sp, #80	@ 0x50
 80006f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006f6:	f107 0318 	add.w	r3, r7, #24
 80006fa:	2238      	movs	r2, #56	@ 0x38
 80006fc:	2100      	movs	r1, #0
 80006fe:	4618      	mov	r0, r3
 8000700:	f005 fcc5 	bl	800608e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000704:	463b      	mov	r3, r7
 8000706:	2200      	movs	r2, #0
 8000708:	601a      	str	r2, [r3, #0]
 800070a:	605a      	str	r2, [r3, #4]
 800070c:	609a      	str	r2, [r3, #8]
 800070e:	60da      	str	r2, [r3, #12]
 8000710:	611a      	str	r2, [r3, #16]
 8000712:	615a      	str	r2, [r3, #20]

  /** Configure the System Power Supply
  */
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 8000714:	2002      	movs	r0, #2
 8000716:	f000 ff2f 	bl	8001578 <HAL_PWREx_ConfigSupply>
 800071a:	4603      	mov	r3, r0
 800071c:	2b00      	cmp	r3, #0
 800071e:	d001      	beq.n	8000724 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000720:	f000 f8b4 	bl	800088c <Error_Handler>
  }

  /** Enable Epod Booster
  */
  if (HAL_RCCEx_EpodBoosterClkConfig(RCC_EPODBOOSTER_SOURCE_MSIS, RCC_EPODBOOSTER_DIV1) != HAL_OK)
 8000724:	2100      	movs	r1, #0
 8000726:	2001      	movs	r0, #1
 8000728:	f002 f99a 	bl	8002a60 <HAL_RCCEx_EpodBoosterClkConfig>
 800072c:	4603      	mov	r3, r0
 800072e:	2b00      	cmp	r3, #0
 8000730:	d001      	beq.n	8000736 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000732:	f000 f8ab 	bl	800088c <Error_Handler>
  }
  if (HAL_PWREx_EnableEpodBooster() != HAL_OK)
 8000736:	f000 fef3 	bl	8001520 <HAL_PWREx_EnableEpodBooster>
 800073a:	4603      	mov	r3, r0
 800073c:	2b00      	cmp	r3, #0
 800073e:	d001      	beq.n	8000744 <SystemClock_Config+0x54>
  {
    Error_Handler();
 8000740:	f000 f8a4 	bl	800088c <Error_Handler>
  }

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000744:	2001      	movs	r0, #1
 8000746:	f000 fead 	bl	80014a4 <HAL_PWREx_ControlVoltageScaling>
 800074a:	4603      	mov	r3, r0
 800074c:	2b00      	cmp	r3, #0
 800074e:	d001      	beq.n	8000754 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8000750:	f000 f89c 	bl	800088c <Error_Handler>
  }

  /** Set Flash latency before increasing MSIS
  */
  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_2);
 8000754:	4b19      	ldr	r3, [pc, #100]	@ (80007bc <SystemClock_Config+0xcc>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	f023 030f 	bic.w	r3, r3, #15
 800075c:	4a17      	ldr	r2, [pc, #92]	@ (80007bc <SystemClock_Config+0xcc>)
 800075e:	f043 0302 	orr.w	r3, r3, #2
 8000762:	6013      	str	r3, [r2, #0]

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSIS;
 8000764:	2320      	movs	r3, #32
 8000766:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSISState = RCC_MSI_ON;
 8000768:	2301      	movs	r3, #1
 800076a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSISSource = RCC_MSI_RC0;
 800076c:	2300      	movs	r3, #0
 800076e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.MSISDiv = RCC_MSI_DIV1;
 8000770:	2300      	movs	r3, #0
 8000772:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000774:	f107 0318 	add.w	r3, r7, #24
 8000778:	4618      	mov	r0, r3
 800077a:	f000 ff49 	bl	8001610 <HAL_RCC_OscConfig>
 800077e:	4603      	mov	r3, r0
 8000780:	2b00      	cmp	r3, #0
 8000782:	d001      	beq.n	8000788 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000784:	f000 f882 	bl	800088c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000788:	231f      	movs	r3, #31
 800078a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSIS;
 800078c:	2300      	movs	r3, #0
 800078e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000790:	2300      	movs	r3, #0
 8000792:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000794:	2300      	movs	r3, #0
 8000796:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000798:	2300      	movs	r3, #0
 800079a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 800079c:	2300      	movs	r3, #0
 800079e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80007a0:	463b      	mov	r3, r7
 80007a2:	2102      	movs	r1, #2
 80007a4:	4618      	mov	r0, r3
 80007a6:	f001 fa89 	bl	8001cbc <HAL_RCC_ClockConfig>
 80007aa:	4603      	mov	r3, r0
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d001      	beq.n	80007b4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80007b0:	f000 f86c 	bl	800088c <Error_Handler>
  }
}
 80007b4:	bf00      	nop
 80007b6:	3750      	adds	r7, #80	@ 0x50
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bd80      	pop	{r7, pc}
 80007bc:	40022000 	.word	0x40022000

080007c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b088      	sub	sp, #32
 80007c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007c6:	f107 030c 	add.w	r3, r7, #12
 80007ca:	2200      	movs	r2, #0
 80007cc:	601a      	str	r2, [r3, #0]
 80007ce:	605a      	str	r2, [r3, #4]
 80007d0:	609a      	str	r2, [r3, #8]
 80007d2:	60da      	str	r2, [r3, #12]
 80007d4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007d6:	4b22      	ldr	r3, [pc, #136]	@ (8000860 <MX_GPIO_Init+0xa0>)
 80007d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80007dc:	4a20      	ldr	r2, [pc, #128]	@ (8000860 <MX_GPIO_Init+0xa0>)
 80007de:	f043 0304 	orr.w	r3, r3, #4
 80007e2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80007e6:	4b1e      	ldr	r3, [pc, #120]	@ (8000860 <MX_GPIO_Init+0xa0>)
 80007e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80007ec:	f003 0304 	and.w	r3, r3, #4
 80007f0:	60bb      	str	r3, [r7, #8]
 80007f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007f4:	4b1a      	ldr	r3, [pc, #104]	@ (8000860 <MX_GPIO_Init+0xa0>)
 80007f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80007fa:	4a19      	ldr	r2, [pc, #100]	@ (8000860 <MX_GPIO_Init+0xa0>)
 80007fc:	f043 0301 	orr.w	r3, r3, #1
 8000800:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000804:	4b16      	ldr	r3, [pc, #88]	@ (8000860 <MX_GPIO_Init+0xa0>)
 8000806:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800080a:	f003 0301 	and.w	r3, r3, #1
 800080e:	607b      	str	r3, [r7, #4]
 8000810:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000812:	4b13      	ldr	r3, [pc, #76]	@ (8000860 <MX_GPIO_Init+0xa0>)
 8000814:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000818:	4a11      	ldr	r2, [pc, #68]	@ (8000860 <MX_GPIO_Init+0xa0>)
 800081a:	f043 0302 	orr.w	r3, r3, #2
 800081e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000822:	4b0f      	ldr	r3, [pc, #60]	@ (8000860 <MX_GPIO_Init+0xa0>)
 8000824:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000828:	f003 0302 	and.w	r3, r3, #2
 800082c:	603b      	str	r3, [r7, #0]
 800082e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_RESET);
 8000830:	2200      	movs	r2, #0
 8000832:	2120      	movs	r1, #32
 8000834:	480b      	ldr	r0, [pc, #44]	@ (8000864 <MX_GPIO_Init+0xa4>)
 8000836:	f000 fe1d 	bl	8001474 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : led_Pin */
  GPIO_InitStruct.Pin = led_Pin;
 800083a:	2320      	movs	r3, #32
 800083c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800083e:	2301      	movs	r3, #1
 8000840:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000842:	2300      	movs	r3, #0
 8000844:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000846:	2300      	movs	r3, #0
 8000848:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(led_GPIO_Port, &GPIO_InitStruct);
 800084a:	f107 030c 	add.w	r3, r7, #12
 800084e:	4619      	mov	r1, r3
 8000850:	4804      	ldr	r0, [pc, #16]	@ (8000864 <MX_GPIO_Init+0xa4>)
 8000852:	f000 fc85 	bl	8001160 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000856:	bf00      	nop
 8000858:	3720      	adds	r7, #32
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	40030c00 	.word	0x40030c00
 8000864:	42020000 	.word	0x42020000

08000868 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b082      	sub	sp, #8
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7)
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	4a04      	ldr	r2, [pc, #16]	@ (8000888 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000876:	4293      	cmp	r3, r2
 8000878:	d101      	bne.n	800087e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800087a:	f000 faf5 	bl	8000e68 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800087e:	bf00      	nop
 8000880:	3708      	adds	r7, #8
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}
 8000886:	bf00      	nop
 8000888:	40001400 	.word	0x40001400

0800088c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800088c:	b480      	push	{r7}
 800088e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000890:	b672      	cpsid	i
}
 8000892:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000894:	bf00      	nop
 8000896:	e7fd      	b.n	8000894 <Error_Handler+0x8>

08000898 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b082      	sub	sp, #8
 800089c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800089e:	4b0c      	ldr	r3, [pc, #48]	@ (80008d0 <HAL_MspInit+0x38>)
 80008a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80008a4:	4a0a      	ldr	r2, [pc, #40]	@ (80008d0 <HAL_MspInit+0x38>)
 80008a6:	f043 0304 	orr.w	r3, r3, #4
 80008aa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80008ae:	4b08      	ldr	r3, [pc, #32]	@ (80008d0 <HAL_MspInit+0x38>)
 80008b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80008b4:	f003 0304 	and.w	r3, r3, #4
 80008b8:	607b      	str	r3, [r7, #4]
 80008ba:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80008bc:	2200      	movs	r2, #0
 80008be:	210f      	movs	r1, #15
 80008c0:	f06f 0001 	mvn.w	r0, #1
 80008c4:	f000 fbcc 	bl	8001060 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008c8:	bf00      	nop
 80008ca:	3708      	adds	r7, #8
 80008cc:	46bd      	mov	sp, r7
 80008ce:	bd80      	pop	{r7, pc}
 80008d0:	40030c00 	.word	0x40030c00

080008d4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b08c      	sub	sp, #48	@ 0x30
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80008dc:	2300      	movs	r3, #0
 80008de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t              uwPrescalerValue = 0;
 80008e0:	2300      	movs	r3, #0
 80008e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  /*Configure the TIM7 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	2b0f      	cmp	r3, #15
 80008e8:	d842      	bhi.n	8000970 <HAL_InitTick+0x9c>
   {
     HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority ,0);
 80008ea:	2200      	movs	r2, #0
 80008ec:	6879      	ldr	r1, [r7, #4]
 80008ee:	2032      	movs	r0, #50	@ 0x32
 80008f0:	f000 fbb6 	bl	8001060 <HAL_NVIC_SetPriority>

     /* Enable the TIM7 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80008f4:	2032      	movs	r0, #50	@ 0x32
 80008f6:	f000 fbcd 	bl	8001094 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 80008fa:	4a23      	ldr	r2, [pc, #140]	@ (8000988 <HAL_InitTick+0xb4>)
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8000900:	4b22      	ldr	r3, [pc, #136]	@ (800098c <HAL_InitTick+0xb8>)
 8000902:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000906:	4a21      	ldr	r2, [pc, #132]	@ (800098c <HAL_InitTick+0xb8>)
 8000908:	f043 0320 	orr.w	r3, r3, #32
 800090c:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8000910:	4b1e      	ldr	r3, [pc, #120]	@ (800098c <HAL_InitTick+0xb8>)
 8000912:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000916:	f003 0320 	and.w	r3, r3, #32
 800091a:	60bb      	str	r3, [r7, #8]
 800091c:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800091e:	f107 020c 	add.w	r2, r7, #12
 8000922:	f107 0310 	add.w	r3, r7, #16
 8000926:	4611      	mov	r1, r2
 8000928:	4618      	mov	r0, r3
 800092a:	f001 fb87 	bl	800203c <HAL_RCC_GetClockConfig>

  /* Compute TIM7 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 800092e:	f001 fb13 	bl	8001f58 <HAL_RCC_GetPCLK1Freq>
 8000932:	62f8      	str	r0, [r7, #44]	@ 0x2c

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000934:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000936:	4a16      	ldr	r2, [pc, #88]	@ (8000990 <HAL_InitTick+0xbc>)
 8000938:	fba2 2303 	umull	r2, r3, r2, r3
 800093c:	0c9b      	lsrs	r3, r3, #18
 800093e:	3b01      	subs	r3, #1
 8000940:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8000942:	4b14      	ldr	r3, [pc, #80]	@ (8000994 <HAL_InitTick+0xc0>)
 8000944:	4a14      	ldr	r2, [pc, #80]	@ (8000998 <HAL_InitTick+0xc4>)
 8000946:	601a      	str	r2, [r3, #0]
   * Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8000948:	4b12      	ldr	r3, [pc, #72]	@ (8000994 <HAL_InitTick+0xc0>)
 800094a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800094e:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8000950:	4a10      	ldr	r2, [pc, #64]	@ (8000994 <HAL_InitTick+0xc0>)
 8000952:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000954:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8000956:	4b0f      	ldr	r3, [pc, #60]	@ (8000994 <HAL_InitTick+0xc0>)
 8000958:	2200      	movs	r2, #0
 800095a:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800095c:	4b0d      	ldr	r3, [pc, #52]	@ (8000994 <HAL_InitTick+0xc0>)
 800095e:	2200      	movs	r2, #0
 8000960:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 8000962:	480c      	ldr	r0, [pc, #48]	@ (8000994 <HAL_InitTick+0xc0>)
 8000964:	f002 f8c0 	bl	8002ae8 <HAL_TIM_Base_Init>
 8000968:	4603      	mov	r3, r0
 800096a:	2b00      	cmp	r3, #0
 800096c:	d107      	bne.n	800097e <HAL_InitTick+0xaa>
 800096e:	e001      	b.n	8000974 <HAL_InitTick+0xa0>
    return HAL_ERROR;
 8000970:	2301      	movs	r3, #1
 8000972:	e005      	b.n	8000980 <HAL_InitTick+0xac>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim7);
 8000974:	4807      	ldr	r0, [pc, #28]	@ (8000994 <HAL_InitTick+0xc0>)
 8000976:	f002 f919 	bl	8002bac <HAL_TIM_Base_Start_IT>
 800097a:	4603      	mov	r3, r0
 800097c:	e000      	b.n	8000980 <HAL_InitTick+0xac>
  }

  /* Return function status */
  return HAL_ERROR;
 800097e:	2301      	movs	r3, #1
}
 8000980:	4618      	mov	r0, r3
 8000982:	3730      	adds	r7, #48	@ 0x30
 8000984:	46bd      	mov	sp, r7
 8000986:	bd80      	pop	{r7, pc}
 8000988:	20000008 	.word	0x20000008
 800098c:	40030c00 	.word	0x40030c00
 8000990:	431bde83 	.word	0x431bde83
 8000994:	200000a4 	.word	0x200000a4
 8000998:	40001400 	.word	0x40001400

0800099c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800099c:	b480      	push	{r7}
 800099e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009a0:	bf00      	nop
 80009a2:	e7fd      	b.n	80009a0 <NMI_Handler+0x4>

080009a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009a4:	b480      	push	{r7}
 80009a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009a8:	bf00      	nop
 80009aa:	e7fd      	b.n	80009a8 <HardFault_Handler+0x4>

080009ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009ac:	b480      	push	{r7}
 80009ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009b0:	bf00      	nop
 80009b2:	e7fd      	b.n	80009b0 <MemManage_Handler+0x4>

080009b4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009b4:	b480      	push	{r7}
 80009b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009b8:	bf00      	nop
 80009ba:	e7fd      	b.n	80009b8 <BusFault_Handler+0x4>

080009bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009bc:	b480      	push	{r7}
 80009be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009c0:	bf00      	nop
 80009c2:	e7fd      	b.n	80009c0 <UsageFault_Handler+0x4>

080009c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009c4:	b480      	push	{r7}
 80009c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009c8:	bf00      	nop
 80009ca:	46bd      	mov	sp, r7
 80009cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d0:	4770      	bx	lr
	...

080009d4 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80009d8:	4802      	ldr	r0, [pc, #8]	@ (80009e4 <TIM7_IRQHandler+0x10>)
 80009da:	f002 f949 	bl	8002c70 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80009de:	bf00      	nop
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	200000a4 	.word	0x200000a4

080009e8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b086      	sub	sp, #24
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	60f8      	str	r0, [r7, #12]
 80009f0:	60b9      	str	r1, [r7, #8]
 80009f2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009f4:	2300      	movs	r3, #0
 80009f6:	617b      	str	r3, [r7, #20]
 80009f8:	e00a      	b.n	8000a10 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80009fa:	f3af 8000 	nop.w
 80009fe:	4601      	mov	r1, r0
 8000a00:	68bb      	ldr	r3, [r7, #8]
 8000a02:	1c5a      	adds	r2, r3, #1
 8000a04:	60ba      	str	r2, [r7, #8]
 8000a06:	b2ca      	uxtb	r2, r1
 8000a08:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a0a:	697b      	ldr	r3, [r7, #20]
 8000a0c:	3301      	adds	r3, #1
 8000a0e:	617b      	str	r3, [r7, #20]
 8000a10:	697a      	ldr	r2, [r7, #20]
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	429a      	cmp	r2, r3
 8000a16:	dbf0      	blt.n	80009fa <_read+0x12>
  }

  return len;
 8000a18:	687b      	ldr	r3, [r7, #4]
}
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	3718      	adds	r7, #24
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}

08000a22 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a22:	b580      	push	{r7, lr}
 8000a24:	b086      	sub	sp, #24
 8000a26:	af00      	add	r7, sp, #0
 8000a28:	60f8      	str	r0, [r7, #12]
 8000a2a:	60b9      	str	r1, [r7, #8]
 8000a2c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a2e:	2300      	movs	r3, #0
 8000a30:	617b      	str	r3, [r7, #20]
 8000a32:	e009      	b.n	8000a48 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000a34:	68bb      	ldr	r3, [r7, #8]
 8000a36:	1c5a      	adds	r2, r3, #1
 8000a38:	60ba      	str	r2, [r7, #8]
 8000a3a:	781b      	ldrb	r3, [r3, #0]
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	f000 f97f 	bl	8000d40 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a42:	697b      	ldr	r3, [r7, #20]
 8000a44:	3301      	adds	r3, #1
 8000a46:	617b      	str	r3, [r7, #20]
 8000a48:	697a      	ldr	r2, [r7, #20]
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	429a      	cmp	r2, r3
 8000a4e:	dbf1      	blt.n	8000a34 <_write+0x12>
  }
  return len;
 8000a50:	687b      	ldr	r3, [r7, #4]
}
 8000a52:	4618      	mov	r0, r3
 8000a54:	3718      	adds	r7, #24
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}

08000a5a <_close>:

int _close(int file)
{
 8000a5a:	b480      	push	{r7}
 8000a5c:	b083      	sub	sp, #12
 8000a5e:	af00      	add	r7, sp, #0
 8000a60:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a62:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a66:	4618      	mov	r0, r3
 8000a68:	370c      	adds	r7, #12
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a70:	4770      	bx	lr

08000a72 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a72:	b480      	push	{r7}
 8000a74:	b083      	sub	sp, #12
 8000a76:	af00      	add	r7, sp, #0
 8000a78:	6078      	str	r0, [r7, #4]
 8000a7a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000a82:	605a      	str	r2, [r3, #4]
  return 0;
 8000a84:	2300      	movs	r3, #0
}
 8000a86:	4618      	mov	r0, r3
 8000a88:	370c      	adds	r7, #12
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a90:	4770      	bx	lr

08000a92 <_isatty>:

int _isatty(int file)
{
 8000a92:	b480      	push	{r7}
 8000a94:	b083      	sub	sp, #12
 8000a96:	af00      	add	r7, sp, #0
 8000a98:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000a9a:	2301      	movs	r3, #1
}
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	370c      	adds	r7, #12
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa6:	4770      	bx	lr

08000aa8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	b085      	sub	sp, #20
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	60f8      	str	r0, [r7, #12]
 8000ab0:	60b9      	str	r1, [r7, #8]
 8000ab2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ab4:	2300      	movs	r3, #0
}
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	3714      	adds	r7, #20
 8000aba:	46bd      	mov	sp, r7
 8000abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac0:	4770      	bx	lr
	...

08000ac4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b086      	sub	sp, #24
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000acc:	4a14      	ldr	r2, [pc, #80]	@ (8000b20 <_sbrk+0x5c>)
 8000ace:	4b15      	ldr	r3, [pc, #84]	@ (8000b24 <_sbrk+0x60>)
 8000ad0:	1ad3      	subs	r3, r2, r3
 8000ad2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ad4:	697b      	ldr	r3, [r7, #20]
 8000ad6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ad8:	4b13      	ldr	r3, [pc, #76]	@ (8000b28 <_sbrk+0x64>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d102      	bne.n	8000ae6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ae0:	4b11      	ldr	r3, [pc, #68]	@ (8000b28 <_sbrk+0x64>)
 8000ae2:	4a12      	ldr	r2, [pc, #72]	@ (8000b2c <_sbrk+0x68>)
 8000ae4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ae6:	4b10      	ldr	r3, [pc, #64]	@ (8000b28 <_sbrk+0x64>)
 8000ae8:	681a      	ldr	r2, [r3, #0]
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	4413      	add	r3, r2
 8000aee:	693a      	ldr	r2, [r7, #16]
 8000af0:	429a      	cmp	r2, r3
 8000af2:	d207      	bcs.n	8000b04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000af4:	f005 fb1a 	bl	800612c <__errno>
 8000af8:	4603      	mov	r3, r0
 8000afa:	220c      	movs	r2, #12
 8000afc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000afe:	f04f 33ff 	mov.w	r3, #4294967295
 8000b02:	e009      	b.n	8000b18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b04:	4b08      	ldr	r3, [pc, #32]	@ (8000b28 <_sbrk+0x64>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b0a:	4b07      	ldr	r3, [pc, #28]	@ (8000b28 <_sbrk+0x64>)
 8000b0c:	681a      	ldr	r2, [r3, #0]
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	4413      	add	r3, r2
 8000b12:	4a05      	ldr	r2, [pc, #20]	@ (8000b28 <_sbrk+0x64>)
 8000b14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b16:	68fb      	ldr	r3, [r7, #12]
}
 8000b18:	4618      	mov	r0, r3
 8000b1a:	3718      	adds	r7, #24
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bd80      	pop	{r7, pc}
 8000b20:	20030000 	.word	0x20030000
 8000b24:	00000400 	.word	0x00000400
 8000b28:	200000f0 	.word	0x200000f0
 8000b2c:	20002e18 	.word	0x20002e18

08000b30 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b30:	b480      	push	{r7}
 8000b32:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000b34:	4b06      	ldr	r3, [pc, #24]	@ (8000b50 <SystemInit+0x20>)
 8000b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b3a:	4a05      	ldr	r2, [pc, #20]	@ (8000b50 <SystemInit+0x20>)
 8000b3c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b40:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b44:	bf00      	nop
 8000b46:	46bd      	mov	sp, r7
 8000b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop
 8000b50:	e000ed00 	.word	0xe000ed00

08000b54 <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	b083      	sub	sp, #12
 8000b58:	af00      	add	r7, sp, #0
  uint32_t tmp, msirange;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR1 & RCC_CFGR1_SWS)
 8000b5a:	4b2c      	ldr	r3, [pc, #176]	@ (8000c0c <SystemCoreClockUpdate+0xb8>)
 8000b5c:	69db      	ldr	r3, [r3, #28]
 8000b5e:	f003 030c 	and.w	r3, r3, #12
 8000b62:	2b08      	cmp	r3, #8
 8000b64:	d034      	beq.n	8000bd0 <SystemCoreClockUpdate+0x7c>
 8000b66:	2b08      	cmp	r3, #8
 8000b68:	d836      	bhi.n	8000bd8 <SystemCoreClockUpdate+0x84>
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d002      	beq.n	8000b74 <SystemCoreClockUpdate+0x20>
 8000b6e:	2b04      	cmp	r3, #4
 8000b70:	d02a      	beq.n	8000bc8 <SystemCoreClockUpdate+0x74>
 8000b72:	e031      	b.n	8000bd8 <SystemCoreClockUpdate+0x84>
  {
  case 0x00:  /* MSIS used as system clock source */
    /* Read RCC ICSR1 register */
    tmp = RCC->ICSCR1;
 8000b74:	4b25      	ldr	r3, [pc, #148]	@ (8000c0c <SystemCoreClockUpdate+0xb8>)
 8000b76:	689b      	ldr	r3, [r3, #8]
 8000b78:	603b      	str	r3, [r7, #0]
    /* Check which MSIS Range is selected */
    if ((tmp & RCC_ICSCR1_MSIRGSEL) != 0x00u)
 8000b7a:	683b      	ldr	r3, [r7, #0]
 8000b7c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d00f      	beq.n	8000ba4 <SystemCoreClockUpdate+0x50>
    {
      /* Check which MSIRCx is selected as MSIS source */
      if ((tmp & RCC_ICSCR1_MSISSEL) != 0x00u)
 8000b84:	683b      	ldr	r3, [r7, #0]
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	da03      	bge.n	8000b92 <SystemCoreClockUpdate+0x3e>
      {
        /* MSI RC1 is selected */
        SystemCoreClock = MSIRC1_VALUE;
 8000b8a:	4b21      	ldr	r3, [pc, #132]	@ (8000c10 <SystemCoreClockUpdate+0xbc>)
 8000b8c:	4a21      	ldr	r2, [pc, #132]	@ (8000c14 <SystemCoreClockUpdate+0xc0>)
 8000b8e:	601a      	str	r2, [r3, #0]
 8000b90:	e002      	b.n	8000b98 <SystemCoreClockUpdate+0x44>
      }
      else
      {
        /* MSI RC0 is selected */
        SystemCoreClock = MSIRC0_VALUE;
 8000b92:	4b1f      	ldr	r3, [pc, #124]	@ (8000c10 <SystemCoreClockUpdate+0xbc>)
 8000b94:	4a20      	ldr	r2, [pc, #128]	@ (8000c18 <SystemCoreClockUpdate+0xc4>)
 8000b96:	601a      	str	r2, [r3, #0]
      }

      /* Get MSIS range */
      msirange = (tmp & RCC_ICSCR1_MSISDIV) >> RCC_ICSCR1_MSISDIV_Pos;
 8000b98:	683b      	ldr	r3, [r7, #0]
 8000b9a:	0f5b      	lsrs	r3, r3, #29
 8000b9c:	f003 0303 	and.w	r3, r3, #3
 8000ba0:	607b      	str	r3, [r7, #4]
 8000ba2:	e009      	b.n	8000bb8 <SystemCoreClockUpdate+0x64>
    }
    else
    {
      /* MSI RC1 is selected */
      SystemCoreClock = MSIRC1_VALUE;
 8000ba4:	4b1a      	ldr	r3, [pc, #104]	@ (8000c10 <SystemCoreClockUpdate+0xbc>)
 8000ba6:	4a1b      	ldr	r2, [pc, #108]	@ (8000c14 <SystemCoreClockUpdate+0xc0>)
 8000ba8:	601a      	str	r2, [r3, #0]

      /* Get MSIS range */
      msirange = (RCC->CSR & (RCC_CSR_MSISDIVS_1 | RCC_CSR_MSISDIVS_0)) >> RCC_CSR_MSISDIVS_Pos;
 8000baa:	4b18      	ldr	r3, [pc, #96]	@ (8000c0c <SystemCoreClockUpdate+0xb8>)
 8000bac:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8000bb0:	0b1b      	lsrs	r3, r3, #12
 8000bb2:	f003 0303 	and.w	r3, r3, #3
 8000bb6:	607b      	str	r3, [r7, #4]
    }

    /*MSIS frequency in HZ*/
    SystemCoreClock >>= msirange;
 8000bb8:	4b15      	ldr	r3, [pc, #84]	@ (8000c10 <SystemCoreClockUpdate+0xbc>)
 8000bba:	681a      	ldr	r2, [r3, #0]
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	fa22 f303 	lsr.w	r3, r2, r3
 8000bc2:	4a13      	ldr	r2, [pc, #76]	@ (8000c10 <SystemCoreClockUpdate+0xbc>)
 8000bc4:	6013      	str	r3, [r2, #0]
    break;
 8000bc6:	e00c      	b.n	8000be2 <SystemCoreClockUpdate+0x8e>

  case RCC_CFGR1_SWS_0:  /* HSI used as system clock source */
    SystemCoreClock = HSI_VALUE;
 8000bc8:	4b11      	ldr	r3, [pc, #68]	@ (8000c10 <SystemCoreClockUpdate+0xbc>)
 8000bca:	4a14      	ldr	r2, [pc, #80]	@ (8000c1c <SystemCoreClockUpdate+0xc8>)
 8000bcc:	601a      	str	r2, [r3, #0]
    break;
 8000bce:	e008      	b.n	8000be2 <SystemCoreClockUpdate+0x8e>

  case RCC_CFGR1_SWS_1:  /* HSE used as system clock source */
    SystemCoreClock = HSE_VALUE;
 8000bd0:	4b0f      	ldr	r3, [pc, #60]	@ (8000c10 <SystemCoreClockUpdate+0xbc>)
 8000bd2:	4a12      	ldr	r2, [pc, #72]	@ (8000c1c <SystemCoreClockUpdate+0xc8>)
 8000bd4:	601a      	str	r2, [r3, #0]
    break;
 8000bd6:	e004      	b.n	8000be2 <SystemCoreClockUpdate+0x8e>

  default:
    SystemCoreClock = 0xFFFFFFFFu;
 8000bd8:	4b0d      	ldr	r3, [pc, #52]	@ (8000c10 <SystemCoreClockUpdate+0xbc>)
 8000bda:	f04f 32ff 	mov.w	r2, #4294967295
 8000bde:	601a      	str	r2, [r3, #0]
    break;
 8000be0:	bf00      	nop
  }

  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos)];
 8000be2:	4b0a      	ldr	r3, [pc, #40]	@ (8000c0c <SystemCoreClockUpdate+0xb8>)
 8000be4:	6a1b      	ldr	r3, [r3, #32]
 8000be6:	f003 030f 	and.w	r3, r3, #15
 8000bea:	4a0d      	ldr	r2, [pc, #52]	@ (8000c20 <SystemCoreClockUpdate+0xcc>)
 8000bec:	5cd3      	ldrb	r3, [r2, r3]
 8000bee:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 8000bf0:	4b07      	ldr	r3, [pc, #28]	@ (8000c10 <SystemCoreClockUpdate+0xbc>)
 8000bf2:	681a      	ldr	r2, [r3, #0]
 8000bf4:	683b      	ldr	r3, [r7, #0]
 8000bf6:	fa22 f303 	lsr.w	r3, r2, r3
 8000bfa:	4a05      	ldr	r2, [pc, #20]	@ (8000c10 <SystemCoreClockUpdate+0xbc>)
 8000bfc:	6013      	str	r3, [r2, #0]
}
 8000bfe:	bf00      	nop
 8000c00:	370c      	adds	r7, #12
 8000c02:	46bd      	mov	sp, r7
 8000c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c08:	4770      	bx	lr
 8000c0a:	bf00      	nop
 8000c0c:	40030c00 	.word	0x40030c00
 8000c10:	20000000 	.word	0x20000000
 8000c14:	016e3600 	.word	0x016e3600
 8000c18:	05b8d800 	.word	0x05b8d800
 8000c1c:	00f42400 	.word	0x00f42400
 8000c20:	08006dc8 	.word	0x08006dc8

08000c24 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8000c24:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c5c <LoopForever+0x2>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000c28:	f7ff ff82 	bl	8000b30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000c2c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000c2e:	e003      	b.n	8000c38 <LoopCopyDataInit>

08000c30 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000c30:	4b0b      	ldr	r3, [pc, #44]	@ (8000c60 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000c32:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000c34:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000c36:	3104      	adds	r1, #4

08000c38 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000c38:	480a      	ldr	r0, [pc, #40]	@ (8000c64 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000c3a:	4b0b      	ldr	r3, [pc, #44]	@ (8000c68 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000c3c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000c3e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000c40:	d3f6      	bcc.n	8000c30 <CopyDataInit>
	ldr	r2, =_sbss
 8000c42:	4a0a      	ldr	r2, [pc, #40]	@ (8000c6c <LoopForever+0x12>)
	b	LoopFillZerobss
 8000c44:	e002      	b.n	8000c4c <LoopFillZerobss>

08000c46 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000c46:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000c48:	f842 3b04 	str.w	r3, [r2], #4

08000c4c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000c4c:	4b08      	ldr	r3, [pc, #32]	@ (8000c70 <LoopForever+0x16>)
	cmp	r2, r3
 8000c4e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000c50:	d3f9      	bcc.n	8000c46 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000c52:	f005 fa71 	bl	8006138 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000c56:	f7ff fd1f 	bl	8000698 <main>

08000c5a <LoopForever>:

LoopForever:
    b LoopForever
 8000c5a:	e7fe      	b.n	8000c5a <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8000c5c:	20030000 	.word	0x20030000
	ldr	r3, =_sidata
 8000c60:	08006e40 	.word	0x08006e40
	ldr	r0, =_sdata
 8000c64:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000c68:	20000070 	.word	0x20000070
	ldr	r2, =_sbss
 8000c6c:	20000070 	.word	0x20000070
	ldr	r3, = _ebss
 8000c70:	20002e14 	.word	0x20002e14

08000c74 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000c74:	e7fe      	b.n	8000c74 <ADC1_IRQHandler>
	...

08000c78 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a COM_InitTypeDef structure that contains the
  *                configuration information for the specified COM peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b084      	sub	sp, #16
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	4603      	mov	r3, r0
 8000c80:	6039      	str	r1, [r7, #0]
 8000c82:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000c84:	2300      	movs	r3, #0
 8000c86:	60fb      	str	r3, [r7, #12]

  if (COM >= COMn)
 8000c88:	79fb      	ldrb	r3, [r7, #7]
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d003      	beq.n	8000c96 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000c8e:	f06f 0301 	mvn.w	r3, #1
 8000c92:	60fb      	str	r3, [r7, #12]
 8000c94:	e018      	b.n	8000cc8 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8000c96:	79fb      	ldrb	r3, [r7, #7]
 8000c98:	2294      	movs	r2, #148	@ 0x94
 8000c9a:	fb02 f303 	mul.w	r3, r2, r3
 8000c9e:	4a0d      	ldr	r2, [pc, #52]	@ (8000cd4 <BSP_COM_Init+0x5c>)
 8000ca0:	4413      	add	r3, r2
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f000 f868 	bl	8000d78 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS == 0) */

    if (MX_USART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8000ca8:	79fb      	ldrb	r3, [r7, #7]
 8000caa:	2294      	movs	r2, #148	@ 0x94
 8000cac:	fb02 f303 	mul.w	r3, r2, r3
 8000cb0:	4a08      	ldr	r2, [pc, #32]	@ (8000cd4 <BSP_COM_Init+0x5c>)
 8000cb2:	4413      	add	r3, r2
 8000cb4:	6839      	ldr	r1, [r7, #0]
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f000 f80e 	bl	8000cd8 <MX_USART1_Init>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d002      	beq.n	8000cc8 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8000cc2:	f06f 0303 	mvn.w	r3, #3
 8000cc6:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8000cc8:	68fb      	ldr	r3, [r7, #12]
}
 8000cca:	4618      	mov	r0, r3
 8000ccc:	3710      	adds	r7, #16
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	200000f4 	.word	0x200000f4

08000cd8 <MX_USART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
 8000ce0:	6039      	str	r1, [r7, #0]
  /* USART configuration */
  huart->Instance                = COM_USART[COM1];
 8000ce2:	4b16      	ldr	r3, [pc, #88]	@ (8000d3c <MX_USART1_Init+0x64>)
 8000ce4:	681a      	ldr	r2, [r3, #0]
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate           = COM_Init->BaudRate;
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	681a      	ldr	r2, [r3, #0]
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	605a      	str	r2, [r3, #4]
  huart->Init.Mode               = UART_MODE_TX_RX;
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	220c      	movs	r2, #12
 8000cf6:	615a      	str	r2, [r3, #20]
  huart->Init.Parity             = (uint32_t)COM_Init->Parity;
 8000cf8:	683b      	ldr	r3, [r7, #0]
 8000cfa:	895b      	ldrh	r3, [r3, #10]
 8000cfc:	461a      	mov	r2, r3
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	611a      	str	r2, [r3, #16]
  huart->Init.WordLength         = (uint32_t)COM_Init->WordLength;
 8000d02:	683b      	ldr	r3, [r7, #0]
 8000d04:	685a      	ldr	r2, [r3, #4]
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits           = (uint32_t)COM_Init->StopBits;
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	891b      	ldrh	r3, [r3, #8]
 8000d0e:	461a      	mov	r2, r3
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	60da      	str	r2, [r3, #12]
  huart->Init.HwFlowCtl          = (uint32_t)COM_Init->HwFlowCtl;
 8000d14:	683b      	ldr	r3, [r7, #0]
 8000d16:	899b      	ldrh	r3, [r3, #12]
 8000d18:	461a      	mov	r2, r3
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling       = UART_OVERSAMPLING_8;
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000d24:	61da      	str	r2, [r3, #28]
  huart->Init.ClockPrescaler     = UART_PRESCALER_DIV1;
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	2200      	movs	r2, #0
 8000d2a:	625a      	str	r2, [r3, #36]	@ 0x24
  return HAL_UART_Init(huart);
 8000d2c:	6878      	ldr	r0, [r7, #4]
 8000d2e:	f002 f9e5 	bl	80030fc <HAL_UART_Init>
 8000d32:	4603      	mov	r3, r0
}
 8000d34:	4618      	mov	r0, r3
 8000d36:	3708      	adds	r7, #8
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	20000004 	.word	0x20000004

08000d40 <__io_putchar>:

/**
  * @brief  Redirect console output to COM
  */
PUTCHAR_PROTOTYPE
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b082      	sub	sp, #8
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 8000d48:	4b09      	ldr	r3, [pc, #36]	@ (8000d70 <__io_putchar+0x30>)
 8000d4a:	781b      	ldrb	r3, [r3, #0]
 8000d4c:	461a      	mov	r2, r3
 8000d4e:	2394      	movs	r3, #148	@ 0x94
 8000d50:	fb02 f303 	mul.w	r3, r2, r3
 8000d54:	4a07      	ldr	r2, [pc, #28]	@ (8000d74 <__io_putchar+0x34>)
 8000d56:	1898      	adds	r0, r3, r2
 8000d58:	1d39      	adds	r1, r7, #4
 8000d5a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d5e:	2201      	movs	r2, #1
 8000d60:	f002 fa26 	bl	80031b0 <HAL_UART_Transmit>
  return ch;
 8000d64:	687b      	ldr	r3, [r7, #4]
}
 8000d66:	4618      	mov	r0, r3
 8000d68:	3708      	adds	r7, #8
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	20000188 	.word	0x20000188
 8000d74:	200000f4 	.word	0x200000f4

08000d78 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b08a      	sub	sp, #40	@ 0x28
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8000d80:	4b27      	ldr	r3, [pc, #156]	@ (8000e20 <COM1_MspInit+0xa8>)
 8000d82:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000d86:	4a26      	ldr	r2, [pc, #152]	@ (8000e20 <COM1_MspInit+0xa8>)
 8000d88:	f043 0301 	orr.w	r3, r3, #1
 8000d8c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000d90:	4b23      	ldr	r3, [pc, #140]	@ (8000e20 <COM1_MspInit+0xa8>)
 8000d92:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000d96:	f003 0301 	and.w	r3, r3, #1
 8000d9a:	613b      	str	r3, [r7, #16]
 8000d9c:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8000d9e:	4b20      	ldr	r3, [pc, #128]	@ (8000e20 <COM1_MspInit+0xa8>)
 8000da0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000da4:	4a1e      	ldr	r2, [pc, #120]	@ (8000e20 <COM1_MspInit+0xa8>)
 8000da6:	f043 0301 	orr.w	r3, r3, #1
 8000daa:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000dae:	4b1c      	ldr	r3, [pc, #112]	@ (8000e20 <COM1_MspInit+0xa8>)
 8000db0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000db4:	f003 0301 	and.w	r3, r3, #1
 8000db8:	60fb      	str	r3, [r7, #12]
 8000dba:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8000dbc:	4b18      	ldr	r3, [pc, #96]	@ (8000e20 <COM1_MspInit+0xa8>)
 8000dbe:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000dc2:	4a17      	ldr	r2, [pc, #92]	@ (8000e20 <COM1_MspInit+0xa8>)
 8000dc4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000dc8:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8000dcc:	4b14      	ldr	r3, [pc, #80]	@ (8000e20 <COM1_MspInit+0xa8>)
 8000dce:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000dd2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000dd6:	60bb      	str	r3, [r7, #8]
 8000dd8:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 8000dda:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000dde:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8000de0:	2302      	movs	r3, #2
 8000de2:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8000de4:	2302      	movs	r3, #2
 8000de6:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8000de8:	2301      	movs	r3, #1
 8000dea:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8000dec:	2307      	movs	r3, #7
 8000dee:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8000df0:	f107 0314 	add.w	r3, r7, #20
 8000df4:	4619      	mov	r1, r3
 8000df6:	480b      	ldr	r0, [pc, #44]	@ (8000e24 <COM1_MspInit+0xac>)
 8000df8:	f000 f9b2 	bl	8001160 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin       = COM1_RX_PIN;
 8000dfc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000e00:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8000e02:	2302      	movs	r3, #2
 8000e04:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8000e06:	2307      	movs	r3, #7
 8000e08:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8000e0a:	f107 0314 	add.w	r3, r7, #20
 8000e0e:	4619      	mov	r1, r3
 8000e10:	4804      	ldr	r0, [pc, #16]	@ (8000e24 <COM1_MspInit+0xac>)
 8000e12:	f000 f9a5 	bl	8001160 <HAL_GPIO_Init>
}
 8000e16:	bf00      	nop
 8000e18:	3728      	adds	r7, #40	@ 0x28
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	bf00      	nop
 8000e20:	40030c00 	.word	0x40030c00
 8000e24:	42020000 	.word	0x42020000

08000e28 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e2c:	4b0d      	ldr	r3, [pc, #52]	@ (8000e64 <HAL_Init+0x3c>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	4a0c      	ldr	r2, [pc, #48]	@ (8000e64 <HAL_Init+0x3c>)
 8000e32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e36:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e38:	2003      	movs	r0, #3
 8000e3a:	f000 f906 	bl	800104a <HAL_NVIC_SetPriorityGrouping>

  /* Ensure time base clock coherency */
  SystemCoreClockUpdate();
 8000e3e:	f7ff fe89 	bl	8000b54 <SystemCoreClockUpdate>

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000e42:	2004      	movs	r0, #4
 8000e44:	f000 f934 	bl	80010b0 <HAL_SYSTICK_CLKSourceConfig>

  /* Initialize 1ms tick time base (default SysTick based on MSI clock after Reset) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e48:	200f      	movs	r0, #15
 8000e4a:	f7ff fd43 	bl	80008d4 <HAL_InitTick>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d001      	beq.n	8000e58 <HAL_Init+0x30>
  {
    return HAL_ERROR;
 8000e54:	2301      	movs	r3, #1
 8000e56:	e002      	b.n	8000e5e <HAL_Init+0x36>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000e58:	f7ff fd1e 	bl	8000898 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e5c:	2300      	movs	r3, #0
}
 8000e5e:	4618      	mov	r0, r3
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	40022000 	.word	0x40022000

08000e68 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000e6c:	4b06      	ldr	r3, [pc, #24]	@ (8000e88 <HAL_IncTick+0x20>)
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	461a      	mov	r2, r3
 8000e72:	4b06      	ldr	r3, [pc, #24]	@ (8000e8c <HAL_IncTick+0x24>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	4413      	add	r3, r2
 8000e78:	4a04      	ldr	r2, [pc, #16]	@ (8000e8c <HAL_IncTick+0x24>)
 8000e7a:	6013      	str	r3, [r2, #0]
}
 8000e7c:	bf00      	nop
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop
 8000e88:	2000000c 	.word	0x2000000c
 8000e8c:	2000018c 	.word	0x2000018c

08000e90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
  return uwTick;
 8000e94:	4b03      	ldr	r3, [pc, #12]	@ (8000ea4 <HAL_GetTick+0x14>)
 8000e96:	681b      	ldr	r3, [r3, #0]
}
 8000e98:	4618      	mov	r0, r3
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop
 8000ea4:	2000018c 	.word	0x2000018c

08000ea8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b084      	sub	sp, #16
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000eb0:	f7ff ffee 	bl	8000e90 <HAL_GetTick>
 8000eb4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000eba:	68fb      	ldr	r3, [r7, #12]
 8000ebc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ec0:	d005      	beq.n	8000ece <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ec2:	4b0a      	ldr	r3, [pc, #40]	@ (8000eec <HAL_Delay+0x44>)
 8000ec4:	781b      	ldrb	r3, [r3, #0]
 8000ec6:	461a      	mov	r2, r3
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	4413      	add	r3, r2
 8000ecc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000ece:	bf00      	nop
 8000ed0:	f7ff ffde 	bl	8000e90 <HAL_GetTick>
 8000ed4:	4602      	mov	r2, r0
 8000ed6:	68bb      	ldr	r3, [r7, #8]
 8000ed8:	1ad3      	subs	r3, r2, r3
 8000eda:	68fa      	ldr	r2, [r7, #12]
 8000edc:	429a      	cmp	r2, r3
 8000ede:	d8f7      	bhi.n	8000ed0 <HAL_Delay+0x28>
  {
  }
}
 8000ee0:	bf00      	nop
 8000ee2:	bf00      	nop
 8000ee4:	3710      	adds	r7, #16
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	2000000c 	.word	0x2000000c

08000ef0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b085      	sub	sp, #20
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	f003 0307 	and.w	r3, r3, #7
 8000efe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f00:	4b0c      	ldr	r3, [pc, #48]	@ (8000f34 <__NVIC_SetPriorityGrouping+0x44>)
 8000f02:	68db      	ldr	r3, [r3, #12]
 8000f04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f06:	68ba      	ldr	r2, [r7, #8]
 8000f08:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f0c:	4013      	ands	r3, r2
 8000f0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f14:	68bb      	ldr	r3, [r7, #8]
 8000f16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f18:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000f1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f22:	4a04      	ldr	r2, [pc, #16]	@ (8000f34 <__NVIC_SetPriorityGrouping+0x44>)
 8000f24:	68bb      	ldr	r3, [r7, #8]
 8000f26:	60d3      	str	r3, [r2, #12]
}
 8000f28:	bf00      	nop
 8000f2a:	3714      	adds	r7, #20
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f32:	4770      	bx	lr
 8000f34:	e000ed00 	.word	0xe000ed00

08000f38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f3c:	4b04      	ldr	r3, [pc, #16]	@ (8000f50 <__NVIC_GetPriorityGrouping+0x18>)
 8000f3e:	68db      	ldr	r3, [r3, #12]
 8000f40:	0a1b      	lsrs	r3, r3, #8
 8000f42:	f003 0307 	and.w	r3, r3, #7
}
 8000f46:	4618      	mov	r0, r3
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4e:	4770      	bx	lr
 8000f50:	e000ed00 	.word	0xe000ed00

08000f54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b083      	sub	sp, #12
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	db0b      	blt.n	8000f7e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f66:	79fb      	ldrb	r3, [r7, #7]
 8000f68:	f003 021f 	and.w	r2, r3, #31
 8000f6c:	4907      	ldr	r1, [pc, #28]	@ (8000f8c <__NVIC_EnableIRQ+0x38>)
 8000f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f72:	095b      	lsrs	r3, r3, #5
 8000f74:	2001      	movs	r0, #1
 8000f76:	fa00 f202 	lsl.w	r2, r0, r2
 8000f7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000f7e:	bf00      	nop
 8000f80:	370c      	adds	r7, #12
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop
 8000f8c:	e000e100 	.word	0xe000e100

08000f90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f90:	b480      	push	{r7}
 8000f92:	b083      	sub	sp, #12
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	4603      	mov	r3, r0
 8000f98:	6039      	str	r1, [r7, #0]
 8000f9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	db0a      	blt.n	8000fba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	b2da      	uxtb	r2, r3
 8000fa8:	490c      	ldr	r1, [pc, #48]	@ (8000fdc <__NVIC_SetPriority+0x4c>)
 8000faa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fae:	0112      	lsls	r2, r2, #4
 8000fb0:	b2d2      	uxtb	r2, r2
 8000fb2:	440b      	add	r3, r1
 8000fb4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fb8:	e00a      	b.n	8000fd0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	b2da      	uxtb	r2, r3
 8000fbe:	4908      	ldr	r1, [pc, #32]	@ (8000fe0 <__NVIC_SetPriority+0x50>)
 8000fc0:	79fb      	ldrb	r3, [r7, #7]
 8000fc2:	f003 030f 	and.w	r3, r3, #15
 8000fc6:	3b04      	subs	r3, #4
 8000fc8:	0112      	lsls	r2, r2, #4
 8000fca:	b2d2      	uxtb	r2, r2
 8000fcc:	440b      	add	r3, r1
 8000fce:	761a      	strb	r2, [r3, #24]
}
 8000fd0:	bf00      	nop
 8000fd2:	370c      	adds	r7, #12
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fda:	4770      	bx	lr
 8000fdc:	e000e100 	.word	0xe000e100
 8000fe0:	e000ed00 	.word	0xe000ed00

08000fe4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b089      	sub	sp, #36	@ 0x24
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	60f8      	str	r0, [r7, #12]
 8000fec:	60b9      	str	r1, [r7, #8]
 8000fee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	f003 0307 	and.w	r3, r3, #7
 8000ff6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ff8:	69fb      	ldr	r3, [r7, #28]
 8000ffa:	f1c3 0307 	rsb	r3, r3, #7
 8000ffe:	2b04      	cmp	r3, #4
 8001000:	bf28      	it	cs
 8001002:	2304      	movcs	r3, #4
 8001004:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001006:	69fb      	ldr	r3, [r7, #28]
 8001008:	3304      	adds	r3, #4
 800100a:	2b06      	cmp	r3, #6
 800100c:	d902      	bls.n	8001014 <NVIC_EncodePriority+0x30>
 800100e:	69fb      	ldr	r3, [r7, #28]
 8001010:	3b03      	subs	r3, #3
 8001012:	e000      	b.n	8001016 <NVIC_EncodePriority+0x32>
 8001014:	2300      	movs	r3, #0
 8001016:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001018:	f04f 32ff 	mov.w	r2, #4294967295
 800101c:	69bb      	ldr	r3, [r7, #24]
 800101e:	fa02 f303 	lsl.w	r3, r2, r3
 8001022:	43da      	mvns	r2, r3
 8001024:	68bb      	ldr	r3, [r7, #8]
 8001026:	401a      	ands	r2, r3
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800102c:	f04f 31ff 	mov.w	r1, #4294967295
 8001030:	697b      	ldr	r3, [r7, #20]
 8001032:	fa01 f303 	lsl.w	r3, r1, r3
 8001036:	43d9      	mvns	r1, r3
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800103c:	4313      	orrs	r3, r2
         );
}
 800103e:	4618      	mov	r0, r3
 8001040:	3724      	adds	r7, #36	@ 0x24
 8001042:	46bd      	mov	sp, r7
 8001044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001048:	4770      	bx	lr

0800104a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800104a:	b580      	push	{r7, lr}
 800104c:	b082      	sub	sp, #8
 800104e:	af00      	add	r7, sp, #0
 8001050:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001052:	6878      	ldr	r0, [r7, #4]
 8001054:	f7ff ff4c 	bl	8000ef0 <__NVIC_SetPriorityGrouping>
}
 8001058:	bf00      	nop
 800105a:	3708      	adds	r7, #8
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}

08001060 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b086      	sub	sp, #24
 8001064:	af00      	add	r7, sp, #0
 8001066:	4603      	mov	r3, r0
 8001068:	60b9      	str	r1, [r7, #8]
 800106a:	607a      	str	r2, [r7, #4]
 800106c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup;

  /* Check the parameters */
  assert_param(IS_NVIC_PRIO_INTERRUPT(IRQn));
  prioritygroup = NVIC_GetPriorityGrouping();
 800106e:	f7ff ff63 	bl	8000f38 <__NVIC_GetPriorityGrouping>
 8001072:	6178      	str	r0, [r7, #20]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority, prioritygroup));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority, prioritygroup));

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001074:	687a      	ldr	r2, [r7, #4]
 8001076:	68b9      	ldr	r1, [r7, #8]
 8001078:	6978      	ldr	r0, [r7, #20]
 800107a:	f7ff ffb3 	bl	8000fe4 <NVIC_EncodePriority>
 800107e:	4602      	mov	r2, r0
 8001080:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001084:	4611      	mov	r1, r2
 8001086:	4618      	mov	r0, r3
 8001088:	f7ff ff82 	bl	8000f90 <__NVIC_SetPriority>
}
 800108c:	bf00      	nop
 800108e:	3718      	adds	r7, #24
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}

08001094 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *         to the appropriate CMSIS device file (stm32u3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b082      	sub	sp, #8
 8001098:	af00      	add	r7, sp, #0
 800109a:	4603      	mov	r3, r0
 800109c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800109e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010a2:	4618      	mov	r0, r3
 80010a4:	f7ff ff56 	bl	8000f54 <__NVIC_EnableIRQ>
}
 80010a8:	bf00      	nop
 80010aa:	3708      	adds	r7, #8
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}

080010b0 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8 AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80010b0:	b480      	push	{r7}
 80010b2:	b083      	sub	sp, #12
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	2b04      	cmp	r3, #4
 80010bc:	d844      	bhi.n	8001148 <HAL_SYSTICK_CLKSourceConfig+0x98>
 80010be:	a201      	add	r2, pc, #4	@ (adr r2, 80010c4 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 80010c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010c4:	080010e7 	.word	0x080010e7
 80010c8:	08001105 	.word	0x08001105
 80010cc:	08001127 	.word	0x08001127
 80010d0:	08001149 	.word	0x08001149
 80010d4:	080010d9 	.word	0x080010d9
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80010d8:	4b1f      	ldr	r3, [pc, #124]	@ (8001158 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	4a1e      	ldr	r2, [pc, #120]	@ (8001158 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80010de:	f043 0304 	orr.w	r3, r3, #4
 80010e2:	6013      	str	r3, [r2, #0]
      break;
 80010e4:	e031      	b.n	800114a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80010e6:	4b1c      	ldr	r3, [pc, #112]	@ (8001158 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	4a1b      	ldr	r2, [pc, #108]	@ (8001158 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80010ec:	f023 0304 	bic.w	r3, r3, #4
 80010f0:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 80010f2:	4b1a      	ldr	r3, [pc, #104]	@ (800115c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80010f4:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80010f8:	4a18      	ldr	r2, [pc, #96]	@ (800115c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80010fa:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80010fe:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100
      break;
 8001102:	e022      	b.n	800114a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001104:	4b14      	ldr	r3, [pc, #80]	@ (8001158 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4a13      	ldr	r2, [pc, #76]	@ (8001158 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800110a:	f023 0304 	bic.w	r3, r3, #4
 800110e:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 8001110:	4b12      	ldr	r3, [pc, #72]	@ (800115c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001112:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8001116:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800111a:	4a10      	ldr	r2, [pc, #64]	@ (800115c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800111c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001120:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100
      break;
 8001124:	e011      	b.n	800114a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001126:	4b0c      	ldr	r3, [pc, #48]	@ (8001158 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	4a0b      	ldr	r2, [pc, #44]	@ (8001158 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800112c:	f023 0304 	bic.w	r3, r3, #4
 8001130:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 8001132:	4b0a      	ldr	r3, [pc, #40]	@ (800115c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001134:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8001138:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800113c:	4a07      	ldr	r2, [pc, #28]	@ (800115c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800113e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001142:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100
      break;
 8001146:	e000      	b.n	800114a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8001148:	bf00      	nop
  }
}
 800114a:	bf00      	nop
 800114c:	370c      	adds	r7, #12
 800114e:	46bd      	mov	sp, r7
 8001150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001154:	4770      	bx	lr
 8001156:	bf00      	nop
 8001158:	e000e010 	.word	0xe000e010
 800115c:	40030c00 	.word	0x40030c00

08001160 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001160:	b480      	push	{r7}
 8001162:	b087      	sub	sp, #28
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
 8001168:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800116a:	2300      	movs	r3, #0
 800116c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800116e:	e162      	b.n	8001436 <HAL_GPIO_Init+0x2d6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	681a      	ldr	r2, [r3, #0]
 8001174:	2101      	movs	r1, #1
 8001176:	697b      	ldr	r3, [r7, #20]
 8001178:	fa01 f303 	lsl.w	r3, r1, r3
 800117c:	4013      	ands	r3, r2
 800117e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	2b00      	cmp	r3, #0
 8001184:	f000 8154 	beq.w	8001430 <HAL_GPIO_Init+0x2d0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	685b      	ldr	r3, [r3, #4]
 800118c:	f003 0303 	and.w	r3, r3, #3
 8001190:	2b01      	cmp	r3, #1
 8001192:	d005      	beq.n	80011a0 <HAL_GPIO_Init+0x40>
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	f003 0303 	and.w	r3, r3, #3
 800119c:	2b02      	cmp	r3, #2
 800119e:	d130      	bne.n	8001202 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	689b      	ldr	r3, [r3, #8]
 80011a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80011a6:	697b      	ldr	r3, [r7, #20]
 80011a8:	005b      	lsls	r3, r3, #1
 80011aa:	2203      	movs	r2, #3
 80011ac:	fa02 f303 	lsl.w	r3, r2, r3
 80011b0:	43db      	mvns	r3, r3
 80011b2:	693a      	ldr	r2, [r7, #16]
 80011b4:	4013      	ands	r3, r2
 80011b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	68da      	ldr	r2, [r3, #12]
 80011bc:	697b      	ldr	r3, [r7, #20]
 80011be:	005b      	lsls	r3, r3, #1
 80011c0:	fa02 f303 	lsl.w	r3, r2, r3
 80011c4:	693a      	ldr	r2, [r7, #16]
 80011c6:	4313      	orrs	r3, r2
 80011c8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	693a      	ldr	r2, [r7, #16]
 80011ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80011d6:	2201      	movs	r2, #1
 80011d8:	697b      	ldr	r3, [r7, #20]
 80011da:	fa02 f303 	lsl.w	r3, r2, r3
 80011de:	43db      	mvns	r3, r3
 80011e0:	693a      	ldr	r2, [r7, #16]
 80011e2:	4013      	ands	r3, r2
 80011e4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	091b      	lsrs	r3, r3, #4
 80011ec:	f003 0201 	and.w	r2, r3, #1
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	fa02 f303 	lsl.w	r3, r2, r3
 80011f6:	693a      	ldr	r2, [r7, #16]
 80011f8:	4313      	orrs	r3, r2
 80011fa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	693a      	ldr	r2, [r7, #16]
 8001200:	605a      	str	r2, [r3, #4]
      }

      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	f003 0303 	and.w	r3, r3, #3
 800120a:	2b03      	cmp	r3, #3
 800120c:	d109      	bne.n	8001222 <HAL_GPIO_Init+0xc2>
         (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
 8001216:	2b03      	cmp	r3, #3
 8001218:	d11b      	bne.n	8001252 <HAL_GPIO_Init+0xf2>
         (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	689b      	ldr	r3, [r3, #8]
 800121e:	2b01      	cmp	r3, #1
 8001220:	d017      	beq.n	8001252 <HAL_GPIO_Init+0xf2>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	68db      	ldr	r3, [r3, #12]
 8001226:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8001228:	697b      	ldr	r3, [r7, #20]
 800122a:	005b      	lsls	r3, r3, #1
 800122c:	2203      	movs	r2, #3
 800122e:	fa02 f303 	lsl.w	r3, r2, r3
 8001232:	43db      	mvns	r3, r3
 8001234:	693a      	ldr	r2, [r7, #16]
 8001236:	4013      	ands	r3, r2
 8001238:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	689a      	ldr	r2, [r3, #8]
 800123e:	697b      	ldr	r3, [r7, #20]
 8001240:	005b      	lsls	r3, r3, #1
 8001242:	fa02 f303 	lsl.w	r3, r2, r3
 8001246:	693a      	ldr	r2, [r7, #16]
 8001248:	4313      	orrs	r3, r2
 800124a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	693a      	ldr	r2, [r7, #16]
 8001250:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	685b      	ldr	r3, [r3, #4]
 8001256:	f003 0303 	and.w	r3, r3, #3
 800125a:	2b02      	cmp	r3, #2
 800125c:	d123      	bne.n	80012a6 <HAL_GPIO_Init+0x146>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800125e:	697b      	ldr	r3, [r7, #20]
 8001260:	08da      	lsrs	r2, r3, #3
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	3208      	adds	r2, #8
 8001266:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800126a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800126c:	697b      	ldr	r3, [r7, #20]
 800126e:	f003 0307 	and.w	r3, r3, #7
 8001272:	009b      	lsls	r3, r3, #2
 8001274:	220f      	movs	r2, #15
 8001276:	fa02 f303 	lsl.w	r3, r2, r3
 800127a:	43db      	mvns	r3, r3
 800127c:	693a      	ldr	r2, [r7, #16]
 800127e:	4013      	ands	r3, r2
 8001280:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001282:	683b      	ldr	r3, [r7, #0]
 8001284:	691a      	ldr	r2, [r3, #16]
 8001286:	697b      	ldr	r3, [r7, #20]
 8001288:	f003 0307 	and.w	r3, r3, #7
 800128c:	009b      	lsls	r3, r3, #2
 800128e:	fa02 f303 	lsl.w	r3, r2, r3
 8001292:	693a      	ldr	r2, [r7, #16]
 8001294:	4313      	orrs	r3, r2
 8001296:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001298:	697b      	ldr	r3, [r7, #20]
 800129a:	08da      	lsrs	r2, r3, #3
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	3208      	adds	r2, #8
 80012a0:	6939      	ldr	r1, [r7, #16]
 80012a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80012ac:	697b      	ldr	r3, [r7, #20]
 80012ae:	005b      	lsls	r3, r3, #1
 80012b0:	2203      	movs	r2, #3
 80012b2:	fa02 f303 	lsl.w	r3, r2, r3
 80012b6:	43db      	mvns	r3, r3
 80012b8:	693a      	ldr	r2, [r7, #16]
 80012ba:	4013      	ands	r3, r2
 80012bc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	685b      	ldr	r3, [r3, #4]
 80012c2:	f003 0203 	and.w	r2, r3, #3
 80012c6:	697b      	ldr	r3, [r7, #20]
 80012c8:	005b      	lsls	r3, r3, #1
 80012ca:	fa02 f303 	lsl.w	r3, r2, r3
 80012ce:	693a      	ldr	r2, [r7, #16]
 80012d0:	4313      	orrs	r3, r2
 80012d2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	693a      	ldr	r2, [r7, #16]
 80012d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	685b      	ldr	r3, [r3, #4]
 80012de:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	f000 80a4 	beq.w	8001430 <HAL_GPIO_Init+0x2d0>
      {
        temp = EXTI->EXTICR[position >> 2U];
 80012e8:	4a5a      	ldr	r2, [pc, #360]	@ (8001454 <HAL_GPIO_Init+0x2f4>)
 80012ea:	697b      	ldr	r3, [r7, #20]
 80012ec:	089b      	lsrs	r3, r3, #2
 80012ee:	3318      	adds	r3, #24
 80012f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012f4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80012f6:	697b      	ldr	r3, [r7, #20]
 80012f8:	f003 0303 	and.w	r3, r3, #3
 80012fc:	00db      	lsls	r3, r3, #3
 80012fe:	220f      	movs	r2, #15
 8001300:	fa02 f303 	lsl.w	r3, r2, r3
 8001304:	43db      	mvns	r3, r3
 8001306:	693a      	ldr	r2, [r7, #16]
 8001308:	4013      	ands	r3, r2
 800130a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	4a52      	ldr	r2, [pc, #328]	@ (8001458 <HAL_GPIO_Init+0x2f8>)
 8001310:	4293      	cmp	r3, r2
 8001312:	d025      	beq.n	8001360 <HAL_GPIO_Init+0x200>
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	4a51      	ldr	r2, [pc, #324]	@ (800145c <HAL_GPIO_Init+0x2fc>)
 8001318:	4293      	cmp	r3, r2
 800131a:	d01f      	beq.n	800135c <HAL_GPIO_Init+0x1fc>
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	4a50      	ldr	r2, [pc, #320]	@ (8001460 <HAL_GPIO_Init+0x300>)
 8001320:	4293      	cmp	r3, r2
 8001322:	d019      	beq.n	8001358 <HAL_GPIO_Init+0x1f8>
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	4a4f      	ldr	r2, [pc, #316]	@ (8001464 <HAL_GPIO_Init+0x304>)
 8001328:	4293      	cmp	r3, r2
 800132a:	d013      	beq.n	8001354 <HAL_GPIO_Init+0x1f4>
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	4a4e      	ldr	r2, [pc, #312]	@ (8001468 <HAL_GPIO_Init+0x308>)
 8001330:	4293      	cmp	r3, r2
 8001332:	d00d      	beq.n	8001350 <HAL_GPIO_Init+0x1f0>
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	4a4d      	ldr	r2, [pc, #308]	@ (800146c <HAL_GPIO_Init+0x30c>)
 8001338:	4293      	cmp	r3, r2
 800133a:	d007      	beq.n	800134c <HAL_GPIO_Init+0x1ec>
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	4a4c      	ldr	r2, [pc, #304]	@ (8001470 <HAL_GPIO_Init+0x310>)
 8001340:	4293      	cmp	r3, r2
 8001342:	d101      	bne.n	8001348 <HAL_GPIO_Init+0x1e8>
 8001344:	2307      	movs	r3, #7
 8001346:	e00c      	b.n	8001362 <HAL_GPIO_Init+0x202>
 8001348:	2310      	movs	r3, #16
 800134a:	e00a      	b.n	8001362 <HAL_GPIO_Init+0x202>
 800134c:	2306      	movs	r3, #6
 800134e:	e008      	b.n	8001362 <HAL_GPIO_Init+0x202>
 8001350:	2304      	movs	r3, #4
 8001352:	e006      	b.n	8001362 <HAL_GPIO_Init+0x202>
 8001354:	2303      	movs	r3, #3
 8001356:	e004      	b.n	8001362 <HAL_GPIO_Init+0x202>
 8001358:	2302      	movs	r3, #2
 800135a:	e002      	b.n	8001362 <HAL_GPIO_Init+0x202>
 800135c:	2301      	movs	r3, #1
 800135e:	e000      	b.n	8001362 <HAL_GPIO_Init+0x202>
 8001360:	2300      	movs	r3, #0
 8001362:	697a      	ldr	r2, [r7, #20]
 8001364:	f002 0203 	and.w	r2, r2, #3
 8001368:	00d2      	lsls	r2, r2, #3
 800136a:	4093      	lsls	r3, r2
 800136c:	693a      	ldr	r2, [r7, #16]
 800136e:	4313      	orrs	r3, r2
 8001370:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2U] = temp;
 8001372:	4938      	ldr	r1, [pc, #224]	@ (8001454 <HAL_GPIO_Init+0x2f4>)
 8001374:	697b      	ldr	r3, [r7, #20]
 8001376:	089b      	lsrs	r3, r3, #2
 8001378:	3318      	adds	r3, #24
 800137a:	693a      	ldr	r2, [r7, #16]
 800137c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001380:	4b34      	ldr	r3, [pc, #208]	@ (8001454 <HAL_GPIO_Init+0x2f4>)
 8001382:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001386:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	43db      	mvns	r3, r3
 800138c:	693a      	ldr	r2, [r7, #16]
 800138e:	4013      	ands	r3, r2
 8001390:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001392:	683b      	ldr	r3, [r7, #0]
 8001394:	685b      	ldr	r3, [r3, #4]
 8001396:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800139a:	2b00      	cmp	r3, #0
 800139c:	d003      	beq.n	80013a6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800139e:	693a      	ldr	r2, [r7, #16]
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	4313      	orrs	r3, r2
 80013a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80013a6:	4a2b      	ldr	r2, [pc, #172]	@ (8001454 <HAL_GPIO_Init+0x2f4>)
 80013a8:	693b      	ldr	r3, [r7, #16]
 80013aa:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 80013ae:	4b29      	ldr	r3, [pc, #164]	@ (8001454 <HAL_GPIO_Init+0x2f4>)
 80013b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80013b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	43db      	mvns	r3, r3
 80013ba:	693a      	ldr	r2, [r7, #16]
 80013bc:	4013      	ands	r3, r2
 80013be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	685b      	ldr	r3, [r3, #4]
 80013c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d003      	beq.n	80013d4 <HAL_GPIO_Init+0x274>
        {
          temp |= iocurrent;
 80013cc:	693a      	ldr	r2, [r7, #16]
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	4313      	orrs	r3, r2
 80013d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80013d4:	4a1f      	ldr	r2, [pc, #124]	@ (8001454 <HAL_GPIO_Init+0x2f4>)
 80013d6:	693b      	ldr	r3, [r7, #16]
 80013d8:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80013dc:	4b1d      	ldr	r3, [pc, #116]	@ (8001454 <HAL_GPIO_Init+0x2f4>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	43db      	mvns	r3, r3
 80013e6:	693a      	ldr	r2, [r7, #16]
 80013e8:	4013      	ands	r3, r2
 80013ea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	685b      	ldr	r3, [r3, #4]
 80013f0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d003      	beq.n	8001400 <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 80013f8:	693a      	ldr	r2, [r7, #16]
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	4313      	orrs	r3, r2
 80013fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001400:	4a14      	ldr	r2, [pc, #80]	@ (8001454 <HAL_GPIO_Init+0x2f4>)
 8001402:	693b      	ldr	r3, [r7, #16]
 8001404:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001406:	4b13      	ldr	r3, [pc, #76]	@ (8001454 <HAL_GPIO_Init+0x2f4>)
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	43db      	mvns	r3, r3
 8001410:	693a      	ldr	r2, [r7, #16]
 8001412:	4013      	ands	r3, r2
 8001414:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	685b      	ldr	r3, [r3, #4]
 800141a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800141e:	2b00      	cmp	r3, #0
 8001420:	d003      	beq.n	800142a <HAL_GPIO_Init+0x2ca>
        {
          temp |= iocurrent;
 8001422:	693a      	ldr	r2, [r7, #16]
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	4313      	orrs	r3, r2
 8001428:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800142a:	4a0a      	ldr	r2, [pc, #40]	@ (8001454 <HAL_GPIO_Init+0x2f4>)
 800142c:	693b      	ldr	r3, [r7, #16]
 800142e:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8001430:	697b      	ldr	r3, [r7, #20]
 8001432:	3301      	adds	r3, #1
 8001434:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	681a      	ldr	r2, [r3, #0]
 800143a:	697b      	ldr	r3, [r7, #20]
 800143c:	fa22 f303 	lsr.w	r3, r2, r3
 8001440:	2b00      	cmp	r3, #0
 8001442:	f47f ae95 	bne.w	8001170 <HAL_GPIO_Init+0x10>
  }
}
 8001446:	bf00      	nop
 8001448:	bf00      	nop
 800144a:	371c      	adds	r7, #28
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr
 8001454:	40032000 	.word	0x40032000
 8001458:	42020000 	.word	0x42020000
 800145c:	42020400 	.word	0x42020400
 8001460:	42020800 	.word	0x42020800
 8001464:	42020c00 	.word	0x42020c00
 8001468:	42021000 	.word	0x42021000
 800146c:	42021800 	.word	0x42021800
 8001470:	42021c00 	.word	0x42021c00

08001474 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001474:	b480      	push	{r7}
 8001476:	b083      	sub	sp, #12
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
 800147c:	460b      	mov	r3, r1
 800147e:	807b      	strh	r3, [r7, #2]
 8001480:	4613      	mov	r3, r2
 8001482:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001484:	787b      	ldrb	r3, [r7, #1]
 8001486:	2b00      	cmp	r3, #0
 8001488:	d003      	beq.n	8001492 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800148a:	887a      	ldrh	r2, [r7, #2]
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001490:	e002      	b.n	8001498 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001492:	887a      	ldrh	r2, [r7, #2]
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001498:	bf00      	nop
 800149a:	370c      	adds	r7, #12
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	4770      	bx	lr

080014a4 <HAL_PWREx_ControlVoltageScaling>:
  * @note   Before moving to voltage scaling 2, it is mandatory to ensure that
  *         the system frequency is equal or below 16 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b085      	sub	sp, #20
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Set voltage scaling level */
  vosr = (PWR->VOSR & ~(PWR_VOSR_R2EN | PWR_VOSR_R1EN));
 80014ac:	4b19      	ldr	r3, [pc, #100]	@ (8001514 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80014ae:	68db      	ldr	r3, [r3, #12]
 80014b0:	f023 0303 	bic.w	r3, r3, #3
 80014b4:	60bb      	str	r3, [r7, #8]
  vosr |= VoltageScaling;
 80014b6:	68ba      	ldr	r2, [r7, #8]
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	4313      	orrs	r3, r2
 80014bc:	60bb      	str	r3, [r7, #8]
  PWR->VOSR = vosr;
 80014be:	4a15      	ldr	r2, [pc, #84]	@ (8001514 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80014c0:	68bb      	ldr	r3, [r7, #8]
 80014c2:	60d3      	str	r3, [r2, #12]

  /* Wait until VOSRDY is set */
  timeout = ((PWR_VOSF_SETTING_DELAY_VALUE * SystemCoreClock) / 1000000U) + 1U;
 80014c4:	4b14      	ldr	r3, [pc, #80]	@ (8001518 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	2232      	movs	r2, #50	@ 0x32
 80014ca:	fb02 f303 	mul.w	r3, r2, r3
 80014ce:	4a13      	ldr	r2, [pc, #76]	@ (800151c <HAL_PWREx_ControlVoltageScaling+0x78>)
 80014d0:	fba2 2303 	umull	r2, r3, r2, r3
 80014d4:	0c9b      	lsrs	r3, r3, #18
 80014d6:	3301      	adds	r3, #1
 80014d8:	60fb      	str	r3, [r7, #12]

  /* store expected ready flag */
  vosr = (VoltageScaling << (PWR_VOSR_R1RDY_Pos - PWR_VOSR_R1EN_Pos));
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	041b      	lsls	r3, r3, #16
 80014de:	60bb      	str	r3, [r7, #8]

  while (((PWR->VOSR & vosr) != vosr) && (timeout != 0U))
 80014e0:	e002      	b.n	80014e8 <HAL_PWREx_ControlVoltageScaling+0x44>
  {
    timeout--;
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	3b01      	subs	r3, #1
 80014e6:	60fb      	str	r3, [r7, #12]
  while (((PWR->VOSR & vosr) != vosr) && (timeout != 0U))
 80014e8:	4b0a      	ldr	r3, [pc, #40]	@ (8001514 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80014ea:	68da      	ldr	r2, [r3, #12]
 80014ec:	68bb      	ldr	r3, [r7, #8]
 80014ee:	4013      	ands	r3, r2
 80014f0:	68ba      	ldr	r2, [r7, #8]
 80014f2:	429a      	cmp	r2, r3
 80014f4:	d002      	beq.n	80014fc <HAL_PWREx_ControlVoltageScaling+0x58>
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d1f2      	bne.n	80014e2 <HAL_PWREx_ControlVoltageScaling+0x3e>
  }

  /* Check time out */
  if (timeout == 0U)
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d101      	bne.n	8001506 <HAL_PWREx_ControlVoltageScaling+0x62>
  {
    return HAL_TIMEOUT;
 8001502:	2303      	movs	r3, #3
 8001504:	e000      	b.n	8001508 <HAL_PWREx_ControlVoltageScaling+0x64>
  }
  else
  {
    return HAL_OK;
 8001506:	2300      	movs	r3, #0
  }
}
 8001508:	4618      	mov	r0, r3
 800150a:	3714      	adds	r7, #20
 800150c:	46bd      	mov	sp, r7
 800150e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001512:	4770      	bx	lr
 8001514:	40030800 	.word	0x40030800
 8001518:	20000000 	.word	0x20000000
 800151c:	431bde83 	.word	0x431bde83

08001520 <HAL_PWREx_EnableEpodBooster>:
  * @note   EPOD booster shall be enabled prior to increase system frequency above 24 MHz in all ranges.
  * @note   EPOD Booster clock source and divider shall be configured through RCC before calling this function.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_EnableEpodBooster(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Set EPOD booster bit */
  PWR->VOSR |= PWR_VOSR_BOOSTEN;
 8001526:	4b13      	ldr	r3, [pc, #76]	@ (8001574 <HAL_PWREx_EnableEpodBooster+0x54>)
 8001528:	68db      	ldr	r3, [r3, #12]
 800152a:	4a12      	ldr	r2, [pc, #72]	@ (8001574 <HAL_PWREx_EnableEpodBooster+0x54>)
 800152c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001530:	60d3      	str	r3, [r2, #12]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8001532:	f7ff fcad 	bl	8000e90 <HAL_GetTick>
 8001536:	6078      	str	r0, [r7, #4]

  /* Wait till boster ready bit is set */
  while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) != PWR_VOSR_BOOSTRDY)
 8001538:	e00f      	b.n	800155a <HAL_PWREx_EnableEpodBooster+0x3a>
  {
    if ((HAL_GetTick() - tickstart) > BOOSTER_TIMEOUT_VALUE)
 800153a:	f7ff fca9 	bl	8000e90 <HAL_GetTick>
 800153e:	4602      	mov	r2, r0
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	1ad3      	subs	r3, r2, r3
 8001544:	2b01      	cmp	r3, #1
 8001546:	d908      	bls.n	800155a <HAL_PWREx_EnableEpodBooster+0x3a>
    {
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) != PWR_VOSR_BOOSTRDY)
 8001548:	4b0a      	ldr	r3, [pc, #40]	@ (8001574 <HAL_PWREx_EnableEpodBooster+0x54>)
 800154a:	68db      	ldr	r3, [r3, #12]
 800154c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001550:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001554:	d001      	beq.n	800155a <HAL_PWREx_EnableEpodBooster+0x3a>
      {
        return HAL_TIMEOUT;
 8001556:	2303      	movs	r3, #3
 8001558:	e007      	b.n	800156a <HAL_PWREx_EnableEpodBooster+0x4a>
  while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) != PWR_VOSR_BOOSTRDY)
 800155a:	4b06      	ldr	r3, [pc, #24]	@ (8001574 <HAL_PWREx_EnableEpodBooster+0x54>)
 800155c:	68db      	ldr	r3, [r3, #12]
 800155e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001562:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001566:	d1e8      	bne.n	800153a <HAL_PWREx_EnableEpodBooster+0x1a>
      }
    }
  }

  /* Booster is enabled and ready */
  return HAL_OK;
 8001568:	2300      	movs	r3, #0
}
 800156a:	4618      	mov	r0, r3
 800156c:	3708      	adds	r7, #8
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	40030800 	.word	0x40030800

08001578 <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 8001578:	b480      	push	{r7}
 800157a:	b085      	sub	sp, #20
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_MODE_CHANGE_DELAY_VALUE * SystemCoreClock) / 1000000U) + 1U;
 8001580:	4b20      	ldr	r3, [pc, #128]	@ (8001604 <HAL_PWREx_ConfigSupply+0x8c>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	2232      	movs	r2, #50	@ 0x32
 8001586:	fb02 f303 	mul.w	r3, r2, r3
 800158a:	4a1f      	ldr	r2, [pc, #124]	@ (8001608 <HAL_PWREx_ConfigSupply+0x90>)
 800158c:	fba2 2303 	umull	r2, r3, r2, r3
 8001590:	0c9b      	lsrs	r3, r3, #18
 8001592:	3301      	adds	r3, #1
 8001594:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply  */
  if (SupplySource == PWR_LDO_SUPPLY)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	2b00      	cmp	r3, #0
 800159a:	d113      	bne.n	80015c4 <HAL_PWREx_ConfigSupply+0x4c>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 800159c:	4b1b      	ldr	r3, [pc, #108]	@ (800160c <HAL_PWREx_ConfigSupply+0x94>)
 800159e:	689b      	ldr	r3, [r3, #8]
 80015a0:	4a1a      	ldr	r2, [pc, #104]	@ (800160c <HAL_PWREx_ConfigSupply+0x94>)
 80015a2:	f023 0302 	bic.w	r3, r3, #2
 80015a6:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 80015a8:	e002      	b.n	80015b0 <HAL_PWREx_ConfigSupply+0x38>
    {
      timeout--;
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	3b01      	subs	r3, #1
 80015ae:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 80015b0:	4b16      	ldr	r3, [pc, #88]	@ (800160c <HAL_PWREx_ConfigSupply+0x94>)
 80015b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80015b4:	f003 0302 	and.w	r3, r3, #2
 80015b8:	2b02      	cmp	r3, #2
 80015ba:	d116      	bne.n	80015ea <HAL_PWREx_ConfigSupply+0x72>
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d1f3      	bne.n	80015aa <HAL_PWREx_ConfigSupply+0x32>
 80015c2:	e012      	b.n	80015ea <HAL_PWREx_ConfigSupply+0x72>
  }
  /* Configure the SMPS as system regulator supply  */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 80015c4:	4b11      	ldr	r3, [pc, #68]	@ (800160c <HAL_PWREx_ConfigSupply+0x94>)
 80015c6:	689b      	ldr	r3, [r3, #8]
 80015c8:	4a10      	ldr	r2, [pc, #64]	@ (800160c <HAL_PWREx_ConfigSupply+0x94>)
 80015ca:	f043 0302 	orr.w	r3, r3, #2
 80015ce:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 80015d0:	e002      	b.n	80015d8 <HAL_PWREx_ConfigSupply+0x60>
    {
      timeout--;
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	3b01      	subs	r3, #1
 80015d6:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 80015d8:	4b0c      	ldr	r3, [pc, #48]	@ (800160c <HAL_PWREx_ConfigSupply+0x94>)
 80015da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80015dc:	f003 0302 	and.w	r3, r3, #2
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d102      	bne.n	80015ea <HAL_PWREx_ConfigSupply+0x72>
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d1f3      	bne.n	80015d2 <HAL_PWREx_ConfigSupply+0x5a>
    }
  }

  /* Check time out  */
  if (timeout == 0U)
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d101      	bne.n	80015f4 <HAL_PWREx_ConfigSupply+0x7c>
  {
    return HAL_TIMEOUT;
 80015f0:	2303      	movs	r3, #3
 80015f2:	e000      	b.n	80015f6 <HAL_PWREx_ConfigSupply+0x7e>
  }

  return HAL_OK;
 80015f4:	2300      	movs	r3, #0
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	3714      	adds	r7, #20
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr
 8001602:	bf00      	nop
 8001604:	20000000 	.word	0x20000000
 8001608:	431bde83 	.word	0x431bde83
 800160c:	40030800 	.word	0x40030800

08001610 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef *RCC_OscInitStruct)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b088      	sub	sp, #32
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t sysclksrc;
  uint32_t tmpreg1;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d101      	bne.n	8001622 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800161e:	2301      	movs	r3, #1
 8001620:	e340      	b.n	8001ca4 <HAL_RCC_OscConfig+0x694>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001622:	4b98      	ldr	r3, [pc, #608]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 8001624:	69db      	ldr	r3, [r3, #28]
 8001626:	f003 030c 	and.w	r3, r3, #12
 800162a:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) != 0x00u)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f003 0301 	and.w	r3, r3, #1
 8001634:	2b00      	cmp	r3, #0
 8001636:	f000 80ad 	beq.w	8001794 <HAL_RCC_OscConfig+0x184>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock source, it is not allowed to be disabled */
    if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 800163a:	697b      	ldr	r3, [r7, #20]
 800163c:	2b08      	cmp	r3, #8
 800163e:	d106      	bne.n	800164e <HAL_RCC_OscConfig+0x3e>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	685b      	ldr	r3, [r3, #4]
 8001644:	2b00      	cmp	r3, #0
 8001646:	f040 80a5 	bne.w	8001794 <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
 800164a:	2301      	movs	r3, #1
 800164c:	e32a      	b.n	8001ca4 <HAL_RCC_OscConfig+0x694>
      }
    }
    else
    {
      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	685b      	ldr	r3, [r3, #4]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d04f      	beq.n	80016f6 <HAL_RCC_OscConfig+0xe6>
      {
        /* Set the new HSE configuration ---------------------------------------*/
        __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	685b      	ldr	r3, [r3, #4]
 800165a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800165e:	d106      	bne.n	800166e <HAL_RCC_OscConfig+0x5e>
 8001660:	4b88      	ldr	r3, [pc, #544]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a87      	ldr	r2, [pc, #540]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 8001666:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800166a:	6013      	str	r3, [r2, #0]
 800166c:	e02f      	b.n	80016ce <HAL_RCC_OscConfig+0xbe>
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001676:	d10c      	bne.n	8001692 <HAL_RCC_OscConfig+0x82>
 8001678:	4b82      	ldr	r3, [pc, #520]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	4a81      	ldr	r2, [pc, #516]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 800167e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001682:	6013      	str	r3, [r2, #0]
 8001684:	4b7f      	ldr	r3, [pc, #508]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4a7e      	ldr	r2, [pc, #504]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 800168a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800168e:	6013      	str	r3, [r2, #0]
 8001690:	e01d      	b.n	80016ce <HAL_RCC_OscConfig+0xbe>
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	685b      	ldr	r3, [r3, #4]
 8001696:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 800169a:	d10c      	bne.n	80016b6 <HAL_RCC_OscConfig+0xa6>
 800169c:	4b79      	ldr	r3, [pc, #484]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4a78      	ldr	r2, [pc, #480]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 80016a2:	f443 13a0 	orr.w	r3, r3, #1310720	@ 0x140000
 80016a6:	6013      	str	r3, [r2, #0]
 80016a8:	4b76      	ldr	r3, [pc, #472]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4a75      	ldr	r2, [pc, #468]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 80016ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80016b2:	6013      	str	r3, [r2, #0]
 80016b4:	e00b      	b.n	80016ce <HAL_RCC_OscConfig+0xbe>
 80016b6:	4b73      	ldr	r3, [pc, #460]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4a72      	ldr	r2, [pc, #456]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 80016bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80016c0:	6013      	str	r3, [r2, #0]
 80016c2:	4b70      	ldr	r3, [pc, #448]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4a6f      	ldr	r2, [pc, #444]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 80016c8:	f423 13a0 	bic.w	r3, r3, #1310720	@ 0x140000
 80016cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016ce:	f7ff fbdf 	bl	8000e90 <HAL_GetTick>
 80016d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80016d4:	e008      	b.n	80016e8 <HAL_RCC_OscConfig+0xd8>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016d6:	f7ff fbdb 	bl	8000e90 <HAL_GetTick>
 80016da:	4602      	mov	r2, r0
 80016dc:	693b      	ldr	r3, [r7, #16]
 80016de:	1ad3      	subs	r3, r2, r3
 80016e0:	2b64      	cmp	r3, #100	@ 0x64
 80016e2:	d901      	bls.n	80016e8 <HAL_RCC_OscConfig+0xd8>
          {
            return HAL_TIMEOUT;
 80016e4:	2303      	movs	r3, #3
 80016e6:	e2dd      	b.n	8001ca4 <HAL_RCC_OscConfig+0x694>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80016e8:	4b66      	ldr	r3, [pc, #408]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d0f0      	beq.n	80016d6 <HAL_RCC_OscConfig+0xc6>
 80016f4:	e04e      	b.n	8001794 <HAL_RCC_OscConfig+0x184>
        }
      }
      else
      {
        /* Set the new HSE configuration ---------------------------------------*/
        __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	685b      	ldr	r3, [r3, #4]
 80016fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80016fe:	d106      	bne.n	800170e <HAL_RCC_OscConfig+0xfe>
 8001700:	4b60      	ldr	r3, [pc, #384]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	4a5f      	ldr	r2, [pc, #380]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 8001706:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800170a:	6013      	str	r3, [r2, #0]
 800170c:	e02f      	b.n	800176e <HAL_RCC_OscConfig+0x15e>
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	685b      	ldr	r3, [r3, #4]
 8001712:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001716:	d10c      	bne.n	8001732 <HAL_RCC_OscConfig+0x122>
 8001718:	4b5a      	ldr	r3, [pc, #360]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	4a59      	ldr	r2, [pc, #356]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 800171e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001722:	6013      	str	r3, [r2, #0]
 8001724:	4b57      	ldr	r3, [pc, #348]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4a56      	ldr	r2, [pc, #344]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 800172a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800172e:	6013      	str	r3, [r2, #0]
 8001730:	e01d      	b.n	800176e <HAL_RCC_OscConfig+0x15e>
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 800173a:	d10c      	bne.n	8001756 <HAL_RCC_OscConfig+0x146>
 800173c:	4b51      	ldr	r3, [pc, #324]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a50      	ldr	r2, [pc, #320]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 8001742:	f443 13a0 	orr.w	r3, r3, #1310720	@ 0x140000
 8001746:	6013      	str	r3, [r2, #0]
 8001748:	4b4e      	ldr	r3, [pc, #312]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	4a4d      	ldr	r2, [pc, #308]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 800174e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001752:	6013      	str	r3, [r2, #0]
 8001754:	e00b      	b.n	800176e <HAL_RCC_OscConfig+0x15e>
 8001756:	4b4b      	ldr	r3, [pc, #300]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	4a4a      	ldr	r2, [pc, #296]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 800175c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001760:	6013      	str	r3, [r2, #0]
 8001762:	4b48      	ldr	r3, [pc, #288]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	4a47      	ldr	r2, [pc, #284]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 8001768:	f423 13a0 	bic.w	r3, r3, #1310720	@ 0x140000
 800176c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800176e:	f7ff fb8f 	bl	8000e90 <HAL_GetTick>
 8001772:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001774:	e008      	b.n	8001788 <HAL_RCC_OscConfig+0x178>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001776:	f7ff fb8b 	bl	8000e90 <HAL_GetTick>
 800177a:	4602      	mov	r2, r0
 800177c:	693b      	ldr	r3, [r7, #16]
 800177e:	1ad3      	subs	r3, r2, r3
 8001780:	2b64      	cmp	r3, #100	@ 0x64
 8001782:	d901      	bls.n	8001788 <HAL_RCC_OscConfig+0x178>
          {
            return HAL_TIMEOUT;
 8001784:	2303      	movs	r3, #3
 8001786:	e28d      	b.n	8001ca4 <HAL_RCC_OscConfig+0x694>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001788:	4b3e      	ldr	r3, [pc, #248]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001790:	2b00      	cmp	r3, #0
 8001792:	d1f0      	bne.n	8001776 <HAL_RCC_OscConfig+0x166>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) != 0x00u)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f003 0302 	and.w	r3, r3, #2
 800179c:	2b00      	cmp	r3, #0
 800179e:	d054      	beq.n	800184a <HAL_RCC_OscConfig+0x23a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock */
    if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	2b04      	cmp	r3, #4
 80017a4:	d110      	bne.n	80017c8 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	689b      	ldr	r3, [r3, #8]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d101      	bne.n	80017b2 <HAL_RCC_OscConfig+0x1a2>
      {
        return HAL_ERROR;
 80017ae:	2301      	movs	r3, #1
 80017b0:	e278      	b.n	8001ca4 <HAL_RCC_OscConfig+0x694>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017b2:	4b34      	ldr	r3, [pc, #208]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 80017b4:	691b      	ldr	r3, [r3, #16]
 80017b6:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	68db      	ldr	r3, [r3, #12]
 80017be:	041b      	lsls	r3, r3, #16
 80017c0:	4930      	ldr	r1, [pc, #192]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 80017c2:	4313      	orrs	r3, r2
 80017c4:	610b      	str	r3, [r1, #16]
 80017c6:	e040      	b.n	800184a <HAL_RCC_OscConfig+0x23a>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	689b      	ldr	r3, [r3, #8]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d023      	beq.n	8001818 <HAL_RCC_OscConfig+0x208>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80017d0:	4b2c      	ldr	r3, [pc, #176]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	4a2b      	ldr	r2, [pc, #172]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 80017d6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80017da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017dc:	f7ff fb58 	bl	8000e90 <HAL_GetTick>
 80017e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80017e2:	e008      	b.n	80017f6 <HAL_RCC_OscConfig+0x1e6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017e4:	f7ff fb54 	bl	8000e90 <HAL_GetTick>
 80017e8:	4602      	mov	r2, r0
 80017ea:	693b      	ldr	r3, [r7, #16]
 80017ec:	1ad3      	subs	r3, r2, r3
 80017ee:	2b02      	cmp	r3, #2
 80017f0:	d901      	bls.n	80017f6 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 80017f2:	2303      	movs	r3, #3
 80017f4:	e256      	b.n	8001ca4 <HAL_RCC_OscConfig+0x694>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80017f6:	4b23      	ldr	r3, [pc, #140]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d0f0      	beq.n	80017e4 <HAL_RCC_OscConfig+0x1d4>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001802:	4b20      	ldr	r3, [pc, #128]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 8001804:	691b      	ldr	r3, [r3, #16]
 8001806:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	68db      	ldr	r3, [r3, #12]
 800180e:	041b      	lsls	r3, r3, #16
 8001810:	491c      	ldr	r1, [pc, #112]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 8001812:	4313      	orrs	r3, r2
 8001814:	610b      	str	r3, [r1, #16]
 8001816:	e018      	b.n	800184a <HAL_RCC_OscConfig+0x23a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001818:	4b1a      	ldr	r3, [pc, #104]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a19      	ldr	r2, [pc, #100]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 800181e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001822:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001824:	f7ff fb34 	bl	8000e90 <HAL_GetTick>
 8001828:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800182a:	e008      	b.n	800183e <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800182c:	f7ff fb30 	bl	8000e90 <HAL_GetTick>
 8001830:	4602      	mov	r2, r0
 8001832:	693b      	ldr	r3, [r7, #16]
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	2b02      	cmp	r3, #2
 8001838:	d901      	bls.n	800183e <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 800183a:	2303      	movs	r3, #3
 800183c:	e232      	b.n	8001ca4 <HAL_RCC_OscConfig+0x694>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800183e:	4b11      	ldr	r3, [pc, #68]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001846:	2b00      	cmp	r3, #0
 8001848:	d1f0      	bne.n	800182c <HAL_RCC_OscConfig+0x21c>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) != 0x00u)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f003 0310 	and.w	r3, r3, #16
 8001852:	2b00      	cmp	r3, #0
 8001854:	d038      	beq.n	80018c8 <HAL_RCC_OscConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	691b      	ldr	r3, [r3, #16]
 800185a:	2b00      	cmp	r3, #0
 800185c:	d01b      	beq.n	8001896 <HAL_RCC_OscConfig+0x286>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800185e:	4b09      	ldr	r3, [pc, #36]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4a08      	ldr	r2, [pc, #32]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 8001864:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001868:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800186a:	f7ff fb11 	bl	8000e90 <HAL_GetTick>
 800186e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001870:	e00a      	b.n	8001888 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001872:	f7ff fb0d 	bl	8000e90 <HAL_GetTick>
 8001876:	4602      	mov	r2, r0
 8001878:	693b      	ldr	r3, [r7, #16]
 800187a:	1ad3      	subs	r3, r2, r3
 800187c:	2b02      	cmp	r3, #2
 800187e:	d903      	bls.n	8001888 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001880:	2303      	movs	r3, #3
 8001882:	e20f      	b.n	8001ca4 <HAL_RCC_OscConfig+0x694>
 8001884:	40030c00 	.word	0x40030c00
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001888:	4ba0      	ldr	r3, [pc, #640]	@ (8001b0c <HAL_RCC_OscConfig+0x4fc>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001890:	2b00      	cmp	r3, #0
 8001892:	d0ee      	beq.n	8001872 <HAL_RCC_OscConfig+0x262>
 8001894:	e018      	b.n	80018c8 <HAL_RCC_OscConfig+0x2b8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001896:	4b9d      	ldr	r3, [pc, #628]	@ (8001b0c <HAL_RCC_OscConfig+0x4fc>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4a9c      	ldr	r2, [pc, #624]	@ (8001b0c <HAL_RCC_OscConfig+0x4fc>)
 800189c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80018a0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018a2:	f7ff faf5 	bl	8000e90 <HAL_GetTick>
 80018a6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80018a8:	e008      	b.n	80018bc <HAL_RCC_OscConfig+0x2ac>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80018aa:	f7ff faf1 	bl	8000e90 <HAL_GetTick>
 80018ae:	4602      	mov	r2, r0
 80018b0:	693b      	ldr	r3, [r7, #16]
 80018b2:	1ad3      	subs	r3, r2, r3
 80018b4:	2b02      	cmp	r3, #2
 80018b6:	d901      	bls.n	80018bc <HAL_RCC_OscConfig+0x2ac>
        {
          return HAL_TIMEOUT;
 80018b8:	2303      	movs	r3, #3
 80018ba:	e1f3      	b.n	8001ca4 <HAL_RCC_OscConfig+0x694>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80018bc:	4b93      	ldr	r3, [pc, #588]	@ (8001b0c <HAL_RCC_OscConfig+0x4fc>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d1f0      	bne.n	80018aa <HAL_RCC_OscConfig+0x29a>
    }
  }


  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) != 0x00u)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f003 0304 	and.w	r3, r3, #4
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	f000 80a7 	beq.w	8001a24 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018d6:	2300      	movs	r3, #0
 80018d8:	76fb      	strb	r3, [r7, #27]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_ENABLED() != 0x01)
 80018da:	4b8c      	ldr	r3, [pc, #560]	@ (8001b0c <HAL_RCC_OscConfig+0x4fc>)
 80018dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80018e0:	f003 0304 	and.w	r3, r3, #4
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d110      	bne.n	800190a <HAL_RCC_OscConfig+0x2fa>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018e8:	4b88      	ldr	r3, [pc, #544]	@ (8001b0c <HAL_RCC_OscConfig+0x4fc>)
 80018ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80018ee:	4a87      	ldr	r2, [pc, #540]	@ (8001b0c <HAL_RCC_OscConfig+0x4fc>)
 80018f0:	f043 0304 	orr.w	r3, r3, #4
 80018f4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80018f8:	4b84      	ldr	r3, [pc, #528]	@ (8001b0c <HAL_RCC_OscConfig+0x4fc>)
 80018fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80018fe:	f003 0304 	and.w	r3, r3, #4
 8001902:	60fb      	str	r3, [r7, #12]
 8001904:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001906:	2301      	movs	r3, #1
 8001908:	76fb      	strb	r3, [r7, #27]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800190a:	4b81      	ldr	r3, [pc, #516]	@ (8001b10 <HAL_RCC_OscConfig+0x500>)
 800190c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800190e:	4a80      	ldr	r2, [pc, #512]	@ (8001b10 <HAL_RCC_OscConfig+0x500>)
 8001910:	f043 0301 	orr.w	r3, r3, #1
 8001914:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Set the new LSE configuration -----------------------------------------*/
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	695b      	ldr	r3, [r3, #20]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d051      	beq.n	80019c2 <HAL_RCC_OscConfig+0x3b2>
    {
      /* If LSE is already on or in bypass mode, only LSE system can be modified */
      tmpreg1 = (RCC->BDCR & ~RCC_BDCR_LSESYSEN);
 800191e:	4b7b      	ldr	r3, [pc, #492]	@ (8001b0c <HAL_RCC_OscConfig+0x4fc>)
 8001920:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8001924:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001928:	61fb      	str	r3, [r7, #28]
      tmpreg1 |= RCC_OscInitStruct->LSEState;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	695b      	ldr	r3, [r3, #20]
 800192e:	69fa      	ldr	r2, [r7, #28]
 8001930:	4313      	orrs	r3, r2
 8001932:	61fb      	str	r3, [r7, #28]
      RCC->BDCR = tmpreg1;
 8001934:	4a75      	ldr	r2, [pc, #468]	@ (8001b0c <HAL_RCC_OscConfig+0x4fc>)
 8001936:	69fb      	ldr	r3, [r7, #28]
 8001938:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800193c:	f7ff faa8 	bl	8000e90 <HAL_GetTick>
 8001940:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001942:	e00a      	b.n	800195a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001944:	f7ff faa4 	bl	8000e90 <HAL_GetTick>
 8001948:	4602      	mov	r2, r0
 800194a:	693b      	ldr	r3, [r7, #16]
 800194c:	1ad3      	subs	r3, r2, r3
 800194e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001952:	4293      	cmp	r3, r2
 8001954:	d901      	bls.n	800195a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001956:	2303      	movs	r3, #3
 8001958:	e1a4      	b.n	8001ca4 <HAL_RCC_OscConfig+0x694>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800195a:	4b6c      	ldr	r3, [pc, #432]	@ (8001b0c <HAL_RCC_OscConfig+0x4fc>)
 800195c:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8001960:	f003 0302 	and.w	r3, r3, #2
 8001964:	2b00      	cmp	r3, #0
 8001966:	d0ed      	beq.n	8001944 <HAL_RCC_OscConfig+0x334>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	695b      	ldr	r3, [r3, #20]
 800196c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001970:	2b00      	cmp	r3, #0
 8001972:	d01e      	beq.n	80019b2 <HAL_RCC_OscConfig+0x3a2>
      {
        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001974:	e00a      	b.n	800198c <HAL_RCC_OscConfig+0x37c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001976:	f7ff fa8b 	bl	8000e90 <HAL_GetTick>
 800197a:	4602      	mov	r2, r0
 800197c:	693b      	ldr	r3, [r7, #16]
 800197e:	1ad3      	subs	r3, r2, r3
 8001980:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001984:	4293      	cmp	r3, r2
 8001986:	d901      	bls.n	800198c <HAL_RCC_OscConfig+0x37c>
          {
            return HAL_TIMEOUT;
 8001988:	2303      	movs	r3, #3
 800198a:	e18b      	b.n	8001ca4 <HAL_RCC_OscConfig+0x694>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800198c:	4b5f      	ldr	r3, [pc, #380]	@ (8001b0c <HAL_RCC_OscConfig+0x4fc>)
 800198e:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8001992:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001996:	2b00      	cmp	r3, #0
 8001998:	d0ed      	beq.n	8001976 <HAL_RCC_OscConfig+0x366>
 800199a:	e038      	b.n	8001a0e <HAL_RCC_OscConfig+0x3fe>
      else
      {
        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800199c:	f7ff fa78 	bl	8000e90 <HAL_GetTick>
 80019a0:	4602      	mov	r2, r0
 80019a2:	693b      	ldr	r3, [r7, #16]
 80019a4:	1ad3      	subs	r3, r2, r3
 80019a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019aa:	4293      	cmp	r3, r2
 80019ac:	d901      	bls.n	80019b2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80019ae:	2303      	movs	r3, #3
 80019b0:	e178      	b.n	8001ca4 <HAL_RCC_OscConfig+0x694>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80019b2:	4b56      	ldr	r3, [pc, #344]	@ (8001b0c <HAL_RCC_OscConfig+0x4fc>)
 80019b4:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 80019b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d1ed      	bne.n	800199c <HAL_RCC_OscConfig+0x38c>
 80019c0:	e025      	b.n	8001a0e <HAL_RCC_OscConfig+0x3fe>
        }
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, (RCC_BDCR_LSEON | RCC_BDCR_LSESYSEN));
 80019c2:	4b52      	ldr	r3, [pc, #328]	@ (8001b0c <HAL_RCC_OscConfig+0x4fc>)
 80019c4:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 80019c8:	4a50      	ldr	r2, [pc, #320]	@ (8001b0c <HAL_RCC_OscConfig+0x4fc>)
 80019ca:	f023 0381 	bic.w	r3, r3, #129	@ 0x81
 80019ce:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80019d2:	4b4e      	ldr	r3, [pc, #312]	@ (8001b0c <HAL_RCC_OscConfig+0x4fc>)
 80019d4:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 80019d8:	4a4c      	ldr	r2, [pc, #304]	@ (8001b0c <HAL_RCC_OscConfig+0x4fc>)
 80019da:	f023 0304 	bic.w	r3, r3, #4
 80019de:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019e2:	f7ff fa55 	bl	8000e90 <HAL_GetTick>
 80019e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80019e8:	e00a      	b.n	8001a00 <HAL_RCC_OscConfig+0x3f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019ea:	f7ff fa51 	bl	8000e90 <HAL_GetTick>
 80019ee:	4602      	mov	r2, r0
 80019f0:	693b      	ldr	r3, [r7, #16]
 80019f2:	1ad3      	subs	r3, r2, r3
 80019f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019f8:	4293      	cmp	r3, r2
 80019fa:	d901      	bls.n	8001a00 <HAL_RCC_OscConfig+0x3f0>
        {
          return HAL_TIMEOUT;
 80019fc:	2303      	movs	r3, #3
 80019fe:	e151      	b.n	8001ca4 <HAL_RCC_OscConfig+0x694>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001a00:	4b42      	ldr	r3, [pc, #264]	@ (8001b0c <HAL_RCC_OscConfig+0x4fc>)
 8001a02:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8001a06:	f003 0302 	and.w	r3, r3, #2
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d1ed      	bne.n	80019ea <HAL_RCC_OscConfig+0x3da>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001a0e:	7efb      	ldrb	r3, [r7, #27]
 8001a10:	2b01      	cmp	r3, #1
 8001a12:	d107      	bne.n	8001a24 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a14:	4b3d      	ldr	r3, [pc, #244]	@ (8001b0c <HAL_RCC_OscConfig+0x4fc>)
 8001a16:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001a1a:	4a3c      	ldr	r2, [pc, #240]	@ (8001b0c <HAL_RCC_OscConfig+0x4fc>)
 8001a1c:	f023 0304 	bic.w	r3, r3, #4
 8001a20:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) != 0x00u)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f003 0308 	and.w	r3, r3, #8
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d078      	beq.n	8001b22 <HAL_RCC_OscConfig+0x512>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Get CSR register value */
    tmpreg1 = RCC->CSR;
 8001a30:	4b36      	ldr	r3, [pc, #216]	@ (8001b0c <HAL_RCC_OscConfig+0x4fc>)
 8001a32:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8001a36:	61fb      	str	r3, [r7, #28]

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	699b      	ldr	r3, [r3, #24]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d050      	beq.n	8001ae2 <HAL_RCC_OscConfig+0x4d2>
    {
      /* Check LSI division factor */
      assert_param(IS_RCC_LSI_DIV(RCC_OscInitStruct->LSIDiv));

      /* Check is LSIDiv is requested to be changed and LSI is already ON */
      if ((RCC_OscInitStruct->LSIDiv != (tmpreg1 & RCC_CSR_LSIPREDIV)) && ((tmpreg1 & RCC_CSR_LSIRDY) != 0x00u))
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	69da      	ldr	r2, [r3, #28]
 8001a44:	69fb      	ldr	r3, [r7, #28]
 8001a46:	f003 0304 	and.w	r3, r3, #4
 8001a4a:	429a      	cmp	r2, r3
 8001a4c:	d023      	beq.n	8001a96 <HAL_RCC_OscConfig+0x486>
 8001a4e:	69fb      	ldr	r3, [r7, #28]
 8001a50:	f003 0302 	and.w	r3, r3, #2
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d01e      	beq.n	8001a96 <HAL_RCC_OscConfig+0x486>
      {
        /* Disable LSI (end clear ready bit from tmpreg to avoid its propagation below) */
        tmpreg1 &= ~(RCC_CSR_LSION | RCC_CSR_LSIRDY);
 8001a58:	69fb      	ldr	r3, [r7, #28]
 8001a5a:	f023 0303 	bic.w	r3, r3, #3
 8001a5e:	61fb      	str	r3, [r7, #28]
        RCC->CSR = tmpreg1;
 8001a60:	4a2a      	ldr	r2, [pc, #168]	@ (8001b0c <HAL_RCC_OscConfig+0x4fc>)
 8001a62:	69fb      	ldr	r3, [r7, #28]
 8001a64:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a68:	f7ff fa12 	bl	8000e90 <HAL_GetTick>
 8001a6c:	6138      	str	r0, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0x00u)
 8001a6e:	e008      	b.n	8001a82 <HAL_RCC_OscConfig+0x472>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a70:	f7ff fa0e 	bl	8000e90 <HAL_GetTick>
 8001a74:	4602      	mov	r2, r0
 8001a76:	693b      	ldr	r3, [r7, #16]
 8001a78:	1ad3      	subs	r3, r2, r3
 8001a7a:	2b14      	cmp	r3, #20
 8001a7c:	d901      	bls.n	8001a82 <HAL_RCC_OscConfig+0x472>
          {
            /* LSI may be forced ON by IWDG */
            return HAL_TIMEOUT;
 8001a7e:	2303      	movs	r3, #3
 8001a80:	e110      	b.n	8001ca4 <HAL_RCC_OscConfig+0x694>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0x00u)
 8001a82:	4b22      	ldr	r3, [pc, #136]	@ (8001b0c <HAL_RCC_OscConfig+0x4fc>)
 8001a84:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8001a88:	f003 0302 	and.w	r3, r3, #2
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d1ef      	bne.n	8001a70 <HAL_RCC_OscConfig+0x460>
          }
        }
        /* Wait at least a half of LSI clock period before applying the new LSI prediv value */
        HAL_Delay(1);
 8001a90:	2001      	movs	r0, #1
 8001a92:	f7ff fa09 	bl	8000ea8 <HAL_Delay>
      }

      /* Set LSI division factor */
      tmpreg1 &= ~RCC_CSR_LSIPREDIV;
 8001a96:	69fb      	ldr	r3, [r7, #28]
 8001a98:	f023 0304 	bic.w	r3, r3, #4
 8001a9c:	61fb      	str	r3, [r7, #28]
      tmpreg1 |= RCC_OscInitStruct->LSIDiv;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	69db      	ldr	r3, [r3, #28]
 8001aa2:	69fa      	ldr	r2, [r7, #28]
 8001aa4:	4313      	orrs	r3, r2
 8001aa6:	61fb      	str	r3, [r7, #28]

      /* Enable  LSI */
      tmpreg1 |= RCC_CSR_LSION;
 8001aa8:	69fb      	ldr	r3, [r7, #28]
 8001aaa:	f043 0301 	orr.w	r3, r3, #1
 8001aae:	61fb      	str	r3, [r7, #28]
      RCC->CSR = tmpreg1;
 8001ab0:	4a16      	ldr	r2, [pc, #88]	@ (8001b0c <HAL_RCC_OscConfig+0x4fc>)
 8001ab2:	69fb      	ldr	r3, [r7, #28]
 8001ab4:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ab8:	f7ff f9ea 	bl	8000e90 <HAL_GetTick>
 8001abc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0x00u)
 8001abe:	e008      	b.n	8001ad2 <HAL_RCC_OscConfig+0x4c2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ac0:	f7ff f9e6 	bl	8000e90 <HAL_GetTick>
 8001ac4:	4602      	mov	r2, r0
 8001ac6:	693b      	ldr	r3, [r7, #16]
 8001ac8:	1ad3      	subs	r3, r2, r3
 8001aca:	2b14      	cmp	r3, #20
 8001acc:	d901      	bls.n	8001ad2 <HAL_RCC_OscConfig+0x4c2>
        {
          return HAL_TIMEOUT;
 8001ace:	2303      	movs	r3, #3
 8001ad0:	e0e8      	b.n	8001ca4 <HAL_RCC_OscConfig+0x694>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0x00u)
 8001ad2:	4b0e      	ldr	r3, [pc, #56]	@ (8001b0c <HAL_RCC_OscConfig+0x4fc>)
 8001ad4:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8001ad8:	f003 0302 	and.w	r3, r3, #2
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d0ef      	beq.n	8001ac0 <HAL_RCC_OscConfig+0x4b0>
 8001ae0:	e01f      	b.n	8001b22 <HAL_RCC_OscConfig+0x512>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator */
      tmpreg1 &= ~RCC_CSR_LSION;
 8001ae2:	69fb      	ldr	r3, [r7, #28]
 8001ae4:	f023 0301 	bic.w	r3, r3, #1
 8001ae8:	61fb      	str	r3, [r7, #28]
      RCC->CSR = tmpreg1;
 8001aea:	4a08      	ldr	r2, [pc, #32]	@ (8001b0c <HAL_RCC_OscConfig+0x4fc>)
 8001aec:	69fb      	ldr	r3, [r7, #28]
 8001aee:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001af2:	f7ff f9cd 	bl	8000e90 <HAL_GetTick>
 8001af6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0x00u)
 8001af8:	e00c      	b.n	8001b14 <HAL_RCC_OscConfig+0x504>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001afa:	f7ff f9c9 	bl	8000e90 <HAL_GetTick>
 8001afe:	4602      	mov	r2, r0
 8001b00:	693b      	ldr	r3, [r7, #16]
 8001b02:	1ad3      	subs	r3, r2, r3
 8001b04:	2b14      	cmp	r3, #20
 8001b06:	d905      	bls.n	8001b14 <HAL_RCC_OscConfig+0x504>
        {
          return HAL_TIMEOUT;
 8001b08:	2303      	movs	r3, #3
 8001b0a:	e0cb      	b.n	8001ca4 <HAL_RCC_OscConfig+0x694>
 8001b0c:	40030c00 	.word	0x40030c00
 8001b10:	40030800 	.word	0x40030800
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0x00u)
 8001b14:	4b65      	ldr	r3, [pc, #404]	@ (8001cac <HAL_RCC_OscConfig+0x69c>)
 8001b16:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8001b1a:	f003 0302 	and.w	r3, r3, #2
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d1eb      	bne.n	8001afa <HAL_RCC_OscConfig+0x4ea>
      }
    }
  }

  /*------------------------------ MSIS Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIS) != 0x00u)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f003 0320 	and.w	r3, r3, #32
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d068      	beq.n	8001c00 <HAL_RCC_OscConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSISState));

    /* Check if MSIS is asked to be turn off */
    if (RCC_OscInitStruct->MSISState == RCC_MSI_OFF)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6a1b      	ldr	r3, [r3, #32]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d10d      	bne.n	8001b52 <HAL_RCC_OscConfig+0x542>
    {
      /* When MSIS is used as system clock it will not be disabled */
      if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSIS)
 8001b36:	697b      	ldr	r3, [r7, #20]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d101      	bne.n	8001b40 <HAL_RCC_OscConfig+0x530>
      {
        return HAL_ERROR;
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	e0b1      	b.n	8001ca4 <HAL_RCC_OscConfig+0x694>
      }
      else
      {
        /* Disable the MSIS */
        __HAL_RCC_MSIS_DISABLE();
 8001b40:	4b5a      	ldr	r3, [pc, #360]	@ (8001cac <HAL_RCC_OscConfig+0x69c>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a59      	ldr	r2, [pc, #356]	@ (8001cac <HAL_RCC_OscConfig+0x69c>)
 8001b46:	f023 0301 	bic.w	r3, r3, #1
 8001b4a:	6013      	str	r3, [r2, #0]

        /* Store ready bit value for timeout */
        tmpreg1 = 0x00u;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	61fb      	str	r3, [r7, #28]
 8001b50:	e03b      	b.n	8001bca <HAL_RCC_OscConfig+0x5ba>
      /* Otherwise, turn it ON or if already ON, changing source and range is allowed */
      assert_param(IS_RCC_MSI_SOURCE(RCC_OscInitStruct->MSISSource));
      assert_param(IS_RCC_MSI_DIV(RCC_OscInitStruct->MSISDiv));

      /* Changing source and range is not possible when osnillator is ON but not Ready */
      if ((RCC->CR & (RCC_CR_MSISON | RCC_CR_MSISRDY)) == RCC_CR_MSISON)
 8001b52:	4b56      	ldr	r3, [pc, #344]	@ (8001cac <HAL_RCC_OscConfig+0x69c>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f003 0305 	and.w	r3, r3, #5
 8001b5a:	2b01      	cmp	r3, #1
 8001b5c:	d101      	bne.n	8001b62 <HAL_RCC_OscConfig+0x552>
      {
        return HAL_ERROR;
 8001b5e:	2301      	movs	r3, #1
 8001b60:	e0a0      	b.n	8001ca4 <HAL_RCC_OscConfig+0x694>
      }
      else
      {
        /* Adjusts the MSIS source and divider, and force MSI selection to ICSCR1 */
        tmpreg1 = RCC->ICSCR1 & ~(RCC_ICSCR1_MSISSEL | RCC_ICSCR1_MSISDIV);
 8001b62:	4b52      	ldr	r3, [pc, #328]	@ (8001cac <HAL_RCC_OscConfig+0x69c>)
 8001b64:	689b      	ldr	r3, [r3, #8]
 8001b66:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 8001b6a:	61fb      	str	r3, [r7, #28]
        tmpreg1 |= (RCC_ICSCR1_MSIRGSEL | RCC_OscInitStruct->MSISSource | RCC_OscInitStruct->MSISDiv);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b74:	431a      	orrs	r2, r3
 8001b76:	69fb      	ldr	r3, [r7, #28]
 8001b78:	4313      	orrs	r3, r2
 8001b7a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001b7e:	61fb      	str	r3, [r7, #28]
        RCC->ICSCR1 = tmpreg1;
 8001b80:	4a4a      	ldr	r2, [pc, #296]	@ (8001cac <HAL_RCC_OscConfig+0x69c>)
 8001b82:	69fb      	ldr	r3, [r7, #28]
 8001b84:	6093      	str	r3, [r2, #8]

        /* If MSIS is already selected as system clock, update Systick */
        if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSIS)
 8001b86:	697b      	ldr	r3, [r7, #20]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d116      	bne.n	8001bba <HAL_RCC_OscConfig+0x5aa>
        {
          /* Update the SystemCoreClock global variable */
          SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8001b8c:	f000 f982 	bl	8001e94 <HAL_RCC_GetSysClockFreq>
 8001b90:	4602      	mov	r2, r0
 8001b92:	4b46      	ldr	r3, [pc, #280]	@ (8001cac <HAL_RCC_OscConfig+0x69c>)
 8001b94:	6a1b      	ldr	r3, [r3, #32]
 8001b96:	f003 030f 	and.w	r3, r3, #15
 8001b9a:	4945      	ldr	r1, [pc, #276]	@ (8001cb0 <HAL_RCC_OscConfig+0x6a0>)
 8001b9c:	5ccb      	ldrb	r3, [r1, r3]
 8001b9e:	fa22 f303 	lsr.w	r3, r2, r3
 8001ba2:	4a44      	ldr	r2, [pc, #272]	@ (8001cb4 <HAL_RCC_OscConfig+0x6a4>)
 8001ba4:	6013      	str	r3, [r2, #0]

          /* Configure the source of time base considering new system clocks settings*/
          if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001ba6:	4b44      	ldr	r3, [pc, #272]	@ (8001cb8 <HAL_RCC_OscConfig+0x6a8>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	4618      	mov	r0, r3
 8001bac:	f7fe fe92 	bl	80008d4 <HAL_InitTick>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d007      	beq.n	8001bc6 <HAL_RCC_OscConfig+0x5b6>
          {
            return HAL_ERROR;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	e074      	b.n	8001ca4 <HAL_RCC_OscConfig+0x694>
          }
        }
        else
        {
          /* Enable the MSIS */
          __HAL_RCC_MSIS_ENABLE();
 8001bba:	4b3c      	ldr	r3, [pc, #240]	@ (8001cac <HAL_RCC_OscConfig+0x69c>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4a3b      	ldr	r2, [pc, #236]	@ (8001cac <HAL_RCC_OscConfig+0x69c>)
 8001bc0:	f043 0301 	orr.w	r3, r3, #1
 8001bc4:	6013      	str	r3, [r2, #0]
        }

        /* Store ready bit value for timeout */
        tmpreg1 = RCC_CR_MSISRDY;
 8001bc6:	2304      	movs	r3, #4
 8001bc8:	61fb      	str	r3, [r7, #28]
      }
    }

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001bca:	f7ff f961 	bl	8000e90 <HAL_GetTick>
 8001bce:	6138      	str	r0, [r7, #16]

    /* Wait till HSI48 is disabled */
    while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != tmpreg1)
 8001bd0:	e00f      	b.n	8001bf2 <HAL_RCC_OscConfig+0x5e2>
    {
      if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001bd2:	f7ff f95d 	bl	8000e90 <HAL_GetTick>
 8001bd6:	4602      	mov	r2, r0
 8001bd8:	693b      	ldr	r3, [r7, #16]
 8001bda:	1ad3      	subs	r3, r2, r3
 8001bdc:	2b02      	cmp	r3, #2
 8001bde:	d908      	bls.n	8001bf2 <HAL_RCC_OscConfig+0x5e2>
      {
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != tmpreg1)
 8001be0:	4b32      	ldr	r3, [pc, #200]	@ (8001cac <HAL_RCC_OscConfig+0x69c>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f003 0304 	and.w	r3, r3, #4
 8001be8:	69fa      	ldr	r2, [r7, #28]
 8001bea:	429a      	cmp	r2, r3
 8001bec:	d001      	beq.n	8001bf2 <HAL_RCC_OscConfig+0x5e2>
        {
          return HAL_TIMEOUT;
 8001bee:	2303      	movs	r3, #3
 8001bf0:	e058      	b.n	8001ca4 <HAL_RCC_OscConfig+0x694>
    while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != tmpreg1)
 8001bf2:	4b2e      	ldr	r3, [pc, #184]	@ (8001cac <HAL_RCC_OscConfig+0x69c>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f003 0304 	and.w	r3, r3, #4
 8001bfa:	69fa      	ldr	r2, [r7, #28]
 8001bfc:	429a      	cmp	r2, r3
 8001bfe:	d1e8      	bne.n	8001bd2 <HAL_RCC_OscConfig+0x5c2>
      }
    }
  }

  /*------------------------------ MSIK Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) != 0x00u)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d04a      	beq.n	8001ca2 <HAL_RCC_OscConfig+0x692>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIKState));

    /* Check if MSIK is asked to be turn off */
    if (RCC_OscInitStruct->MSIKState == RCC_MSI_OFF)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d108      	bne.n	8001c26 <HAL_RCC_OscConfig+0x616>
    {
      /* Disable the MSIK */
      __HAL_RCC_MSIK_DISABLE();
 8001c14:	4b25      	ldr	r3, [pc, #148]	@ (8001cac <HAL_RCC_OscConfig+0x69c>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a24      	ldr	r2, [pc, #144]	@ (8001cac <HAL_RCC_OscConfig+0x69c>)
 8001c1a:	f023 0308 	bic.w	r3, r3, #8
 8001c1e:	6013      	str	r3, [r2, #0]

      /* Store ready bit value for timeout */
      tmpreg1 = 0x00u;
 8001c20:	2300      	movs	r3, #0
 8001c22:	61fb      	str	r3, [r7, #28]
 8001c24:	e022      	b.n	8001c6c <HAL_RCC_OscConfig+0x65c>
      /* Otherwise, turn it ON or if already ON, changing source and range is allowed */
      assert_param(IS_RCC_MSI_SOURCE(RCC_OscInitStruct->MSIKSource));
      assert_param(IS_RCC_MSI_DIV(RCC_OscInitStruct->MSIKDiv));

      /* Changing source and range is not possible when osnillator is ON but not Ready */
      if ((RCC->CR & (RCC_CR_MSIKON | RCC_CR_MSIKRDY)) == RCC_CR_MSIKON)
 8001c26:	4b21      	ldr	r3, [pc, #132]	@ (8001cac <HAL_RCC_OscConfig+0x69c>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f003 0318 	and.w	r3, r3, #24
 8001c2e:	2b08      	cmp	r3, #8
 8001c30:	d101      	bne.n	8001c36 <HAL_RCC_OscConfig+0x626>
      {
        return HAL_ERROR;
 8001c32:	2301      	movs	r3, #1
 8001c34:	e036      	b.n	8001ca4 <HAL_RCC_OscConfig+0x694>
      }
      else
      {
        /* Adjusts the MSIK source and divider, and force MSI selection to ICSCR1 */
        tmpreg1 = RCC->ICSCR1 & ~(RCC_ICSCR1_MSIKSEL | RCC_ICSCR1_MSIKDIV);
 8001c36:	4b1d      	ldr	r3, [pc, #116]	@ (8001cac <HAL_RCC_OscConfig+0x69c>)
 8001c38:	689b      	ldr	r3, [r3, #8]
 8001c3a:	f023 53e0 	bic.w	r3, r3, #469762048	@ 0x1c000000
 8001c3e:	61fb      	str	r3, [r7, #28]
        tmpreg1 |= (RCC_ICSCR1_MSIRGSEL | ((RCC_OscInitStruct->MSIKSource | RCC_OscInitStruct->MSIKDiv) >> (RCC_ICSCR1_MSISSEL_Pos - RCC_ICSCR1_MSIKSEL_Pos)));
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c48:	4313      	orrs	r3, r2
 8001c4a:	08da      	lsrs	r2, r3, #3
 8001c4c:	69fb      	ldr	r3, [r7, #28]
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001c54:	61fb      	str	r3, [r7, #28]
        RCC->ICSCR1 = tmpreg1;
 8001c56:	4a15      	ldr	r2, [pc, #84]	@ (8001cac <HAL_RCC_OscConfig+0x69c>)
 8001c58:	69fb      	ldr	r3, [r7, #28]
 8001c5a:	6093      	str	r3, [r2, #8]

        /* Enable the MSIK */
        __HAL_RCC_MSIK_ENABLE();
 8001c5c:	4b13      	ldr	r3, [pc, #76]	@ (8001cac <HAL_RCC_OscConfig+0x69c>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a12      	ldr	r2, [pc, #72]	@ (8001cac <HAL_RCC_OscConfig+0x69c>)
 8001c62:	f043 0308 	orr.w	r3, r3, #8
 8001c66:	6013      	str	r3, [r2, #0]

        /* Store ready bit value for timeout */
        tmpreg1 = RCC_CR_MSIKRDY;
 8001c68:	2310      	movs	r3, #16
 8001c6a:	61fb      	str	r3, [r7, #28]
      }
    }

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001c6c:	f7ff f910 	bl	8000e90 <HAL_GetTick>
 8001c70:	6138      	str	r0, [r7, #16]

    /* Wait till HSI48 is disabled */
    while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != tmpreg1)
 8001c72:	e00f      	b.n	8001c94 <HAL_RCC_OscConfig+0x684>
    {
      if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001c74:	f7ff f90c 	bl	8000e90 <HAL_GetTick>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	693b      	ldr	r3, [r7, #16]
 8001c7c:	1ad3      	subs	r3, r2, r3
 8001c7e:	2b02      	cmp	r3, #2
 8001c80:	d908      	bls.n	8001c94 <HAL_RCC_OscConfig+0x684>
      {
        if (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != tmpreg1)
 8001c82:	4b0a      	ldr	r3, [pc, #40]	@ (8001cac <HAL_RCC_OscConfig+0x69c>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f003 0310 	and.w	r3, r3, #16
 8001c8a:	69fa      	ldr	r2, [r7, #28]
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	d001      	beq.n	8001c94 <HAL_RCC_OscConfig+0x684>
        {
          return HAL_TIMEOUT;
 8001c90:	2303      	movs	r3, #3
 8001c92:	e007      	b.n	8001ca4 <HAL_RCC_OscConfig+0x694>
    while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != tmpreg1)
 8001c94:	4b05      	ldr	r3, [pc, #20]	@ (8001cac <HAL_RCC_OscConfig+0x69c>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f003 0310 	and.w	r3, r3, #16
 8001c9c:	69fa      	ldr	r2, [r7, #28]
 8001c9e:	429a      	cmp	r2, r3
 8001ca0:	d1e8      	bne.n	8001c74 <HAL_RCC_OscConfig+0x664>
        }
      }
    }
  }

  return HAL_OK;
 8001ca2:	2300      	movs	r3, #0
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	3720      	adds	r7, #32
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	40030c00 	.word	0x40030c00
 8001cb0:	08006dc8 	.word	0x08006dc8
 8001cb4:	20000000 	.word	0x20000000
 8001cb8:	20000008 	.word	0x20000008

08001cbc <HAL_RCC_ClockConfig>:
  * @note   You can use HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval None
  */
HAL_StatusTypeDef  HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b086      	sub	sp, #24
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
 8001cc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;
  uint32_t update;
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d101      	bne.n	8001cd0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	e0d2      	b.n	8001e76 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001cd0:	4b6b      	ldr	r3, [pc, #428]	@ (8001e80 <HAL_RCC_ClockConfig+0x1c4>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f003 030f 	and.w	r3, r3, #15
 8001cd8:	683a      	ldr	r2, [r7, #0]
 8001cda:	429a      	cmp	r2, r3
 8001cdc:	d910      	bls.n	8001d00 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cde:	4b68      	ldr	r3, [pc, #416]	@ (8001e80 <HAL_RCC_ClockConfig+0x1c4>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f023 020f 	bic.w	r2, r3, #15
 8001ce6:	4966      	ldr	r1, [pc, #408]	@ (8001e80 <HAL_RCC_ClockConfig+0x1c4>)
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	4313      	orrs	r3, r2
 8001cec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cee:	4b64      	ldr	r3, [pc, #400]	@ (8001e80 <HAL_RCC_ClockConfig+0x1c4>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f003 030f 	and.w	r3, r3, #15
 8001cf6:	683a      	ldr	r2, [r7, #0]
 8001cf8:	429a      	cmp	r2, r3
 8001cfa:	d001      	beq.n	8001d00 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	e0ba      	b.n	8001e76 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f003 0301 	and.w	r3, r3, #1
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d040      	beq.n	8001d8e <HAL_RCC_ClockConfig+0xd2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* Read CR register */
    tmpreg1 = RCC->CR;
 8001d0c:	4b5d      	ldr	r3, [pc, #372]	@ (8001e84 <HAL_RCC_ClockConfig+0x1c8>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	617b      	str	r3, [r7, #20]

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	2b02      	cmp	r3, #2
 8001d18:	d106      	bne.n	8001d28 <HAL_RCC_ClockConfig+0x6c>
    {
      /* Check the HSE ready flag */
      if ((tmpreg1 & RCC_CR_HSERDY) == 0U)
 8001d1a:	697b      	ldr	r3, [r7, #20]
 8001d1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d113      	bne.n	8001d4c <HAL_RCC_ClockConfig+0x90>
      {
        return HAL_ERROR;
 8001d24:	2301      	movs	r3, #1
 8001d26:	e0a6      	b.n	8001e76 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	2b01      	cmp	r3, #1
 8001d2e:	d106      	bne.n	8001d3e <HAL_RCC_ClockConfig+0x82>
    {
      /* Check the HSI ready flag */
      if ((tmpreg1 & RCC_CR_HSIRDY) == 0U)
 8001d30:	697b      	ldr	r3, [r7, #20]
 8001d32:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d108      	bne.n	8001d4c <HAL_RCC_ClockConfig+0x90>
      {
        return HAL_ERROR;
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	e09b      	b.n	8001e76 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* MSIS is selected as System Clock Source */
    else
    {
      /* Check the MSIS ready flag */
      if ((tmpreg1 & RCC_CR_MSISRDY) == 0U)
 8001d3e:	697b      	ldr	r3, [r7, #20]
 8001d40:	f003 0304 	and.w	r3, r3, #4
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d101      	bne.n	8001d4c <HAL_RCC_ClockConfig+0x90>
      {
        return HAL_ERROR;
 8001d48:	2301      	movs	r3, #1
 8001d4a:	e094      	b.n	8001e76 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    /* Switch System clock source */
    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001d4c:	4b4d      	ldr	r3, [pc, #308]	@ (8001e84 <HAL_RCC_ClockConfig+0x1c8>)
 8001d4e:	69db      	ldr	r3, [r3, #28]
 8001d50:	f023 0203 	bic.w	r2, r3, #3
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	494a      	ldr	r1, [pc, #296]	@ (8001e84 <HAL_RCC_ClockConfig+0x1c8>)
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001d5e:	f7ff f897 	bl	8000e90 <HAL_GetTick>
 8001d62:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR1_SWS_Pos))
 8001d64:	e00a      	b.n	8001d7c <HAL_RCC_ClockConfig+0xc0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d66:	f7ff f893 	bl	8000e90 <HAL_GetTick>
 8001d6a:	4602      	mov	r2, r0
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	1ad3      	subs	r3, r2, r3
 8001d70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d74:	4293      	cmp	r3, r2
 8001d76:	d901      	bls.n	8001d7c <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_TIMEOUT;
 8001d78:	2303      	movs	r3, #3
 8001d7a:	e07c      	b.n	8001e76 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR1_SWS_Pos))
 8001d7c:	4b41      	ldr	r3, [pc, #260]	@ (8001e84 <HAL_RCC_ClockConfig+0x1c8>)
 8001d7e:	69db      	ldr	r3, [r3, #28]
 8001d80:	f003 020c 	and.w	r2, r3, #12
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	009b      	lsls	r3, r3, #2
 8001d8a:	429a      	cmp	r2, r3
 8001d8c:	d1eb      	bne.n	8001d66 <HAL_RCC_ClockConfig+0xaa>
      }
    }
  }

  /* Get CFGR2 content value, and reset update variable */
  tmpreg1 = RCC->CFGR2;
 8001d8e:	4b3d      	ldr	r3, [pc, #244]	@ (8001e84 <HAL_RCC_ClockConfig+0x1c8>)
 8001d90:	6a1b      	ldr	r3, [r3, #32]
 8001d92:	617b      	str	r3, [r7, #20]
  update = 0x00u;
 8001d94:	2300      	movs	r3, #0
 8001d96:	613b      	str	r3, [r7, #16]

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f003 0302 	and.w	r3, r3, #2
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d00a      	beq.n	8001dba <HAL_RCC_ClockConfig+0xfe>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    /* update HCLK1 divider and notify register is required */
    tmpreg1 &= ~RCC_CFGR2_HPRE;
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	f023 030f 	bic.w	r3, r3, #15
 8001daa:	617b      	str	r3, [r7, #20]
    tmpreg1 |= RCC_ClkInitStruct->AHBCLKDivider;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	689b      	ldr	r3, [r3, #8]
 8001db0:	697a      	ldr	r2, [r7, #20]
 8001db2:	4313      	orrs	r3, r2
 8001db4:	617b      	str	r3, [r7, #20]
    update = 0x01u;
 8001db6:	2301      	movs	r3, #1
 8001db8:	613b      	str	r3, [r7, #16]
  }


  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f003 0304 	and.w	r3, r3, #4
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d00a      	beq.n	8001ddc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));

    /* update PCLK1 divider and notify register is required */
    tmpreg1 &= ~RCC_CFGR2_PPRE1;
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001dcc:	617b      	str	r3, [r7, #20]
    tmpreg1 |= RCC_ClkInitStruct->APB1CLKDivider;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	68db      	ldr	r3, [r3, #12]
 8001dd2:	697a      	ldr	r2, [r7, #20]
 8001dd4:	4313      	orrs	r3, r2
 8001dd6:	617b      	str	r3, [r7, #20]
    update = 0x01u;
 8001dd8:	2301      	movs	r3, #1
 8001dda:	613b      	str	r3, [r7, #16]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f003 0308 	and.w	r3, r3, #8
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d00b      	beq.n	8001e00 <HAL_RCC_ClockConfig+0x144>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));

    /* update PCLK2 divider and notify register is required */
    tmpreg1 &= ~RCC_CFGR2_PPRE2;
 8001de8:	697b      	ldr	r3, [r7, #20]
 8001dea:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001dee:	617b      	str	r3, [r7, #20]
    tmpreg1 |= (RCC_ClkInitStruct->APB2CLKDivider << (RCC_CFGR2_PPRE2_Pos - RCC_CFGR2_PPRE1_Pos));
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	691b      	ldr	r3, [r3, #16]
 8001df4:	011b      	lsls	r3, r3, #4
 8001df6:	697a      	ldr	r2, [r7, #20]
 8001df8:	4313      	orrs	r3, r2
 8001dfa:	617b      	str	r3, [r7, #20]
    update = 0x01u;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	613b      	str	r3, [r7, #16]
  }

  /* update CFGR2 if required */
  if (update != 0x00u)
 8001e00:	693b      	ldr	r3, [r7, #16]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d002      	beq.n	8001e0c <HAL_RCC_ClockConfig+0x150>
  {
    RCC->CFGR2 = tmpreg1;
 8001e06:	4a1f      	ldr	r2, [pc, #124]	@ (8001e84 <HAL_RCC_ClockConfig+0x1c8>)
 8001e08:	697b      	ldr	r3, [r7, #20]
 8001e0a:	6213      	str	r3, [r2, #32]
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f003 0310 	and.w	r3, r3, #16
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d003      	beq.n	8001e20 <HAL_RCC_ClockConfig+0x164>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB3CLKDivider));
    WRITE_REG(RCC->CFGR3, RCC_ClkInitStruct->APB3CLKDivider);
 8001e18:	4a1a      	ldr	r2, [pc, #104]	@ (8001e84 <HAL_RCC_ClockConfig+0x1c8>)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	695b      	ldr	r3, [r3, #20]
 8001e1e:	6253      	str	r3, [r2, #36]	@ 0x24
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e20:	4b17      	ldr	r3, [pc, #92]	@ (8001e80 <HAL_RCC_ClockConfig+0x1c4>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f003 030f 	and.w	r3, r3, #15
 8001e28:	683a      	ldr	r2, [r7, #0]
 8001e2a:	429a      	cmp	r2, r3
 8001e2c:	d210      	bcs.n	8001e50 <HAL_RCC_ClockConfig+0x194>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e2e:	4b14      	ldr	r3, [pc, #80]	@ (8001e80 <HAL_RCC_ClockConfig+0x1c4>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f023 020f 	bic.w	r2, r3, #15
 8001e36:	4912      	ldr	r1, [pc, #72]	@ (8001e80 <HAL_RCC_ClockConfig+0x1c4>)
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e3e:	4b10      	ldr	r3, [pc, #64]	@ (8001e80 <HAL_RCC_ClockConfig+0x1c4>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f003 030f 	and.w	r3, r3, #15
 8001e46:	683a      	ldr	r2, [r7, #0]
 8001e48:	429a      	cmp	r2, r3
 8001e4a:	d001      	beq.n	8001e50 <HAL_RCC_ClockConfig+0x194>
    {
      return HAL_ERROR;
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	e012      	b.n	8001e76 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8001e50:	f000 f820 	bl	8001e94 <HAL_RCC_GetSysClockFreq>
 8001e54:	4602      	mov	r2, r0
 8001e56:	4b0b      	ldr	r3, [pc, #44]	@ (8001e84 <HAL_RCC_ClockConfig+0x1c8>)
 8001e58:	6a1b      	ldr	r3, [r3, #32]
 8001e5a:	f003 030f 	and.w	r3, r3, #15
 8001e5e:	490a      	ldr	r1, [pc, #40]	@ (8001e88 <HAL_RCC_ClockConfig+0x1cc>)
 8001e60:	5ccb      	ldrb	r3, [r1, r3]
 8001e62:	fa22 f303 	lsr.w	r3, r2, r3
 8001e66:	4a09      	ldr	r2, [pc, #36]	@ (8001e8c <HAL_RCC_ClockConfig+0x1d0>)
 8001e68:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001e6a:	4b09      	ldr	r3, [pc, #36]	@ (8001e90 <HAL_RCC_ClockConfig+0x1d4>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f7fe fd30 	bl	80008d4 <HAL_InitTick>
 8001e74:	4603      	mov	r3, r0
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	3718      	adds	r7, #24
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	40022000 	.word	0x40022000
 8001e84:	40030c00 	.word	0x40030c00
 8001e88:	08006dc8 	.word	0x08006dc8
 8001e8c:	20000000 	.word	0x20000000
 8001e90:	20000008 	.word	0x20000008

08001e94 <HAL_RCC_GetSysClockFreq>:
  * @note   This function can be used by the user application to compute the
  *         baudrate for the communication peripherals or configure other parameters.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b083      	sub	sp, #12
 8001e98:	af00      	add	r7, sp, #0
  uint32_t tmpcfgr;
  uint32_t sysclk;

  /* Get SYSCLK source */
  tmpcfgr = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e9a:	4b1e      	ldr	r3, [pc, #120]	@ (8001f14 <HAL_RCC_GetSysClockFreq+0x80>)
 8001e9c:	69db      	ldr	r3, [r3, #28]
 8001e9e:	f003 030c 	and.w	r3, r3, #12
 8001ea2:	607b      	str	r3, [r7, #4]

  if (tmpcfgr == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2b08      	cmp	r3, #8
 8001ea8:	d102      	bne.n	8001eb0 <HAL_RCC_GetSysClockFreq+0x1c>
  {
    /* HSE used as system clock source */
    sysclk = HSE_VALUE;
 8001eaa:	4b1b      	ldr	r3, [pc, #108]	@ (8001f18 <HAL_RCC_GetSysClockFreq+0x84>)
 8001eac:	603b      	str	r3, [r7, #0]
 8001eae:	e029      	b.n	8001f04 <HAL_RCC_GetSysClockFreq+0x70>
  }
  else if (tmpcfgr == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2b04      	cmp	r3, #4
 8001eb4:	d102      	bne.n	8001ebc <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* HSI used as system clock source */
    sysclk = HSI_VALUE;
 8001eb6:	4b18      	ldr	r3, [pc, #96]	@ (8001f18 <HAL_RCC_GetSysClockFreq+0x84>)
 8001eb8:	603b      	str	r3, [r7, #0]
 8001eba:	e023      	b.n	8001f04 <HAL_RCC_GetSysClockFreq+0x70>
  }
  else
  {
    /* MSIS used as system clock source. Read ICSR1 register */
    tmpcfgr = RCC->ICSCR1;
 8001ebc:	4b15      	ldr	r3, [pc, #84]	@ (8001f14 <HAL_RCC_GetSysClockFreq+0x80>)
 8001ebe:	689b      	ldr	r3, [r3, #8]
 8001ec0:	607b      	str	r3, [r7, #4]

    /* Check which MSIS Range is selected */
    if ((tmpcfgr & RCC_ICSCR1_MSIRGSEL) != 0x00u)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d00d      	beq.n	8001ee8 <HAL_RCC_GetSysClockFreq+0x54>
    {
      /* Check which MSIRCx is selected as MSIS source */
      if ((tmpcfgr & RCC_ICSCR1_MSISSEL) != 0x00u)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	da02      	bge.n	8001ed8 <HAL_RCC_GetSysClockFreq+0x44>
      {
        /* MSI RC1 is selected */
        sysclk = MSIRC1_VALUE;
 8001ed2:	4b12      	ldr	r3, [pc, #72]	@ (8001f1c <HAL_RCC_GetSysClockFreq+0x88>)
 8001ed4:	603b      	str	r3, [r7, #0]
 8001ed6:	e001      	b.n	8001edc <HAL_RCC_GetSysClockFreq+0x48>
      }
      else
      {
        /* MSI RC0 is selected */
        sysclk = MSIRC0_VALUE;
 8001ed8:	4b11      	ldr	r3, [pc, #68]	@ (8001f20 <HAL_RCC_GetSysClockFreq+0x8c>)
 8001eda:	603b      	str	r3, [r7, #0]
      }

      /* Get MSIS range */
      tmpcfgr = (tmpcfgr & RCC_ICSCR1_MSISDIV) >> RCC_ICSCR1_MSISDIV_Pos;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	0f5b      	lsrs	r3, r3, #29
 8001ee0:	f003 0303 	and.w	r3, r3, #3
 8001ee4:	607b      	str	r3, [r7, #4]
 8001ee6:	e008      	b.n	8001efa <HAL_RCC_GetSysClockFreq+0x66>
    }
    else
    {
      /* MSI RC1 is selected */
      sysclk = MSIRC1_VALUE;
 8001ee8:	4b0c      	ldr	r3, [pc, #48]	@ (8001f1c <HAL_RCC_GetSysClockFreq+0x88>)
 8001eea:	603b      	str	r3, [r7, #0]

      /* Get MSIS range */
      tmpcfgr = (RCC->CSR & (RCC_CSR_MSISDIVS_1 | RCC_CSR_MSISDIVS_0)) >> RCC_CSR_MSISDIVS_Pos;
 8001eec:	4b09      	ldr	r3, [pc, #36]	@ (8001f14 <HAL_RCC_GetSysClockFreq+0x80>)
 8001eee:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8001ef2:	0b1b      	lsrs	r3, r3, #12
 8001ef4:	f003 0303 	and.w	r3, r3, #3
 8001ef8:	607b      	str	r3, [r7, #4]
    }

    /* MSIS frequency in HZ*/
    sysclk >>= tmpcfgr;
 8001efa:	683a      	ldr	r2, [r7, #0]
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	fa22 f303 	lsr.w	r3, r2, r3
 8001f02:	603b      	str	r3, [r7, #0]
  }

  return sysclk;
 8001f04:	683b      	ldr	r3, [r7, #0]
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	370c      	adds	r7, #12
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f10:	4770      	bx	lr
 8001f12:	bf00      	nop
 8001f14:	40030c00 	.word	0x40030c00
 8001f18:	00f42400 	.word	0x00f42400
 8001f1c:	016e3600 	.word	0x016e3600
 8001f20:	05b8d800 	.word	0x05b8d800

08001f24 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8001f28:	f7ff ffb4 	bl	8001e94 <HAL_RCC_GetSysClockFreq>
 8001f2c:	4602      	mov	r2, r0
 8001f2e:	4b07      	ldr	r3, [pc, #28]	@ (8001f4c <HAL_RCC_GetHCLKFreq+0x28>)
 8001f30:	6a1b      	ldr	r3, [r3, #32]
 8001f32:	f003 030f 	and.w	r3, r3, #15
 8001f36:	4906      	ldr	r1, [pc, #24]	@ (8001f50 <HAL_RCC_GetHCLKFreq+0x2c>)
 8001f38:	5ccb      	ldrb	r3, [r1, r3]
 8001f3a:	fa22 f303 	lsr.w	r3, r2, r3
 8001f3e:	4a05      	ldr	r2, [pc, #20]	@ (8001f54 <HAL_RCC_GetHCLKFreq+0x30>)
 8001f40:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8001f42:	4b04      	ldr	r3, [pc, #16]	@ (8001f54 <HAL_RCC_GetHCLKFreq+0x30>)
 8001f44:	681b      	ldr	r3, [r3, #0]
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	40030c00 	.word	0x40030c00
 8001f50:	08006dc8 	.word	0x08006dc8
 8001f54:	20000000 	.word	0x20000000

08001f58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 8001f5c:	f7ff ffe2 	bl	8001f24 <HAL_RCC_GetHCLKFreq>
 8001f60:	4602      	mov	r2, r0
 8001f62:	4b05      	ldr	r3, [pc, #20]	@ (8001f78 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001f64:	6a1b      	ldr	r3, [r3, #32]
 8001f66:	091b      	lsrs	r3, r3, #4
 8001f68:	f003 0307 	and.w	r3, r3, #7
 8001f6c:	4903      	ldr	r1, [pc, #12]	@ (8001f7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f6e:	5ccb      	ldrb	r3, [r1, r3]
 8001f70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	bd80      	pop	{r7, pc}
 8001f78:	40030c00 	.word	0x40030c00
 8001f7c:	08006dd8 	.word	0x08006dd8

08001f80 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 8001f84:	f7ff ffce 	bl	8001f24 <HAL_RCC_GetHCLKFreq>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	4b05      	ldr	r3, [pc, #20]	@ (8001fa0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001f8c:	6a1b      	ldr	r3, [r3, #32]
 8001f8e:	0a1b      	lsrs	r3, r3, #8
 8001f90:	f003 0307 	and.w	r3, r3, #7
 8001f94:	4903      	ldr	r1, [pc, #12]	@ (8001fa4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f96:	5ccb      	ldrb	r3, [r1, r3]
 8001f98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	bd80      	pop	{r7, pc}
 8001fa0:	40030c00 	.word	0x40030c00
 8001fa4:	08006dd8 	.word	0x08006dd8

08001fa8 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 8001fac:	f7ff ffba 	bl	8001f24 <HAL_RCC_GetHCLKFreq>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	4b05      	ldr	r3, [pc, #20]	@ (8001fc8 <HAL_RCC_GetPCLK3Freq+0x20>)
 8001fb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fb6:	091b      	lsrs	r3, r3, #4
 8001fb8:	f003 0307 	and.w	r3, r3, #7
 8001fbc:	4903      	ldr	r1, [pc, #12]	@ (8001fcc <HAL_RCC_GetPCLK3Freq+0x24>)
 8001fbe:	5ccb      	ldrb	r3, [r1, r3]
 8001fc0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	40030c00 	.word	0x40030c00
 8001fcc:	08006dd8 	.word	0x08006dd8

08001fd0 <HAL_RCC_GetMSIKFreq>:
/**
  * @brief  Return the MSIK frequency.
  * @retval MSIK frequency in Hz
  */
uint32_t HAL_RCC_GetMSIKFreq(void)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b083      	sub	sp, #12
 8001fd4:	af00      	add	r7, sp, #0
  uint32_t tmp;
  uint32_t msirange;

  /* Compute MSIK frequency ------------------------------------------------*/
  /* Read RCC ICSR1 register */
  tmp = RCC->ICSCR1;
 8001fd6:	4b16      	ldr	r3, [pc, #88]	@ (8002030 <HAL_RCC_GetMSIKFreq+0x60>)
 8001fd8:	689b      	ldr	r3, [r3, #8]
 8001fda:	607b      	str	r3, [r7, #4]

  /* Check which MSIK Range is selected */
  if ((tmp & RCC_ICSCR1_MSIRGSEL) != 0x00u)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d00f      	beq.n	8002006 <HAL_RCC_GetMSIKFreq+0x36>
  {
    /* Get MSIK range */
    msirange = (tmp & RCC_ICSCR1_MSIKDIV) >> RCC_ICSCR1_MSIKDIV_Pos;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	0e9b      	lsrs	r3, r3, #26
 8001fea:	f003 0303 	and.w	r3, r3, #3
 8001fee:	603b      	str	r3, [r7, #0]

    /* Check which MSIRCx is selected as MSIK source */
    if ((tmp & RCC_ICSCR1_MSIKSEL) != 0x00u)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d002      	beq.n	8002000 <HAL_RCC_GetMSIKFreq+0x30>
    {
      /* MSI RC1 is selected */
      tmp = MSIRC1_VALUE;
 8001ffa:	4b0e      	ldr	r3, [pc, #56]	@ (8002034 <HAL_RCC_GetMSIKFreq+0x64>)
 8001ffc:	607b      	str	r3, [r7, #4]
 8001ffe:	e00b      	b.n	8002018 <HAL_RCC_GetMSIKFreq+0x48>
    }
    else
    {
      /* MSI RC0 is selected */
      tmp = MSIRC0_VALUE;
 8002000:	4b0d      	ldr	r3, [pc, #52]	@ (8002038 <HAL_RCC_GetMSIKFreq+0x68>)
 8002002:	607b      	str	r3, [r7, #4]
 8002004:	e008      	b.n	8002018 <HAL_RCC_GetMSIKFreq+0x48>
    }
  }
  else
  {
    /* MSI RC1 is selected */
    tmp = MSIRC1_VALUE;
 8002006:	4b0b      	ldr	r3, [pc, #44]	@ (8002034 <HAL_RCC_GetMSIKFreq+0x64>)
 8002008:	607b      	str	r3, [r7, #4]

    /* Get MSIK range */
    msirange = (RCC->CSR & (RCC_CSR_MSIKDIVS_1 | RCC_CSR_MSIKDIVS_0)) >> RCC_CSR_MSIKDIVS_Pos;
 800200a:	4b09      	ldr	r3, [pc, #36]	@ (8002030 <HAL_RCC_GetMSIKFreq+0x60>)
 800200c:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8002010:	0a1b      	lsrs	r3, r3, #8
 8002012:	f003 0303 	and.w	r3, r3, #3
 8002016:	603b      	str	r3, [r7, #0]
  }

  /*MSIK frequency in HZ*/
  tmp >>= msirange;
 8002018:	687a      	ldr	r2, [r7, #4]
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	fa22 f303 	lsr.w	r3, r2, r3
 8002020:	607b      	str	r3, [r7, #4]

  return tmp;
 8002022:	687b      	ldr	r3, [r7, #4]
}
 8002024:	4618      	mov	r0, r3
 8002026:	370c      	adds	r7, #12
 8002028:	46bd      	mov	sp, r7
 800202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202e:	4770      	bx	lr
 8002030:	40030c00 	.word	0x40030c00
 8002034:	016e3600 	.word	0x016e3600
 8002038:	05b8d800 	.word	0x05b8d800

0800203c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800203c:	b480      	push	{r7}
 800203e:	b085      	sub	sp, #20
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
 8002044:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 |
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	221f      	movs	r2, #31
 800204a:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK3);

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (RCC->CFGR1 & RCC_CFGR1_SW);
 800204c:	4b15      	ldr	r3, [pc, #84]	@ (80020a4 <HAL_RCC_GetClockConfig+0x68>)
 800204e:	69db      	ldr	r3, [r3, #28]
 8002050:	f003 0203 	and.w	r2, r3, #3
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  tmpreg1 = RCC->CFGR2;
 8002058:	4b12      	ldr	r3, [pc, #72]	@ (80020a4 <HAL_RCC_GetClockConfig+0x68>)
 800205a:	6a1b      	ldr	r3, [r3, #32]
 800205c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct->AHBCLKDivider = (tmpreg1 & RCC_CFGR2_HPRE);
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	f003 020f 	and.w	r2, r3, #15
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	609a      	str	r2, [r3, #8]

  /* Get the PCLK1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (tmpreg1 & RCC_CFGR2_PPRE1);
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	60da      	str	r2, [r3, #12]

  /* Get the PCLK2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = ((tmpreg1 & RCC_CFGR2_PPRE2) >> (RCC_CFGR2_PPRE2_Pos - RCC_CFGR2_PPRE1_Pos));
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	091b      	lsrs	r3, r3, #4
 8002076:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	611a      	str	r2, [r3, #16]

  /* Get the PCLK3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (RCC->CFGR3 & RCC_CFGR3_PPRE3);
 800207e:	4b09      	ldr	r3, [pc, #36]	@ (80020a4 <HAL_RCC_GetClockConfig+0x68>)
 8002080:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002082:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	615a      	str	r2, [r3, #20]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (FLASH->ACR & FLASH_ACR_LATENCY);
 800208a:	4b07      	ldr	r3, [pc, #28]	@ (80020a8 <HAL_RCC_GetClockConfig+0x6c>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f003 020f 	and.w	r2, r3, #15
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	601a      	str	r2, [r3, #0]
}
 8002096:	bf00      	nop
 8002098:	3714      	adds	r7, #20
 800209a:	46bd      	mov	sp, r7
 800209c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a0:	4770      	bx	lr
 80020a2:	bf00      	nop
 80020a4:	40030c00 	.word	0x40030c00
 80020a8:	40022000 	.word	0x40022000

080020ac <HAL_RCCEx_GetPeriphCLKFreq>:
  *
  *            (*) value not defined in all devices.
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b084      	sub	sp, #16
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0;
 80020b4:	2300      	movs	r3, #0
 80020b6:	60fb      	str	r3, [r7, #12]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80020be:	f000 8469 	beq.w	8002994 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80020c8:	f200 84a0 	bhi.w	8002a0c <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80020d2:	f000 8420 	beq.w	8002916 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80020dc:	f200 8496 	bhi.w	8002a0c <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80020e6:	f000 83d3 	beq.w	8002890 <HAL_RCCEx_GetPeriphCLKFreq+0x7e4>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80020f0:	f200 848c 	bhi.w	8002a0c <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80020fa:	f000 83b8 	beq.w	800286e <HAL_RCCEx_GetPeriphCLKFreq+0x7c2>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002104:	f200 8482 	bhi.w	8002a0c <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800210e:	f000 8378 	beq.w	8002802 <HAL_RCCEx_GetPeriphCLKFreq+0x756>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002118:	f200 8478 	bhi.w	8002a0c <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002122:	f000 835d 	beq.w	80027e0 <HAL_RCCEx_GetPeriphCLKFreq+0x734>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800212c:	f200 846e 	bhi.w	8002a0c <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002136:	f000 8326 	beq.w	8002786 <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002140:	f200 8464 	bhi.w	8002a0c <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800214a:	f000 82db 	beq.w	8002704 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002154:	f200 845a 	bhi.w	8002a0c <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800215e:	f000 82b9 	beq.w	80026d4 <HAL_RCCEx_GetPeriphCLKFreq+0x628>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002168:	f200 8450 	bhi.w	8002a0c <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002172:	f000 828c 	beq.w	800268e <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800217c:	f200 8446 	bhi.w	8002a0c <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002186:	f000 8271 	beq.w	800266c <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002190:	f200 843c 	bhi.w	8002a0c <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800219a:	f000 8246 	beq.w	800262a <HAL_RCCEx_GetPeriphCLKFreq+0x57e>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021a4:	f200 8432 	bhi.w	8002a0c <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80021ae:	f000 8228 	beq.w	8002602 <HAL_RCCEx_GetPeriphCLKFreq+0x556>
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80021b8:	f200 8428 	bhi.w	8002a0c <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80021c2:	f000 81ef 	beq.w	80025a4 <HAL_RCCEx_GetPeriphCLKFreq+0x4f8>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80021cc:	f200 841e 	bhi.w	8002a0c <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80021d6:	f000 81ce 	beq.w	8002576 <HAL_RCCEx_GetPeriphCLKFreq+0x4ca>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80021e0:	f200 8414 	bhi.w	8002a0c <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80021ea:	f000 8189 	beq.w	8002500 <HAL_RCCEx_GetPeriphCLKFreq+0x454>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80021f4:	f200 840a 	bhi.w	8002a0c <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80021fe:	f000 816e 	beq.w	80024de <HAL_RCCEx_GetPeriphCLKFreq+0x432>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002208:	f200 8400 	bhi.w	8002a0c <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002212:	f000 8121 	beq.w	8002458 <HAL_RCCEx_GetPeriphCLKFreq+0x3ac>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800221c:	f200 83f6 	bhi.w	8002a0c <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002226:	f000 8106 	beq.w	8002436 <HAL_RCCEx_GetPeriphCLKFreq+0x38a>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002230:	f200 83ec 	bhi.w	8002a0c <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2b80      	cmp	r3, #128	@ 0x80
 8002238:	f000 80ec 	beq.w	8002414 <HAL_RCCEx_GetPeriphCLKFreq+0x368>
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2b80      	cmp	r3, #128	@ 0x80
 8002240:	f200 83e4 	bhi.w	8002a0c <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2b20      	cmp	r3, #32
 8002248:	d84c      	bhi.n	80022e4 <HAL_RCCEx_GetPeriphCLKFreq+0x238>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2b00      	cmp	r3, #0
 800224e:	f000 83dd 	beq.w	8002a0c <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	3b01      	subs	r3, #1
 8002256:	2b1f      	cmp	r3, #31
 8002258:	f200 83d8 	bhi.w	8002a0c <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 800225c:	a201      	add	r2, pc, #4	@ (adr r2, 8002264 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 800225e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002262:	bf00      	nop
 8002264:	080022ef 	.word	0x080022ef
 8002268:	0800231f 	.word	0x0800231f
 800226c:	08002a0d 	.word	0x08002a0d
 8002270:	0800234f 	.word	0x0800234f
 8002274:	08002a0d 	.word	0x08002a0d
 8002278:	08002a0d 	.word	0x08002a0d
 800227c:	08002a0d 	.word	0x08002a0d
 8002280:	0800237f 	.word	0x0800237f
 8002284:	08002a0d 	.word	0x08002a0d
 8002288:	08002a0d 	.word	0x08002a0d
 800228c:	08002a0d 	.word	0x08002a0d
 8002290:	08002a0d 	.word	0x08002a0d
 8002294:	08002a0d 	.word	0x08002a0d
 8002298:	08002a0d 	.word	0x08002a0d
 800229c:	08002a0d 	.word	0x08002a0d
 80022a0:	080023af 	.word	0x080023af
 80022a4:	08002a0d 	.word	0x08002a0d
 80022a8:	08002a0d 	.word	0x08002a0d
 80022ac:	08002a0d 	.word	0x08002a0d
 80022b0:	08002a0d 	.word	0x08002a0d
 80022b4:	08002a0d 	.word	0x08002a0d
 80022b8:	08002a0d 	.word	0x08002a0d
 80022bc:	08002a0d 	.word	0x08002a0d
 80022c0:	08002a0d 	.word	0x08002a0d
 80022c4:	08002a0d 	.word	0x08002a0d
 80022c8:	08002a0d 	.word	0x08002a0d
 80022cc:	08002a0d 	.word	0x08002a0d
 80022d0:	08002a0d 	.word	0x08002a0d
 80022d4:	08002a0d 	.word	0x08002a0d
 80022d8:	08002a0d 	.word	0x08002a0d
 80022dc:	08002a0d 	.word	0x08002a0d
 80022e0:	080023d1 	.word	0x080023d1
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2b40      	cmp	r3, #64	@ 0x40
 80022e8:	f000 8083 	beq.w	80023f2 <HAL_RCCEx_GetPeriphCLKFreq+0x346>
      break;

    /* Do nothing for Timer input capture as clock source is selected in timer block */
    case RCC_PERIPHCLK_TIMIC:
    default:
      break;
 80022ec:	e38e      	b.n	8002a0c <HAL_RCCEx_GetPeriphCLKFreq+0x960>
      srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80022ee:	4ba9      	ldr	r3, [pc, #676]	@ (8002594 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 80022f0:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80022f4:	f003 0301 	and.w	r3, r3, #1
 80022f8:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 80022fa:	68bb      	ldr	r3, [r7, #8]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d103      	bne.n	8002308 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
        frequency = HAL_RCC_GetPCLK2Freq();
 8002300:	f7ff fe3e 	bl	8001f80 <HAL_RCC_GetPCLK2Freq>
 8002304:	60f8      	str	r0, [r7, #12]
      break;
 8002306:	e383      	b.n	8002a10 <HAL_RCCEx_GetPeriphCLKFreq+0x964>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002308:	4ba2      	ldr	r3, [pc, #648]	@ (8002594 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002310:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002314:	f040 837c 	bne.w	8002a10 <HAL_RCCEx_GetPeriphCLKFreq+0x964>
          frequency = HSI_VALUE;
 8002318:	4b9f      	ldr	r3, [pc, #636]	@ (8002598 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 800231a:	60fb      	str	r3, [r7, #12]
      break;
 800231c:	e378      	b.n	8002a10 <HAL_RCCEx_GetPeriphCLKFreq+0x964>
      srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800231e:	4b9d      	ldr	r3, [pc, #628]	@ (8002594 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 8002320:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8002324:	f003 0304 	and.w	r3, r3, #4
 8002328:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d103      	bne.n	8002338 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>
        frequency = HAL_RCC_GetPCLK1Freq();
 8002330:	f7ff fe12 	bl	8001f58 <HAL_RCC_GetPCLK1Freq>
 8002334:	60f8      	str	r0, [r7, #12]
      break;
 8002336:	e36d      	b.n	8002a14 <HAL_RCCEx_GetPeriphCLKFreq+0x968>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002338:	4b96      	ldr	r3, [pc, #600]	@ (8002594 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002340:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002344:	f040 8366 	bne.w	8002a14 <HAL_RCCEx_GetPeriphCLKFreq+0x968>
          frequency = HSI_VALUE;
 8002348:	4b93      	ldr	r3, [pc, #588]	@ (8002598 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 800234a:	60fb      	str	r3, [r7, #12]
      break;
 800234c:	e362      	b.n	8002a14 <HAL_RCCEx_GetPeriphCLKFreq+0x968>
      srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800234e:	4b91      	ldr	r3, [pc, #580]	@ (8002594 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 8002350:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8002354:	f003 0310 	and.w	r3, r3, #16
 8002358:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 800235a:	68bb      	ldr	r3, [r7, #8]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d103      	bne.n	8002368 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>
        frequency = HAL_RCC_GetPCLK1Freq();
 8002360:	f7ff fdfa 	bl	8001f58 <HAL_RCC_GetPCLK1Freq>
 8002364:	60f8      	str	r0, [r7, #12]
      break;
 8002366:	e357      	b.n	8002a18 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002368:	4b8a      	ldr	r3, [pc, #552]	@ (8002594 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002370:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002374:	f040 8350 	bne.w	8002a18 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>
          frequency = HSI_VALUE;
 8002378:	4b87      	ldr	r3, [pc, #540]	@ (8002598 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 800237a:	60fb      	str	r3, [r7, #12]
      break;
 800237c:	e34c      	b.n	8002a18 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>
      srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800237e:	4b85      	ldr	r3, [pc, #532]	@ (8002594 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 8002380:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8002384:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002388:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d103      	bne.n	8002398 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>
        frequency = HAL_RCC_GetPCLK1Freq();
 8002390:	f7ff fde2 	bl	8001f58 <HAL_RCC_GetPCLK1Freq>
 8002394:	60f8      	str	r0, [r7, #12]
      break;
 8002396:	e341      	b.n	8002a1c <HAL_RCCEx_GetPeriphCLKFreq+0x970>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002398:	4b7e      	ldr	r3, [pc, #504]	@ (8002594 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80023a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80023a4:	f040 833a 	bne.w	8002a1c <HAL_RCCEx_GetPeriphCLKFreq+0x970>
          frequency = HSI_VALUE;
 80023a8:	4b7b      	ldr	r3, [pc, #492]	@ (8002598 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 80023aa:	60fb      	str	r3, [r7, #12]
      break;
 80023ac:	e336      	b.n	8002a1c <HAL_RCCEx_GetPeriphCLKFreq+0x970>
      srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 80023ae:	4b79      	ldr	r3, [pc, #484]	@ (8002594 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 80023b0:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80023b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023b8:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 80023ba:	68bb      	ldr	r3, [r7, #8]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d103      	bne.n	80023c8 <HAL_RCCEx_GetPeriphCLKFreq+0x31c>
        frequency = HAL_RCC_GetPCLK1Freq();
 80023c0:	f7ff fdca 	bl	8001f58 <HAL_RCC_GetPCLK1Freq>
 80023c4:	60f8      	str	r0, [r7, #12]
      break;
 80023c6:	e340      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
        frequency = HAL_RCC_GetMSIKFreq();
 80023c8:	f7ff fe02 	bl	8001fd0 <HAL_RCC_GetMSIKFreq>
 80023cc:	60f8      	str	r0, [r7, #12]
      break;
 80023ce:	e33c      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80023d0:	4b70      	ldr	r3, [pc, #448]	@ (8002594 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 80023d2:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80023d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023da:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 80023dc:	68bb      	ldr	r3, [r7, #8]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d103      	bne.n	80023ea <HAL_RCCEx_GetPeriphCLKFreq+0x33e>
        frequency = HAL_RCC_GetPCLK1Freq();
 80023e2:	f7ff fdb9 	bl	8001f58 <HAL_RCC_GetPCLK1Freq>
 80023e6:	60f8      	str	r0, [r7, #12]
      break;
 80023e8:	e32f      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
        frequency = HAL_RCC_GetMSIKFreq();
 80023ea:	f7ff fdf1 	bl	8001fd0 <HAL_RCC_GetMSIKFreq>
 80023ee:	60f8      	str	r0, [r7, #12]
      break;
 80023f0:	e32b      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 80023f2:	4b68      	ldr	r3, [pc, #416]	@ (8002594 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 80023f4:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80023f8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80023fc:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 80023fe:	68bb      	ldr	r3, [r7, #8]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d103      	bne.n	800240c <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        frequency = HAL_RCC_GetPCLK1Freq();
 8002404:	f7ff fda8 	bl	8001f58 <HAL_RCC_GetPCLK1Freq>
 8002408:	60f8      	str	r0, [r7, #12]
      break;
 800240a:	e31e      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
        frequency = HAL_RCC_GetMSIKFreq();
 800240c:	f7ff fde0 	bl	8001fd0 <HAL_RCC_GetMSIKFreq>
 8002410:	60f8      	str	r0, [r7, #12]
      break;
 8002412:	e31a      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      srcclk = __HAL_RCC_GET_I3C2_SOURCE();
 8002414:	4b5f      	ldr	r3, [pc, #380]	@ (8002594 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 8002416:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800241a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800241e:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_I3C2CLKSOURCE_PCLK2)
 8002420:	68bb      	ldr	r3, [r7, #8]
 8002422:	2b00      	cmp	r3, #0
 8002424:	d103      	bne.n	800242e <HAL_RCCEx_GetPeriphCLKFreq+0x382>
        frequency = HAL_RCC_GetPCLK2Freq();
 8002426:	f7ff fdab 	bl	8001f80 <HAL_RCC_GetPCLK2Freq>
 800242a:	60f8      	str	r0, [r7, #12]
      break;
 800242c:	e30d      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
        frequency = HAL_RCC_GetMSIKFreq();
 800242e:	f7ff fdcf 	bl	8001fd0 <HAL_RCC_GetMSIKFreq>
 8002432:	60f8      	str	r0, [r7, #12]
      break;
 8002434:	e309      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8002436:	4b57      	ldr	r3, [pc, #348]	@ (8002594 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 8002438:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800243c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002440:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_SPI2CLKSOURCE_PCLK1)
 8002442:	68bb      	ldr	r3, [r7, #8]
 8002444:	2b00      	cmp	r3, #0
 8002446:	d103      	bne.n	8002450 <HAL_RCCEx_GetPeriphCLKFreq+0x3a4>
        frequency = HAL_RCC_GetPCLK1Freq();
 8002448:	f7ff fd86 	bl	8001f58 <HAL_RCC_GetPCLK1Freq>
 800244c:	60f8      	str	r0, [r7, #12]
      break;
 800244e:	e2fc      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
        frequency = HAL_RCC_GetMSIKFreq();
 8002450:	f7ff fdbe 	bl	8001fd0 <HAL_RCC_GetMSIKFreq>
 8002454:	60f8      	str	r0, [r7, #12]
      break;
 8002456:	e2f8      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8002458:	4b4e      	ldr	r3, [pc, #312]	@ (8002594 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 800245a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800245e:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8002462:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d103      	bne.n	8002472 <HAL_RCCEx_GetPeriphCLKFreq+0x3c6>
        frequency = HAL_RCC_GetPCLK1Freq();
 800246a:	f7ff fd75 	bl	8001f58 <HAL_RCC_GetPCLK1Freq>
 800246e:	60f8      	str	r0, [r7, #12]
      break;
 8002470:	e2d6      	b.n	8002a20 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
      else if (srcclk == RCC_LPTIM2CLKSOURCE_LSI)
 8002472:	68bb      	ldr	r3, [r7, #8]
 8002474:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002478:	d116      	bne.n	80024a8 <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
        if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800247a:	4b46      	ldr	r3, [pc, #280]	@ (8002594 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 800247c:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8002480:	f003 0302 	and.w	r3, r3, #2
 8002484:	2b02      	cmp	r3, #2
 8002486:	f040 82cb 	bne.w	8002a20 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
          frequency = LSI_VALUE;
 800248a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800248e:	60fb      	str	r3, [r7, #12]
          if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 8002490:	4b40      	ldr	r3, [pc, #256]	@ (8002594 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 8002492:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8002496:	f003 0304 	and.w	r3, r3, #4
 800249a:	2b04      	cmp	r3, #4
 800249c:	f040 82c0 	bne.w	8002a20 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
            frequency /= 128U;
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	09db      	lsrs	r3, r3, #7
 80024a4:	60fb      	str	r3, [r7, #12]
      break;
 80024a6:	e2bb      	b.n	8002a20 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
      else if (srcclk == RCC_LPTIM2CLKSOURCE_HSI)
 80024a8:	68bb      	ldr	r3, [r7, #8]
 80024aa:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80024ae:	d10a      	bne.n	80024c6 <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80024b0:	4b38      	ldr	r3, [pc, #224]	@ (8002594 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80024b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80024bc:	f040 82b0 	bne.w	8002a20 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
          frequency = HSI_VALUE;
 80024c0:	4b35      	ldr	r3, [pc, #212]	@ (8002598 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 80024c2:	60fb      	str	r3, [r7, #12]
      break;
 80024c4:	e2ac      	b.n	8002a20 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
        if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80024c6:	4b33      	ldr	r3, [pc, #204]	@ (8002594 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 80024c8:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 80024cc:	f003 0302 	and.w	r3, r3, #2
 80024d0:	2b02      	cmp	r3, #2
 80024d2:	f040 82a5 	bne.w	8002a20 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
          frequency = LSE_VALUE;
 80024d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80024da:	60fb      	str	r3, [r7, #12]
      break;
 80024dc:	e2a0      	b.n	8002a20 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
      srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 80024de:	4b2d      	ldr	r3, [pc, #180]	@ (8002594 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 80024e0:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80024e4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80024e8:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_SPI1CLKSOURCE_PCLK2)
 80024ea:	68bb      	ldr	r3, [r7, #8]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d103      	bne.n	80024f8 <HAL_RCCEx_GetPeriphCLKFreq+0x44c>
        frequency = HAL_RCC_GetPCLK2Freq();
 80024f0:	f7ff fd46 	bl	8001f80 <HAL_RCC_GetPCLK2Freq>
 80024f4:	60f8      	str	r0, [r7, #12]
      break;
 80024f6:	e2a8      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
        frequency = HAL_RCC_GetMSIKFreq();
 80024f8:	f7ff fd6a 	bl	8001fd0 <HAL_RCC_GetMSIKFreq>
 80024fc:	60f8      	str	r0, [r7, #12]
      break;
 80024fe:	e2a4      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      srcclk = __HAL_RCC_GET_SYSTICK_SOURCE();
 8002500:	4b24      	ldr	r3, [pc, #144]	@ (8002594 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 8002502:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8002506:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800250a:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_SYSTICKCLKSOURCE_HCLK_DIV8)
 800250c:	68bb      	ldr	r3, [r7, #8]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d105      	bne.n	800251e <HAL_RCCEx_GetPeriphCLKFreq+0x472>
        frequency = (HAL_RCC_GetHCLKFreq() / 8u);
 8002512:	f7ff fd07 	bl	8001f24 <HAL_RCC_GetHCLKFreq>
 8002516:	4603      	mov	r3, r0
 8002518:	08db      	lsrs	r3, r3, #3
 800251a:	60fb      	str	r3, [r7, #12]
      break;
 800251c:	e282      	b.n	8002a24 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
      else if (srcclk == RCC_SYSTICKCLKSOURCE_LSE)
 800251e:	68bb      	ldr	r3, [r7, #8]
 8002520:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002524:	d10b      	bne.n	800253e <HAL_RCCEx_GetPeriphCLKFreq+0x492>
        if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002526:	4b1b      	ldr	r3, [pc, #108]	@ (8002594 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 8002528:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800252c:	f003 0302 	and.w	r3, r3, #2
 8002530:	2b02      	cmp	r3, #2
 8002532:	f040 8277 	bne.w	8002a24 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          frequency = LSE_VALUE;
 8002536:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800253a:	60fb      	str	r3, [r7, #12]
      break;
 800253c:	e272      	b.n	8002a24 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
      else if (srcclk == RCC_SYSTICKCLKSOURCE_LSI)
 800253e:	68bb      	ldr	r3, [r7, #8]
 8002540:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002544:	f040 826e 	bne.w	8002a24 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
        if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8002548:	4b12      	ldr	r3, [pc, #72]	@ (8002594 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 800254a:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800254e:	f003 0302 	and.w	r3, r3, #2
 8002552:	2b02      	cmp	r3, #2
 8002554:	f040 8266 	bne.w	8002a24 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          frequency = LSI_VALUE;
 8002558:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800255c:	60fb      	str	r3, [r7, #12]
          if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 800255e:	4b0d      	ldr	r3, [pc, #52]	@ (8002594 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 8002560:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8002564:	f003 0304 	and.w	r3, r3, #4
 8002568:	2b04      	cmp	r3, #4
 800256a:	f040 825b 	bne.w	8002a24 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
            frequency /= 128u;
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	09db      	lsrs	r3, r3, #7
 8002572:	60fb      	str	r3, [r7, #12]
      break;
 8002574:	e256      	b.n	8002a24 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
      srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8002576:	4b07      	ldr	r3, [pc, #28]	@ (8002594 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 8002578:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800257c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002580:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_FDCANCLKSOURCE_MSIK)
 8002582:	68bb      	ldr	r3, [r7, #8]
 8002584:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002588:	d108      	bne.n	800259c <HAL_RCCEx_GetPeriphCLKFreq+0x4f0>
        frequency = HAL_RCC_GetMSIKFreq();
 800258a:	f7ff fd21 	bl	8001fd0 <HAL_RCC_GetMSIKFreq>
 800258e:	60f8      	str	r0, [r7, #12]
      break;
 8002590:	e25b      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 8002592:	bf00      	nop
 8002594:	40030c00 	.word	0x40030c00
 8002598:	00f42400 	.word	0x00f42400
        frequency = HAL_RCC_GetSysClockFreq();
 800259c:	f7ff fc7a 	bl	8001e94 <HAL_RCC_GetSysClockFreq>
 80025a0:	60f8      	str	r0, [r7, #12]
      break;
 80025a2:	e252      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 80025a4:	4ba4      	ldr	r3, [pc, #656]	@ (8002838 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 80025a6:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80025aa:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80025ae:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_ICLKCLKSOURCE_HSI48)
 80025b0:	68bb      	ldr	r3, [r7, #8]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d10a      	bne.n	80025cc <HAL_RCCEx_GetPeriphCLKFreq+0x520>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 80025b6:	4ba0      	ldr	r3, [pc, #640]	@ (8002838 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80025be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80025c2:	f040 8231 	bne.w	8002a28 <HAL_RCCEx_GetPeriphCLKFreq+0x97c>
          frequency = HSI48_VALUE;
 80025c6:	4b9d      	ldr	r3, [pc, #628]	@ (800283c <HAL_RCCEx_GetPeriphCLKFreq+0x790>)
 80025c8:	60fb      	str	r3, [r7, #12]
      break;
 80025ca:	e22d      	b.n	8002a28 <HAL_RCCEx_GetPeriphCLKFreq+0x97c>
      else if (srcclk == RCC_ICLKCLKSOURCE_MSIK)
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80025d2:	d103      	bne.n	80025dc <HAL_RCCEx_GetPeriphCLKFreq+0x530>
        frequency = HAL_RCC_GetMSIKFreq();
 80025d4:	f7ff fcfc 	bl	8001fd0 <HAL_RCC_GetMSIKFreq>
 80025d8:	60f8      	str	r0, [r7, #12]
      break;
 80025da:	e225      	b.n	8002a28 <HAL_RCCEx_GetPeriphCLKFreq+0x97c>
      else if (srcclk == RCC_ICLKCLKSOURCE_HSE)
 80025dc:	68bb      	ldr	r3, [r7, #8]
 80025de:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80025e2:	d10a      	bne.n	80025fa <HAL_RCCEx_GetPeriphCLKFreq+0x54e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80025e4:	4b94      	ldr	r3, [pc, #592]	@ (8002838 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025ec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80025f0:	f040 821a 	bne.w	8002a28 <HAL_RCCEx_GetPeriphCLKFreq+0x97c>
          frequency = HSE_VALUE;
 80025f4:	4b92      	ldr	r3, [pc, #584]	@ (8002840 <HAL_RCCEx_GetPeriphCLKFreq+0x794>)
 80025f6:	60fb      	str	r3, [r7, #12]
      break;
 80025f8:	e216      	b.n	8002a28 <HAL_RCCEx_GetPeriphCLKFreq+0x97c>
        frequency = HAL_RCC_GetSysClockFreq();
 80025fa:	f7ff fc4b 	bl	8001e94 <HAL_RCC_GetSysClockFreq>
 80025fe:	60f8      	str	r0, [r7, #12]
      break;
 8002600:	e212      	b.n	8002a28 <HAL_RCCEx_GetPeriphCLKFreq+0x97c>
      frequency = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ICLK);
 8002602:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002606:	f7ff fd51 	bl	80020ac <HAL_RCCEx_GetPeriphCLKFreq>
 800260a:	60f8      	str	r0, [r7, #12]
      srcclk = __HAL_RCC_GET_USB1_SOURCE();
 800260c:	4b8a      	ldr	r3, [pc, #552]	@ (8002838 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 800260e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8002612:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002616:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_USB1CLKSOURCE_ICLK_DIV2)
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800261e:	f040 8205 	bne.w	8002a2c <HAL_RCCEx_GetPeriphCLKFreq+0x980>
        frequency = (frequency >> 1u);
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	085b      	lsrs	r3, r3, #1
 8002626:	60fb      	str	r3, [r7, #12]
      break;
 8002628:	e200      	b.n	8002a2c <HAL_RCCEx_GetPeriphCLKFreq+0x980>
      srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 800262a:	4b83      	ldr	r3, [pc, #524]	@ (8002838 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 800262c:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8002630:	f003 0303 	and.w	r3, r3, #3
 8002634:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_ADF1CLKSOURCE_HCLK)
 8002636:	68bb      	ldr	r3, [r7, #8]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d103      	bne.n	8002644 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
        frequency = HAL_RCC_GetHCLKFreq();
 800263c:	f7ff fc72 	bl	8001f24 <HAL_RCC_GetHCLKFreq>
 8002640:	60f8      	str	r0, [r7, #12]
      break;
 8002642:	e202      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      else if (srcclk == RCC_ADF1CLKSOURCE_PIN)
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	2b01      	cmp	r3, #1
 8002648:	d103      	bne.n	8002652 <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800264a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800264e:	60fb      	str	r3, [r7, #12]
      break;
 8002650:	e1fb      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      else if (srcclk == RCC_ADF1CLKSOURCE_MSIK)
 8002652:	68bb      	ldr	r3, [r7, #8]
 8002654:	2b02      	cmp	r3, #2
 8002656:	d103      	bne.n	8002660 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
        frequency = HAL_RCC_GetMSIKFreq();
 8002658:	f7ff fcba 	bl	8001fd0 <HAL_RCC_GetMSIKFreq>
 800265c:	60f8      	str	r0, [r7, #12]
      break;
 800265e:	e1f4      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
        frequency = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8002660:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8002664:	f7ff fd22 	bl	80020ac <HAL_RCCEx_GetPeriphCLKFreq>
 8002668:	60f8      	str	r0, [r7, #12]
      break;
 800266a:	e1ee      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 800266c:	4b72      	ldr	r3, [pc, #456]	@ (8002838 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 800266e:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8002672:	f003 0308 	and.w	r3, r3, #8
 8002676:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_SPI3CLKSOURCE_PCLK1)
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d103      	bne.n	8002686 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
        frequency = HAL_RCC_GetPCLK1Freq();
 800267e:	f7ff fc6b 	bl	8001f58 <HAL_RCC_GetPCLK1Freq>
 8002682:	60f8      	str	r0, [r7, #12]
      break;
 8002684:	e1e1      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
        frequency = HAL_RCC_GetMSIKFreq();
 8002686:	f7ff fca3 	bl	8001fd0 <HAL_RCC_GetMSIKFreq>
 800268a:	60f8      	str	r0, [r7, #12]
      break;
 800268c:	e1dd      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800268e:	4b6a      	ldr	r3, [pc, #424]	@ (8002838 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8002690:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8002694:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8002698:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_SAI1CLKSOURCE_MSIK)
 800269a:	68bb      	ldr	r3, [r7, #8]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d103      	bne.n	80026a8 <HAL_RCCEx_GetPeriphCLKFreq+0x5fc>
        frequency = HAL_RCC_GetMSIKFreq();
 80026a0:	f7ff fc96 	bl	8001fd0 <HAL_RCC_GetMSIKFreq>
 80026a4:	60f8      	str	r0, [r7, #12]
      break;
 80026a6:	e1c3      	b.n	8002a30 <HAL_RCCEx_GetPeriphCLKFreq+0x984>
      else if (srcclk == RCC_SAI1CLKSOURCE_PIN)
 80026a8:	68bb      	ldr	r3, [r7, #8]
 80026aa:	2b20      	cmp	r3, #32
 80026ac:	d103      	bne.n	80026b6 <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80026ae:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80026b2:	60fb      	str	r3, [r7, #12]
      break;
 80026b4:	e1bc      	b.n	8002a30 <HAL_RCCEx_GetPeriphCLKFreq+0x984>
      else if (srcclk == RCC_SAI1CLKSOURCE_HSE)
 80026b6:	68bb      	ldr	r3, [r7, #8]
 80026b8:	2b40      	cmp	r3, #64	@ 0x40
 80026ba:	f040 81b9 	bne.w	8002a30 <HAL_RCCEx_GetPeriphCLKFreq+0x984>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80026be:	4b5e      	ldr	r3, [pc, #376]	@ (8002838 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026c6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80026ca:	f040 81b1 	bne.w	8002a30 <HAL_RCCEx_GetPeriphCLKFreq+0x984>
          frequency = HSE_VALUE;
 80026ce:	4b5c      	ldr	r3, [pc, #368]	@ (8002840 <HAL_RCCEx_GetPeriphCLKFreq+0x794>)
 80026d0:	60fb      	str	r3, [r7, #12]
      break;
 80026d2:	e1ad      	b.n	8002a30 <HAL_RCCEx_GetPeriphCLKFreq+0x984>
      srcclk = __HAL_RCC_GET_RNG_SOURCE();
 80026d4:	4b58      	ldr	r3, [pc, #352]	@ (8002838 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 80026d6:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 80026da:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80026de:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_RNGCLKSOURCE_HSI48)
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d10a      	bne.n	80026fc <HAL_RCCEx_GetPeriphCLKFreq+0x650>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 80026e6:	4b54      	ldr	r3, [pc, #336]	@ (8002838 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80026ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80026f2:	f040 819f 	bne.w	8002a34 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = HSI48_VALUE;
 80026f6:	4b51      	ldr	r3, [pc, #324]	@ (800283c <HAL_RCCEx_GetPeriphCLKFreq+0x790>)
 80026f8:	60fb      	str	r3, [r7, #12]
      break;
 80026fa:	e19b      	b.n	8002a34 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        frequency = HAL_RCC_GetMSIKFreq();
 80026fc:	f7ff fc68 	bl	8001fd0 <HAL_RCC_GetMSIKFreq>
 8002700:	60f8      	str	r0, [r7, #12]
      break;
 8002702:	e197      	b.n	8002a34 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
      srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8002704:	4b4c      	ldr	r3, [pc, #304]	@ (8002838 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8002706:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 800270a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800270e:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8002710:	68bb      	ldr	r3, [r7, #8]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d103      	bne.n	800271e <HAL_RCCEx_GetPeriphCLKFreq+0x672>
        frequency = HAL_RCC_GetHCLKFreq();
 8002716:	f7ff fc05 	bl	8001f24 <HAL_RCC_GetHCLKFreq>
 800271a:	60f8      	str	r0, [r7, #12]
 800271c:	e014      	b.n	8002748 <HAL_RCCEx_GetPeriphCLKFreq+0x69c>
      else if (srcclk == RCC_ADCDACCLKSOURCE_HSE)
 800271e:	68bb      	ldr	r3, [r7, #8]
 8002720:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002724:	d109      	bne.n	800273a <HAL_RCCEx_GetPeriphCLKFreq+0x68e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002726:	4b44      	ldr	r3, [pc, #272]	@ (8002838 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800272e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002732:	d109      	bne.n	8002748 <HAL_RCCEx_GetPeriphCLKFreq+0x69c>
          frequency = HSE_VALUE;
 8002734:	4b42      	ldr	r3, [pc, #264]	@ (8002840 <HAL_RCCEx_GetPeriphCLKFreq+0x794>)
 8002736:	60fb      	str	r3, [r7, #12]
 8002738:	e006      	b.n	8002748 <HAL_RCCEx_GetPeriphCLKFreq+0x69c>
      else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 800273a:	68bb      	ldr	r3, [r7, #8]
 800273c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002740:	d102      	bne.n	8002748 <HAL_RCCEx_GetPeriphCLKFreq+0x69c>
        frequency = HAL_RCC_GetMSIKFreq();
 8002742:	f7ff fc45 	bl	8001fd0 <HAL_RCC_GetMSIKFreq>
 8002746:	60f8      	str	r0, [r7, #12]
      srcclk = __HAL_RCC_GET_ADCDAC_DIV();
 8002748:	4b3b      	ldr	r3, [pc, #236]	@ (8002838 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 800274a:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 800274e:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8002752:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_ADCDACCLK_DIV1)
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d102      	bne.n	8002760 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
        srcclk = 0u;
 800275a:	2300      	movs	r3, #0
 800275c:	60bb      	str	r3, [r7, #8]
 800275e:	e00c      	b.n	800277a <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
      else if (srcclk < RCC_CCIPR2_ADCDACPRE_3)
 8002760:	68bb      	ldr	r3, [r7, #8]
 8002762:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002766:	d202      	bcs.n	800276e <HAL_RCCEx_GetPeriphCLKFreq+0x6c2>
        srcclk = 1u;
 8002768:	2301      	movs	r3, #1
 800276a:	60bb      	str	r3, [r7, #8]
 800276c:	e005      	b.n	800277a <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        srcclk = ((srcclk & ~RCC_CCIPR2_ADCDACPRE_3) >> RCC_CCIPR2_ADCDACPRE_Pos) + 2u;
 800276e:	68bb      	ldr	r3, [r7, #8]
 8002770:	0b1a      	lsrs	r2, r3, #12
 8002772:	4b34      	ldr	r3, [pc, #208]	@ (8002844 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8002774:	4013      	ands	r3, r2
 8002776:	3302      	adds	r3, #2
 8002778:	60bb      	str	r3, [r7, #8]
      frequency = (frequency >> srcclk);
 800277a:	68fa      	ldr	r2, [r7, #12]
 800277c:	68bb      	ldr	r3, [r7, #8]
 800277e:	fa22 f303 	lsr.w	r3, r2, r3
 8002782:	60fb      	str	r3, [r7, #12]
      break;
 8002784:	e161      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      srcclk = __HAL_RCC_GET_DAC1SH_SOURCE();
 8002786:	4b2c      	ldr	r3, [pc, #176]	@ (8002838 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8002788:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 800278c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002790:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_DAC1SHCLKSOURCE_LSI)
 8002792:	68bb      	ldr	r3, [r7, #8]
 8002794:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002798:	d116      	bne.n	80027c8 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
        if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800279a:	4b27      	ldr	r3, [pc, #156]	@ (8002838 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 800279c:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 80027a0:	f003 0302 	and.w	r3, r3, #2
 80027a4:	2b02      	cmp	r3, #2
 80027a6:	f040 8147 	bne.w	8002a38 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
          frequency = LSI_VALUE;
 80027aa:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80027ae:	60fb      	str	r3, [r7, #12]
          if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 80027b0:	4b21      	ldr	r3, [pc, #132]	@ (8002838 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 80027b2:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 80027b6:	f003 0304 	and.w	r3, r3, #4
 80027ba:	2b04      	cmp	r3, #4
 80027bc:	f040 813c 	bne.w	8002a38 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
            frequency /= 128u;
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	09db      	lsrs	r3, r3, #7
 80027c4:	60fb      	str	r3, [r7, #12]
      break;
 80027c6:	e137      	b.n	8002a38 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
        if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80027c8:	4b1b      	ldr	r3, [pc, #108]	@ (8002838 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 80027ca:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 80027ce:	f003 0302 	and.w	r3, r3, #2
 80027d2:	2b02      	cmp	r3, #2
 80027d4:	f040 8130 	bne.w	8002a38 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
          frequency = LSE_VALUE;
 80027d8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80027dc:	60fb      	str	r3, [r7, #12]
      break;
 80027de:	e12b      	b.n	8002a38 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
      srcclk = __HAL_RCC_GET_OCTOSPI_SOURCE();
 80027e0:	4b15      	ldr	r3, [pc, #84]	@ (8002838 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 80027e2:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 80027e6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80027ea:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_OCTOSPICLKSOURCE_SYSCLK)
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d103      	bne.n	80027fa <HAL_RCCEx_GetPeriphCLKFreq+0x74e>
        frequency = HAL_RCC_GetSysClockFreq();
 80027f2:	f7ff fb4f 	bl	8001e94 <HAL_RCC_GetSysClockFreq>
 80027f6:	60f8      	str	r0, [r7, #12]
      break;
 80027f8:	e127      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
        frequency = HAL_RCC_GetMSIKFreq();
 80027fa:	f7ff fbe9 	bl	8001fd0 <HAL_RCC_GetMSIKFreq>
 80027fe:	60f8      	str	r0, [r7, #12]
      break;
 8002800:	e123      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8002802:	4b0d      	ldr	r3, [pc, #52]	@ (8002838 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8002804:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002808:	f003 0303 	and.w	r3, r3, #3
 800280c:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 800280e:	68bb      	ldr	r3, [r7, #8]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d103      	bne.n	800281c <HAL_RCCEx_GetPeriphCLKFreq+0x770>
        frequency = HAL_RCC_GetPCLK3Freq();
 8002814:	f7ff fbc8 	bl	8001fa8 <HAL_RCC_GetPCLK3Freq>
 8002818:	60f8      	str	r0, [r7, #12]
      break;
 800281a:	e10f      	b.n	8002a3c <HAL_RCCEx_GetPeriphCLKFreq+0x990>
      else if (srcclk == RCC_LPUART1CLKSOURCE_HSI)
 800281c:	68bb      	ldr	r3, [r7, #8]
 800281e:	2b01      	cmp	r3, #1
 8002820:	d112      	bne.n	8002848 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002822:	4b05      	ldr	r3, [pc, #20]	@ (8002838 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800282a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800282e:	f040 8105 	bne.w	8002a3c <HAL_RCCEx_GetPeriphCLKFreq+0x990>
          frequency = HSI_VALUE;
 8002832:	4b03      	ldr	r3, [pc, #12]	@ (8002840 <HAL_RCCEx_GetPeriphCLKFreq+0x794>)
 8002834:	60fb      	str	r3, [r7, #12]
      break;
 8002836:	e101      	b.n	8002a3c <HAL_RCCEx_GetPeriphCLKFreq+0x990>
 8002838:	40030c00 	.word	0x40030c00
 800283c:	02dc6c00 	.word	0x02dc6c00
 8002840:	00f42400 	.word	0x00f42400
 8002844:	000ffff7 	.word	0x000ffff7
      else if (srcclk == RCC_LPUART1CLKSOURCE_LSE)
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	2b02      	cmp	r3, #2
 800284c:	d10b      	bne.n	8002866 <HAL_RCCEx_GetPeriphCLKFreq+0x7ba>
        if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800284e:	4b81      	ldr	r3, [pc, #516]	@ (8002a54 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8002850:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8002854:	f003 0302 	and.w	r3, r3, #2
 8002858:	2b02      	cmp	r3, #2
 800285a:	f040 80ef 	bne.w	8002a3c <HAL_RCCEx_GetPeriphCLKFreq+0x990>
          frequency = LSE_VALUE;
 800285e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002862:	60fb      	str	r3, [r7, #12]
      break;
 8002864:	e0ea      	b.n	8002a3c <HAL_RCCEx_GetPeriphCLKFreq+0x990>
        frequency = HAL_RCC_GetMSIKFreq();
 8002866:	f7ff fbb3 	bl	8001fd0 <HAL_RCC_GetMSIKFreq>
 800286a:	60f8      	str	r0, [r7, #12]
      break;
 800286c:	e0e6      	b.n	8002a3c <HAL_RCCEx_GetPeriphCLKFreq+0x990>
      srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800286e:	4b79      	ldr	r3, [pc, #484]	@ (8002a54 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8002870:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002874:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002878:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 800287a:	68bb      	ldr	r3, [r7, #8]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d103      	bne.n	8002888 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        frequency = HAL_RCC_GetPCLK3Freq();
 8002880:	f7ff fb92 	bl	8001fa8 <HAL_RCC_GetPCLK3Freq>
 8002884:	60f8      	str	r0, [r7, #12]
      break;
 8002886:	e0e0      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
        frequency = HAL_RCC_GetMSIKFreq();
 8002888:	f7ff fba2 	bl	8001fd0 <HAL_RCC_GetMSIKFreq>
 800288c:	60f8      	str	r0, [r7, #12]
      break;
 800288e:	e0dc      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 8002890:	4b70      	ldr	r3, [pc, #448]	@ (8002a54 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8002892:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002896:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800289a:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 800289c:	68bb      	ldr	r3, [r7, #8]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d103      	bne.n	80028aa <HAL_RCCEx_GetPeriphCLKFreq+0x7fe>
        frequency = HAL_RCC_GetMSIKFreq();
 80028a2:	f7ff fb95 	bl	8001fd0 <HAL_RCC_GetMSIKFreq>
 80028a6:	60f8      	str	r0, [r7, #12]
      break;
 80028a8:	e0ca      	b.n	8002a40 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
      else if (srcclk == RCC_LPTIM34CLKSOURCE_LSI)
 80028aa:	68bb      	ldr	r3, [r7, #8]
 80028ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80028b0:	d116      	bne.n	80028e0 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80028b2:	4b68      	ldr	r3, [pc, #416]	@ (8002a54 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 80028b4:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 80028b8:	f003 0302 	and.w	r3, r3, #2
 80028bc:	2b02      	cmp	r3, #2
 80028be:	f040 80bf 	bne.w	8002a40 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
          frequency = LSI_VALUE;
 80028c2:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80028c6:	60fb      	str	r3, [r7, #12]
          if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 80028c8:	4b62      	ldr	r3, [pc, #392]	@ (8002a54 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 80028ca:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 80028ce:	f003 0304 	and.w	r3, r3, #4
 80028d2:	2b04      	cmp	r3, #4
 80028d4:	f040 80b4 	bne.w	8002a40 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
            frequency /= 128u;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	09db      	lsrs	r3, r3, #7
 80028dc:	60fb      	str	r3, [r7, #12]
      break;
 80028de:	e0af      	b.n	8002a40 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
      else if (srcclk == RCC_LPTIM34CLKSOURCE_HSI)
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80028e6:	d10a      	bne.n	80028fe <HAL_RCCEx_GetPeriphCLKFreq+0x852>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80028e8:	4b5a      	ldr	r3, [pc, #360]	@ (8002a54 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80028f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80028f4:	f040 80a4 	bne.w	8002a40 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
          frequency = HSI_VALUE;
 80028f8:	4b57      	ldr	r3, [pc, #348]	@ (8002a58 <HAL_RCCEx_GetPeriphCLKFreq+0x9ac>)
 80028fa:	60fb      	str	r3, [r7, #12]
      break;
 80028fc:	e0a0      	b.n	8002a40 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
        if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80028fe:	4b55      	ldr	r3, [pc, #340]	@ (8002a54 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8002900:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8002904:	f003 0302 	and.w	r3, r3, #2
 8002908:	2b02      	cmp	r3, #2
 800290a:	f040 8099 	bne.w	8002a40 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
          frequency = LSE_VALUE;
 800290e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002912:	60fb      	str	r3, [r7, #12]
      break;
 8002914:	e094      	b.n	8002a40 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
      srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8002916:	4b4f      	ldr	r3, [pc, #316]	@ (8002a54 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8002918:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800291c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002920:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 8002922:	68bb      	ldr	r3, [r7, #8]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d103      	bne.n	8002930 <HAL_RCCEx_GetPeriphCLKFreq+0x884>
        frequency = HAL_RCC_GetMSIKFreq();
 8002928:	f7ff fb52 	bl	8001fd0 <HAL_RCC_GetMSIKFreq>
 800292c:	60f8      	str	r0, [r7, #12]
      break;
 800292e:	e089      	b.n	8002a44 <HAL_RCCEx_GetPeriphCLKFreq+0x998>
      else if (srcclk == RCC_LPTIM1CLKSOURCE_LSI)
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002936:	d114      	bne.n	8002962 <HAL_RCCEx_GetPeriphCLKFreq+0x8b6>
        if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8002938:	4b46      	ldr	r3, [pc, #280]	@ (8002a54 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 800293a:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800293e:	f003 0302 	and.w	r3, r3, #2
 8002942:	2b02      	cmp	r3, #2
 8002944:	d17e      	bne.n	8002a44 <HAL_RCCEx_GetPeriphCLKFreq+0x998>
          frequency = LSI_VALUE;
 8002946:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800294a:	60fb      	str	r3, [r7, #12]
          if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 800294c:	4b41      	ldr	r3, [pc, #260]	@ (8002a54 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 800294e:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8002952:	f003 0304 	and.w	r3, r3, #4
 8002956:	2b04      	cmp	r3, #4
 8002958:	d174      	bne.n	8002a44 <HAL_RCCEx_GetPeriphCLKFreq+0x998>
            frequency /= 128u;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	09db      	lsrs	r3, r3, #7
 800295e:	60fb      	str	r3, [r7, #12]
      break;
 8002960:	e070      	b.n	8002a44 <HAL_RCCEx_GetPeriphCLKFreq+0x998>
      else if (srcclk == RCC_LPTIM1CLKSOURCE_HSI)
 8002962:	68bb      	ldr	r3, [r7, #8]
 8002964:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002968:	d109      	bne.n	800297e <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800296a:	4b3a      	ldr	r3, [pc, #232]	@ (8002a54 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002972:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002976:	d165      	bne.n	8002a44 <HAL_RCCEx_GetPeriphCLKFreq+0x998>
          frequency = HSI_VALUE;
 8002978:	4b37      	ldr	r3, [pc, #220]	@ (8002a58 <HAL_RCCEx_GetPeriphCLKFreq+0x9ac>)
 800297a:	60fb      	str	r3, [r7, #12]
      break;
 800297c:	e062      	b.n	8002a44 <HAL_RCCEx_GetPeriphCLKFreq+0x998>
        if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800297e:	4b35      	ldr	r3, [pc, #212]	@ (8002a54 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8002980:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8002984:	f003 0302 	and.w	r3, r3, #2
 8002988:	2b02      	cmp	r3, #2
 800298a:	d15b      	bne.n	8002a44 <HAL_RCCEx_GetPeriphCLKFreq+0x998>
          frequency = LSE_VALUE;
 800298c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002990:	60fb      	str	r3, [r7, #12]
      break;
 8002992:	e057      	b.n	8002a44 <HAL_RCCEx_GetPeriphCLKFreq+0x998>
      srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8002994:	4b2f      	ldr	r3, [pc, #188]	@ (8002a54 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8002996:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800299a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800299e:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_RTCCLKSOURCE_LSE)
 80029a0:	68bb      	ldr	r3, [r7, #8]
 80029a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80029a6:	d10a      	bne.n	80029be <HAL_RCCEx_GetPeriphCLKFreq+0x912>
        if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80029a8:	4b2a      	ldr	r3, [pc, #168]	@ (8002a54 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 80029aa:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 80029ae:	f003 0302 	and.w	r3, r3, #2
 80029b2:	2b02      	cmp	r3, #2
 80029b4:	d148      	bne.n	8002a48 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
          frequency = LSE_VALUE;
 80029b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80029ba:	60fb      	str	r3, [r7, #12]
      break;
 80029bc:	e044      	b.n	8002a48 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
      else if (srcclk == RCC_RTCCLKSOURCE_LSI)
 80029be:	68bb      	ldr	r3, [r7, #8]
 80029c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80029c4:	d114      	bne.n	80029f0 <HAL_RCCEx_GetPeriphCLKFreq+0x944>
        if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80029c6:	4b23      	ldr	r3, [pc, #140]	@ (8002a54 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 80029c8:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 80029cc:	f003 0302 	and.w	r3, r3, #2
 80029d0:	2b02      	cmp	r3, #2
 80029d2:	d139      	bne.n	8002a48 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
          frequency = LSI_VALUE;
 80029d4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80029d8:	60fb      	str	r3, [r7, #12]
          if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 80029da:	4b1e      	ldr	r3, [pc, #120]	@ (8002a54 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 80029dc:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 80029e0:	f003 0304 	and.w	r3, r3, #4
 80029e4:	2b04      	cmp	r3, #4
 80029e6:	d12f      	bne.n	8002a48 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
            frequency /= 128u;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	09db      	lsrs	r3, r3, #7
 80029ec:	60fb      	str	r3, [r7, #12]
      break;
 80029ee:	e02b      	b.n	8002a48 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
      else if (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32)
 80029f0:	68bb      	ldr	r3, [r7, #8]
 80029f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80029f6:	d127      	bne.n	8002a48 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80029f8:	4b16      	ldr	r3, [pc, #88]	@ (8002a54 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a00:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002a04:	d120      	bne.n	8002a48 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
          frequency = HSE_VALUE / 32u;
 8002a06:	4b15      	ldr	r3, [pc, #84]	@ (8002a5c <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>)
 8002a08:	60fb      	str	r3, [r7, #12]
      break;
 8002a0a:	e01d      	b.n	8002a48 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
      break;
 8002a0c:	bf00      	nop
 8002a0e:	e01c      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8002a10:	bf00      	nop
 8002a12:	e01a      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8002a14:	bf00      	nop
 8002a16:	e018      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8002a18:	bf00      	nop
 8002a1a:	e016      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8002a1c:	bf00      	nop
 8002a1e:	e014      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8002a20:	bf00      	nop
 8002a22:	e012      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8002a24:	bf00      	nop
 8002a26:	e010      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8002a28:	bf00      	nop
 8002a2a:	e00e      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8002a2c:	bf00      	nop
 8002a2e:	e00c      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8002a30:	bf00      	nop
 8002a32:	e00a      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8002a34:	bf00      	nop
 8002a36:	e008      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8002a38:	bf00      	nop
 8002a3a:	e006      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8002a3c:	bf00      	nop
 8002a3e:	e004      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8002a40:	bf00      	nop
 8002a42:	e002      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8002a44:	bf00      	nop
 8002a46:	e000      	b.n	8002a4a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8002a48:	bf00      	nop
  }

  return (frequency);
 8002a4a:	68fb      	ldr	r3, [r7, #12]
}
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	3710      	adds	r7, #16
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd80      	pop	{r7, pc}
 8002a54:	40030c00 	.word	0x40030c00
 8002a58:	00f42400 	.word	0x00f42400
 8002a5c:	0007a120 	.word	0x0007a120

08002a60 <HAL_RCCEx_EpodBoosterClkConfig>:
  *         will be ignored
  * @note   When booster is not user, clock source shall be set to RCC_EPODBOOSTER_SOURCE_NONE to save power.
  * @retval None
  */
HAL_StatusTypeDef HAL_RCCEx_EpodBoosterClkConfig(uint32_t Source, uint32_t Divider)
{
 8002a60:	b480      	push	{r7}
 8002a62:	b085      	sub	sp, #20
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
 8002a68:	6039      	str	r1, [r7, #0]

  assert_param(IS_RCC_EPODBOOSTER_SOURCE(Source));
  assert_param(IS_RCC_EPODBOOSTER_DIV(Divider));

  /* check if any source is selected and ready */
  tmpreg1 = RCC->CR;
 8002a6a:	4b1e      	ldr	r3, [pc, #120]	@ (8002ae4 <HAL_RCCEx_EpodBoosterClkConfig+0x84>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	60bb      	str	r3, [r7, #8]

  /* MSIS is selected as EPOD Booster clock source, check if MSIS is ready */
  if ((Source == RCC_EPODBOOSTER_SOURCE_MSIS) && ((tmpreg1 & RCC_CR_MSISRDY) == 0U))
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2b01      	cmp	r3, #1
 8002a74:	d107      	bne.n	8002a86 <HAL_RCCEx_EpodBoosterClkConfig+0x26>
 8002a76:	68bb      	ldr	r3, [r7, #8]
 8002a78:	f003 0304 	and.w	r3, r3, #4
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d102      	bne.n	8002a86 <HAL_RCCEx_EpodBoosterClkConfig+0x26>
  {
    status = HAL_ERROR;
 8002a80:	2301      	movs	r3, #1
 8002a82:	73fb      	strb	r3, [r7, #15]
 8002a84:	e027      	b.n	8002ad6 <HAL_RCCEx_EpodBoosterClkConfig+0x76>
  }
  /* HSI is selected as EPOD Booster clock source, check if HSI is ready */
  else if ((Source == RCC_EPODBOOSTER_SOURCE_HSI) && ((tmpreg1 & RCC_CR_HSIRDY) == 0U))
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2b02      	cmp	r3, #2
 8002a8a:	d107      	bne.n	8002a9c <HAL_RCCEx_EpodBoosterClkConfig+0x3c>
 8002a8c:	68bb      	ldr	r3, [r7, #8]
 8002a8e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d102      	bne.n	8002a9c <HAL_RCCEx_EpodBoosterClkConfig+0x3c>
  {
    status = HAL_ERROR;
 8002a96:	2301      	movs	r3, #1
 8002a98:	73fb      	strb	r3, [r7, #15]
 8002a9a:	e01c      	b.n	8002ad6 <HAL_RCCEx_EpodBoosterClkConfig+0x76>
  }
  /* HSE is selected as EPOD Booster clock source, check if HSE is ready */
  else if ((Source == RCC_EPODBOOSTER_SOURCE_HSE) && ((tmpreg1 & RCC_CR_HSERDY) == 0U))
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2b03      	cmp	r3, #3
 8002aa0:	d107      	bne.n	8002ab2 <HAL_RCCEx_EpodBoosterClkConfig+0x52>
 8002aa2:	68bb      	ldr	r3, [r7, #8]
 8002aa4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d102      	bne.n	8002ab2 <HAL_RCCEx_EpodBoosterClkConfig+0x52>
  {
    status = HAL_ERROR;
 8002aac:	2301      	movs	r3, #1
 8002aae:	73fb      	strb	r3, [r7, #15]
 8002ab0:	e011      	b.n	8002ad6 <HAL_RCCEx_EpodBoosterClkConfig+0x76>
  }
  else
  {
    /* Apply configuration */
    tmpreg1 = (RCC->CFGR4 & ~(RCC_CFGR4_BOOSTDIV | RCC_CFGR4_BOOSTSEL));
 8002ab2:	4b0c      	ldr	r3, [pc, #48]	@ (8002ae4 <HAL_RCCEx_EpodBoosterClkConfig+0x84>)
 8002ab4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ab6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002aba:	f023 0303 	bic.w	r3, r3, #3
 8002abe:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= (Divider | Source);
 8002ac0:	683a      	ldr	r2, [r7, #0]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	68ba      	ldr	r2, [r7, #8]
 8002ac8:	4313      	orrs	r3, r2
 8002aca:	60bb      	str	r3, [r7, #8]
    RCC->CFGR4 = tmpreg1;
 8002acc:	4a05      	ldr	r2, [pc, #20]	@ (8002ae4 <HAL_RCCEx_EpodBoosterClkConfig+0x84>)
 8002ace:	68bb      	ldr	r3, [r7, #8]
 8002ad0:	6293      	str	r3, [r2, #40]	@ 0x28

    /* update status is ok */
    status = HAL_OK;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8002ad6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ad8:	4618      	mov	r0, r3
 8002ada:	3714      	adds	r7, #20
 8002adc:	46bd      	mov	sp, r7
 8002ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae2:	4770      	bx	lr
 8002ae4:	40030c00 	.word	0x40030c00

08002ae8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b082      	sub	sp, #8
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d101      	bne.n	8002afa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002af6:	2301      	movs	r3, #1
 8002af8:	e049      	b.n	8002b8e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d106      	bne.n	8002b14 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2200      	movs	r2, #0
 8002b0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002b0e:	6878      	ldr	r0, [r7, #4]
 8002b10:	f000 f841 	bl	8002b96 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2202      	movs	r2, #2
 8002b18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681a      	ldr	r2, [r3, #0]
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	3304      	adds	r3, #4
 8002b24:	4619      	mov	r1, r3
 8002b26:	4610      	mov	r0, r2
 8002b28:	f000 fa1a 	bl	8002f60 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2201      	movs	r2, #1
 8002b30:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2201      	movs	r2, #1
 8002b38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2201      	movs	r2, #1
 8002b40:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2201      	movs	r2, #1
 8002b48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2201      	movs	r2, #1
 8002b50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2201      	movs	r2, #1
 8002b58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2201      	movs	r2, #1
 8002b60:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2201      	movs	r2, #1
 8002b68:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2201      	movs	r2, #1
 8002b70:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2201      	movs	r2, #1
 8002b78:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2201      	movs	r2, #1
 8002b80:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2201      	movs	r2, #1
 8002b88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002b8c:	2300      	movs	r3, #0
}
 8002b8e:	4618      	mov	r0, r3
 8002b90:	3708      	adds	r7, #8
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bd80      	pop	{r7, pc}

08002b96 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002b96:	b480      	push	{r7}
 8002b98:	b083      	sub	sp, #12
 8002b9a:	af00      	add	r7, sp, #0
 8002b9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002b9e:	bf00      	nop
 8002ba0:	370c      	adds	r7, #12
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba8:	4770      	bx	lr
	...

08002bac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002bac:	b480      	push	{r7}
 8002bae:	b085      	sub	sp, #20
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002bba:	b2db      	uxtb	r3, r3
 8002bbc:	2b01      	cmp	r3, #1
 8002bbe:	d001      	beq.n	8002bc4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	e045      	b.n	8002c50 <HAL_TIM_Base_Start_IT+0xa4>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2202      	movs	r2, #2
 8002bc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	68da      	ldr	r2, [r3, #12]
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f042 0201 	orr.w	r2, r2, #1
 8002bda:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a1e      	ldr	r2, [pc, #120]	@ (8002c5c <HAL_TIM_Base_Start_IT+0xb0>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d013      	beq.n	8002c0e <HAL_TIM_Base_Start_IT+0x62>
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002bee:	d00e      	beq.n	8002c0e <HAL_TIM_Base_Start_IT+0x62>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a1a      	ldr	r2, [pc, #104]	@ (8002c60 <HAL_TIM_Base_Start_IT+0xb4>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d009      	beq.n	8002c0e <HAL_TIM_Base_Start_IT+0x62>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4a19      	ldr	r2, [pc, #100]	@ (8002c64 <HAL_TIM_Base_Start_IT+0xb8>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d004      	beq.n	8002c0e <HAL_TIM_Base_Start_IT+0x62>
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a17      	ldr	r2, [pc, #92]	@ (8002c68 <HAL_TIM_Base_Start_IT+0xbc>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d115      	bne.n	8002c3a <HAL_TIM_Base_Start_IT+0x8e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	689a      	ldr	r2, [r3, #8]
 8002c14:	4b15      	ldr	r3, [pc, #84]	@ (8002c6c <HAL_TIM_Base_Start_IT+0xc0>)
 8002c16:	4013      	ands	r3, r2
 8002c18:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	2b06      	cmp	r3, #6
 8002c1e:	d015      	beq.n	8002c4c <HAL_TIM_Base_Start_IT+0xa0>
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c26:	d011      	beq.n	8002c4c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	681a      	ldr	r2, [r3, #0]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f042 0201 	orr.w	r2, r2, #1
 8002c36:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c38:	e008      	b.n	8002c4c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	681a      	ldr	r2, [r3, #0]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f042 0201 	orr.w	r2, r2, #1
 8002c48:	601a      	str	r2, [r3, #0]
 8002c4a:	e000      	b.n	8002c4e <HAL_TIM_Base_Start_IT+0xa2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c4c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002c4e:	2300      	movs	r3, #0
}
 8002c50:	4618      	mov	r0, r3
 8002c52:	3714      	adds	r7, #20
 8002c54:	46bd      	mov	sp, r7
 8002c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5a:	4770      	bx	lr
 8002c5c:	40012c00 	.word	0x40012c00
 8002c60:	40000400 	.word	0x40000400
 8002c64:	40000800 	.word	0x40000800
 8002c68:	40014000 	.word	0x40014000
 8002c6c:	00010007 	.word	0x00010007

08002c70 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b084      	sub	sp, #16
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	68db      	ldr	r3, [r3, #12]
 8002c7e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	691b      	ldr	r3, [r3, #16]
 8002c86:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	f003 0302 	and.w	r3, r3, #2
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d020      	beq.n	8002cd4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	f003 0302 	and.w	r3, r3, #2
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d01b      	beq.n	8002cd4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f06f 0202 	mvn.w	r2, #2
 8002ca4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2201      	movs	r2, #1
 8002caa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	699b      	ldr	r3, [r3, #24]
 8002cb2:	f003 0303 	and.w	r3, r3, #3
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d003      	beq.n	8002cc2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002cba:	6878      	ldr	r0, [r7, #4]
 8002cbc:	f000 f931 	bl	8002f22 <HAL_TIM_IC_CaptureCallback>
 8002cc0:	e005      	b.n	8002cce <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cc2:	6878      	ldr	r0, [r7, #4]
 8002cc4:	f000 f923 	bl	8002f0e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cc8:	6878      	ldr	r0, [r7, #4]
 8002cca:	f000 f934 	bl	8002f36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002cd4:	68bb      	ldr	r3, [r7, #8]
 8002cd6:	f003 0304 	and.w	r3, r3, #4
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d020      	beq.n	8002d20 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	f003 0304 	and.w	r3, r3, #4
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d01b      	beq.n	8002d20 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f06f 0204 	mvn.w	r2, #4
 8002cf0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2202      	movs	r2, #2
 8002cf6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	699b      	ldr	r3, [r3, #24]
 8002cfe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d003      	beq.n	8002d0e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d06:	6878      	ldr	r0, [r7, #4]
 8002d08:	f000 f90b 	bl	8002f22 <HAL_TIM_IC_CaptureCallback>
 8002d0c:	e005      	b.n	8002d1a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d0e:	6878      	ldr	r0, [r7, #4]
 8002d10:	f000 f8fd 	bl	8002f0e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d14:	6878      	ldr	r0, [r7, #4]
 8002d16:	f000 f90e 	bl	8002f36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002d20:	68bb      	ldr	r3, [r7, #8]
 8002d22:	f003 0308 	and.w	r3, r3, #8
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d020      	beq.n	8002d6c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	f003 0308 	and.w	r3, r3, #8
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d01b      	beq.n	8002d6c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f06f 0208 	mvn.w	r2, #8
 8002d3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2204      	movs	r2, #4
 8002d42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	69db      	ldr	r3, [r3, #28]
 8002d4a:	f003 0303 	and.w	r3, r3, #3
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d003      	beq.n	8002d5a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d52:	6878      	ldr	r0, [r7, #4]
 8002d54:	f000 f8e5 	bl	8002f22 <HAL_TIM_IC_CaptureCallback>
 8002d58:	e005      	b.n	8002d66 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d5a:	6878      	ldr	r0, [r7, #4]
 8002d5c:	f000 f8d7 	bl	8002f0e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d60:	6878      	ldr	r0, [r7, #4]
 8002d62:	f000 f8e8 	bl	8002f36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	f003 0310 	and.w	r3, r3, #16
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d020      	beq.n	8002db8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	f003 0310 	and.w	r3, r3, #16
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d01b      	beq.n	8002db8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f06f 0210 	mvn.w	r2, #16
 8002d88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2208      	movs	r2, #8
 8002d8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	69db      	ldr	r3, [r3, #28]
 8002d96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d003      	beq.n	8002da6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d9e:	6878      	ldr	r0, [r7, #4]
 8002da0:	f000 f8bf 	bl	8002f22 <HAL_TIM_IC_CaptureCallback>
 8002da4:	e005      	b.n	8002db2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002da6:	6878      	ldr	r0, [r7, #4]
 8002da8:	f000 f8b1 	bl	8002f0e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002dac:	6878      	ldr	r0, [r7, #4]
 8002dae:	f000 f8c2 	bl	8002f36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2200      	movs	r2, #0
 8002db6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	f003 0301 	and.w	r3, r3, #1
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d00c      	beq.n	8002ddc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	f003 0301 	and.w	r3, r3, #1
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d007      	beq.n	8002ddc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f06f 0201 	mvn.w	r2, #1
 8002dd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002dd6:	6878      	ldr	r0, [r7, #4]
 8002dd8:	f7fd fd46 	bl	8000868 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d104      	bne.n	8002df0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8002de6:	68bb      	ldr	r3, [r7, #8]
 8002de8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d00c      	beq.n	8002e0a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d007      	beq.n	8002e0a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8002e02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002e04:	6878      	ldr	r0, [r7, #4]
 8002e06:	f000 f93d 	bl	8003084 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d00c      	beq.n	8002e2e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d007      	beq.n	8002e2e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8002e26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002e28:	6878      	ldr	r0, [r7, #4]
 8002e2a:	f000 f935 	bl	8003098 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002e2e:	68bb      	ldr	r3, [r7, #8]
 8002e30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d00c      	beq.n	8002e52 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d007      	beq.n	8002e52 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002e4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002e4c:	6878      	ldr	r0, [r7, #4]
 8002e4e:	f000 f87c 	bl	8002f4a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002e52:	68bb      	ldr	r3, [r7, #8]
 8002e54:	f003 0320 	and.w	r3, r3, #32
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d00c      	beq.n	8002e76 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	f003 0320 	and.w	r3, r3, #32
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d007      	beq.n	8002e76 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f06f 0220 	mvn.w	r2, #32
 8002e6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002e70:	6878      	ldr	r0, [r7, #4]
 8002e72:	f000 f8fd 	bl	8003070 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d00c      	beq.n	8002e9a <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d007      	beq.n	8002e9a <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8002e92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8002e94:	6878      	ldr	r0, [r7, #4]
 8002e96:	f000 f909 	bl	80030ac <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8002e9a:	68bb      	ldr	r3, [r7, #8]
 8002e9c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d00c      	beq.n	8002ebe <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d007      	beq.n	8002ebe <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8002eb6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8002eb8:	6878      	ldr	r0, [r7, #4]
 8002eba:	f000 f901 	bl	80030c0 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8002ebe:	68bb      	ldr	r3, [r7, #8]
 8002ec0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d00c      	beq.n	8002ee2 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d007      	beq.n	8002ee2 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8002eda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8002edc:	6878      	ldr	r0, [r7, #4]
 8002ede:	f000 f8f9 	bl	80030d4 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d00c      	beq.n	8002f06 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d007      	beq.n	8002f06 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8002efe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8002f00:	6878      	ldr	r0, [r7, #4]
 8002f02:	f000 f8f1 	bl	80030e8 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002f06:	bf00      	nop
 8002f08:	3710      	adds	r7, #16
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}

08002f0e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002f0e:	b480      	push	{r7}
 8002f10:	b083      	sub	sp, #12
 8002f12:	af00      	add	r7, sp, #0
 8002f14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002f16:	bf00      	nop
 8002f18:	370c      	adds	r7, #12
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f20:	4770      	bx	lr

08002f22 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002f22:	b480      	push	{r7}
 8002f24:	b083      	sub	sp, #12
 8002f26:	af00      	add	r7, sp, #0
 8002f28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002f2a:	bf00      	nop
 8002f2c:	370c      	adds	r7, #12
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f34:	4770      	bx	lr

08002f36 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002f36:	b480      	push	{r7}
 8002f38:	b083      	sub	sp, #12
 8002f3a:	af00      	add	r7, sp, #0
 8002f3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002f3e:	bf00      	nop
 8002f40:	370c      	adds	r7, #12
 8002f42:	46bd      	mov	sp, r7
 8002f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f48:	4770      	bx	lr

08002f4a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002f4a:	b480      	push	{r7}
 8002f4c:	b083      	sub	sp, #12
 8002f4e:	af00      	add	r7, sp, #0
 8002f50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002f52:	bf00      	nop
 8002f54:	370c      	adds	r7, #12
 8002f56:	46bd      	mov	sp, r7
 8002f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5c:	4770      	bx	lr
	...

08002f60 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b085      	sub	sp, #20
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
 8002f68:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	4a39      	ldr	r2, [pc, #228]	@ (8003058 <TIM_Base_SetConfig+0xf8>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d00b      	beq.n	8002f90 <TIM_Base_SetConfig+0x30>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f7e:	d007      	beq.n	8002f90 <TIM_Base_SetConfig+0x30>
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	4a36      	ldr	r2, [pc, #216]	@ (800305c <TIM_Base_SetConfig+0xfc>)
 8002f84:	4293      	cmp	r3, r2
 8002f86:	d003      	beq.n	8002f90 <TIM_Base_SetConfig+0x30>
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	4a35      	ldr	r2, [pc, #212]	@ (8003060 <TIM_Base_SetConfig+0x100>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d108      	bne.n	8002fa2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f96:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	68fa      	ldr	r2, [r7, #12]
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	4a2c      	ldr	r2, [pc, #176]	@ (8003058 <TIM_Base_SetConfig+0xf8>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d017      	beq.n	8002fda <TIM_Base_SetConfig+0x7a>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002fb0:	d013      	beq.n	8002fda <TIM_Base_SetConfig+0x7a>
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	4a29      	ldr	r2, [pc, #164]	@ (800305c <TIM_Base_SetConfig+0xfc>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d00f      	beq.n	8002fda <TIM_Base_SetConfig+0x7a>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	4a28      	ldr	r2, [pc, #160]	@ (8003060 <TIM_Base_SetConfig+0x100>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d00b      	beq.n	8002fda <TIM_Base_SetConfig+0x7a>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	4a27      	ldr	r2, [pc, #156]	@ (8003064 <TIM_Base_SetConfig+0x104>)
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d007      	beq.n	8002fda <TIM_Base_SetConfig+0x7a>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	4a26      	ldr	r2, [pc, #152]	@ (8003068 <TIM_Base_SetConfig+0x108>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d003      	beq.n	8002fda <TIM_Base_SetConfig+0x7a>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	4a25      	ldr	r2, [pc, #148]	@ (800306c <TIM_Base_SetConfig+0x10c>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d108      	bne.n	8002fec <TIM_Base_SetConfig+0x8c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002fe0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	68db      	ldr	r3, [r3, #12]
 8002fe6:	68fa      	ldr	r2, [r7, #12]
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	695b      	ldr	r3, [r3, #20]
 8002ff6:	4313      	orrs	r3, r2
 8002ff8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	689a      	ldr	r2, [r3, #8]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	681a      	ldr	r2, [r3, #0]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	4a12      	ldr	r2, [pc, #72]	@ (8003058 <TIM_Base_SetConfig+0xf8>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d00b      	beq.n	800302a <TIM_Base_SetConfig+0xca>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	4a13      	ldr	r2, [pc, #76]	@ (8003064 <TIM_Base_SetConfig+0x104>)
 8003016:	4293      	cmp	r3, r2
 8003018:	d007      	beq.n	800302a <TIM_Base_SetConfig+0xca>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	4a12      	ldr	r2, [pc, #72]	@ (8003068 <TIM_Base_SetConfig+0x108>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d003      	beq.n	800302a <TIM_Base_SetConfig+0xca>
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	4a11      	ldr	r2, [pc, #68]	@ (800306c <TIM_Base_SetConfig+0x10c>)
 8003026:	4293      	cmp	r3, r2
 8003028:	d103      	bne.n	8003032 <TIM_Base_SetConfig+0xd2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	691a      	ldr	r2, [r3, #16]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f043 0204 	orr.w	r2, r3, #4
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2201      	movs	r2, #1
 8003042:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	68fa      	ldr	r2, [r7, #12]
 8003048:	601a      	str	r2, [r3, #0]
}
 800304a:	bf00      	nop
 800304c:	3714      	adds	r7, #20
 800304e:	46bd      	mov	sp, r7
 8003050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003054:	4770      	bx	lr
 8003056:	bf00      	nop
 8003058:	40012c00 	.word	0x40012c00
 800305c:	40000400 	.word	0x40000400
 8003060:	40000800 	.word	0x40000800
 8003064:	40014000 	.word	0x40014000
 8003068:	40014400 	.word	0x40014400
 800306c:	40014800 	.word	0x40014800

08003070 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003070:	b480      	push	{r7}
 8003072:	b083      	sub	sp, #12
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003078:	bf00      	nop
 800307a:	370c      	adds	r7, #12
 800307c:	46bd      	mov	sp, r7
 800307e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003082:	4770      	bx	lr

08003084 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003084:	b480      	push	{r7}
 8003086:	b083      	sub	sp, #12
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800308c:	bf00      	nop
 800308e:	370c      	adds	r7, #12
 8003090:	46bd      	mov	sp, r7
 8003092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003096:	4770      	bx	lr

08003098 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003098:	b480      	push	{r7}
 800309a:	b083      	sub	sp, #12
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80030a0:	bf00      	nop
 80030a2:	370c      	adds	r7, #12
 80030a4:	46bd      	mov	sp, r7
 80030a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030aa:	4770      	bx	lr

080030ac <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80030ac:	b480      	push	{r7}
 80030ae:	b083      	sub	sp, #12
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80030b4:	bf00      	nop
 80030b6:	370c      	adds	r7, #12
 80030b8:	46bd      	mov	sp, r7
 80030ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030be:	4770      	bx	lr

080030c0 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b083      	sub	sp, #12
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80030c8:	bf00      	nop
 80030ca:	370c      	adds	r7, #12
 80030cc:	46bd      	mov	sp, r7
 80030ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d2:	4770      	bx	lr

080030d4 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80030d4:	b480      	push	{r7}
 80030d6:	b083      	sub	sp, #12
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80030dc:	bf00      	nop
 80030de:	370c      	adds	r7, #12
 80030e0:	46bd      	mov	sp, r7
 80030e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e6:	4770      	bx	lr

080030e8 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80030e8:	b480      	push	{r7}
 80030ea:	b083      	sub	sp, #12
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80030f0:	bf00      	nop
 80030f2:	370c      	adds	r7, #12
 80030f4:	46bd      	mov	sp, r7
 80030f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fa:	4770      	bx	lr

080030fc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b082      	sub	sp, #8
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d101      	bne.n	800310e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800310a:	2301      	movs	r3, #1
 800310c:	e042      	b.n	8003194 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003114:	2b00      	cmp	r3, #0
 8003116:	d106      	bne.n	8003126 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2200      	movs	r2, #0
 800311c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003120:	6878      	ldr	r0, [r7, #4]
 8003122:	f000 f83b 	bl	800319c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2224      	movs	r2, #36	@ 0x24
 800312a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	681a      	ldr	r2, [r3, #0]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f022 0201 	bic.w	r2, r2, #1
 800313c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003142:	2b00      	cmp	r3, #0
 8003144:	d002      	beq.n	800314c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003146:	6878      	ldr	r0, [r7, #4]
 8003148:	f000 fa34 	bl	80035b4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800314c:	6878      	ldr	r0, [r7, #4]
 800314e:	f000 f8bd 	bl	80032cc <UART_SetConfig>
 8003152:	4603      	mov	r3, r0
 8003154:	2b01      	cmp	r3, #1
 8003156:	d101      	bne.n	800315c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8003158:	2301      	movs	r3, #1
 800315a:	e01b      	b.n	8003194 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	685a      	ldr	r2, [r3, #4]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800316a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	689a      	ldr	r2, [r3, #8]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800317a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	681a      	ldr	r2, [r3, #0]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f042 0201 	orr.w	r2, r2, #1
 800318a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800318c:	6878      	ldr	r0, [r7, #4]
 800318e:	f000 fab3 	bl	80036f8 <UART_CheckIdleState>
 8003192:	4603      	mov	r3, r0
}
 8003194:	4618      	mov	r0, r3
 8003196:	3708      	adds	r7, #8
 8003198:	46bd      	mov	sp, r7
 800319a:	bd80      	pop	{r7, pc}

0800319c <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800319c:	b480      	push	{r7}
 800319e:	b083      	sub	sp, #12
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 80031a4:	bf00      	nop
 80031a6:	370c      	adds	r7, #12
 80031a8:	46bd      	mov	sp, r7
 80031aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ae:	4770      	bx	lr

080031b0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b08a      	sub	sp, #40	@ 0x28
 80031b4:	af02      	add	r7, sp, #8
 80031b6:	60f8      	str	r0, [r7, #12]
 80031b8:	60b9      	str	r1, [r7, #8]
 80031ba:	603b      	str	r3, [r7, #0]
 80031bc:	4613      	mov	r3, r2
 80031be:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031c6:	2b20      	cmp	r3, #32
 80031c8:	d17b      	bne.n	80032c2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80031ca:	68bb      	ldr	r3, [r7, #8]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d002      	beq.n	80031d6 <HAL_UART_Transmit+0x26>
 80031d0:	88fb      	ldrh	r3, [r7, #6]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d101      	bne.n	80031da <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	e074      	b.n	80032c4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	2200      	movs	r2, #0
 80031de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	2221      	movs	r2, #33	@ 0x21
 80031e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80031ea:	f7fd fe51 	bl	8000e90 <HAL_GetTick>
 80031ee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	88fa      	ldrh	r2, [r7, #6]
 80031f4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	88fa      	ldrh	r2, [r7, #6]
 80031fc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	689b      	ldr	r3, [r3, #8]
 8003204:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003208:	d108      	bne.n	800321c <HAL_UART_Transmit+0x6c>
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	691b      	ldr	r3, [r3, #16]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d104      	bne.n	800321c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003212:	2300      	movs	r3, #0
 8003214:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003216:	68bb      	ldr	r3, [r7, #8]
 8003218:	61bb      	str	r3, [r7, #24]
 800321a:	e003      	b.n	8003224 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800321c:	68bb      	ldr	r3, [r7, #8]
 800321e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003220:	2300      	movs	r3, #0
 8003222:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003224:	e030      	b.n	8003288 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	9300      	str	r3, [sp, #0]
 800322a:	697b      	ldr	r3, [r7, #20]
 800322c:	2200      	movs	r2, #0
 800322e:	2180      	movs	r1, #128	@ 0x80
 8003230:	68f8      	ldr	r0, [r7, #12]
 8003232:	f000 fb0b 	bl	800384c <UART_WaitOnFlagUntilTimeout>
 8003236:	4603      	mov	r3, r0
 8003238:	2b00      	cmp	r3, #0
 800323a:	d005      	beq.n	8003248 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	2220      	movs	r2, #32
 8003240:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8003244:	2303      	movs	r3, #3
 8003246:	e03d      	b.n	80032c4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8003248:	69fb      	ldr	r3, [r7, #28]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d10b      	bne.n	8003266 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800324e:	69bb      	ldr	r3, [r7, #24]
 8003250:	881b      	ldrh	r3, [r3, #0]
 8003252:	461a      	mov	r2, r3
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800325c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800325e:	69bb      	ldr	r3, [r7, #24]
 8003260:	3302      	adds	r3, #2
 8003262:	61bb      	str	r3, [r7, #24]
 8003264:	e007      	b.n	8003276 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003266:	69fb      	ldr	r3, [r7, #28]
 8003268:	781a      	ldrb	r2, [r3, #0]
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003270:	69fb      	ldr	r3, [r7, #28]
 8003272:	3301      	adds	r3, #1
 8003274:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800327c:	b29b      	uxth	r3, r3
 800327e:	3b01      	subs	r3, #1
 8003280:	b29a      	uxth	r2, r3
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800328e:	b29b      	uxth	r3, r3
 8003290:	2b00      	cmp	r3, #0
 8003292:	d1c8      	bne.n	8003226 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	9300      	str	r3, [sp, #0]
 8003298:	697b      	ldr	r3, [r7, #20]
 800329a:	2200      	movs	r2, #0
 800329c:	2140      	movs	r1, #64	@ 0x40
 800329e:	68f8      	ldr	r0, [r7, #12]
 80032a0:	f000 fad4 	bl	800384c <UART_WaitOnFlagUntilTimeout>
 80032a4:	4603      	mov	r3, r0
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d005      	beq.n	80032b6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	2220      	movs	r2, #32
 80032ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80032b2:	2303      	movs	r3, #3
 80032b4:	e006      	b.n	80032c4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	2220      	movs	r2, #32
 80032ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80032be:	2300      	movs	r3, #0
 80032c0:	e000      	b.n	80032c4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80032c2:	2302      	movs	r3, #2
  }
}
 80032c4:	4618      	mov	r0, r3
 80032c6:	3720      	adds	r7, #32
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}

080032cc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80032cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80032d0:	b08e      	sub	sp, #56	@ 0x38
 80032d2:	af00      	add	r7, sp, #0
 80032d4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80032d6:	2300      	movs	r3, #0
 80032d8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80032dc:	697b      	ldr	r3, [r7, #20]
 80032de:	689a      	ldr	r2, [r3, #8]
 80032e0:	697b      	ldr	r3, [r7, #20]
 80032e2:	691b      	ldr	r3, [r3, #16]
 80032e4:	431a      	orrs	r2, r3
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	695b      	ldr	r3, [r3, #20]
 80032ea:	431a      	orrs	r2, r3
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	69db      	ldr	r3, [r3, #28]
 80032f0:	4313      	orrs	r3, r2
 80032f2:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80032f4:	697b      	ldr	r3, [r7, #20]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	681a      	ldr	r2, [r3, #0]
 80032fa:	4b9b      	ldr	r3, [pc, #620]	@ (8003568 <UART_SetConfig+0x29c>)
 80032fc:	4013      	ands	r3, r2
 80032fe:	697a      	ldr	r2, [r7, #20]
 8003300:	6812      	ldr	r2, [r2, #0]
 8003302:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8003304:	430b      	orrs	r3, r1
 8003306:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003312:	697b      	ldr	r3, [r7, #20]
 8003314:	68da      	ldr	r2, [r3, #12]
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	430a      	orrs	r2, r1
 800331c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800331e:	697b      	ldr	r3, [r7, #20]
 8003320:	699b      	ldr	r3, [r3, #24]
 8003322:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a90      	ldr	r2, [pc, #576]	@ (800356c <UART_SetConfig+0x2a0>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d004      	beq.n	8003338 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800332e:	697b      	ldr	r3, [r7, #20]
 8003330:	6a1b      	ldr	r3, [r3, #32]
 8003332:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003334:	4313      	orrs	r3, r2
 8003336:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003338:	697b      	ldr	r3, [r7, #20]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	689b      	ldr	r3, [r3, #8]
 800333e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8003342:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8003346:	697a      	ldr	r2, [r7, #20]
 8003348:	6812      	ldr	r2, [r2, #0]
 800334a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800334c:	430b      	orrs	r3, r1
 800334e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003350:	697b      	ldr	r3, [r7, #20]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003356:	f023 010f 	bic.w	r1, r3, #15
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	430a      	orrs	r2, r1
 8003364:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003366:	697b      	ldr	r3, [r7, #20]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4a81      	ldr	r2, [pc, #516]	@ (8003570 <UART_SetConfig+0x2a4>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d102      	bne.n	8003376 <UART_SetConfig+0xaa>
 8003370:	2301      	movs	r3, #1
 8003372:	633b      	str	r3, [r7, #48]	@ 0x30
 8003374:	e022      	b.n	80033bc <UART_SetConfig+0xf0>
 8003376:	697b      	ldr	r3, [r7, #20]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4a7e      	ldr	r2, [pc, #504]	@ (8003574 <UART_SetConfig+0x2a8>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d102      	bne.n	8003386 <UART_SetConfig+0xba>
 8003380:	2302      	movs	r3, #2
 8003382:	633b      	str	r3, [r7, #48]	@ 0x30
 8003384:	e01a      	b.n	80033bc <UART_SetConfig+0xf0>
 8003386:	697b      	ldr	r3, [r7, #20]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4a7b      	ldr	r2, [pc, #492]	@ (8003578 <UART_SetConfig+0x2ac>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d102      	bne.n	8003396 <UART_SetConfig+0xca>
 8003390:	2304      	movs	r3, #4
 8003392:	633b      	str	r3, [r7, #48]	@ 0x30
 8003394:	e012      	b.n	80033bc <UART_SetConfig+0xf0>
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4a78      	ldr	r2, [pc, #480]	@ (800357c <UART_SetConfig+0x2b0>)
 800339c:	4293      	cmp	r3, r2
 800339e:	d102      	bne.n	80033a6 <UART_SetConfig+0xda>
 80033a0:	2308      	movs	r3, #8
 80033a2:	633b      	str	r3, [r7, #48]	@ 0x30
 80033a4:	e00a      	b.n	80033bc <UART_SetConfig+0xf0>
 80033a6:	697b      	ldr	r3, [r7, #20]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a70      	ldr	r2, [pc, #448]	@ (800356c <UART_SetConfig+0x2a0>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d103      	bne.n	80033b8 <UART_SetConfig+0xec>
 80033b0:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 80033b4:	633b      	str	r3, [r7, #48]	@ 0x30
 80033b6:	e001      	b.n	80033bc <UART_SetConfig+0xf0>
 80033b8:	2300      	movs	r3, #0
 80033ba:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80033bc:	697b      	ldr	r3, [r7, #20]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a6a      	ldr	r2, [pc, #424]	@ (800356c <UART_SetConfig+0x2a0>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d16c      	bne.n	80034a0 <UART_SetConfig+0x1d4>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80033c6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80033c8:	f7fe fe70 	bl	80020ac <HAL_RCCEx_GetPeriphCLKFreq>
 80033cc:	62b8      	str	r0, [r7, #40]	@ 0x28

    /* If proper clock source reported */
    if (pclk != 0U)
 80033ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	f000 80da 	beq.w	800358a <UART_SetConfig+0x2be>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80033d6:	697b      	ldr	r3, [r7, #20]
 80033d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033da:	4a69      	ldr	r2, [pc, #420]	@ (8003580 <UART_SetConfig+0x2b4>)
 80033dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80033e0:	461a      	mov	r2, r3
 80033e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033e4:	fbb3 f3f2 	udiv	r3, r3, r2
 80033e8:	61fb      	str	r3, [r7, #28]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80033ea:	697b      	ldr	r3, [r7, #20]
 80033ec:	685a      	ldr	r2, [r3, #4]
 80033ee:	4613      	mov	r3, r2
 80033f0:	005b      	lsls	r3, r3, #1
 80033f2:	4413      	add	r3, r2
 80033f4:	69fa      	ldr	r2, [r7, #28]
 80033f6:	429a      	cmp	r2, r3
 80033f8:	d305      	bcc.n	8003406 <UART_SetConfig+0x13a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003400:	69fa      	ldr	r2, [r7, #28]
 8003402:	429a      	cmp	r2, r3
 8003404:	d903      	bls.n	800340e <UART_SetConfig+0x142>
      {
        ret = HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800340c:	e0bd      	b.n	800358a <UART_SetConfig+0x2be>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800340e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003410:	2200      	movs	r2, #0
 8003412:	60bb      	str	r3, [r7, #8]
 8003414:	60fa      	str	r2, [r7, #12]
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800341a:	4a59      	ldr	r2, [pc, #356]	@ (8003580 <UART_SetConfig+0x2b4>)
 800341c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003420:	b29b      	uxth	r3, r3
 8003422:	2200      	movs	r2, #0
 8003424:	603b      	str	r3, [r7, #0]
 8003426:	607a      	str	r2, [r7, #4]
 8003428:	e9d7 2300 	ldrd	r2, r3, [r7]
 800342c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003430:	f7fc ff20 	bl	8000274 <__aeabi_uldivmod>
 8003434:	4602      	mov	r2, r0
 8003436:	460b      	mov	r3, r1
 8003438:	4610      	mov	r0, r2
 800343a:	4619      	mov	r1, r3
 800343c:	f04f 0200 	mov.w	r2, #0
 8003440:	f04f 0300 	mov.w	r3, #0
 8003444:	020b      	lsls	r3, r1, #8
 8003446:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800344a:	0202      	lsls	r2, r0, #8
 800344c:	6979      	ldr	r1, [r7, #20]
 800344e:	6849      	ldr	r1, [r1, #4]
 8003450:	0849      	lsrs	r1, r1, #1
 8003452:	2000      	movs	r0, #0
 8003454:	460c      	mov	r4, r1
 8003456:	4605      	mov	r5, r0
 8003458:	eb12 0804 	adds.w	r8, r2, r4
 800345c:	eb43 0905 	adc.w	r9, r3, r5
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	2200      	movs	r2, #0
 8003466:	469a      	mov	sl, r3
 8003468:	4693      	mov	fp, r2
 800346a:	4652      	mov	r2, sl
 800346c:	465b      	mov	r3, fp
 800346e:	4640      	mov	r0, r8
 8003470:	4649      	mov	r1, r9
 8003472:	f7fc feff 	bl	8000274 <__aeabi_uldivmod>
 8003476:	4602      	mov	r2, r0
 8003478:	460b      	mov	r3, r1
 800347a:	4613      	mov	r3, r2
 800347c:	627b      	str	r3, [r7, #36]	@ 0x24
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800347e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003480:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003484:	d308      	bcc.n	8003498 <UART_SetConfig+0x1cc>
 8003486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003488:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800348c:	d204      	bcs.n	8003498 <UART_SetConfig+0x1cc>
        {
          huart->Instance->BRR = usartdiv;
 800348e:	697b      	ldr	r3, [r7, #20]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003494:	60da      	str	r2, [r3, #12]
 8003496:	e078      	b.n	800358a <UART_SetConfig+0x2be>
        }
        else
        {
          ret = HAL_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800349e:	e074      	b.n	800358a <UART_SetConfig+0x2be>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80034a0:	697b      	ldr	r3, [r7, #20]
 80034a2:	69db      	ldr	r3, [r3, #28]
 80034a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80034a8:	d137      	bne.n	800351a <UART_SetConfig+0x24e>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80034aa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80034ac:	f7fe fdfe 	bl	80020ac <HAL_RCCEx_GetPeriphCLKFreq>
 80034b0:	62b8      	str	r0, [r7, #40]	@ 0x28

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80034b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d068      	beq.n	800358a <UART_SetConfig+0x2be>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80034b8:	697b      	ldr	r3, [r7, #20]
 80034ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034bc:	4a30      	ldr	r2, [pc, #192]	@ (8003580 <UART_SetConfig+0x2b4>)
 80034be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80034c2:	461a      	mov	r2, r3
 80034c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034c6:	fbb3 f3f2 	udiv	r3, r3, r2
 80034ca:	005a      	lsls	r2, r3, #1
 80034cc:	697b      	ldr	r3, [r7, #20]
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	085b      	lsrs	r3, r3, #1
 80034d2:	441a      	add	r2, r3
 80034d4:	697b      	ldr	r3, [r7, #20]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80034dc:	627b      	str	r3, [r7, #36]	@ 0x24
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80034de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034e0:	2b0f      	cmp	r3, #15
 80034e2:	d916      	bls.n	8003512 <UART_SetConfig+0x246>
 80034e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034ea:	d212      	bcs.n	8003512 <UART_SetConfig+0x246>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80034ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034ee:	b29b      	uxth	r3, r3
 80034f0:	f023 030f 	bic.w	r3, r3, #15
 80034f4:	847b      	strh	r3, [r7, #34]	@ 0x22
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80034f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034f8:	085b      	lsrs	r3, r3, #1
 80034fa:	b29b      	uxth	r3, r3
 80034fc:	f003 0307 	and.w	r3, r3, #7
 8003500:	b29a      	uxth	r2, r3
 8003502:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003504:	4313      	orrs	r3, r2
 8003506:	847b      	strh	r3, [r7, #34]	@ 0x22
        huart->Instance->BRR = brrtemp;
 8003508:	697b      	ldr	r3, [r7, #20]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800350e:	60da      	str	r2, [r3, #12]
 8003510:	e03b      	b.n	800358a <UART_SetConfig+0x2be>
      }
      else
      {
        ret = HAL_ERROR;
 8003512:	2301      	movs	r3, #1
 8003514:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8003518:	e037      	b.n	800358a <UART_SetConfig+0x2be>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800351a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800351c:	f7fe fdc6 	bl	80020ac <HAL_RCCEx_GetPeriphCLKFreq>
 8003520:	62b8      	str	r0, [r7, #40]	@ 0x28

    if (pclk != 0U)
 8003522:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003524:	2b00      	cmp	r3, #0
 8003526:	d030      	beq.n	800358a <UART_SetConfig+0x2be>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003528:	697b      	ldr	r3, [r7, #20]
 800352a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800352c:	4a14      	ldr	r2, [pc, #80]	@ (8003580 <UART_SetConfig+0x2b4>)
 800352e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003532:	461a      	mov	r2, r3
 8003534:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003536:	fbb3 f2f2 	udiv	r2, r3, r2
 800353a:	697b      	ldr	r3, [r7, #20]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	085b      	lsrs	r3, r3, #1
 8003540:	441a      	add	r2, r3
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	fbb2 f3f3 	udiv	r3, r2, r3
 800354a:	627b      	str	r3, [r7, #36]	@ 0x24
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800354c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800354e:	2b0f      	cmp	r3, #15
 8003550:	d918      	bls.n	8003584 <UART_SetConfig+0x2b8>
 8003552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003554:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003558:	d214      	bcs.n	8003584 <UART_SetConfig+0x2b8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800355a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800355c:	b29a      	uxth	r2, r3
 800355e:	697b      	ldr	r3, [r7, #20]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	60da      	str	r2, [r3, #12]
 8003564:	e011      	b.n	800358a <UART_SetConfig+0x2be>
 8003566:	bf00      	nop
 8003568:	cfff69f3 	.word	0xcfff69f3
 800356c:	40042400 	.word	0x40042400
 8003570:	40013800 	.word	0x40013800
 8003574:	40004800 	.word	0x40004800
 8003578:	40004c00 	.word	0x40004c00
 800357c:	40005000 	.word	0x40005000
 8003580:	08006de0 	.word	0x08006de0
      }
      else
      {
        ret = HAL_ERROR;
 8003584:	2301      	movs	r3, #1
 8003586:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800358a:	697b      	ldr	r3, [r7, #20]
 800358c:	2201      	movs	r2, #1
 800358e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8003592:	697b      	ldr	r3, [r7, #20]
 8003594:	2201      	movs	r2, #1
 8003596:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800359a:	697b      	ldr	r3, [r7, #20]
 800359c:	2200      	movs	r2, #0
 800359e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80035a0:	697b      	ldr	r3, [r7, #20]
 80035a2:	2200      	movs	r2, #0
 80035a4:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80035a6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80035aa:	4618      	mov	r0, r3
 80035ac:	3738      	adds	r7, #56	@ 0x38
 80035ae:	46bd      	mov	sp, r7
 80035b0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080035b4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b083      	sub	sp, #12
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035c0:	f003 0308 	and.w	r3, r3, #8
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d00a      	beq.n	80035de <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	430a      	orrs	r2, r1
 80035dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035e2:	f003 0301 	and.w	r3, r3, #1
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d00a      	beq.n	8003600 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	430a      	orrs	r2, r1
 80035fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003604:	f003 0302 	and.w	r3, r3, #2
 8003608:	2b00      	cmp	r3, #0
 800360a:	d00a      	beq.n	8003622 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	430a      	orrs	r2, r1
 8003620:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003626:	f003 0304 	and.w	r3, r3, #4
 800362a:	2b00      	cmp	r3, #0
 800362c:	d00a      	beq.n	8003644 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	430a      	orrs	r2, r1
 8003642:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003648:	f003 0310 	and.w	r3, r3, #16
 800364c:	2b00      	cmp	r3, #0
 800364e:	d00a      	beq.n	8003666 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	689b      	ldr	r3, [r3, #8]
 8003656:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	430a      	orrs	r2, r1
 8003664:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800366a:	f003 0320 	and.w	r3, r3, #32
 800366e:	2b00      	cmp	r3, #0
 8003670:	d00a      	beq.n	8003688 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	689b      	ldr	r3, [r3, #8]
 8003678:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	430a      	orrs	r2, r1
 8003686:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800368c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003690:	2b00      	cmp	r3, #0
 8003692:	d01a      	beq.n	80036ca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	430a      	orrs	r2, r1
 80036a8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80036b2:	d10a      	bne.n	80036ca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	430a      	orrs	r2, r1
 80036c8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d00a      	beq.n	80036ec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	430a      	orrs	r2, r1
 80036ea:	605a      	str	r2, [r3, #4]
  }
}
 80036ec:	bf00      	nop
 80036ee:	370c      	adds	r7, #12
 80036f0:	46bd      	mov	sp, r7
 80036f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f6:	4770      	bx	lr

080036f8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b098      	sub	sp, #96	@ 0x60
 80036fc:	af02      	add	r7, sp, #8
 80036fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2200      	movs	r2, #0
 8003704:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003708:	f7fd fbc2 	bl	8000e90 <HAL_GetTick>
 800370c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f003 0308 	and.w	r3, r3, #8
 8003718:	2b08      	cmp	r3, #8
 800371a:	d12f      	bne.n	800377c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800371c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003720:	9300      	str	r3, [sp, #0]
 8003722:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003724:	2200      	movs	r2, #0
 8003726:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800372a:	6878      	ldr	r0, [r7, #4]
 800372c:	f000 f88e 	bl	800384c <UART_WaitOnFlagUntilTimeout>
 8003730:	4603      	mov	r3, r0
 8003732:	2b00      	cmp	r3, #0
 8003734:	d022      	beq.n	800377c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800373c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800373e:	e853 3f00 	ldrex	r3, [r3]
 8003742:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003744:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003746:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800374a:	653b      	str	r3, [r7, #80]	@ 0x50
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	461a      	mov	r2, r3
 8003752:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003754:	647b      	str	r3, [r7, #68]	@ 0x44
 8003756:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003758:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800375a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800375c:	e841 2300 	strex	r3, r2, [r1]
 8003760:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003762:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003764:	2b00      	cmp	r3, #0
 8003766:	d1e6      	bne.n	8003736 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2220      	movs	r2, #32
 800376c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2200      	movs	r2, #0
 8003774:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003778:	2303      	movs	r3, #3
 800377a:	e063      	b.n	8003844 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f003 0304 	and.w	r3, r3, #4
 8003786:	2b04      	cmp	r3, #4
 8003788:	d149      	bne.n	800381e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800378a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800378e:	9300      	str	r3, [sp, #0]
 8003790:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003792:	2200      	movs	r2, #0
 8003794:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003798:	6878      	ldr	r0, [r7, #4]
 800379a:	f000 f857 	bl	800384c <UART_WaitOnFlagUntilTimeout>
 800379e:	4603      	mov	r3, r0
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d03c      	beq.n	800381e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037ac:	e853 3f00 	ldrex	r3, [r3]
 80037b0:	623b      	str	r3, [r7, #32]
   return(result);
 80037b2:	6a3b      	ldr	r3, [r7, #32]
 80037b4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80037b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	461a      	mov	r2, r3
 80037c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80037c2:	633b      	str	r3, [r7, #48]	@ 0x30
 80037c4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80037c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80037ca:	e841 2300 	strex	r3, r2, [r1]
 80037ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80037d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d1e6      	bne.n	80037a4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	3308      	adds	r3, #8
 80037dc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037de:	693b      	ldr	r3, [r7, #16]
 80037e0:	e853 3f00 	ldrex	r3, [r3]
 80037e4:	60fb      	str	r3, [r7, #12]
   return(result);
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	f023 0301 	bic.w	r3, r3, #1
 80037ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	3308      	adds	r3, #8
 80037f4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80037f6:	61fa      	str	r2, [r7, #28]
 80037f8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037fa:	69b9      	ldr	r1, [r7, #24]
 80037fc:	69fa      	ldr	r2, [r7, #28]
 80037fe:	e841 2300 	strex	r3, r2, [r1]
 8003802:	617b      	str	r3, [r7, #20]
   return(result);
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d1e5      	bne.n	80037d6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2220      	movs	r2, #32
 800380e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2200      	movs	r2, #0
 8003816:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800381a:	2303      	movs	r3, #3
 800381c:	e012      	b.n	8003844 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2220      	movs	r2, #32
 8003822:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2220      	movs	r2, #32
 800382a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2200      	movs	r2, #0
 8003832:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2200      	movs	r2, #0
 8003838:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2200      	movs	r2, #0
 800383e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003842:	2300      	movs	r3, #0
}
 8003844:	4618      	mov	r0, r3
 8003846:	3758      	adds	r7, #88	@ 0x58
 8003848:	46bd      	mov	sp, r7
 800384a:	bd80      	pop	{r7, pc}

0800384c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b084      	sub	sp, #16
 8003850:	af00      	add	r7, sp, #0
 8003852:	60f8      	str	r0, [r7, #12]
 8003854:	60b9      	str	r1, [r7, #8]
 8003856:	603b      	str	r3, [r7, #0]
 8003858:	4613      	mov	r3, r2
 800385a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800385c:	e04f      	b.n	80038fe <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800385e:	69bb      	ldr	r3, [r7, #24]
 8003860:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003864:	d04b      	beq.n	80038fe <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003866:	f7fd fb13 	bl	8000e90 <HAL_GetTick>
 800386a:	4602      	mov	r2, r0
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	1ad3      	subs	r3, r2, r3
 8003870:	69ba      	ldr	r2, [r7, #24]
 8003872:	429a      	cmp	r2, r3
 8003874:	d302      	bcc.n	800387c <UART_WaitOnFlagUntilTimeout+0x30>
 8003876:	69bb      	ldr	r3, [r7, #24]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d101      	bne.n	8003880 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800387c:	2303      	movs	r3, #3
 800387e:	e04e      	b.n	800391e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f003 0304 	and.w	r3, r3, #4
 800388a:	2b00      	cmp	r3, #0
 800388c:	d037      	beq.n	80038fe <UART_WaitOnFlagUntilTimeout+0xb2>
 800388e:	68bb      	ldr	r3, [r7, #8]
 8003890:	2b80      	cmp	r3, #128	@ 0x80
 8003892:	d034      	beq.n	80038fe <UART_WaitOnFlagUntilTimeout+0xb2>
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	2b40      	cmp	r3, #64	@ 0x40
 8003898:	d031      	beq.n	80038fe <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	69db      	ldr	r3, [r3, #28]
 80038a0:	f003 0308 	and.w	r3, r3, #8
 80038a4:	2b08      	cmp	r3, #8
 80038a6:	d110      	bne.n	80038ca <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	2208      	movs	r2, #8
 80038ae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80038b0:	68f8      	ldr	r0, [r7, #12]
 80038b2:	f000 f838 	bl	8003926 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2208      	movs	r2, #8
 80038ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	2200      	movs	r2, #0
 80038c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	e029      	b.n	800391e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	69db      	ldr	r3, [r3, #28]
 80038d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80038d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80038d8:	d111      	bne.n	80038fe <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80038e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80038e4:	68f8      	ldr	r0, [r7, #12]
 80038e6:	f000 f81e 	bl	8003926 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	2220      	movs	r2, #32
 80038ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	2200      	movs	r2, #0
 80038f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80038fa:	2303      	movs	r3, #3
 80038fc:	e00f      	b.n	800391e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	69da      	ldr	r2, [r3, #28]
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	4013      	ands	r3, r2
 8003908:	68ba      	ldr	r2, [r7, #8]
 800390a:	429a      	cmp	r2, r3
 800390c:	bf0c      	ite	eq
 800390e:	2301      	moveq	r3, #1
 8003910:	2300      	movne	r3, #0
 8003912:	b2db      	uxtb	r3, r3
 8003914:	461a      	mov	r2, r3
 8003916:	79fb      	ldrb	r3, [r7, #7]
 8003918:	429a      	cmp	r2, r3
 800391a:	d0a0      	beq.n	800385e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800391c:	2300      	movs	r3, #0
}
 800391e:	4618      	mov	r0, r3
 8003920:	3710      	adds	r7, #16
 8003922:	46bd      	mov	sp, r7
 8003924:	bd80      	pop	{r7, pc}

08003926 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003926:	b480      	push	{r7}
 8003928:	b095      	sub	sp, #84	@ 0x54
 800392a:	af00      	add	r7, sp, #0
 800392c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003934:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003936:	e853 3f00 	ldrex	r3, [r3]
 800393a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800393c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800393e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003942:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	461a      	mov	r2, r3
 800394a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800394c:	643b      	str	r3, [r7, #64]	@ 0x40
 800394e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003950:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003952:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003954:	e841 2300 	strex	r3, r2, [r1]
 8003958:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800395a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800395c:	2b00      	cmp	r3, #0
 800395e:	d1e6      	bne.n	800392e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	3308      	adds	r3, #8
 8003966:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003968:	6a3b      	ldr	r3, [r7, #32]
 800396a:	e853 3f00 	ldrex	r3, [r3]
 800396e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003970:	69fb      	ldr	r3, [r7, #28]
 8003972:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003976:	f023 0301 	bic.w	r3, r3, #1
 800397a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	3308      	adds	r3, #8
 8003982:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003984:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003986:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003988:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800398a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800398c:	e841 2300 	strex	r3, r2, [r1]
 8003990:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003994:	2b00      	cmp	r3, #0
 8003996:	d1e3      	bne.n	8003960 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800399c:	2b01      	cmp	r3, #1
 800399e:	d118      	bne.n	80039d2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	e853 3f00 	ldrex	r3, [r3]
 80039ac:	60bb      	str	r3, [r7, #8]
   return(result);
 80039ae:	68bb      	ldr	r3, [r7, #8]
 80039b0:	f023 0310 	bic.w	r3, r3, #16
 80039b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	461a      	mov	r2, r3
 80039bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80039be:	61bb      	str	r3, [r7, #24]
 80039c0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039c2:	6979      	ldr	r1, [r7, #20]
 80039c4:	69ba      	ldr	r2, [r7, #24]
 80039c6:	e841 2300 	strex	r3, r2, [r1]
 80039ca:	613b      	str	r3, [r7, #16]
   return(result);
 80039cc:	693b      	ldr	r3, [r7, #16]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d1e6      	bne.n	80039a0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2220      	movs	r2, #32
 80039d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2200      	movs	r2, #0
 80039de:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2200      	movs	r2, #0
 80039e4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80039e6:	bf00      	nop
 80039e8:	3754      	adds	r7, #84	@ 0x54
 80039ea:	46bd      	mov	sp, r7
 80039ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f0:	4770      	bx	lr
	...

080039f4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80039f4:	b580      	push	{r7, lr}
 80039f6:	af00      	add	r7, sp, #0
#if (configUSE_TICKLESS_IDLE == 0)
  /* Clear overflow flag */
  SysTick->CTRL;
 80039f8:	4b05      	ldr	r3, [pc, #20]	@ (8003a10 <SysTick_Handler+0x1c>)
 80039fa:	681b      	ldr	r3, [r3, #0]
#endif

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80039fc:	f001 fc12 	bl	8005224 <xTaskGetSchedulerState>
 8003a00:	4603      	mov	r3, r0
 8003a02:	2b01      	cmp	r3, #1
 8003a04:	d001      	beq.n	8003a0a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8003a06:	f002 f803 	bl	8005a10 <xPortSysTickHandler>
  }
}
 8003a0a:	bf00      	nop
 8003a0c:	bd80      	pop	{r7, pc}
 8003a0e:	bf00      	nop
 8003a10:	e000e010 	.word	0xe000e010

08003a14 <IRQ_Context>:


/*
  Determine if CPU executes from interrupt context or if interrupts are masked.
*/
__STATIC_INLINE uint32_t IRQ_Context (void) {
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b086      	sub	sp, #24
 8003a18:	af00      	add	r7, sp, #0
  uint32_t irq;
  BaseType_t state;

  irq = 0U;
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003a1e:	f3ef 8305 	mrs	r3, IPSR
 8003a22:	60fb      	str	r3, [r7, #12]
  return(result);
 8003a24:	68fb      	ldr	r3, [r7, #12]

  if (IS_IRQ_MODE()) {
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d002      	beq.n	8003a30 <IRQ_Context+0x1c>
    /* Called from interrupt context */
    irq = 1U;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	617b      	str	r3, [r7, #20]
 8003a2e:	e013      	b.n	8003a58 <IRQ_Context+0x44>
  }
  else {
    /* Get FreeRTOS scheduler state */
    state = xTaskGetSchedulerState();
 8003a30:	f001 fbf8 	bl	8005224 <xTaskGetSchedulerState>
 8003a34:	6138      	str	r0, [r7, #16]

    if (state != taskSCHEDULER_NOT_STARTED) {
 8003a36:	693b      	ldr	r3, [r7, #16]
 8003a38:	2b01      	cmp	r3, #1
 8003a3a:	d00d      	beq.n	8003a58 <IRQ_Context+0x44>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003a3c:	f3ef 8310 	mrs	r3, PRIMASK
 8003a40:	60bb      	str	r3, [r7, #8]
  return(result);
 8003a42:	68bb      	ldr	r3, [r7, #8]
      /* Scheduler was started */
      if (IS_IRQ_MASKED()) {
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d105      	bne.n	8003a54 <IRQ_Context+0x40>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003a48:	f3ef 8311 	mrs	r3, BASEPRI
 8003a4c:	607b      	str	r3, [r7, #4]
  return(result);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d001      	beq.n	8003a58 <IRQ_Context+0x44>
        /* Interrupts are masked */
        irq = 1U;
 8003a54:	2301      	movs	r3, #1
 8003a56:	617b      	str	r3, [r7, #20]
      }
    }
  }

  /* Return context, 0: thread context, 1: IRQ context */
  return (irq);
 8003a58:	697b      	ldr	r3, [r7, #20]
}
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	3718      	adds	r7, #24
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}
	...

08003a64 <osKernelInitialize>:
/* ==== Kernel Management Functions ==== */

/*
  Initialize the RTOS Kernel.
*/
osStatus_t osKernelInitialize (void) {
 8003a64:	b580      	push	{r7, lr}
 8003a66:	b082      	sub	sp, #8
 8003a68:	af00      	add	r7, sp, #0
  osStatus_t stat;
  BaseType_t state;

  if (IRQ_Context() != 0U) {
 8003a6a:	f7ff ffd3 	bl	8003a14 <IRQ_Context>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d003      	beq.n	8003a7c <osKernelInitialize+0x18>
    stat = osErrorISR;
 8003a74:	f06f 0305 	mvn.w	r3, #5
 8003a78:	607b      	str	r3, [r7, #4]
 8003a7a:	e012      	b.n	8003aa2 <osKernelInitialize+0x3e>
  }
  else {
    state = xTaskGetSchedulerState();
 8003a7c:	f001 fbd2 	bl	8005224 <xTaskGetSchedulerState>
 8003a80:	6038      	str	r0, [r7, #0]

    /* Initialize if scheduler not started and not initialized before */
    if ((state == taskSCHEDULER_NOT_STARTED) && (KernelState == osKernelInactive)) {
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	2b01      	cmp	r3, #1
 8003a86:	d109      	bne.n	8003a9c <osKernelInitialize+0x38>
 8003a88:	4b08      	ldr	r3, [pc, #32]	@ (8003aac <osKernelInitialize+0x48>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d105      	bne.n	8003a9c <osKernelInitialize+0x38>
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        /* Initialize the memory regions when using heap_5 variant */
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8003a90:	4b06      	ldr	r3, [pc, #24]	@ (8003aac <osKernelInitialize+0x48>)
 8003a92:	2201      	movs	r2, #1
 8003a94:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003a96:	2300      	movs	r3, #0
 8003a98:	607b      	str	r3, [r7, #4]
 8003a9a:	e002      	b.n	8003aa2 <osKernelInitialize+0x3e>
    } else {
      stat = osError;
 8003a9c:	f04f 33ff 	mov.w	r3, #4294967295
 8003aa0:	607b      	str	r3, [r7, #4]
    }
  }

  /* Return execution status */
  return (stat);
 8003aa2:	687b      	ldr	r3, [r7, #4]
}
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	3708      	adds	r7, #8
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bd80      	pop	{r7, pc}
 8003aac:	20000190 	.word	0x20000190

08003ab0 <osKernelStart>:
}

/*
  Start the RTOS Kernel scheduler.
*/
osStatus_t osKernelStart (void) {
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b082      	sub	sp, #8
 8003ab4:	af00      	add	r7, sp, #0
  osStatus_t stat;
  BaseType_t state;

  if (IRQ_Context() != 0U) {
 8003ab6:	f7ff ffad 	bl	8003a14 <IRQ_Context>
 8003aba:	4603      	mov	r3, r0
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d003      	beq.n	8003ac8 <osKernelStart+0x18>
    stat = osErrorISR;
 8003ac0:	f06f 0305 	mvn.w	r3, #5
 8003ac4:	607b      	str	r3, [r7, #4]
 8003ac6:	e014      	b.n	8003af2 <osKernelStart+0x42>
  }
  else {
    state = xTaskGetSchedulerState();
 8003ac8:	f001 fbac 	bl	8005224 <xTaskGetSchedulerState>
 8003acc:	6038      	str	r0, [r7, #0]

    /* Start scheduler if initialized and not started before */
    if ((state == taskSCHEDULER_NOT_STARTED) && (KernelState == osKernelReady)) {
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	2b01      	cmp	r3, #1
 8003ad2:	d10b      	bne.n	8003aec <osKernelStart+0x3c>
 8003ad4:	4b09      	ldr	r3, [pc, #36]	@ (8003afc <osKernelStart+0x4c>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	2b01      	cmp	r3, #1
 8003ada:	d107      	bne.n	8003aec <osKernelStart+0x3c>
      /* Change state to ensure correct API flow */
      KernelState = osKernelRunning;
 8003adc:	4b07      	ldr	r3, [pc, #28]	@ (8003afc <osKernelStart+0x4c>)
 8003ade:	2202      	movs	r2, #2
 8003ae0:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003ae2:	f000 fe73 	bl	80047cc <vTaskStartScheduler>
      stat = osOK;
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	607b      	str	r3, [r7, #4]
 8003aea:	e002      	b.n	8003af2 <osKernelStart+0x42>
    } else {
      stat = osError;
 8003aec:	f04f 33ff 	mov.w	r3, #4294967295
 8003af0:	607b      	str	r3, [r7, #4]
    }
  }

  /* Return execution status */
  return (stat);
 8003af2:	687b      	ldr	r3, [r7, #4]
}
 8003af4:	4618      	mov	r0, r3
 8003af6:	3708      	adds	r7, #8
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bd80      	pop	{r7, pc}
 8003afc:	20000190 	.word	0x20000190

08003b00 <osThreadNew>:
  Limitations:
  - The memory for control block and stack must be provided in the osThreadAttr_t
    structure in order to allocate object statically.
  - Attribute osThreadJoinable is not supported, NULL is returned if used.
*/
osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b08e      	sub	sp, #56	@ 0x38
 8003b04:	af04      	add	r7, sp, #16
 8003b06:	60f8      	str	r0, [r7, #12]
 8003b08:	60b9      	str	r1, [r7, #8]
 8003b0a:	607a      	str	r2, [r7, #4]
  int32_t mem;
#if (configUSE_OS2_CPU_AFFINITY == 1)
  UBaseType_t core_aff = tskNO_AFFINITY;
#endif

  hTask = NULL;
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	617b      	str	r3, [r7, #20]

  if ((IRQ_Context() == 0U) && (func != NULL)) {
 8003b10:	f7ff ff80 	bl	8003a14 <IRQ_Context>
 8003b14:	4603      	mov	r3, r0
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d17f      	bne.n	8003c1a <osThreadNew+0x11a>
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d07c      	beq.n	8003c1a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8003b20:	2380      	movs	r3, #128	@ 0x80
 8003b22:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8003b24:	2318      	movs	r3, #24
 8003b26:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8003b28:	2300      	movs	r3, #0
 8003b2a:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8003b2c:	f04f 33ff 	mov.w	r3, #4294967295
 8003b30:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d045      	beq.n	8003bc4 <osThreadNew+0xc4>
      if (attr->name != NULL) {
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d002      	beq.n	8003b46 <osThreadNew+0x46>
        name = attr->name;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	699b      	ldr	r3, [r3, #24]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d002      	beq.n	8003b54 <osThreadNew+0x54>
        prio = (UBaseType_t)attr->priority;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	699b      	ldr	r3, [r3, #24]
 8003b52:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003b54:	69fb      	ldr	r3, [r7, #28]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d008      	beq.n	8003b6c <osThreadNew+0x6c>
 8003b5a:	69fb      	ldr	r3, [r7, #28]
 8003b5c:	2b38      	cmp	r3, #56	@ 0x38
 8003b5e:	d805      	bhi.n	8003b6c <osThreadNew+0x6c>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	f003 0301 	and.w	r3, r3, #1
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d001      	beq.n	8003b70 <osThreadNew+0x70>
        /* Invalid priority or unsupported osThreadJoinable attribute used */
        return (NULL);
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	e055      	b.n	8003c1c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	695b      	ldr	r3, [r3, #20]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d003      	beq.n	8003b80 <osThreadNew+0x80>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	695b      	ldr	r3, [r3, #20]
 8003b7c:	089b      	lsrs	r3, r3, #2
 8003b7e:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	689b      	ldr	r3, [r3, #8]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d00e      	beq.n	8003ba6 <osThreadNew+0xa6>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	68db      	ldr	r3, [r3, #12]
 8003b8c:	2b5b      	cmp	r3, #91	@ 0x5b
 8003b8e:	d90a      	bls.n	8003ba6 <osThreadNew+0xa6>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d006      	beq.n	8003ba6 <osThreadNew+0xa6>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	695b      	ldr	r3, [r3, #20]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d002      	beq.n	8003ba6 <osThreadNew+0xa6>
        /* The memory for control block and stack is provided, use static object */
        mem = 1;
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	61bb      	str	r3, [r7, #24]
 8003ba4:	e010      	b.n	8003bc8 <osThreadNew+0xc8>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	689b      	ldr	r3, [r3, #8]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d10c      	bne.n	8003bc8 <osThreadNew+0xc8>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	68db      	ldr	r3, [r3, #12]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d108      	bne.n	8003bc8 <osThreadNew+0xc8>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	691b      	ldr	r3, [r3, #16]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d104      	bne.n	8003bc8 <osThreadNew+0xc8>
          /* Control block and stack memory will be allocated from the dynamic pool */
          mem = 0;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	61bb      	str	r3, [r7, #24]
 8003bc2:	e001      	b.n	8003bc8 <osThreadNew+0xc8>
          core_aff = attr->affinity_mask;
        }
      #endif
    }
    else {
      mem = 0;
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003bc8:	69bb      	ldr	r3, [r7, #24]
 8003bca:	2b01      	cmp	r3, #1
 8003bcc:	d111      	bne.n	8003bf2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        #if (configUSE_OS2_CPU_AFFINITY == 0)
          hTask = xTaskCreateStatic ((TaskFunction_t)func,
 8003bce:	69fb      	ldr	r3, [r7, #28]
 8003bd0:	3b01      	subs	r3, #1
                                                     name,
                                                     stack,
                                                     argument,
                                                     prio - 1U,
                                     (StackType_t  *)attr->stack_mem,
 8003bd2:	687a      	ldr	r2, [r7, #4]
 8003bd4:	6912      	ldr	r2, [r2, #16]
                                     (StaticTask_t *)attr->cb_mem);
 8003bd6:	6879      	ldr	r1, [r7, #4]
 8003bd8:	6889      	ldr	r1, [r1, #8]
          hTask = xTaskCreateStatic ((TaskFunction_t)func,
 8003bda:	9102      	str	r1, [sp, #8]
 8003bdc:	9201      	str	r2, [sp, #4]
 8003bde:	9300      	str	r3, [sp, #0]
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	6a3a      	ldr	r2, [r7, #32]
 8003be4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003be6:	68f8      	ldr	r0, [r7, #12]
 8003be8:	f000 fbb9 	bl	800435e <xTaskCreateStatic>
 8003bec:	4603      	mov	r3, r0
 8003bee:	617b      	str	r3, [r7, #20]
 8003bf0:	e013      	b.n	8003c1a <osThreadNew+0x11a>
                                                                core_aff);
        #endif
      #endif
    }
    else {
      if (mem == 0) {
 8003bf2:	69bb      	ldr	r3, [r7, #24]
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d110      	bne.n	8003c1a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          #if (configUSE_OS2_CPU_AFFINITY == 0)
            if (xTaskCreate ((TaskFunction_t        )func,
 8003bf8:	69fb      	ldr	r3, [r7, #28]
 8003bfa:	3b01      	subs	r3, #1
 8003bfc:	f107 0214 	add.w	r2, r7, #20
 8003c00:	9201      	str	r2, [sp, #4]
 8003c02:	9300      	str	r3, [sp, #0]
 8003c04:	68bb      	ldr	r3, [r7, #8]
 8003c06:	6a3a      	ldr	r2, [r7, #32]
 8003c08:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003c0a:	68f8      	ldr	r0, [r7, #12]
 8003c0c:	f000 fc0b 	bl	8004426 <xTaskCreate>
 8003c10:	4603      	mov	r3, r0
 8003c12:	2b01      	cmp	r3, #1
 8003c14:	d001      	beq.n	8003c1a <osThreadNew+0x11a>
                                                     name,
                             (configSTACK_DEPTH_TYPE)stack,
                                                     argument,
                                                     prio - 1U,
                                                     &hTask) != pdPASS) {
              hTask = NULL;
 8003c16:	2300      	movs	r3, #0
 8003c18:	617b      	str	r3, [r7, #20]
      }
    }
  }

  /* Return thread ID */
  return ((osThreadId_t)hTask);
 8003c1a:	697b      	ldr	r3, [r7, #20]
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	3728      	adds	r7, #40	@ 0x28
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bd80      	pop	{r7, pc}

08003c24 <osDelay>:
/* ==== Generic Wait Functions ==== */

/*
  Wait for Timeout (Time Delay).
*/
osStatus_t osDelay (uint32_t ticks) {
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b084      	sub	sp, #16
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
  osStatus_t stat;

  if (IRQ_Context() != 0U) {
 8003c2c:	f7ff fef2 	bl	8003a14 <IRQ_Context>
 8003c30:	4603      	mov	r3, r0
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d003      	beq.n	8003c3e <osDelay+0x1a>
    stat = osErrorISR;
 8003c36:	f06f 0305 	mvn.w	r3, #5
 8003c3a:	60fb      	str	r3, [r7, #12]
 8003c3c:	e007      	b.n	8003c4e <osDelay+0x2a>
  }
  else {
    stat = osOK;
 8003c3e:	2300      	movs	r3, #0
 8003c40:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d002      	beq.n	8003c4e <osDelay+0x2a>
      vTaskDelay(ticks);
 8003c48:	6878      	ldr	r0, [r7, #4]
 8003c4a:	f000 fd23 	bl	8004694 <vTaskDelay>
    }
  }

  /* Return execution status */
  return (stat);
 8003c4e:	68fb      	ldr	r3, [r7, #12]
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	3710      	adds	r7, #16
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}

08003c58 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b083      	sub	sp, #12
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	f103 0208 	add.w	r2, r3, #8
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	f04f 32ff 	mov.w	r2, #4294967295
 8003c70:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	f103 0208 	add.w	r2, r3, #8
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	f103 0208 	add.w	r2, r3, #8
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2200      	movs	r2, #0
 8003c8a:	601a      	str	r2, [r3, #0]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
}
 8003c8c:	bf00      	nop
 8003c8e:	370c      	adds	r7, #12
 8003c90:	46bd      	mov	sp, r7
 8003c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c96:	4770      	bx	lr

08003c98 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b083      	sub	sp, #12
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	611a      	str	r2, [r3, #16]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
}
 8003ca6:	bf00      	nop
 8003ca8:	370c      	adds	r7, #12
 8003caa:	46bd      	mov	sp, r7
 8003cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb0:	4770      	bx	lr

08003cb2 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8003cb2:	b480      	push	{r7}
 8003cb4:	b085      	sub	sp, #20
 8003cb6:	af00      	add	r7, sp, #0
 8003cb8:	6078      	str	r0, [r7, #4]
 8003cba:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8003cc2:	68bb      	ldr	r3, [r7, #8]
 8003cc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cc8:	d103      	bne.n	8003cd2 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	691b      	ldr	r3, [r3, #16]
 8003cce:	60fb      	str	r3, [r7, #12]
 8003cd0:	e00c      	b.n	8003cec <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	3308      	adds	r3, #8
 8003cd6:	60fb      	str	r3, [r7, #12]
 8003cd8:	e002      	b.n	8003ce0 <vListInsert+0x2e>
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	60fb      	str	r3, [r7, #12]
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	68ba      	ldr	r2, [r7, #8]
 8003ce8:	429a      	cmp	r2, r3
 8003cea:	d2f6      	bcs.n	8003cda <vListInsert+0x28>
             * IF YOU FIND YOUR CODE STUCK HERE, SEE THE NOTE JUST ABOVE.
             */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	685a      	ldr	r2, [r3, #4]
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	683a      	ldr	r2, [r7, #0]
 8003cfa:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	68fa      	ldr	r2, [r7, #12]
 8003d00:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	683a      	ldr	r2, [r7, #0]
 8003d06:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	687a      	ldr	r2, [r7, #4]
 8003d0c:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	1c5a      	adds	r2, r3, #1
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
}
 8003d18:	bf00      	nop
 8003d1a:	3714      	adds	r7, #20
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d22:	4770      	bx	lr

08003d24 <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003d24:	b480      	push	{r7}
 8003d26:	b085      	sub	sp, #20
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	691b      	ldr	r3, [r3, #16]
 8003d30:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	685b      	ldr	r3, [r3, #4]
 8003d36:	687a      	ldr	r2, [r7, #4]
 8003d38:	6892      	ldr	r2, [r2, #8]
 8003d3a:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	689b      	ldr	r3, [r3, #8]
 8003d40:	687a      	ldr	r2, [r7, #4]
 8003d42:	6852      	ldr	r2, [r2, #4]
 8003d44:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	687a      	ldr	r2, [r7, #4]
 8003d4c:	429a      	cmp	r2, r3
 8003d4e:	d103      	bne.n	8003d58 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	689a      	ldr	r2, [r3, #8]
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	1e5a      	subs	r2, r3, #1
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );

    return pxList->uxNumberOfItems;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
}
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	3714      	adds	r7, #20
 8003d70:	46bd      	mov	sp, r7
 8003d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d76:	4770      	bx	lr

08003d78 <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b084      	sub	sp, #16
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
 8003d80:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8003d82:	2301      	movs	r3, #1
 8003d84:	60fb      	str	r3, [r7, #12]
    Queue_t * const pxQueue = xQueue;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	60bb      	str	r3, [r7, #8]

    traceENTER_xQueueGenericReset( xQueue, xNewQueue );

    configASSERT( pxQueue );
 8003d8a:	68bb      	ldr	r3, [r7, #8]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d103      	bne.n	8003d98 <xQueueGenericReset+0x20>
 8003d90:	f001 ffba 	bl	8005d08 <ulSetInterruptMask>
 8003d94:	bf00      	nop
 8003d96:	e7fd      	b.n	8003d94 <xQueueGenericReset+0x1c>

    if( ( pxQueue != NULL ) &&
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d057      	beq.n	8003e4e <xQueueGenericReset+0xd6>
        ( pxQueue->uxLength >= 1U ) &&
 8003d9e:	68bb      	ldr	r3, [r7, #8]
 8003da0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d053      	beq.n	8003e4e <xQueueGenericReset+0xd6>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8003da6:	68bb      	ldr	r3, [r7, #8]
 8003da8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003daa:	68bb      	ldr	r3, [r7, #8]
 8003dac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dae:	2100      	movs	r1, #0
 8003db0:	fba3 2302 	umull	r2, r3, r3, r2
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d000      	beq.n	8003dba <xQueueGenericReset+0x42>
 8003db8:	2101      	movs	r1, #1
 8003dba:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d146      	bne.n	8003e4e <xQueueGenericReset+0xd6>
    {
        taskENTER_CRITICAL();
 8003dc0:	f001 fdfa 	bl	80059b8 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	681a      	ldr	r2, [r3, #0]
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dcc:	68b9      	ldr	r1, [r7, #8]
 8003dce:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003dd0:	fb01 f303 	mul.w	r3, r1, r3
 8003dd4:	441a      	add	r2, r3
 8003dd6:	68bb      	ldr	r3, [r7, #8]
 8003dd8:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	2200      	movs	r2, #0
 8003dde:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8003de0:	68bb      	ldr	r3, [r7, #8]
 8003de2:	681a      	ldr	r2, [r3, #0]
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	681a      	ldr	r2, [r3, #0]
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003df0:	3b01      	subs	r3, #1
 8003df2:	68b9      	ldr	r1, [r7, #8]
 8003df4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003df6:	fb01 f303 	mul.w	r3, r1, r3
 8003dfa:	441a      	add	r2, r3
 8003dfc:	68bb      	ldr	r3, [r7, #8]
 8003dfe:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8003e00:	68bb      	ldr	r3, [r7, #8]
 8003e02:	22ff      	movs	r2, #255	@ 0xff
 8003e04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8003e08:	68bb      	ldr	r3, [r7, #8]
 8003e0a:	22ff      	movs	r2, #255	@ 0xff
 8003e0c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d10e      	bne.n	8003e34 <xQueueGenericReset+0xbc>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003e16:	68bb      	ldr	r3, [r7, #8]
 8003e18:	691b      	ldr	r3, [r3, #16]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d014      	beq.n	8003e48 <xQueueGenericReset+0xd0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003e1e:	68bb      	ldr	r3, [r7, #8]
 8003e20:	3310      	adds	r3, #16
 8003e22:	4618      	mov	r0, r3
 8003e24:	f000 ffe2 	bl	8004dec <xTaskRemoveFromEventList>
 8003e28:	4603      	mov	r3, r0
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d00c      	beq.n	8003e48 <xQueueGenericReset+0xd0>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8003e2e:	f001 fdb1 	bl	8005994 <vPortYield>
 8003e32:	e009      	b.n	8003e48 <xQueueGenericReset+0xd0>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003e34:	68bb      	ldr	r3, [r7, #8]
 8003e36:	3310      	adds	r3, #16
 8003e38:	4618      	mov	r0, r3
 8003e3a:	f7ff ff0d 	bl	8003c58 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003e3e:	68bb      	ldr	r3, [r7, #8]
 8003e40:	3324      	adds	r3, #36	@ 0x24
 8003e42:	4618      	mov	r0, r3
 8003e44:	f7ff ff08 	bl	8003c58 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8003e48:	f001 fdc8 	bl	80059dc <vPortExitCritical>
 8003e4c:	e001      	b.n	8003e52 <xQueueGenericReset+0xda>
    }
    else
    {
        xReturn = pdFAIL;
 8003e4e:	2300      	movs	r3, #0
 8003e50:	60fb      	str	r3, [r7, #12]
    }

    configASSERT( xReturn != pdFAIL );
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d103      	bne.n	8003e60 <xQueueGenericReset+0xe8>
 8003e58:	f001 ff56 	bl	8005d08 <ulSetInterruptMask>
 8003e5c:	bf00      	nop
 8003e5e:	e7fd      	b.n	8003e5c <xQueueGenericReset+0xe4>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    traceRETURN_xQueueGenericReset( xReturn );

    return xReturn;
 8003e60:	68fb      	ldr	r3, [r7, #12]
}
 8003e62:	4618      	mov	r0, r3
 8003e64:	3710      	adds	r7, #16
 8003e66:	46bd      	mov	sp, r7
 8003e68:	bd80      	pop	{r7, pc}

08003e6a <xQueueGenericCreateStatic>:
    QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength,
                                             const UBaseType_t uxItemSize,
                                             uint8_t * pucQueueStorage,
                                             StaticQueue_t * pxStaticQueue,
                                             const uint8_t ucQueueType )
    {
 8003e6a:	b580      	push	{r7, lr}
 8003e6c:	b088      	sub	sp, #32
 8003e6e:	af02      	add	r7, sp, #8
 8003e70:	60f8      	str	r0, [r7, #12]
 8003e72:	60b9      	str	r1, [r7, #8]
 8003e74:	607a      	str	r2, [r7, #4]
 8003e76:	603b      	str	r3, [r7, #0]
        Queue_t * pxNewQueue = NULL;
 8003e78:	2300      	movs	r3, #0
 8003e7a:	617b      	str	r3, [r7, #20]

        traceENTER_xQueueGenericCreateStatic( uxQueueLength, uxItemSize, pucQueueStorage, pxStaticQueue, ucQueueType );

        /* The StaticQueue_t structure and the queue storage area must be
         * supplied. */
        configASSERT( pxStaticQueue );
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d103      	bne.n	8003e8a <xQueueGenericCreateStatic+0x20>
 8003e82:	f001 ff41 	bl	8005d08 <ulSetInterruptMask>
 8003e86:	bf00      	nop
 8003e88:	e7fd      	b.n	8003e86 <xQueueGenericCreateStatic+0x1c>

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d029      	beq.n	8003ee4 <xQueueGenericCreateStatic+0x7a>
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d026      	beq.n	8003ee4 <xQueueGenericCreateStatic+0x7a>
            ( pxStaticQueue != NULL ) &&
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d002      	beq.n	8003ea2 <xQueueGenericCreateStatic+0x38>

            /* A queue storage area should be provided if the item size is not 0, and
             * should not be provided if the item size is 0. */
            ( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0U ) ) ) &&
 8003e9c:	68bb      	ldr	r3, [r7, #8]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d020      	beq.n	8003ee4 <xQueueGenericCreateStatic+0x7a>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d102      	bne.n	8003eae <xQueueGenericCreateStatic+0x44>
            ( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0U ) ) ) )
 8003ea8:	68bb      	ldr	r3, [r7, #8]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d11a      	bne.n	8003ee4 <xQueueGenericCreateStatic+0x7a>
            #if ( configASSERT_DEFINED == 1 )
            {
                /* Sanity check that the size of the structure used to declare a
                 * variable of type StaticQueue_t or StaticSemaphore_t equals the size of
                 * the real queue and semaphore structures. */
                volatile size_t xSize = sizeof( StaticQueue_t );
 8003eae:	2350      	movs	r3, #80	@ 0x50
 8003eb0:	613b      	str	r3, [r7, #16]

                /* This assertion cannot be branch covered in unit tests */
                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	2b50      	cmp	r3, #80	@ 0x50
 8003eb6:	d003      	beq.n	8003ec0 <xQueueGenericCreateStatic+0x56>
 8003eb8:	f001 ff26 	bl	8005d08 <ulSetInterruptMask>
 8003ebc:	bf00      	nop
 8003ebe:	e7fd      	b.n	8003ebc <xQueueGenericCreateStatic+0x52>
                ( void ) xSize;                             /* Prevent unused variable warning when configASSERT() is not defined. */
 8003ec0:	693b      	ldr	r3, [r7, #16]
             * The address of a statically allocated storage area was also passed in
             * but is already set. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxNewQueue = ( Queue_t * ) pxStaticQueue;
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	617b      	str	r3, [r7, #20]
            #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
            {
                /* Queues can be allocated either statically or dynamically, so
                 * note this queue was allocated statically in case the queue is
                 * later deleted. */
                pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003ec6:	697b      	ldr	r3, [r7, #20]
 8003ec8:	2201      	movs	r2, #1
 8003eca:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
            }
            #endif /* configSUPPORT_DYNAMIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003ece:	f897 2020 	ldrb.w	r2, [r7, #32]
 8003ed2:	697b      	ldr	r3, [r7, #20]
 8003ed4:	9300      	str	r3, [sp, #0]
 8003ed6:	4613      	mov	r3, r2
 8003ed8:	687a      	ldr	r2, [r7, #4]
 8003eda:	68b9      	ldr	r1, [r7, #8]
 8003edc:	68f8      	ldr	r0, [r7, #12]
 8003ede:	f000 f80d 	bl	8003efc <prvInitialiseNewQueue>
 8003ee2:	e006      	b.n	8003ef2 <xQueueGenericCreateStatic+0x88>
        }
        else
        {
            configASSERT( pxNewQueue );
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d103      	bne.n	8003ef2 <xQueueGenericCreateStatic+0x88>
 8003eea:	f001 ff0d 	bl	8005d08 <ulSetInterruptMask>
 8003eee:	bf00      	nop
 8003ef0:	e7fd      	b.n	8003eee <xQueueGenericCreateStatic+0x84>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreateStatic( pxNewQueue );

        return pxNewQueue;
 8003ef2:	697b      	ldr	r3, [r7, #20]
    }
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	3718      	adds	r7, #24
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bd80      	pop	{r7, pc}

08003efc <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b084      	sub	sp, #16
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	60f8      	str	r0, [r7, #12]
 8003f04:	60b9      	str	r1, [r7, #8]
 8003f06:	607a      	str	r2, [r7, #4]
 8003f08:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8003f0a:	68bb      	ldr	r3, [r7, #8]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d103      	bne.n	8003f18 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003f10:	69bb      	ldr	r3, [r7, #24]
 8003f12:	69ba      	ldr	r2, [r7, #24]
 8003f14:	601a      	str	r2, [r3, #0]
 8003f16:	e002      	b.n	8003f1e <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003f18:	69bb      	ldr	r3, [r7, #24]
 8003f1a:	687a      	ldr	r2, [r7, #4]
 8003f1c:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8003f1e:	69bb      	ldr	r3, [r7, #24]
 8003f20:	68fa      	ldr	r2, [r7, #12]
 8003f22:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8003f24:	69bb      	ldr	r3, [r7, #24]
 8003f26:	68ba      	ldr	r2, [r7, #8]
 8003f28:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003f2a:	2101      	movs	r1, #1
 8003f2c:	69b8      	ldr	r0, [r7, #24]
 8003f2e:	f7ff ff23 	bl	8003d78 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8003f32:	69bb      	ldr	r3, [r7, #24]
 8003f34:	78fa      	ldrb	r2, [r7, #3]
 8003f36:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8003f3a:	bf00      	nop
 8003f3c:	3710      	adds	r7, #16
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	bd80      	pop	{r7, pc}

08003f42 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8003f42:	b580      	push	{r7, lr}
 8003f44:	b08a      	sub	sp, #40	@ 0x28
 8003f46:	af00      	add	r7, sp, #0
 8003f48:	60f8      	str	r0, [r7, #12]
 8003f4a:	60b9      	str	r1, [r7, #8]
 8003f4c:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8003f4e:	2300      	movs	r3, #0
 8003f50:	627b      	str	r3, [r7, #36]	@ 0x24
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	623b      	str	r3, [r7, #32]

    traceENTER_xQueueReceive( xQueue, pvBuffer, xTicksToWait );

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8003f56:	6a3b      	ldr	r3, [r7, #32]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d103      	bne.n	8003f64 <xQueueReceive+0x22>
 8003f5c:	f001 fed4 	bl	8005d08 <ulSetInterruptMask>
 8003f60:	bf00      	nop
 8003f62:	e7fd      	b.n	8003f60 <xQueueReceive+0x1e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d103      	bne.n	8003f72 <xQueueReceive+0x30>
 8003f6a:	6a3b      	ldr	r3, [r7, #32]
 8003f6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d101      	bne.n	8003f76 <xQueueReceive+0x34>
 8003f72:	2301      	movs	r3, #1
 8003f74:	e000      	b.n	8003f78 <xQueueReceive+0x36>
 8003f76:	2300      	movs	r3, #0
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d103      	bne.n	8003f84 <xQueueReceive+0x42>
 8003f7c:	f001 fec4 	bl	8005d08 <ulSetInterruptMask>
 8003f80:	bf00      	nop
 8003f82:	e7fd      	b.n	8003f80 <xQueueReceive+0x3e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003f84:	f001 f94e 	bl	8005224 <xTaskGetSchedulerState>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d102      	bne.n	8003f94 <xQueueReceive+0x52>
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d101      	bne.n	8003f98 <xQueueReceive+0x56>
 8003f94:	2301      	movs	r3, #1
 8003f96:	e000      	b.n	8003f9a <xQueueReceive+0x58>
 8003f98:	2300      	movs	r3, #0
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d103      	bne.n	8003fa6 <xQueueReceive+0x64>
 8003f9e:	f001 feb3 	bl	8005d08 <ulSetInterruptMask>
 8003fa2:	bf00      	nop
 8003fa4:	e7fd      	b.n	8003fa2 <xQueueReceive+0x60>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8003fa6:	f001 fd07 	bl	80059b8 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003faa:	6a3b      	ldr	r3, [r7, #32]
 8003fac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fae:	61fb      	str	r3, [r7, #28]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003fb0:	69fb      	ldr	r3, [r7, #28]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d019      	beq.n	8003fea <xQueueReceive+0xa8>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003fb6:	68b9      	ldr	r1, [r7, #8]
 8003fb8:	6a38      	ldr	r0, [r7, #32]
 8003fba:	f000 f87e 	bl	80040ba <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 8003fbe:	69fb      	ldr	r3, [r7, #28]
 8003fc0:	1e5a      	subs	r2, r3, #1
 8003fc2:	6a3b      	ldr	r3, [r7, #32]
 8003fc4:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003fc6:	6a3b      	ldr	r3, [r7, #32]
 8003fc8:	691b      	ldr	r3, [r3, #16]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d009      	beq.n	8003fe2 <xQueueReceive+0xa0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003fce:	6a3b      	ldr	r3, [r7, #32]
 8003fd0:	3310      	adds	r3, #16
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	f000 ff0a 	bl	8004dec <xTaskRemoveFromEventList>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d001      	beq.n	8003fe2 <xQueueReceive+0xa0>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8003fde:	f001 fcd9 	bl	8005994 <vPortYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8003fe2:	f001 fcfb 	bl	80059dc <vPortExitCritical>

                traceRETURN_xQueueReceive( pdPASS );

                return pdPASS;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	e063      	b.n	80040b2 <xQueueReceive+0x170>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d103      	bne.n	8003ff8 <xQueueReceive+0xb6>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8003ff0:	f001 fcf4 	bl	80059dc <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                    return errQUEUE_EMPTY;
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	e05c      	b.n	80040b2 <xQueueReceive+0x170>
                }
                else if( xEntryTimeSet == pdFALSE )
 8003ff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d106      	bne.n	800400c <xQueueReceive+0xca>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8003ffe:	f107 0314 	add.w	r3, r7, #20
 8004002:	4618      	mov	r0, r3
 8004004:	f000 ffc2 	bl	8004f8c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8004008:	2301      	movs	r3, #1
 800400a:	627b      	str	r3, [r7, #36]	@ 0x24
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800400c:	f001 fce6 	bl	80059dc <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8004010:	f000 fc10 	bl	8004834 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8004014:	f001 fcd0 	bl	80059b8 <vPortEnterCritical>
 8004018:	6a3b      	ldr	r3, [r7, #32]
 800401a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800401e:	b25b      	sxtb	r3, r3
 8004020:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004024:	d103      	bne.n	800402e <xQueueReceive+0xec>
 8004026:	6a3b      	ldr	r3, [r7, #32]
 8004028:	2200      	movs	r2, #0
 800402a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800402e:	6a3b      	ldr	r3, [r7, #32]
 8004030:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004034:	b25b      	sxtb	r3, r3
 8004036:	f1b3 3fff 	cmp.w	r3, #4294967295
 800403a:	d103      	bne.n	8004044 <xQueueReceive+0x102>
 800403c:	6a3b      	ldr	r3, [r7, #32]
 800403e:	2200      	movs	r2, #0
 8004040:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004044:	f001 fcca 	bl	80059dc <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004048:	1d3a      	adds	r2, r7, #4
 800404a:	f107 0314 	add.w	r3, r7, #20
 800404e:	4611      	mov	r1, r2
 8004050:	4618      	mov	r0, r3
 8004052:	f000 ffb1 	bl	8004fb8 <xTaskCheckForTimeOut>
 8004056:	4603      	mov	r3, r0
 8004058:	2b00      	cmp	r3, #0
 800405a:	d11d      	bne.n	8004098 <xQueueReceive+0x156>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800405c:	6a38      	ldr	r0, [r7, #32]
 800405e:	f000 f8a4 	bl	80041aa <prvIsQueueEmpty>
 8004062:	4603      	mov	r3, r0
 8004064:	2b00      	cmp	r3, #0
 8004066:	d011      	beq.n	800408c <xQueueReceive+0x14a>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004068:	6a3b      	ldr	r3, [r7, #32]
 800406a:	3324      	adds	r3, #36	@ 0x24
 800406c:	687a      	ldr	r2, [r7, #4]
 800406e:	4611      	mov	r1, r2
 8004070:	4618      	mov	r0, r3
 8004072:	f000 fe5f 	bl	8004d34 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8004076:	6a38      	ldr	r0, [r7, #32]
 8004078:	f000 f845 	bl	8004106 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 800407c:	f000 fbe8 	bl	8004850 <xTaskResumeAll>
 8004080:	4603      	mov	r3, r0
 8004082:	2b00      	cmp	r3, #0
 8004084:	d18f      	bne.n	8003fa6 <xQueueReceive+0x64>
                {
                    taskYIELD_WITHIN_API();
 8004086:	f001 fc85 	bl	8005994 <vPortYield>
 800408a:	e78c      	b.n	8003fa6 <xQueueReceive+0x64>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 800408c:	6a38      	ldr	r0, [r7, #32]
 800408e:	f000 f83a 	bl	8004106 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8004092:	f000 fbdd 	bl	8004850 <xTaskResumeAll>
 8004096:	e786      	b.n	8003fa6 <xQueueReceive+0x64>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8004098:	6a38      	ldr	r0, [r7, #32]
 800409a:	f000 f834 	bl	8004106 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800409e:	f000 fbd7 	bl	8004850 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80040a2:	6a38      	ldr	r0, [r7, #32]
 80040a4:	f000 f881 	bl	80041aa <prvIsQueueEmpty>
 80040a8:	4603      	mov	r3, r0
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	f43f af7b 	beq.w	8003fa6 <xQueueReceive+0x64>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                return errQUEUE_EMPTY;
 80040b0:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 80040b2:	4618      	mov	r0, r3
 80040b4:	3728      	adds	r7, #40	@ 0x28
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}

080040ba <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 80040ba:	b580      	push	{r7, lr}
 80040bc:	b082      	sub	sp, #8
 80040be:	af00      	add	r7, sp, #0
 80040c0:	6078      	str	r0, [r7, #4]
 80040c2:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d018      	beq.n	80040fe <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	68da      	ldr	r2, [r3, #12]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040d4:	441a      	add	r2, r3
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	68da      	ldr	r2, [r3, #12]
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	689b      	ldr	r3, [r3, #8]
 80040e2:	429a      	cmp	r2, r3
 80040e4:	d303      	bcc.n	80040ee <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681a      	ldr	r2, [r3, #0]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	68d9      	ldr	r1, [r3, #12]
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040f6:	461a      	mov	r2, r3
 80040f8:	6838      	ldr	r0, [r7, #0]
 80040fa:	f002 f844 	bl	8006186 <memcpy>
    }
}
 80040fe:	bf00      	nop
 8004100:	3708      	adds	r7, #8
 8004102:	46bd      	mov	sp, r7
 8004104:	bd80      	pop	{r7, pc}

08004106 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004106:	b580      	push	{r7, lr}
 8004108:	b084      	sub	sp, #16
 800410a:	af00      	add	r7, sp, #0
 800410c:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 800410e:	f001 fc53 	bl	80059b8 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004118:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800411a:	e011      	b.n	8004140 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004120:	2b00      	cmp	r3, #0
 8004122:	d012      	beq.n	800414a <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	3324      	adds	r3, #36	@ 0x24
 8004128:	4618      	mov	r0, r3
 800412a:	f000 fe5f 	bl	8004dec <xTaskRemoveFromEventList>
 800412e:	4603      	mov	r3, r0
 8004130:	2b00      	cmp	r3, #0
 8004132:	d001      	beq.n	8004138 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8004134:	f000 ffa8 	bl	8005088 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8004138:	7bfb      	ldrb	r3, [r7, #15]
 800413a:	3b01      	subs	r3, #1
 800413c:	b2db      	uxtb	r3, r3
 800413e:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8004140:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004144:	2b00      	cmp	r3, #0
 8004146:	dce9      	bgt.n	800411c <prvUnlockQueue+0x16>
 8004148:	e000      	b.n	800414c <prvUnlockQueue+0x46>
                    break;
 800414a:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	22ff      	movs	r2, #255	@ 0xff
 8004150:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8004154:	f001 fc42 	bl	80059dc <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8004158:	f001 fc2e 	bl	80059b8 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004162:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8004164:	e011      	b.n	800418a <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	691b      	ldr	r3, [r3, #16]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d012      	beq.n	8004194 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	3310      	adds	r3, #16
 8004172:	4618      	mov	r0, r3
 8004174:	f000 fe3a 	bl	8004dec <xTaskRemoveFromEventList>
 8004178:	4603      	mov	r3, r0
 800417a:	2b00      	cmp	r3, #0
 800417c:	d001      	beq.n	8004182 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 800417e:	f000 ff83 	bl	8005088 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8004182:	7bbb      	ldrb	r3, [r7, #14]
 8004184:	3b01      	subs	r3, #1
 8004186:	b2db      	uxtb	r3, r3
 8004188:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 800418a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800418e:	2b00      	cmp	r3, #0
 8004190:	dce9      	bgt.n	8004166 <prvUnlockQueue+0x60>
 8004192:	e000      	b.n	8004196 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8004194:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	22ff      	movs	r2, #255	@ 0xff
 800419a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 800419e:	f001 fc1d 	bl	80059dc <vPortExitCritical>
}
 80041a2:	bf00      	nop
 80041a4:	3710      	adds	r7, #16
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bd80      	pop	{r7, pc}

080041aa <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 80041aa:	b580      	push	{r7, lr}
 80041ac:	b084      	sub	sp, #16
 80041ae:	af00      	add	r7, sp, #0
 80041b0:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80041b2:	f001 fc01 	bl	80059b8 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d102      	bne.n	80041c4 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 80041be:	2301      	movs	r3, #1
 80041c0:	60fb      	str	r3, [r7, #12]
 80041c2:	e001      	b.n	80041c8 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 80041c4:	2300      	movs	r3, #0
 80041c6:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80041c8:	f001 fc08 	bl	80059dc <vPortExitCritical>

    return xReturn;
 80041cc:	68fb      	ldr	r3, [r7, #12]
}
 80041ce:	4618      	mov	r0, r3
 80041d0:	3710      	adds	r7, #16
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bd80      	pop	{r7, pc}
	...

080041d8 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName )
    {
 80041d8:	b580      	push	{r7, lr}
 80041da:	b084      	sub	sp, #16
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
 80041e0:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 80041e2:	2300      	movs	r3, #0
 80041e4:	60bb      	str	r3, [r7, #8]

        traceENTER_vQueueAddToRegistry( xQueue, pcQueueName );

        configASSERT( xQueue );
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d103      	bne.n	80041f4 <vQueueAddToRegistry+0x1c>
 80041ec:	f001 fd8c 	bl	8005d08 <ulSetInterruptMask>
 80041f0:	bf00      	nop
 80041f2:	e7fd      	b.n	80041f0 <vQueueAddToRegistry+0x18>

        if( pcQueueName != NULL )
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d024      	beq.n	8004244 <vQueueAddToRegistry+0x6c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80041fa:	2300      	movs	r3, #0
 80041fc:	60fb      	str	r3, [r7, #12]
 80041fe:	e01e      	b.n	800423e <vQueueAddToRegistry+0x66>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8004200:	4a17      	ldr	r2, [pc, #92]	@ (8004260 <vQueueAddToRegistry+0x88>)
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	00db      	lsls	r3, r3, #3
 8004206:	4413      	add	r3, r2
 8004208:	685b      	ldr	r3, [r3, #4]
 800420a:	687a      	ldr	r2, [r7, #4]
 800420c:	429a      	cmp	r2, r3
 800420e:	d105      	bne.n	800421c <vQueueAddToRegistry+0x44>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	00db      	lsls	r3, r3, #3
 8004214:	4a12      	ldr	r2, [pc, #72]	@ (8004260 <vQueueAddToRegistry+0x88>)
 8004216:	4413      	add	r3, r2
 8004218:	60bb      	str	r3, [r7, #8]
                    break;
 800421a:	e013      	b.n	8004244 <vQueueAddToRegistry+0x6c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 800421c:	68bb      	ldr	r3, [r7, #8]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d10a      	bne.n	8004238 <vQueueAddToRegistry+0x60>
 8004222:	4a0f      	ldr	r2, [pc, #60]	@ (8004260 <vQueueAddToRegistry+0x88>)
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d104      	bne.n	8004238 <vQueueAddToRegistry+0x60>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	00db      	lsls	r3, r3, #3
 8004232:	4a0b      	ldr	r2, [pc, #44]	@ (8004260 <vQueueAddToRegistry+0x88>)
 8004234:	4413      	add	r3, r2
 8004236:	60bb      	str	r3, [r7, #8]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	3301      	adds	r3, #1
 800423c:	60fb      	str	r3, [r7, #12]
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	2b07      	cmp	r3, #7
 8004242:	d9dd      	bls.n	8004200 <vQueueAddToRegistry+0x28>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d005      	beq.n	8004256 <vQueueAddToRegistry+0x7e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	683a      	ldr	r2, [r7, #0]
 800424e:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	687a      	ldr	r2, [r7, #4]
 8004254:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }

        traceRETURN_vQueueAddToRegistry();
    }
 8004256:	bf00      	nop
 8004258:	3710      	adds	r7, #16
 800425a:	46bd      	mov	sp, r7
 800425c:	bd80      	pop	{r7, pc}
 800425e:	bf00      	nop
 8004260:	20000194 	.word	0x20000194

08004264 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8004264:	b580      	push	{r7, lr}
 8004266:	b086      	sub	sp, #24
 8004268:	af00      	add	r7, sp, #0
 800426a:	60f8      	str	r0, [r7, #12]
 800426c:	60b9      	str	r1, [r7, #8]
 800426e:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8004274:	f001 fba0 	bl	80059b8 <vPortEnterCritical>
 8004278:	697b      	ldr	r3, [r7, #20]
 800427a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800427e:	b25b      	sxtb	r3, r3
 8004280:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004284:	d103      	bne.n	800428e <vQueueWaitForMessageRestricted+0x2a>
 8004286:	697b      	ldr	r3, [r7, #20]
 8004288:	2200      	movs	r2, #0
 800428a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800428e:	697b      	ldr	r3, [r7, #20]
 8004290:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004294:	b25b      	sxtb	r3, r3
 8004296:	f1b3 3fff 	cmp.w	r3, #4294967295
 800429a:	d103      	bne.n	80042a4 <vQueueWaitForMessageRestricted+0x40>
 800429c:	697b      	ldr	r3, [r7, #20]
 800429e:	2200      	movs	r2, #0
 80042a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80042a4:	f001 fb9a 	bl	80059dc <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80042a8:	697b      	ldr	r3, [r7, #20]
 80042aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d106      	bne.n	80042be <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80042b0:	697b      	ldr	r3, [r7, #20]
 80042b2:	3324      	adds	r3, #36	@ 0x24
 80042b4:	687a      	ldr	r2, [r7, #4]
 80042b6:	68b9      	ldr	r1, [r7, #8]
 80042b8:	4618      	mov	r0, r3
 80042ba:	f000 fd59 	bl	8004d70 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 80042be:	6978      	ldr	r0, [r7, #20]
 80042c0:	f7ff ff21 	bl	8004106 <prvUnlockQueue>

        traceRETURN_vQueueWaitForMessageRestricted();
    }
 80042c4:	bf00      	nop
 80042c6:	3718      	adds	r7, #24
 80042c8:	46bd      	mov	sp, r7
 80042ca:	bd80      	pop	{r7, pc}

080042cc <prvCreateStaticTask>:
                                        void * const pvParameters,
                                        UBaseType_t uxPriority,
                                        StackType_t * const puxStackBuffer,
                                        StaticTask_t * const pxTaskBuffer,
                                        TaskHandle_t * const pxCreatedTask )
    {
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b08a      	sub	sp, #40	@ 0x28
 80042d0:	af04      	add	r7, sp, #16
 80042d2:	60f8      	str	r0, [r7, #12]
 80042d4:	60b9      	str	r1, [r7, #8]
 80042d6:	607a      	str	r2, [r7, #4]
 80042d8:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;

        configASSERT( puxStackBuffer != NULL );
 80042da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d103      	bne.n	80042e8 <prvCreateStaticTask+0x1c>
 80042e0:	f001 fd12 	bl	8005d08 <ulSetInterruptMask>
 80042e4:	bf00      	nop
 80042e6:	e7fd      	b.n	80042e4 <prvCreateStaticTask+0x18>
        configASSERT( pxTaskBuffer != NULL );
 80042e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d103      	bne.n	80042f6 <prvCreateStaticTask+0x2a>
 80042ee:	f001 fd0b 	bl	8005d08 <ulSetInterruptMask>
 80042f2:	bf00      	nop
 80042f4:	e7fd      	b.n	80042f2 <prvCreateStaticTask+0x26>
        #if ( configASSERT_DEFINED == 1 )
        {
            /* Sanity check that the size of the structure used to declare a
             * variable of type StaticTask_t equals the size of the real task
             * structure. */
            volatile size_t xSize = sizeof( StaticTask_t );
 80042f6:	235c      	movs	r3, #92	@ 0x5c
 80042f8:	613b      	str	r3, [r7, #16]
            configASSERT( xSize == sizeof( TCB_t ) );
 80042fa:	693b      	ldr	r3, [r7, #16]
 80042fc:	2b5c      	cmp	r3, #92	@ 0x5c
 80042fe:	d003      	beq.n	8004308 <prvCreateStaticTask+0x3c>
 8004300:	f001 fd02 	bl	8005d08 <ulSetInterruptMask>
 8004304:	bf00      	nop
 8004306:	e7fd      	b.n	8004304 <prvCreateStaticTask+0x38>
            ( void ) xSize; /* Prevent unused variable warning when configASSERT() is not used. */
 8004308:	693b      	ldr	r3, [r7, #16]
        }
        #endif /* configASSERT_DEFINED */

        if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800430a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800430c:	2b00      	cmp	r3, #0
 800430e:	d01f      	beq.n	8004350 <prvCreateStaticTask+0x84>
 8004310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004312:	2b00      	cmp	r3, #0
 8004314:	d01c      	beq.n	8004350 <prvCreateStaticTask+0x84>
            /* The memory used for the task's TCB and stack are passed into this
             * function - use them. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxNewTCB = ( TCB_t * ) pxTaskBuffer;
 8004316:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004318:	617b      	str	r3, [r7, #20]
            ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 800431a:	225c      	movs	r2, #92	@ 0x5c
 800431c:	2100      	movs	r1, #0
 800431e:	6978      	ldr	r0, [r7, #20]
 8004320:	f001 feb5 	bl	800608e <memset>
            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004324:	697b      	ldr	r3, [r7, #20]
 8004326:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004328:	631a      	str	r2, [r3, #48]	@ 0x30

            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created statically in case the task is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800432a:	697b      	ldr	r3, [r7, #20]
 800432c:	2202      	movs	r2, #2
 800432e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004332:	2300      	movs	r3, #0
 8004334:	9303      	str	r3, [sp, #12]
 8004336:	697b      	ldr	r3, [r7, #20]
 8004338:	9302      	str	r3, [sp, #8]
 800433a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800433c:	9301      	str	r3, [sp, #4]
 800433e:	6a3b      	ldr	r3, [r7, #32]
 8004340:	9300      	str	r3, [sp, #0]
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	687a      	ldr	r2, [r7, #4]
 8004346:	68b9      	ldr	r1, [r7, #8]
 8004348:	68f8      	ldr	r0, [r7, #12]
 800434a:	f000 f88f 	bl	800446c <prvInitialiseNewTask>
 800434e:	e001      	b.n	8004354 <prvCreateStaticTask+0x88>
        }
        else
        {
            pxNewTCB = NULL;
 8004350:	2300      	movs	r3, #0
 8004352:	617b      	str	r3, [r7, #20]
        }

        return pxNewTCB;
 8004354:	697b      	ldr	r3, [r7, #20]
    }
 8004356:	4618      	mov	r0, r3
 8004358:	3718      	adds	r7, #24
 800435a:	46bd      	mov	sp, r7
 800435c:	bd80      	pop	{r7, pc}

0800435e <xTaskCreateStatic>:
                                    const configSTACK_DEPTH_TYPE uxStackDepth,
                                    void * const pvParameters,
                                    UBaseType_t uxPriority,
                                    StackType_t * const puxStackBuffer,
                                    StaticTask_t * const pxTaskBuffer )
    {
 800435e:	b580      	push	{r7, lr}
 8004360:	b08a      	sub	sp, #40	@ 0x28
 8004362:	af04      	add	r7, sp, #16
 8004364:	60f8      	str	r0, [r7, #12]
 8004366:	60b9      	str	r1, [r7, #8]
 8004368:	607a      	str	r2, [r7, #4]
 800436a:	603b      	str	r3, [r7, #0]
        TaskHandle_t xReturn = NULL;
 800436c:	2300      	movs	r3, #0
 800436e:	613b      	str	r3, [r7, #16]
        TCB_t * pxNewTCB;

        traceENTER_xTaskCreateStatic( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, puxStackBuffer, pxTaskBuffer );

        pxNewTCB = prvCreateStaticTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, puxStackBuffer, pxTaskBuffer, &xReturn );
 8004370:	f107 0310 	add.w	r3, r7, #16
 8004374:	9303      	str	r3, [sp, #12]
 8004376:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004378:	9302      	str	r3, [sp, #8]
 800437a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800437c:	9301      	str	r3, [sp, #4]
 800437e:	6a3b      	ldr	r3, [r7, #32]
 8004380:	9300      	str	r3, [sp, #0]
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	687a      	ldr	r2, [r7, #4]
 8004386:	68b9      	ldr	r1, [r7, #8]
 8004388:	68f8      	ldr	r0, [r7, #12]
 800438a:	f7ff ff9f 	bl	80042cc <prvCreateStaticTask>
 800438e:	6178      	str	r0, [r7, #20]

        if( pxNewTCB != NULL )
 8004390:	697b      	ldr	r3, [r7, #20]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d002      	beq.n	800439c <xTaskCreateStatic+0x3e>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 8004396:	6978      	ldr	r0, [r7, #20]
 8004398:	f000 f8ea 	bl	8004570 <prvAddNewTaskToReadyList>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskCreateStatic( xReturn );

        return xReturn;
 800439c:	693b      	ldr	r3, [r7, #16]
    }
 800439e:	4618      	mov	r0, r3
 80043a0:	3718      	adds	r7, #24
 80043a2:	46bd      	mov	sp, r7
 80043a4:	bd80      	pop	{r7, pc}

080043a6 <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 80043a6:	b580      	push	{r7, lr}
 80043a8:	b08a      	sub	sp, #40	@ 0x28
 80043aa:	af04      	add	r7, sp, #16
 80043ac:	60f8      	str	r0, [r7, #12]
 80043ae:	60b9      	str	r1, [r7, #8]
 80043b0:	607a      	str	r2, [r7, #4]
 80043b2:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	009b      	lsls	r3, r3, #2
 80043b8:	4618      	mov	r0, r3
 80043ba:	f001 fced 	bl	8005d98 <pvPortMalloc>
 80043be:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 80043c0:	693b      	ldr	r3, [r7, #16]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d013      	beq.n	80043ee <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 80043c6:	205c      	movs	r0, #92	@ 0x5c
 80043c8:	f001 fce6 	bl	8005d98 <pvPortMalloc>
 80043cc:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 80043ce:	697b      	ldr	r3, [r7, #20]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d008      	beq.n	80043e6 <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 80043d4:	225c      	movs	r2, #92	@ 0x5c
 80043d6:	2100      	movs	r1, #0
 80043d8:	6978      	ldr	r0, [r7, #20]
 80043da:	f001 fe58 	bl	800608e <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 80043de:	697b      	ldr	r3, [r7, #20]
 80043e0:	693a      	ldr	r2, [r7, #16]
 80043e2:	631a      	str	r2, [r3, #48]	@ 0x30
 80043e4:	e005      	b.n	80043f2 <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 80043e6:	6938      	ldr	r0, [r7, #16]
 80043e8:	f001 fd2a 	bl	8005e40 <vPortFree>
 80043ec:	e001      	b.n	80043f2 <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 80043ee:	2300      	movs	r3, #0
 80043f0:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 80043f2:	697b      	ldr	r3, [r7, #20]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d011      	beq.n	800441c <prvCreateTask+0x76>
        {
            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80043f8:	697b      	ldr	r3, [r7, #20]
 80043fa:	2200      	movs	r2, #0
 80043fc:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004400:	2300      	movs	r3, #0
 8004402:	9303      	str	r3, [sp, #12]
 8004404:	697b      	ldr	r3, [r7, #20]
 8004406:	9302      	str	r3, [sp, #8]
 8004408:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800440a:	9301      	str	r3, [sp, #4]
 800440c:	6a3b      	ldr	r3, [r7, #32]
 800440e:	9300      	str	r3, [sp, #0]
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	687a      	ldr	r2, [r7, #4]
 8004414:	68b9      	ldr	r1, [r7, #8]
 8004416:	68f8      	ldr	r0, [r7, #12]
 8004418:	f000 f828 	bl	800446c <prvInitialiseNewTask>
        }

        return pxNewTCB;
 800441c:	697b      	ldr	r3, [r7, #20]
    }
 800441e:	4618      	mov	r0, r3
 8004420:	3718      	adds	r7, #24
 8004422:	46bd      	mov	sp, r7
 8004424:	bd80      	pop	{r7, pc}

08004426 <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8004426:	b580      	push	{r7, lr}
 8004428:	b088      	sub	sp, #32
 800442a:	af02      	add	r7, sp, #8
 800442c:	60f8      	str	r0, [r7, #12]
 800442e:	60b9      	str	r1, [r7, #8]
 8004430:	607a      	str	r2, [r7, #4]
 8004432:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 8004434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004436:	9301      	str	r3, [sp, #4]
 8004438:	6a3b      	ldr	r3, [r7, #32]
 800443a:	9300      	str	r3, [sp, #0]
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	687a      	ldr	r2, [r7, #4]
 8004440:	68b9      	ldr	r1, [r7, #8]
 8004442:	68f8      	ldr	r0, [r7, #12]
 8004444:	f7ff ffaf 	bl	80043a6 <prvCreateTask>
 8004448:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 800444a:	693b      	ldr	r3, [r7, #16]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d005      	beq.n	800445c <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 8004450:	6938      	ldr	r0, [r7, #16]
 8004452:	f000 f88d 	bl	8004570 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8004456:	2301      	movs	r3, #1
 8004458:	617b      	str	r3, [r7, #20]
 800445a:	e002      	b.n	8004462 <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800445c:	f04f 33ff 	mov.w	r3, #4294967295
 8004460:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );

        return xReturn;
 8004462:	697b      	ldr	r3, [r7, #20]
    }
 8004464:	4618      	mov	r0, r3
 8004466:	3718      	adds	r7, #24
 8004468:	46bd      	mov	sp, r7
 800446a:	bd80      	pop	{r7, pc}

0800446c <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b086      	sub	sp, #24
 8004470:	af00      	add	r7, sp, #0
 8004472:	60f8      	str	r0, [r7, #12]
 8004474:	60b9      	str	r1, [r7, #8]
 8004476:	607a      	str	r2, [r7, #4]
 8004478:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 800447a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800447c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	009b      	lsls	r3, r3, #2
 8004482:	461a      	mov	r2, r3
 8004484:	21a5      	movs	r1, #165	@ 0xa5
 8004486:	f001 fe02 	bl	800608e <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 800448a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800448c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004494:	3b01      	subs	r3, #1
 8004496:	009b      	lsls	r3, r3, #2
 8004498:	4413      	add	r3, r2
 800449a:	613b      	str	r3, [r7, #16]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 800449c:	693b      	ldr	r3, [r7, #16]
 800449e:	f023 0307 	bic.w	r3, r3, #7
 80044a2:	613b      	str	r3, [r7, #16]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 80044a4:	693b      	ldr	r3, [r7, #16]
 80044a6:	f003 0307 	and.w	r3, r3, #7
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d003      	beq.n	80044b6 <prvInitialiseNewTask+0x4a>
 80044ae:	f001 fc2b 	bl	8005d08 <ulSetInterruptMask>
 80044b2:	bf00      	nop
 80044b4:	e7fd      	b.n	80044b2 <prvInitialiseNewTask+0x46>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80044b6:	68bb      	ldr	r3, [r7, #8]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d01e      	beq.n	80044fa <prvInitialiseNewTask+0x8e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80044bc:	2300      	movs	r3, #0
 80044be:	617b      	str	r3, [r7, #20]
 80044c0:	e012      	b.n	80044e8 <prvInitialiseNewTask+0x7c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80044c2:	68ba      	ldr	r2, [r7, #8]
 80044c4:	697b      	ldr	r3, [r7, #20]
 80044c6:	4413      	add	r3, r2
 80044c8:	7819      	ldrb	r1, [r3, #0]
 80044ca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80044cc:	697b      	ldr	r3, [r7, #20]
 80044ce:	4413      	add	r3, r2
 80044d0:	3334      	adds	r3, #52	@ 0x34
 80044d2:	460a      	mov	r2, r1
 80044d4:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80044d6:	68ba      	ldr	r2, [r7, #8]
 80044d8:	697b      	ldr	r3, [r7, #20]
 80044da:	4413      	add	r3, r2
 80044dc:	781b      	ldrb	r3, [r3, #0]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d006      	beq.n	80044f0 <prvInitialiseNewTask+0x84>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80044e2:	697b      	ldr	r3, [r7, #20]
 80044e4:	3301      	adds	r3, #1
 80044e6:	617b      	str	r3, [r7, #20]
 80044e8:	697b      	ldr	r3, [r7, #20]
 80044ea:	2b0f      	cmp	r3, #15
 80044ec:	d9e9      	bls.n	80044c2 <prvInitialiseNewTask+0x56>
 80044ee:	e000      	b.n	80044f2 <prvInitialiseNewTask+0x86>
            {
                break;
 80044f0:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 80044f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044f4:	2200      	movs	r2, #0
 80044f6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 80044fa:	6a3b      	ldr	r3, [r7, #32]
 80044fc:	2b37      	cmp	r3, #55	@ 0x37
 80044fe:	d903      	bls.n	8004508 <prvInitialiseNewTask+0x9c>
 8004500:	f001 fc02 	bl	8005d08 <ulSetInterruptMask>
 8004504:	bf00      	nop
 8004506:	e7fd      	b.n	8004504 <prvInitialiseNewTask+0x98>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004508:	6a3b      	ldr	r3, [r7, #32]
 800450a:	2b37      	cmp	r3, #55	@ 0x37
 800450c:	d901      	bls.n	8004512 <prvInitialiseNewTask+0xa6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800450e:	2337      	movs	r3, #55	@ 0x37
 8004510:	623b      	str	r3, [r7, #32]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8004512:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004514:	6a3a      	ldr	r2, [r7, #32]
 8004516:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8004518:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800451a:	6a3a      	ldr	r2, [r7, #32]
 800451c:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800451e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004520:	3304      	adds	r3, #4
 8004522:	4618      	mov	r0, r3
 8004524:	f7ff fbb8 	bl	8003c98 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004528:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800452a:	3318      	adds	r3, #24
 800452c:	4618      	mov	r0, r3
 800452e:	f7ff fbb3 	bl	8003c98 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004532:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004534:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004536:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 8004538:	6a3b      	ldr	r3, [r7, #32]
 800453a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800453e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004540:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004542:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004544:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004546:	625a      	str	r2, [r3, #36]	@ 0x24
         * function as well. */
        #if ( portHAS_STACK_OVERFLOW_CHECKING == 1 )
        {
            #if ( portSTACK_GROWTH < 0 )
            {
                pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxNewTCB->pxStack, pxTaskCode, pvParameters );
 8004548:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800454a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	68fa      	ldr	r2, [r7, #12]
 8004550:	6938      	ldr	r0, [r7, #16]
 8004552:	f001 fa8f 	bl	8005a74 <pxPortInitialiseStack>
 8004556:	4602      	mov	r2, r0
 8004558:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800455a:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 800455c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800455e:	2b00      	cmp	r3, #0
 8004560:	d002      	beq.n	8004568 <prvInitialiseNewTask+0xfc>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004564:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004566:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004568:	bf00      	nop
 800456a:	3718      	adds	r7, #24
 800456c:	46bd      	mov	sp, r7
 800456e:	bd80      	pop	{r7, pc}

08004570 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 8004570:	b580      	push	{r7, lr}
 8004572:	b084      	sub	sp, #16
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 8004578:	f001 fa1e 	bl	80059b8 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 800457c:	4b3f      	ldr	r3, [pc, #252]	@ (800467c <prvAddNewTaskToReadyList+0x10c>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	3301      	adds	r3, #1
 8004582:	4a3e      	ldr	r2, [pc, #248]	@ (800467c <prvAddNewTaskToReadyList+0x10c>)
 8004584:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 8004586:	4b3e      	ldr	r3, [pc, #248]	@ (8004680 <prvAddNewTaskToReadyList+0x110>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d109      	bne.n	80045a2 <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 800458e:	4a3c      	ldr	r2, [pc, #240]	@ (8004680 <prvAddNewTaskToReadyList+0x110>)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004594:	4b39      	ldr	r3, [pc, #228]	@ (800467c <prvAddNewTaskToReadyList+0x10c>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	2b01      	cmp	r3, #1
 800459a:	d110      	bne.n	80045be <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 800459c:	f000 fd90 	bl	80050c0 <prvInitialiseTaskLists>
 80045a0:	e00d      	b.n	80045be <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 80045a2:	4b38      	ldr	r3, [pc, #224]	@ (8004684 <prvAddNewTaskToReadyList+0x114>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d109      	bne.n	80045be <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80045aa:	4b35      	ldr	r3, [pc, #212]	@ (8004680 <prvAddNewTaskToReadyList+0x110>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045b4:	429a      	cmp	r2, r3
 80045b6:	d802      	bhi.n	80045be <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 80045b8:	4a31      	ldr	r2, [pc, #196]	@ (8004680 <prvAddNewTaskToReadyList+0x110>)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 80045be:	4b32      	ldr	r3, [pc, #200]	@ (8004688 <prvAddNewTaskToReadyList+0x118>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	3301      	adds	r3, #1
 80045c4:	4a30      	ldr	r2, [pc, #192]	@ (8004688 <prvAddNewTaskToReadyList+0x118>)
 80045c6:	6013      	str	r3, [r2, #0]

            #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 80045c8:	4b2f      	ldr	r3, [pc, #188]	@ (8004688 <prvAddNewTaskToReadyList+0x118>)
 80045ca:	681a      	ldr	r2, [r3, #0]
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	645a      	str	r2, [r3, #68]	@ 0x44
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );

            prvAddTaskToReadyList( pxNewTCB );
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045d4:	4b2d      	ldr	r3, [pc, #180]	@ (800468c <prvAddNewTaskToReadyList+0x11c>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	429a      	cmp	r2, r3
 80045da:	d903      	bls.n	80045e4 <prvAddNewTaskToReadyList+0x74>
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045e0:	4a2a      	ldr	r2, [pc, #168]	@ (800468c <prvAddNewTaskToReadyList+0x11c>)
 80045e2:	6013      	str	r3, [r2, #0]
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045e8:	4929      	ldr	r1, [pc, #164]	@ (8004690 <prvAddNewTaskToReadyList+0x120>)
 80045ea:	4613      	mov	r3, r2
 80045ec:	009b      	lsls	r3, r3, #2
 80045ee:	4413      	add	r3, r2
 80045f0:	009b      	lsls	r3, r3, #2
 80045f2:	440b      	add	r3, r1
 80045f4:	3304      	adds	r3, #4
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	60fb      	str	r3, [r7, #12]
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	68fa      	ldr	r2, [r7, #12]
 80045fe:	609a      	str	r2, [r3, #8]
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	689a      	ldr	r2, [r3, #8]
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	60da      	str	r2, [r3, #12]
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	689b      	ldr	r3, [r3, #8]
 800460c:	687a      	ldr	r2, [r7, #4]
 800460e:	3204      	adds	r2, #4
 8004610:	605a      	str	r2, [r3, #4]
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	1d1a      	adds	r2, r3, #4
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	609a      	str	r2, [r3, #8]
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800461e:	4613      	mov	r3, r2
 8004620:	009b      	lsls	r3, r3, #2
 8004622:	4413      	add	r3, r2
 8004624:	009b      	lsls	r3, r3, #2
 8004626:	4a1a      	ldr	r2, [pc, #104]	@ (8004690 <prvAddNewTaskToReadyList+0x120>)
 8004628:	441a      	add	r2, r3
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	615a      	str	r2, [r3, #20]
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004632:	4917      	ldr	r1, [pc, #92]	@ (8004690 <prvAddNewTaskToReadyList+0x120>)
 8004634:	4613      	mov	r3, r2
 8004636:	009b      	lsls	r3, r3, #2
 8004638:	4413      	add	r3, r2
 800463a:	009b      	lsls	r3, r3, #2
 800463c:	440b      	add	r3, r1
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	687a      	ldr	r2, [r7, #4]
 8004642:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004644:	1c59      	adds	r1, r3, #1
 8004646:	4812      	ldr	r0, [pc, #72]	@ (8004690 <prvAddNewTaskToReadyList+0x120>)
 8004648:	4613      	mov	r3, r2
 800464a:	009b      	lsls	r3, r3, #2
 800464c:	4413      	add	r3, r2
 800464e:	009b      	lsls	r3, r3, #2
 8004650:	4403      	add	r3, r0
 8004652:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 8004654:	f001 f9c2 	bl	80059dc <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 8004658:	4b0a      	ldr	r3, [pc, #40]	@ (8004684 <prvAddNewTaskToReadyList+0x114>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d008      	beq.n	8004672 <prvAddNewTaskToReadyList+0x102>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 8004660:	4b07      	ldr	r3, [pc, #28]	@ (8004680 <prvAddNewTaskToReadyList+0x110>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800466a:	429a      	cmp	r2, r3
 800466c:	d201      	bcs.n	8004672 <prvAddNewTaskToReadyList+0x102>
 800466e:	f001 f991 	bl	8005994 <vPortYield>
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8004672:	bf00      	nop
 8004674:	3710      	adds	r7, #16
 8004676:	46bd      	mov	sp, r7
 8004678:	bd80      	pop	{r7, pc}
 800467a:	bf00      	nop
 800467c:	200006a8 	.word	0x200006a8
 8004680:	200001d4 	.word	0x200001d4
 8004684:	200006b4 	.word	0x200006b4
 8004688:	200006c4 	.word	0x200006c4
 800468c:	200006b0 	.word	0x200006b0
 8004690:	200001d8 	.word	0x200001d8

08004694 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8004694:	b580      	push	{r7, lr}
 8004696:	b084      	sub	sp, #16
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 800469c:	2300      	movs	r3, #0
 800469e:	60fb      	str	r3, [r7, #12]

        traceENTER_vTaskDelay( xTicksToDelay );

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d010      	beq.n	80046c8 <vTaskDelay+0x34>
        {
            vTaskSuspendAll();
 80046a6:	f000 f8c5 	bl	8004834 <vTaskSuspendAll>
            {
                configASSERT( uxSchedulerSuspended == 1U );
 80046aa:	4b0c      	ldr	r3, [pc, #48]	@ (80046dc <vTaskDelay+0x48>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	2b01      	cmp	r3, #1
 80046b0:	d003      	beq.n	80046ba <vTaskDelay+0x26>
 80046b2:	f001 fb29 	bl	8005d08 <ulSetInterruptMask>
 80046b6:	bf00      	nop
 80046b8:	e7fd      	b.n	80046b6 <vTaskDelay+0x22>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80046ba:	2100      	movs	r1, #0
 80046bc:	6878      	ldr	r0, [r7, #4]
 80046be:	f000 fdcf 	bl	8005260 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 80046c2:	f000 f8c5 	bl	8004850 <xTaskResumeAll>
 80046c6:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d101      	bne.n	80046d2 <vTaskDelay+0x3e>
        {
            taskYIELD_WITHIN_API();
 80046ce:	f001 f961 	bl	8005994 <vPortYield>
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskDelay();
    }
 80046d2:	bf00      	nop
 80046d4:	3710      	adds	r7, #16
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bd80      	pop	{r7, pc}
 80046da:	bf00      	nop
 80046dc:	200006d0 	.word	0x200006d0

080046e0 <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b090      	sub	sp, #64	@ 0x40
 80046e4:	af04      	add	r7, sp, #16
    BaseType_t xReturn = pdPASS;
 80046e6:	2301      	movs	r3, #1
 80046e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ] = { 0 };
 80046ea:	f107 0310 	add.w	r3, r7, #16
 80046ee:	2200      	movs	r2, #0
 80046f0:	601a      	str	r2, [r3, #0]
 80046f2:	605a      	str	r2, [r3, #4]
 80046f4:	609a      	str	r2, [r3, #8]
 80046f6:	60da      	str	r2, [r3, #12]
    TaskFunction_t pxIdleTaskFunction = NULL;
 80046f8:	2300      	movs	r3, #0
 80046fa:	623b      	str	r3, [r7, #32]
    UBaseType_t xIdleTaskNameIndex;

    /* MISRA Ref 14.3.1 [Configuration dependent invariant] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-143. */
    /* coverity[misra_c_2012_rule_14_3_violation] */
    for( xIdleTaskNameIndex = 0U; xIdleTaskNameIndex < ( configMAX_TASK_NAME_LEN - taskRESERVED_TASK_NAME_LENGTH ); xIdleTaskNameIndex++ )
 80046fc:	2300      	movs	r3, #0
 80046fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8004700:	e013      	b.n	800472a <prvCreateIdleTasks+0x4a>
    {
        /* MISRA Ref 18.1.1 [Configuration dependent bounds checking] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-181. */
        /* coverity[misra_c_2012_rule_18_1_violation] */
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 8004702:	4a2f      	ldr	r2, [pc, #188]	@ (80047c0 <prvCreateIdleTasks+0xe0>)
 8004704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004706:	4413      	add	r3, r2
 8004708:	7819      	ldrb	r1, [r3, #0]
 800470a:	f107 0210 	add.w	r2, r7, #16
 800470e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004710:	4413      	add	r3, r2
 8004712:	460a      	mov	r2, r1
 8004714:	701a      	strb	r2, [r3, #0]

        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 8004716:	f107 0210 	add.w	r2, r7, #16
 800471a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800471c:	4413      	add	r3, r2
 800471e:	781b      	ldrb	r3, [r3, #0]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d006      	beq.n	8004732 <prvCreateIdleTasks+0x52>
    for( xIdleTaskNameIndex = 0U; xIdleTaskNameIndex < ( configMAX_TASK_NAME_LEN - taskRESERVED_TASK_NAME_LENGTH ); xIdleTaskNameIndex++ )
 8004724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004726:	3301      	adds	r3, #1
 8004728:	627b      	str	r3, [r7, #36]	@ 0x24
 800472a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800472c:	2b0e      	cmp	r3, #14
 800472e:	d9e8      	bls.n	8004702 <prvCreateIdleTasks+0x22>
 8004730:	e000      	b.n	8004734 <prvCreateIdleTasks+0x54>
        {
            break;
 8004732:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Ensure null termination. */
    cIdleName[ xIdleTaskNameIndex ] = '\0';
 8004734:	f107 0210 	add.w	r2, r7, #16
 8004738:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800473a:	4413      	add	r3, r2
 800473c:	2200      	movs	r2, #0
 800473e:	701a      	strb	r2, [r3, #0]

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8004740:	2300      	movs	r3, #0
 8004742:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004744:	e031      	b.n	80047aa <prvCreateIdleTasks+0xca>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = &prvIdleTask;
 8004746:	4b1f      	ldr	r3, [pc, #124]	@ (80047c4 <prvCreateIdleTasks+0xe4>)
 8004748:	623b      	str	r3, [r7, #32]
        }
        #endif /* if ( configNUMBER_OF_CORES > 1 ) */

        #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
        {
            StaticTask_t * pxIdleTaskTCBBuffer = NULL;
 800474a:	2300      	movs	r3, #0
 800474c:	60fb      	str	r3, [r7, #12]
            StackType_t * pxIdleTaskStackBuffer = NULL;
 800474e:	2300      	movs	r3, #0
 8004750:	60bb      	str	r3, [r7, #8]

            /* The Idle task is created using user provided RAM - obtain the
             * address of the RAM then create the idle task. */
            #if ( configNUMBER_OF_CORES == 1 )
            {
                vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &uxIdleTaskStackSize );
 8004752:	1d3a      	adds	r2, r7, #4
 8004754:	f107 0108 	add.w	r1, r7, #8
 8004758:	f107 030c 	add.w	r3, r7, #12
 800475c:	4618      	mov	r0, r3
 800475e:	f000 fdf5 	bl	800534c <vApplicationGetIdleTaskMemory>
                {
                    vApplicationGetPassiveIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &uxIdleTaskStackSize, ( BaseType_t ) ( xCoreID - 1 ) );
                }
            }
            #endif /* if ( configNUMBER_OF_CORES == 1 ) */
            xIdleTaskHandles[ xCoreID ] = xTaskCreateStatic( pxIdleTaskFunction,
 8004762:	6878      	ldr	r0, [r7, #4]
 8004764:	68bb      	ldr	r3, [r7, #8]
 8004766:	68fa      	ldr	r2, [r7, #12]
 8004768:	f107 0110 	add.w	r1, r7, #16
 800476c:	9202      	str	r2, [sp, #8]
 800476e:	9301      	str	r3, [sp, #4]
 8004770:	2300      	movs	r3, #0
 8004772:	9300      	str	r3, [sp, #0]
 8004774:	2300      	movs	r3, #0
 8004776:	4602      	mov	r2, r0
 8004778:	6a38      	ldr	r0, [r7, #32]
 800477a:	f7ff fdf0 	bl	800435e <xTaskCreateStatic>
 800477e:	4602      	mov	r2, r0
 8004780:	4911      	ldr	r1, [pc, #68]	@ (80047c8 <prvCreateIdleTasks+0xe8>)
 8004782:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004784:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                                                             ( void * ) NULL,
                                                             portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
                                                             pxIdleTaskStackBuffer,
                                                             pxIdleTaskTCBBuffer );

            if( xIdleTaskHandles[ xCoreID ] != NULL )
 8004788:	4a0f      	ldr	r2, [pc, #60]	@ (80047c8 <prvCreateIdleTasks+0xe8>)
 800478a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800478c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d002      	beq.n	800479a <prvCreateIdleTasks+0xba>
            {
                xReturn = pdPASS;
 8004794:	2301      	movs	r3, #1
 8004796:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004798:	e001      	b.n	800479e <prvCreateIdleTasks+0xbe>
            }
            else
            {
                xReturn = pdFAIL;
 800479a:	2300      	movs	r3, #0
 800479c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn != pdPASS )
 800479e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047a0:	2b01      	cmp	r3, #1
 80047a2:	d106      	bne.n	80047b2 <prvCreateIdleTasks+0xd2>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 80047a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047a6:	3301      	adds	r3, #1
 80047a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80047aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	ddca      	ble.n	8004746 <prvCreateIdleTasks+0x66>
 80047b0:	e000      	b.n	80047b4 <prvCreateIdleTasks+0xd4>
        {
            break;
 80047b2:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 80047b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80047b6:	4618      	mov	r0, r3
 80047b8:	3730      	adds	r7, #48	@ 0x30
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bd80      	pop	{r7, pc}
 80047be:	bf00      	nop
 80047c0:	08006d68 	.word	0x08006d68
 80047c4:	080050a1 	.word	0x080050a1
 80047c8:	200006cc 	.word	0x200006cc

080047cc <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b082      	sub	sp, #8
 80047d0:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 80047d2:	f7ff ff85 	bl	80046e0 <prvCreateIdleTasks>
 80047d6:	6078      	str	r0, [r7, #4]

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2b01      	cmp	r3, #1
 80047dc:	d102      	bne.n	80047e4 <vTaskStartScheduler+0x18>
        {
            xReturn = xTimerCreateTimerTask();
 80047de:	f000 fde9 	bl	80053b4 <xTimerCreateTimerTask>
 80047e2:	6078      	str	r0, [r7, #4]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2b01      	cmp	r3, #1
 80047e8:	d10e      	bne.n	8004808 <vTaskStartScheduler+0x3c>
        /* Interrupts are turned off here, to ensure a tick does not occur
         * before or during the call to xPortStartScheduler().  The stacks of
         * the created tasks contain a status word with interrupts switched on
         * so interrupts will automatically get re-enabled when the first task
         * starts to run. */
        portDISABLE_INTERRUPTS();
 80047ea:	f001 fa8d 	bl	8005d08 <ulSetInterruptMask>
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 80047ee:	4b0d      	ldr	r3, [pc, #52]	@ (8004824 <vTaskStartScheduler+0x58>)
 80047f0:	f04f 32ff 	mov.w	r2, #4294967295
 80047f4:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80047f6:	4b0c      	ldr	r3, [pc, #48]	@ (8004828 <vTaskStartScheduler+0x5c>)
 80047f8:	2201      	movs	r2, #1
 80047fa:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80047fc:	4b0b      	ldr	r3, [pc, #44]	@ (800482c <vTaskStartScheduler+0x60>)
 80047fe:	2200      	movs	r2, #0
 8004800:	601a      	str	r2, [r3, #0]
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 8004802:	f001 f9c1 	bl	8005b88 <xPortStartScheduler>
 8004806:	e007      	b.n	8004818 <vTaskStartScheduler+0x4c>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800480e:	d103      	bne.n	8004818 <vTaskStartScheduler+0x4c>
 8004810:	f001 fa7a 	bl	8005d08 <ulSetInterruptMask>
 8004814:	bf00      	nop
 8004816:	e7fd      	b.n	8004814 <vTaskStartScheduler+0x48>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8004818:	4b05      	ldr	r3, [pc, #20]	@ (8004830 <vTaskStartScheduler+0x64>)
 800481a:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
}
 800481c:	bf00      	nop
 800481e:	3708      	adds	r7, #8
 8004820:	46bd      	mov	sp, r7
 8004822:	bd80      	pop	{r7, pc}
 8004824:	200006c8 	.word	0x200006c8
 8004828:	200006b4 	.word	0x200006b4
 800482c:	200006ac 	.word	0x200006ac
 8004830:	08006df8 	.word	0x08006df8

08004834 <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004834:	b480      	push	{r7}
 8004836:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 8004838:	4b04      	ldr	r3, [pc, #16]	@ (800484c <vTaskSuspendAll+0x18>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	3301      	adds	r3, #1
 800483e:	4a03      	ldr	r2, [pc, #12]	@ (800484c <vTaskSuspendAll+0x18>)
 8004840:	6013      	str	r3, [r2, #0]
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
}
 8004842:	bf00      	nop
 8004844:	46bd      	mov	sp, r7
 8004846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484a:	4770      	bx	lr
 800484c:	200006d0 	.word	0x200006d0

08004850 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b088      	sub	sp, #32
 8004854:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8004856:	2300      	movs	r3, #0
 8004858:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 800485a:	2300      	movs	r3, #0
 800485c:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 800485e:	f001 f8ab 	bl	80059b8 <vPortEnterCritical>
        {
            const BaseType_t xCoreID = ( BaseType_t ) portGET_CORE_ID();
 8004862:	2300      	movs	r3, #0
 8004864:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 8004866:	4b6f      	ldr	r3, [pc, #444]	@ (8004a24 <xTaskResumeAll+0x1d4>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d103      	bne.n	8004876 <xTaskResumeAll+0x26>
 800486e:	f001 fa4b 	bl	8005d08 <ulSetInterruptMask>
 8004872:	bf00      	nop
 8004874:	e7fd      	b.n	8004872 <xTaskResumeAll+0x22>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 8004876:	4b6b      	ldr	r3, [pc, #428]	@ (8004a24 <xTaskResumeAll+0x1d4>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	3b01      	subs	r3, #1
 800487c:	4a69      	ldr	r2, [pc, #420]	@ (8004a24 <xTaskResumeAll+0x1d4>)
 800487e:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK( xCoreID );

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8004880:	4b68      	ldr	r3, [pc, #416]	@ (8004a24 <xTaskResumeAll+0x1d4>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	2b00      	cmp	r3, #0
 8004886:	f040 80c5 	bne.w	8004a14 <xTaskResumeAll+0x1c4>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800488a:	4b67      	ldr	r3, [pc, #412]	@ (8004a28 <xTaskResumeAll+0x1d8>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	2b00      	cmp	r3, #0
 8004890:	f000 80c0 	beq.w	8004a14 <xTaskResumeAll+0x1c4>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004894:	e08f      	b.n	80049b6 <xTaskResumeAll+0x166>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8004896:	4b65      	ldr	r3, [pc, #404]	@ (8004a2c <xTaskResumeAll+0x1dc>)
 8004898:	68db      	ldr	r3, [r3, #12]
 800489a:	68db      	ldr	r3, [r3, #12]
 800489c:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800489e:	69fb      	ldr	r3, [r7, #28]
 80048a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048a2:	60fb      	str	r3, [r7, #12]
 80048a4:	69fb      	ldr	r3, [r7, #28]
 80048a6:	69db      	ldr	r3, [r3, #28]
 80048a8:	69fa      	ldr	r2, [r7, #28]
 80048aa:	6a12      	ldr	r2, [r2, #32]
 80048ac:	609a      	str	r2, [r3, #8]
 80048ae:	69fb      	ldr	r3, [r7, #28]
 80048b0:	6a1b      	ldr	r3, [r3, #32]
 80048b2:	69fa      	ldr	r2, [r7, #28]
 80048b4:	69d2      	ldr	r2, [r2, #28]
 80048b6:	605a      	str	r2, [r3, #4]
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	685a      	ldr	r2, [r3, #4]
 80048bc:	69fb      	ldr	r3, [r7, #28]
 80048be:	3318      	adds	r3, #24
 80048c0:	429a      	cmp	r2, r3
 80048c2:	d103      	bne.n	80048cc <xTaskResumeAll+0x7c>
 80048c4:	69fb      	ldr	r3, [r7, #28]
 80048c6:	6a1a      	ldr	r2, [r3, #32]
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	605a      	str	r2, [r3, #4]
 80048cc:	69fb      	ldr	r3, [r7, #28]
 80048ce:	2200      	movs	r2, #0
 80048d0:	629a      	str	r2, [r3, #40]	@ 0x28
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	1e5a      	subs	r2, r3, #1
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80048dc:	69fb      	ldr	r3, [r7, #28]
 80048de:	695b      	ldr	r3, [r3, #20]
 80048e0:	60bb      	str	r3, [r7, #8]
 80048e2:	69fb      	ldr	r3, [r7, #28]
 80048e4:	689b      	ldr	r3, [r3, #8]
 80048e6:	69fa      	ldr	r2, [r7, #28]
 80048e8:	68d2      	ldr	r2, [r2, #12]
 80048ea:	609a      	str	r2, [r3, #8]
 80048ec:	69fb      	ldr	r3, [r7, #28]
 80048ee:	68db      	ldr	r3, [r3, #12]
 80048f0:	69fa      	ldr	r2, [r7, #28]
 80048f2:	6892      	ldr	r2, [r2, #8]
 80048f4:	605a      	str	r2, [r3, #4]
 80048f6:	68bb      	ldr	r3, [r7, #8]
 80048f8:	685a      	ldr	r2, [r3, #4]
 80048fa:	69fb      	ldr	r3, [r7, #28]
 80048fc:	3304      	adds	r3, #4
 80048fe:	429a      	cmp	r2, r3
 8004900:	d103      	bne.n	800490a <xTaskResumeAll+0xba>
 8004902:	69fb      	ldr	r3, [r7, #28]
 8004904:	68da      	ldr	r2, [r3, #12]
 8004906:	68bb      	ldr	r3, [r7, #8]
 8004908:	605a      	str	r2, [r3, #4]
 800490a:	69fb      	ldr	r3, [r7, #28]
 800490c:	2200      	movs	r2, #0
 800490e:	615a      	str	r2, [r3, #20]
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	1e5a      	subs	r2, r3, #1
 8004916:	68bb      	ldr	r3, [r7, #8]
 8004918:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 800491a:	69fb      	ldr	r3, [r7, #28]
 800491c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800491e:	4b44      	ldr	r3, [pc, #272]	@ (8004a30 <xTaskResumeAll+0x1e0>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	429a      	cmp	r2, r3
 8004924:	d903      	bls.n	800492e <xTaskResumeAll+0xde>
 8004926:	69fb      	ldr	r3, [r7, #28]
 8004928:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800492a:	4a41      	ldr	r2, [pc, #260]	@ (8004a30 <xTaskResumeAll+0x1e0>)
 800492c:	6013      	str	r3, [r2, #0]
 800492e:	69fb      	ldr	r3, [r7, #28]
 8004930:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004932:	4940      	ldr	r1, [pc, #256]	@ (8004a34 <xTaskResumeAll+0x1e4>)
 8004934:	4613      	mov	r3, r2
 8004936:	009b      	lsls	r3, r3, #2
 8004938:	4413      	add	r3, r2
 800493a:	009b      	lsls	r3, r3, #2
 800493c:	440b      	add	r3, r1
 800493e:	3304      	adds	r3, #4
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	607b      	str	r3, [r7, #4]
 8004944:	69fb      	ldr	r3, [r7, #28]
 8004946:	687a      	ldr	r2, [r7, #4]
 8004948:	609a      	str	r2, [r3, #8]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	689a      	ldr	r2, [r3, #8]
 800494e:	69fb      	ldr	r3, [r7, #28]
 8004950:	60da      	str	r2, [r3, #12]
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	689b      	ldr	r3, [r3, #8]
 8004956:	69fa      	ldr	r2, [r7, #28]
 8004958:	3204      	adds	r2, #4
 800495a:	605a      	str	r2, [r3, #4]
 800495c:	69fb      	ldr	r3, [r7, #28]
 800495e:	1d1a      	adds	r2, r3, #4
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	609a      	str	r2, [r3, #8]
 8004964:	69fb      	ldr	r3, [r7, #28]
 8004966:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004968:	4613      	mov	r3, r2
 800496a:	009b      	lsls	r3, r3, #2
 800496c:	4413      	add	r3, r2
 800496e:	009b      	lsls	r3, r3, #2
 8004970:	4a30      	ldr	r2, [pc, #192]	@ (8004a34 <xTaskResumeAll+0x1e4>)
 8004972:	441a      	add	r2, r3
 8004974:	69fb      	ldr	r3, [r7, #28]
 8004976:	615a      	str	r2, [r3, #20]
 8004978:	69fb      	ldr	r3, [r7, #28]
 800497a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800497c:	492d      	ldr	r1, [pc, #180]	@ (8004a34 <xTaskResumeAll+0x1e4>)
 800497e:	4613      	mov	r3, r2
 8004980:	009b      	lsls	r3, r3, #2
 8004982:	4413      	add	r3, r2
 8004984:	009b      	lsls	r3, r3, #2
 8004986:	440b      	add	r3, r1
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	69fa      	ldr	r2, [r7, #28]
 800498c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800498e:	1c59      	adds	r1, r3, #1
 8004990:	4828      	ldr	r0, [pc, #160]	@ (8004a34 <xTaskResumeAll+0x1e4>)
 8004992:	4613      	mov	r3, r2
 8004994:	009b      	lsls	r3, r3, #2
 8004996:	4413      	add	r3, r2
 8004998:	009b      	lsls	r3, r3, #2
 800499a:	4403      	add	r3, r0
 800499c:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800499e:	69fb      	ldr	r3, [r7, #28]
 80049a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80049a2:	4b25      	ldr	r3, [pc, #148]	@ (8004a38 <xTaskResumeAll+0x1e8>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049a8:	429a      	cmp	r2, r3
 80049aa:	d904      	bls.n	80049b6 <xTaskResumeAll+0x166>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 80049ac:	4a23      	ldr	r2, [pc, #140]	@ (8004a3c <xTaskResumeAll+0x1ec>)
 80049ae:	693b      	ldr	r3, [r7, #16]
 80049b0:	2101      	movs	r1, #1
 80049b2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80049b6:	4b1d      	ldr	r3, [pc, #116]	@ (8004a2c <xTaskResumeAll+0x1dc>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	f47f af6b 	bne.w	8004896 <xTaskResumeAll+0x46>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 80049c0:	69fb      	ldr	r3, [r7, #28]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d001      	beq.n	80049ca <xTaskResumeAll+0x17a>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 80049c6:	f000 fc11 	bl	80051ec <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80049ca:	4b1d      	ldr	r3, [pc, #116]	@ (8004a40 <xTaskResumeAll+0x1f0>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 80049d0:	697b      	ldr	r3, [r7, #20]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d012      	beq.n	80049fc <xTaskResumeAll+0x1ac>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 80049d6:	f000 f845 	bl	8004a64 <xTaskIncrementTick>
 80049da:	4603      	mov	r3, r0
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d004      	beq.n	80049ea <xTaskResumeAll+0x19a>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 80049e0:	4a16      	ldr	r2, [pc, #88]	@ (8004a3c <xTaskResumeAll+0x1ec>)
 80049e2:	693b      	ldr	r3, [r7, #16]
 80049e4:	2101      	movs	r1, #1
 80049e6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 80049ea:	697b      	ldr	r3, [r7, #20]
 80049ec:	3b01      	subs	r3, #1
 80049ee:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 80049f0:	697b      	ldr	r3, [r7, #20]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d1ef      	bne.n	80049d6 <xTaskResumeAll+0x186>

                            xPendedTicks = 0;
 80049f6:	4b12      	ldr	r3, [pc, #72]	@ (8004a40 <xTaskResumeAll+0x1f0>)
 80049f8:	2200      	movs	r2, #0
 80049fa:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 80049fc:	4a0f      	ldr	r2, [pc, #60]	@ (8004a3c <xTaskResumeAll+0x1ec>)
 80049fe:	693b      	ldr	r3, [r7, #16]
 8004a00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d005      	beq.n	8004a14 <xTaskResumeAll+0x1c4>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8004a08:	2301      	movs	r3, #1
 8004a0a:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 8004a0c:	4b0a      	ldr	r3, [pc, #40]	@ (8004a38 <xTaskResumeAll+0x1e8>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f000 ffc0 	bl	8005994 <vPortYield>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8004a14:	f000 ffe2 	bl	80059dc <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );

    return xAlreadyYielded;
 8004a18:	69bb      	ldr	r3, [r7, #24]
}
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	3720      	adds	r7, #32
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	bd80      	pop	{r7, pc}
 8004a22:	bf00      	nop
 8004a24:	200006d0 	.word	0x200006d0
 8004a28:	200006a8 	.word	0x200006a8
 8004a2c:	20000668 	.word	0x20000668
 8004a30:	200006b0 	.word	0x200006b0
 8004a34:	200001d8 	.word	0x200001d8
 8004a38:	200001d4 	.word	0x200001d4
 8004a3c:	200006bc 	.word	0x200006bc
 8004a40:	200006b8 	.word	0x200006b8

08004a44 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004a44:	b480      	push	{r7}
 8004a46:	b083      	sub	sp, #12
 8004a48:	af00      	add	r7, sp, #0
    traceENTER_xTaskGetTickCount();

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8004a4a:	4b05      	ldr	r3, [pc, #20]	@ (8004a60 <xTaskGetTickCount+0x1c>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    traceRETURN_xTaskGetTickCount( xTicks );

    return xTicks;
 8004a50:	687b      	ldr	r3, [r7, #4]
}
 8004a52:	4618      	mov	r0, r3
 8004a54:	370c      	adds	r7, #12
 8004a56:	46bd      	mov	sp, r7
 8004a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5c:	4770      	bx	lr
 8004a5e:	bf00      	nop
 8004a60:	200006ac 	.word	0x200006ac

08004a64 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b088      	sub	sp, #32
 8004a68:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	61fb      	str	r3, [r7, #28]

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8004a6e:	4b7b      	ldr	r3, [pc, #492]	@ (8004c5c <xTaskIncrementTick+0x1f8>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	f040 80e8 	bne.w	8004c48 <xTaskIncrementTick+0x1e4>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004a78:	4b79      	ldr	r3, [pc, #484]	@ (8004c60 <xTaskIncrementTick+0x1fc>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	3301      	adds	r3, #1
 8004a7e:	61bb      	str	r3, [r7, #24]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8004a80:	4a77      	ldr	r2, [pc, #476]	@ (8004c60 <xTaskIncrementTick+0x1fc>)
 8004a82:	69bb      	ldr	r3, [r7, #24]
 8004a84:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 8004a86:	69bb      	ldr	r3, [r7, #24]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d119      	bne.n	8004ac0 <xTaskIncrementTick+0x5c>
        {
            taskSWITCH_DELAYED_LISTS();
 8004a8c:	4b75      	ldr	r3, [pc, #468]	@ (8004c64 <xTaskIncrementTick+0x200>)
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d003      	beq.n	8004a9e <xTaskIncrementTick+0x3a>
 8004a96:	f001 f937 	bl	8005d08 <ulSetInterruptMask>
 8004a9a:	bf00      	nop
 8004a9c:	e7fd      	b.n	8004a9a <xTaskIncrementTick+0x36>
 8004a9e:	4b71      	ldr	r3, [pc, #452]	@ (8004c64 <xTaskIncrementTick+0x200>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	617b      	str	r3, [r7, #20]
 8004aa4:	4b70      	ldr	r3, [pc, #448]	@ (8004c68 <xTaskIncrementTick+0x204>)
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4a6e      	ldr	r2, [pc, #440]	@ (8004c64 <xTaskIncrementTick+0x200>)
 8004aaa:	6013      	str	r3, [r2, #0]
 8004aac:	4a6e      	ldr	r2, [pc, #440]	@ (8004c68 <xTaskIncrementTick+0x204>)
 8004aae:	697b      	ldr	r3, [r7, #20]
 8004ab0:	6013      	str	r3, [r2, #0]
 8004ab2:	4b6e      	ldr	r3, [pc, #440]	@ (8004c6c <xTaskIncrementTick+0x208>)
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	3301      	adds	r3, #1
 8004ab8:	4a6c      	ldr	r2, [pc, #432]	@ (8004c6c <xTaskIncrementTick+0x208>)
 8004aba:	6013      	str	r3, [r2, #0]
 8004abc:	f000 fb96 	bl	80051ec <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8004ac0:	4b6b      	ldr	r3, [pc, #428]	@ (8004c70 <xTaskIncrementTick+0x20c>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	69ba      	ldr	r2, [r7, #24]
 8004ac6:	429a      	cmp	r2, r3
 8004ac8:	f0c0 80a9 	bcc.w	8004c1e <xTaskIncrementTick+0x1ba>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004acc:	4b65      	ldr	r3, [pc, #404]	@ (8004c64 <xTaskIncrementTick+0x200>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d104      	bne.n	8004ae0 <xTaskIncrementTick+0x7c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 8004ad6:	4b66      	ldr	r3, [pc, #408]	@ (8004c70 <xTaskIncrementTick+0x20c>)
 8004ad8:	f04f 32ff 	mov.w	r2, #4294967295
 8004adc:	601a      	str	r2, [r3, #0]
                    break;
 8004ade:	e09e      	b.n	8004c1e <xTaskIncrementTick+0x1ba>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004ae0:	4b60      	ldr	r3, [pc, #384]	@ (8004c64 <xTaskIncrementTick+0x200>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	68db      	ldr	r3, [r3, #12]
 8004ae6:	68db      	ldr	r3, [r3, #12]
 8004ae8:	613b      	str	r3, [r7, #16]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	685b      	ldr	r3, [r3, #4]
 8004aee:	60fb      	str	r3, [r7, #12]

                    if( xConstTickCount < xItemValue )
 8004af0:	69ba      	ldr	r2, [r7, #24]
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	429a      	cmp	r2, r3
 8004af6:	d203      	bcs.n	8004b00 <xTaskIncrementTick+0x9c>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8004af8:	4a5d      	ldr	r2, [pc, #372]	@ (8004c70 <xTaskIncrementTick+0x20c>)
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	6013      	str	r3, [r2, #0]
                        break;
 8004afe:	e08e      	b.n	8004c1e <xTaskIncrementTick+0x1ba>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8004b00:	693b      	ldr	r3, [r7, #16]
 8004b02:	695b      	ldr	r3, [r3, #20]
 8004b04:	60bb      	str	r3, [r7, #8]
 8004b06:	693b      	ldr	r3, [r7, #16]
 8004b08:	689b      	ldr	r3, [r3, #8]
 8004b0a:	693a      	ldr	r2, [r7, #16]
 8004b0c:	68d2      	ldr	r2, [r2, #12]
 8004b0e:	609a      	str	r2, [r3, #8]
 8004b10:	693b      	ldr	r3, [r7, #16]
 8004b12:	68db      	ldr	r3, [r3, #12]
 8004b14:	693a      	ldr	r2, [r7, #16]
 8004b16:	6892      	ldr	r2, [r2, #8]
 8004b18:	605a      	str	r2, [r3, #4]
 8004b1a:	68bb      	ldr	r3, [r7, #8]
 8004b1c:	685a      	ldr	r2, [r3, #4]
 8004b1e:	693b      	ldr	r3, [r7, #16]
 8004b20:	3304      	adds	r3, #4
 8004b22:	429a      	cmp	r2, r3
 8004b24:	d103      	bne.n	8004b2e <xTaskIncrementTick+0xca>
 8004b26:	693b      	ldr	r3, [r7, #16]
 8004b28:	68da      	ldr	r2, [r3, #12]
 8004b2a:	68bb      	ldr	r3, [r7, #8]
 8004b2c:	605a      	str	r2, [r3, #4]
 8004b2e:	693b      	ldr	r3, [r7, #16]
 8004b30:	2200      	movs	r2, #0
 8004b32:	615a      	str	r2, [r3, #20]
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	1e5a      	subs	r2, r3, #1
 8004b3a:	68bb      	ldr	r3, [r7, #8]
 8004b3c:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004b3e:	693b      	ldr	r3, [r7, #16]
 8004b40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d01e      	beq.n	8004b84 <xTaskIncrementTick+0x120>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8004b46:	693b      	ldr	r3, [r7, #16]
 8004b48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b4a:	607b      	str	r3, [r7, #4]
 8004b4c:	693b      	ldr	r3, [r7, #16]
 8004b4e:	69db      	ldr	r3, [r3, #28]
 8004b50:	693a      	ldr	r2, [r7, #16]
 8004b52:	6a12      	ldr	r2, [r2, #32]
 8004b54:	609a      	str	r2, [r3, #8]
 8004b56:	693b      	ldr	r3, [r7, #16]
 8004b58:	6a1b      	ldr	r3, [r3, #32]
 8004b5a:	693a      	ldr	r2, [r7, #16]
 8004b5c:	69d2      	ldr	r2, [r2, #28]
 8004b5e:	605a      	str	r2, [r3, #4]
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	685a      	ldr	r2, [r3, #4]
 8004b64:	693b      	ldr	r3, [r7, #16]
 8004b66:	3318      	adds	r3, #24
 8004b68:	429a      	cmp	r2, r3
 8004b6a:	d103      	bne.n	8004b74 <xTaskIncrementTick+0x110>
 8004b6c:	693b      	ldr	r3, [r7, #16]
 8004b6e:	6a1a      	ldr	r2, [r3, #32]
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	605a      	str	r2, [r3, #4]
 8004b74:	693b      	ldr	r3, [r7, #16]
 8004b76:	2200      	movs	r2, #0
 8004b78:	629a      	str	r2, [r3, #40]	@ 0x28
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	1e5a      	subs	r2, r3, #1
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8004b84:	693b      	ldr	r3, [r7, #16]
 8004b86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b88:	4b3a      	ldr	r3, [pc, #232]	@ (8004c74 <xTaskIncrementTick+0x210>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	429a      	cmp	r2, r3
 8004b8e:	d903      	bls.n	8004b98 <xTaskIncrementTick+0x134>
 8004b90:	693b      	ldr	r3, [r7, #16]
 8004b92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b94:	4a37      	ldr	r2, [pc, #220]	@ (8004c74 <xTaskIncrementTick+0x210>)
 8004b96:	6013      	str	r3, [r2, #0]
 8004b98:	693b      	ldr	r3, [r7, #16]
 8004b9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b9c:	4936      	ldr	r1, [pc, #216]	@ (8004c78 <xTaskIncrementTick+0x214>)
 8004b9e:	4613      	mov	r3, r2
 8004ba0:	009b      	lsls	r3, r3, #2
 8004ba2:	4413      	add	r3, r2
 8004ba4:	009b      	lsls	r3, r3, #2
 8004ba6:	440b      	add	r3, r1
 8004ba8:	3304      	adds	r3, #4
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	603b      	str	r3, [r7, #0]
 8004bae:	693b      	ldr	r3, [r7, #16]
 8004bb0:	683a      	ldr	r2, [r7, #0]
 8004bb2:	609a      	str	r2, [r3, #8]
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	689a      	ldr	r2, [r3, #8]
 8004bb8:	693b      	ldr	r3, [r7, #16]
 8004bba:	60da      	str	r2, [r3, #12]
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	689b      	ldr	r3, [r3, #8]
 8004bc0:	693a      	ldr	r2, [r7, #16]
 8004bc2:	3204      	adds	r2, #4
 8004bc4:	605a      	str	r2, [r3, #4]
 8004bc6:	693b      	ldr	r3, [r7, #16]
 8004bc8:	1d1a      	adds	r2, r3, #4
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	609a      	str	r2, [r3, #8]
 8004bce:	693b      	ldr	r3, [r7, #16]
 8004bd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004bd2:	4613      	mov	r3, r2
 8004bd4:	009b      	lsls	r3, r3, #2
 8004bd6:	4413      	add	r3, r2
 8004bd8:	009b      	lsls	r3, r3, #2
 8004bda:	4a27      	ldr	r2, [pc, #156]	@ (8004c78 <xTaskIncrementTick+0x214>)
 8004bdc:	441a      	add	r2, r3
 8004bde:	693b      	ldr	r3, [r7, #16]
 8004be0:	615a      	str	r2, [r3, #20]
 8004be2:	693b      	ldr	r3, [r7, #16]
 8004be4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004be6:	4924      	ldr	r1, [pc, #144]	@ (8004c78 <xTaskIncrementTick+0x214>)
 8004be8:	4613      	mov	r3, r2
 8004bea:	009b      	lsls	r3, r3, #2
 8004bec:	4413      	add	r3, r2
 8004bee:	009b      	lsls	r3, r3, #2
 8004bf0:	440b      	add	r3, r1
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	693a      	ldr	r2, [r7, #16]
 8004bf6:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004bf8:	1c59      	adds	r1, r3, #1
 8004bfa:	481f      	ldr	r0, [pc, #124]	@ (8004c78 <xTaskIncrementTick+0x214>)
 8004bfc:	4613      	mov	r3, r2
 8004bfe:	009b      	lsls	r3, r3, #2
 8004c00:	4413      	add	r3, r2
 8004c02:	009b      	lsls	r3, r3, #2
 8004c04:	4403      	add	r3, r0
 8004c06:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004c08:	693b      	ldr	r3, [r7, #16]
 8004c0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c0c:	4b1b      	ldr	r3, [pc, #108]	@ (8004c7c <xTaskIncrementTick+0x218>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c12:	429a      	cmp	r2, r3
 8004c14:	f67f af5a 	bls.w	8004acc <xTaskIncrementTick+0x68>
                            {
                                xSwitchRequired = pdTRUE;
 8004c18:	2301      	movs	r3, #1
 8004c1a:	61fb      	str	r3, [r7, #28]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004c1c:	e756      	b.n	8004acc <xTaskIncrementTick+0x68>
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 8004c1e:	4b17      	ldr	r3, [pc, #92]	@ (8004c7c <xTaskIncrementTick+0x218>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c24:	4914      	ldr	r1, [pc, #80]	@ (8004c78 <xTaskIncrementTick+0x214>)
 8004c26:	4613      	mov	r3, r2
 8004c28:	009b      	lsls	r3, r3, #2
 8004c2a:	4413      	add	r3, r2
 8004c2c:	009b      	lsls	r3, r3, #2
 8004c2e:	440b      	add	r3, r1
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	2b01      	cmp	r3, #1
 8004c34:	d901      	bls.n	8004c3a <xTaskIncrementTick+0x1d6>
                {
                    xSwitchRequired = pdTRUE;
 8004c36:	2301      	movs	r3, #1
 8004c38:	61fb      	str	r3, [r7, #28]
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 8004c3a:	4b11      	ldr	r3, [pc, #68]	@ (8004c80 <xTaskIncrementTick+0x21c>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d007      	beq.n	8004c52 <xTaskIncrementTick+0x1ee>
                {
                    xSwitchRequired = pdTRUE;
 8004c42:	2301      	movs	r3, #1
 8004c44:	61fb      	str	r3, [r7, #28]
 8004c46:	e004      	b.n	8004c52 <xTaskIncrementTick+0x1ee>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 8004c48:	4b0e      	ldr	r3, [pc, #56]	@ (8004c84 <xTaskIncrementTick+0x220>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	3301      	adds	r3, #1
 8004c4e:	4a0d      	ldr	r2, [pc, #52]	@ (8004c84 <xTaskIncrementTick+0x220>)
 8004c50:	6013      	str	r3, [r2, #0]
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );

    return xSwitchRequired;
 8004c52:	69fb      	ldr	r3, [r7, #28]
}
 8004c54:	4618      	mov	r0, r3
 8004c56:	3720      	adds	r7, #32
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	bd80      	pop	{r7, pc}
 8004c5c:	200006d0 	.word	0x200006d0
 8004c60:	200006ac 	.word	0x200006ac
 8004c64:	20000660 	.word	0x20000660
 8004c68:	20000664 	.word	0x20000664
 8004c6c:	200006c0 	.word	0x200006c0
 8004c70:	200006c8 	.word	0x200006c8
 8004c74:	200006b0 	.word	0x200006b0
 8004c78:	200001d8 	.word	0x200001d8
 8004c7c:	200001d4 	.word	0x200001d4
 8004c80:	200006bc 	.word	0x200006bc
 8004c84:	200006b8 	.word	0x200006b8

08004c88 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b082      	sub	sp, #8
 8004c8c:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 8004c8e:	4b24      	ldr	r3, [pc, #144]	@ (8004d20 <vTaskSwitchContext+0x98>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d003      	beq.n	8004c9e <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 8004c96:	4b23      	ldr	r3, [pc, #140]	@ (8004d24 <vTaskSwitchContext+0x9c>)
 8004c98:	2201      	movs	r2, #1
 8004c9a:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 8004c9c:	e03b      	b.n	8004d16 <vTaskSwitchContext+0x8e>
            xYieldPendings[ 0 ] = pdFALSE;
 8004c9e:	4b21      	ldr	r3, [pc, #132]	@ (8004d24 <vTaskSwitchContext+0x9c>)
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	601a      	str	r2, [r3, #0]
            taskSELECT_HIGHEST_PRIORITY_TASK();
 8004ca4:	4b20      	ldr	r3, [pc, #128]	@ (8004d28 <vTaskSwitchContext+0xa0>)
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	607b      	str	r3, [r7, #4]
 8004caa:	e009      	b.n	8004cc0 <vTaskSwitchContext+0x38>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d103      	bne.n	8004cba <vTaskSwitchContext+0x32>
 8004cb2:	f001 f829 	bl	8005d08 <ulSetInterruptMask>
 8004cb6:	bf00      	nop
 8004cb8:	e7fd      	b.n	8004cb6 <vTaskSwitchContext+0x2e>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	3b01      	subs	r3, #1
 8004cbe:	607b      	str	r3, [r7, #4]
 8004cc0:	491a      	ldr	r1, [pc, #104]	@ (8004d2c <vTaskSwitchContext+0xa4>)
 8004cc2:	687a      	ldr	r2, [r7, #4]
 8004cc4:	4613      	mov	r3, r2
 8004cc6:	009b      	lsls	r3, r3, #2
 8004cc8:	4413      	add	r3, r2
 8004cca:	009b      	lsls	r3, r3, #2
 8004ccc:	440b      	add	r3, r1
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d0eb      	beq.n	8004cac <vTaskSwitchContext+0x24>
 8004cd4:	687a      	ldr	r2, [r7, #4]
 8004cd6:	4613      	mov	r3, r2
 8004cd8:	009b      	lsls	r3, r3, #2
 8004cda:	4413      	add	r3, r2
 8004cdc:	009b      	lsls	r3, r3, #2
 8004cde:	4a13      	ldr	r2, [pc, #76]	@ (8004d2c <vTaskSwitchContext+0xa4>)
 8004ce0:	4413      	add	r3, r2
 8004ce2:	603b      	str	r3, [r7, #0]
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	685a      	ldr	r2, [r3, #4]
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	605a      	str	r2, [r3, #4]
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	685a      	ldr	r2, [r3, #4]
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	3308      	adds	r3, #8
 8004cf6:	429a      	cmp	r2, r3
 8004cf8:	d103      	bne.n	8004d02 <vTaskSwitchContext+0x7a>
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	68da      	ldr	r2, [r3, #12]
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	605a      	str	r2, [r3, #4]
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	685b      	ldr	r3, [r3, #4]
 8004d06:	68db      	ldr	r3, [r3, #12]
 8004d08:	4a09      	ldr	r2, [pc, #36]	@ (8004d30 <vTaskSwitchContext+0xa8>)
 8004d0a:	6013      	str	r3, [r2, #0]
 8004d0c:	4a06      	ldr	r2, [pc, #24]	@ (8004d28 <vTaskSwitchContext+0xa0>)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6013      	str	r3, [r2, #0]
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 8004d12:	4b07      	ldr	r3, [pc, #28]	@ (8004d30 <vTaskSwitchContext+0xa8>)
 8004d14:	681b      	ldr	r3, [r3, #0]
    }
 8004d16:	bf00      	nop
 8004d18:	3708      	adds	r7, #8
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bd80      	pop	{r7, pc}
 8004d1e:	bf00      	nop
 8004d20:	200006d0 	.word	0x200006d0
 8004d24:	200006bc 	.word	0x200006bc
 8004d28:	200006b0 	.word	0x200006b0
 8004d2c:	200001d8 	.word	0x200001d8
 8004d30:	200001d4 	.word	0x200001d4

08004d34 <vTaskPlaceOnEventList>:
#endif /* if ( configNUMBER_OF_CORES > 1 ) */
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b082      	sub	sp, #8
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
 8004d3c:	6039      	str	r1, [r7, #0]
    traceENTER_vTaskPlaceOnEventList( pxEventList, xTicksToWait );

    configASSERT( pxEventList );
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d103      	bne.n	8004d4c <vTaskPlaceOnEventList+0x18>
 8004d44:	f000 ffe0 	bl	8005d08 <ulSetInterruptMask>
 8004d48:	bf00      	nop
 8004d4a:	e7fd      	b.n	8004d48 <vTaskPlaceOnEventList+0x14>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004d4c:	4b07      	ldr	r3, [pc, #28]	@ (8004d6c <vTaskPlaceOnEventList+0x38>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	3318      	adds	r3, #24
 8004d52:	4619      	mov	r1, r3
 8004d54:	6878      	ldr	r0, [r7, #4]
 8004d56:	f7fe ffac 	bl	8003cb2 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004d5a:	2101      	movs	r1, #1
 8004d5c:	6838      	ldr	r0, [r7, #0]
 8004d5e:	f000 fa7f 	bl	8005260 <prvAddCurrentTaskToDelayedList>

    traceRETURN_vTaskPlaceOnEventList();
}
 8004d62:	bf00      	nop
 8004d64:	3708      	adds	r7, #8
 8004d66:	46bd      	mov	sp, r7
 8004d68:	bd80      	pop	{r7, pc}
 8004d6a:	bf00      	nop
 8004d6c:	200001d4 	.word	0x200001d4

08004d70 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b086      	sub	sp, #24
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	60f8      	str	r0, [r7, #12]
 8004d78:	60b9      	str	r1, [r7, #8]
 8004d7a:	607a      	str	r2, [r7, #4]
        traceENTER_vTaskPlaceOnEventListRestricted( pxEventList, xTicksToWait, xWaitIndefinitely );

        configASSERT( pxEventList );
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d103      	bne.n	8004d8a <vTaskPlaceOnEventListRestricted+0x1a>
 8004d82:	f000 ffc1 	bl	8005d08 <ulSetInterruptMask>
 8004d86:	bf00      	nop
 8004d88:	e7fd      	b.n	8004d86 <vTaskPlaceOnEventListRestricted+0x16>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	617b      	str	r3, [r7, #20]
 8004d90:	4b15      	ldr	r3, [pc, #84]	@ (8004de8 <vTaskPlaceOnEventListRestricted+0x78>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	697a      	ldr	r2, [r7, #20]
 8004d96:	61da      	str	r2, [r3, #28]
 8004d98:	4b13      	ldr	r3, [pc, #76]	@ (8004de8 <vTaskPlaceOnEventListRestricted+0x78>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	697a      	ldr	r2, [r7, #20]
 8004d9e:	6892      	ldr	r2, [r2, #8]
 8004da0:	621a      	str	r2, [r3, #32]
 8004da2:	4b11      	ldr	r3, [pc, #68]	@ (8004de8 <vTaskPlaceOnEventListRestricted+0x78>)
 8004da4:	681a      	ldr	r2, [r3, #0]
 8004da6:	697b      	ldr	r3, [r7, #20]
 8004da8:	689b      	ldr	r3, [r3, #8]
 8004daa:	3218      	adds	r2, #24
 8004dac:	605a      	str	r2, [r3, #4]
 8004dae:	4b0e      	ldr	r3, [pc, #56]	@ (8004de8 <vTaskPlaceOnEventListRestricted+0x78>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f103 0218 	add.w	r2, r3, #24
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	609a      	str	r2, [r3, #8]
 8004dba:	4b0b      	ldr	r3, [pc, #44]	@ (8004de8 <vTaskPlaceOnEventListRestricted+0x78>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	68fa      	ldr	r2, [r7, #12]
 8004dc0:	629a      	str	r2, [r3, #40]	@ 0x28
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	1c5a      	adds	r2, r3, #1
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d002      	beq.n	8004dd8 <vTaskPlaceOnEventListRestricted+0x68>
        {
            xTicksToWait = portMAX_DELAY;
 8004dd2:	f04f 33ff 	mov.w	r3, #4294967295
 8004dd6:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004dd8:	6879      	ldr	r1, [r7, #4]
 8004dda:	68b8      	ldr	r0, [r7, #8]
 8004ddc:	f000 fa40 	bl	8005260 <prvAddCurrentTaskToDelayedList>

        traceRETURN_vTaskPlaceOnEventListRestricted();
    }
 8004de0:	bf00      	nop
 8004de2:	3718      	adds	r7, #24
 8004de4:	46bd      	mov	sp, r7
 8004de6:	bd80      	pop	{r7, pc}
 8004de8:	200001d4 	.word	0x200001d4

08004dec <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b088      	sub	sp, #32
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    /* MISRA Ref 11.5.3 [Void pointer assignment] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
    /* coverity[misra_c_2012_rule_11_5_violation] */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	68db      	ldr	r3, [r3, #12]
 8004df8:	68db      	ldr	r3, [r3, #12]
 8004dfa:	61bb      	str	r3, [r7, #24]
    configASSERT( pxUnblockedTCB );
 8004dfc:	69bb      	ldr	r3, [r7, #24]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d103      	bne.n	8004e0a <xTaskRemoveFromEventList+0x1e>
 8004e02:	f000 ff81 	bl	8005d08 <ulSetInterruptMask>
 8004e06:	bf00      	nop
 8004e08:	e7fd      	b.n	8004e06 <xTaskRemoveFromEventList+0x1a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8004e0a:	69bb      	ldr	r3, [r7, #24]
 8004e0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e0e:	617b      	str	r3, [r7, #20]
 8004e10:	69bb      	ldr	r3, [r7, #24]
 8004e12:	69db      	ldr	r3, [r3, #28]
 8004e14:	69ba      	ldr	r2, [r7, #24]
 8004e16:	6a12      	ldr	r2, [r2, #32]
 8004e18:	609a      	str	r2, [r3, #8]
 8004e1a:	69bb      	ldr	r3, [r7, #24]
 8004e1c:	6a1b      	ldr	r3, [r3, #32]
 8004e1e:	69ba      	ldr	r2, [r7, #24]
 8004e20:	69d2      	ldr	r2, [r2, #28]
 8004e22:	605a      	str	r2, [r3, #4]
 8004e24:	697b      	ldr	r3, [r7, #20]
 8004e26:	685a      	ldr	r2, [r3, #4]
 8004e28:	69bb      	ldr	r3, [r7, #24]
 8004e2a:	3318      	adds	r3, #24
 8004e2c:	429a      	cmp	r2, r3
 8004e2e:	d103      	bne.n	8004e38 <xTaskRemoveFromEventList+0x4c>
 8004e30:	69bb      	ldr	r3, [r7, #24]
 8004e32:	6a1a      	ldr	r2, [r3, #32]
 8004e34:	697b      	ldr	r3, [r7, #20]
 8004e36:	605a      	str	r2, [r3, #4]
 8004e38:	69bb      	ldr	r3, [r7, #24]
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	629a      	str	r2, [r3, #40]	@ 0x28
 8004e3e:	697b      	ldr	r3, [r7, #20]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	1e5a      	subs	r2, r3, #1
 8004e44:	697b      	ldr	r3, [r7, #20]
 8004e46:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8004e48:	4b4a      	ldr	r3, [pc, #296]	@ (8004f74 <xTaskRemoveFromEventList+0x188>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d161      	bne.n	8004f14 <xTaskRemoveFromEventList+0x128>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8004e50:	69bb      	ldr	r3, [r7, #24]
 8004e52:	695b      	ldr	r3, [r3, #20]
 8004e54:	60fb      	str	r3, [r7, #12]
 8004e56:	69bb      	ldr	r3, [r7, #24]
 8004e58:	689b      	ldr	r3, [r3, #8]
 8004e5a:	69ba      	ldr	r2, [r7, #24]
 8004e5c:	68d2      	ldr	r2, [r2, #12]
 8004e5e:	609a      	str	r2, [r3, #8]
 8004e60:	69bb      	ldr	r3, [r7, #24]
 8004e62:	68db      	ldr	r3, [r3, #12]
 8004e64:	69ba      	ldr	r2, [r7, #24]
 8004e66:	6892      	ldr	r2, [r2, #8]
 8004e68:	605a      	str	r2, [r3, #4]
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	685a      	ldr	r2, [r3, #4]
 8004e6e:	69bb      	ldr	r3, [r7, #24]
 8004e70:	3304      	adds	r3, #4
 8004e72:	429a      	cmp	r2, r3
 8004e74:	d103      	bne.n	8004e7e <xTaskRemoveFromEventList+0x92>
 8004e76:	69bb      	ldr	r3, [r7, #24]
 8004e78:	68da      	ldr	r2, [r3, #12]
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	605a      	str	r2, [r3, #4]
 8004e7e:	69bb      	ldr	r3, [r7, #24]
 8004e80:	2200      	movs	r2, #0
 8004e82:	615a      	str	r2, [r3, #20]
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	1e5a      	subs	r2, r3, #1
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8004e8e:	69bb      	ldr	r3, [r7, #24]
 8004e90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e92:	4b39      	ldr	r3, [pc, #228]	@ (8004f78 <xTaskRemoveFromEventList+0x18c>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	429a      	cmp	r2, r3
 8004e98:	d903      	bls.n	8004ea2 <xTaskRemoveFromEventList+0xb6>
 8004e9a:	69bb      	ldr	r3, [r7, #24]
 8004e9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e9e:	4a36      	ldr	r2, [pc, #216]	@ (8004f78 <xTaskRemoveFromEventList+0x18c>)
 8004ea0:	6013      	str	r3, [r2, #0]
 8004ea2:	69bb      	ldr	r3, [r7, #24]
 8004ea4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ea6:	4935      	ldr	r1, [pc, #212]	@ (8004f7c <xTaskRemoveFromEventList+0x190>)
 8004ea8:	4613      	mov	r3, r2
 8004eaa:	009b      	lsls	r3, r3, #2
 8004eac:	4413      	add	r3, r2
 8004eae:	009b      	lsls	r3, r3, #2
 8004eb0:	440b      	add	r3, r1
 8004eb2:	3304      	adds	r3, #4
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	60bb      	str	r3, [r7, #8]
 8004eb8:	69bb      	ldr	r3, [r7, #24]
 8004eba:	68ba      	ldr	r2, [r7, #8]
 8004ebc:	609a      	str	r2, [r3, #8]
 8004ebe:	68bb      	ldr	r3, [r7, #8]
 8004ec0:	689a      	ldr	r2, [r3, #8]
 8004ec2:	69bb      	ldr	r3, [r7, #24]
 8004ec4:	60da      	str	r2, [r3, #12]
 8004ec6:	68bb      	ldr	r3, [r7, #8]
 8004ec8:	689b      	ldr	r3, [r3, #8]
 8004eca:	69ba      	ldr	r2, [r7, #24]
 8004ecc:	3204      	adds	r2, #4
 8004ece:	605a      	str	r2, [r3, #4]
 8004ed0:	69bb      	ldr	r3, [r7, #24]
 8004ed2:	1d1a      	adds	r2, r3, #4
 8004ed4:	68bb      	ldr	r3, [r7, #8]
 8004ed6:	609a      	str	r2, [r3, #8]
 8004ed8:	69bb      	ldr	r3, [r7, #24]
 8004eda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004edc:	4613      	mov	r3, r2
 8004ede:	009b      	lsls	r3, r3, #2
 8004ee0:	4413      	add	r3, r2
 8004ee2:	009b      	lsls	r3, r3, #2
 8004ee4:	4a25      	ldr	r2, [pc, #148]	@ (8004f7c <xTaskRemoveFromEventList+0x190>)
 8004ee6:	441a      	add	r2, r3
 8004ee8:	69bb      	ldr	r3, [r7, #24]
 8004eea:	615a      	str	r2, [r3, #20]
 8004eec:	69bb      	ldr	r3, [r7, #24]
 8004eee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ef0:	4922      	ldr	r1, [pc, #136]	@ (8004f7c <xTaskRemoveFromEventList+0x190>)
 8004ef2:	4613      	mov	r3, r2
 8004ef4:	009b      	lsls	r3, r3, #2
 8004ef6:	4413      	add	r3, r2
 8004ef8:	009b      	lsls	r3, r3, #2
 8004efa:	440b      	add	r3, r1
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	69ba      	ldr	r2, [r7, #24]
 8004f00:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004f02:	1c59      	adds	r1, r3, #1
 8004f04:	481d      	ldr	r0, [pc, #116]	@ (8004f7c <xTaskRemoveFromEventList+0x190>)
 8004f06:	4613      	mov	r3, r2
 8004f08:	009b      	lsls	r3, r3, #2
 8004f0a:	4413      	add	r3, r2
 8004f0c:	009b      	lsls	r3, r3, #2
 8004f0e:	4403      	add	r3, r0
 8004f10:	6019      	str	r1, [r3, #0]
 8004f12:	e01b      	b.n	8004f4c <xTaskRemoveFromEventList+0x160>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004f14:	4b1a      	ldr	r3, [pc, #104]	@ (8004f80 <xTaskRemoveFromEventList+0x194>)
 8004f16:	685b      	ldr	r3, [r3, #4]
 8004f18:	613b      	str	r3, [r7, #16]
 8004f1a:	69bb      	ldr	r3, [r7, #24]
 8004f1c:	693a      	ldr	r2, [r7, #16]
 8004f1e:	61da      	str	r2, [r3, #28]
 8004f20:	693b      	ldr	r3, [r7, #16]
 8004f22:	689a      	ldr	r2, [r3, #8]
 8004f24:	69bb      	ldr	r3, [r7, #24]
 8004f26:	621a      	str	r2, [r3, #32]
 8004f28:	693b      	ldr	r3, [r7, #16]
 8004f2a:	689b      	ldr	r3, [r3, #8]
 8004f2c:	69ba      	ldr	r2, [r7, #24]
 8004f2e:	3218      	adds	r2, #24
 8004f30:	605a      	str	r2, [r3, #4]
 8004f32:	69bb      	ldr	r3, [r7, #24]
 8004f34:	f103 0218 	add.w	r2, r3, #24
 8004f38:	693b      	ldr	r3, [r7, #16]
 8004f3a:	609a      	str	r2, [r3, #8]
 8004f3c:	69bb      	ldr	r3, [r7, #24]
 8004f3e:	4a10      	ldr	r2, [pc, #64]	@ (8004f80 <xTaskRemoveFromEventList+0x194>)
 8004f40:	629a      	str	r2, [r3, #40]	@ 0x28
 8004f42:	4b0f      	ldr	r3, [pc, #60]	@ (8004f80 <xTaskRemoveFromEventList+0x194>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	3301      	adds	r3, #1
 8004f48:	4a0d      	ldr	r2, [pc, #52]	@ (8004f80 <xTaskRemoveFromEventList+0x194>)
 8004f4a:	6013      	str	r3, [r2, #0]
    }

    #if ( configNUMBER_OF_CORES == 1 )
    {
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004f4c:	69bb      	ldr	r3, [r7, #24]
 8004f4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f50:	4b0c      	ldr	r3, [pc, #48]	@ (8004f84 <xTaskRemoveFromEventList+0x198>)
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f56:	429a      	cmp	r2, r3
 8004f58:	d905      	bls.n	8004f66 <xTaskRemoveFromEventList+0x17a>
        {
            /* Return true if the task removed from the event list has a higher
             * priority than the calling task.  This allows the calling task to know if
             * it should force a context switch now. */
            xReturn = pdTRUE;
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	61fb      	str	r3, [r7, #28]

            /* Mark that a yield is pending in case the user is not using the
             * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
            xYieldPendings[ 0 ] = pdTRUE;
 8004f5e:	4b0a      	ldr	r3, [pc, #40]	@ (8004f88 <xTaskRemoveFromEventList+0x19c>)
 8004f60:	2201      	movs	r2, #1
 8004f62:	601a      	str	r2, [r3, #0]
 8004f64:	e001      	b.n	8004f6a <xTaskRemoveFromEventList+0x17e>
        }
        else
        {
            xReturn = pdFALSE;
 8004f66:	2300      	movs	r3, #0
 8004f68:	61fb      	str	r3, [r7, #28]
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_xTaskRemoveFromEventList( xReturn );
    return xReturn;
 8004f6a:	69fb      	ldr	r3, [r7, #28]
}
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	3720      	adds	r7, #32
 8004f70:	46bd      	mov	sp, r7
 8004f72:	bd80      	pop	{r7, pc}
 8004f74:	200006d0 	.word	0x200006d0
 8004f78:	200006b0 	.word	0x200006b0
 8004f7c:	200001d8 	.word	0x200001d8
 8004f80:	20000668 	.word	0x20000668
 8004f84:	200001d4 	.word	0x200001d4
 8004f88:	200006bc 	.word	0x200006bc

08004f8c <vTaskInternalSetTimeOutState>:
    traceRETURN_vTaskSetTimeOutState();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004f8c:	b480      	push	{r7}
 8004f8e:	b083      	sub	sp, #12
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
    traceENTER_vTaskInternalSetTimeOutState( pxTimeOut );

    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004f94:	4b06      	ldr	r3, [pc, #24]	@ (8004fb0 <vTaskInternalSetTimeOutState+0x24>)
 8004f96:	681a      	ldr	r2, [r3, #0]
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8004f9c:	4b05      	ldr	r3, [pc, #20]	@ (8004fb4 <vTaskInternalSetTimeOutState+0x28>)
 8004f9e:	681a      	ldr	r2, [r3, #0]
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	605a      	str	r2, [r3, #4]

    traceRETURN_vTaskInternalSetTimeOutState();
}
 8004fa4:	bf00      	nop
 8004fa6:	370c      	adds	r7, #12
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fae:	4770      	bx	lr
 8004fb0:	200006c0 	.word	0x200006c0
 8004fb4:	200006ac 	.word	0x200006ac

08004fb8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b086      	sub	sp, #24
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
 8004fc0:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    traceENTER_xTaskCheckForTimeOut( pxTimeOut, pxTicksToWait );

    configASSERT( pxTimeOut );
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d103      	bne.n	8004fd0 <xTaskCheckForTimeOut+0x18>
 8004fc8:	f000 fe9e 	bl	8005d08 <ulSetInterruptMask>
 8004fcc:	bf00      	nop
 8004fce:	e7fd      	b.n	8004fcc <xTaskCheckForTimeOut+0x14>
    configASSERT( pxTicksToWait );
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d103      	bne.n	8004fde <xTaskCheckForTimeOut+0x26>
 8004fd6:	f000 fe97 	bl	8005d08 <ulSetInterruptMask>
 8004fda:	bf00      	nop
 8004fdc:	e7fd      	b.n	8004fda <xTaskCheckForTimeOut+0x22>

    taskENTER_CRITICAL();
 8004fde:	f000 fceb 	bl	80059b8 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8004fe2:	4b26      	ldr	r3, [pc, #152]	@ (800507c <xTaskCheckForTimeOut+0xc4>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	613b      	str	r3, [r7, #16]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	693a      	ldr	r2, [r7, #16]
 8004fee:	1ad3      	subs	r3, r2, r3
 8004ff0:	60fb      	str	r3, [r7, #12]

        #if ( INCLUDE_xTaskAbortDelay == 1 )
            if( pxCurrentTCB->ucDelayAborted != ( uint8_t ) pdFALSE )
 8004ff2:	4b23      	ldr	r3, [pc, #140]	@ (8005080 <xTaskCheckForTimeOut+0xc8>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f893 305a 	ldrb.w	r3, [r3, #90]	@ 0x5a
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d007      	beq.n	800500e <xTaskCheckForTimeOut+0x56>
            {
                /* The delay was aborted, which is not the same as a time out,
                 * but has the same result. */
                pxCurrentTCB->ucDelayAborted = ( uint8_t ) pdFALSE;
 8004ffe:	4b20      	ldr	r3, [pc, #128]	@ (8005080 <xTaskCheckForTimeOut+0xc8>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	2200      	movs	r2, #0
 8005004:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
                xReturn = pdTRUE;
 8005008:	2301      	movs	r3, #1
 800500a:	617b      	str	r3, [r7, #20]
 800500c:	e02e      	b.n	800506c <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005016:	d102      	bne.n	800501e <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8005018:	2300      	movs	r3, #0
 800501a:	617b      	str	r3, [r7, #20]
 800501c:	e026      	b.n	800506c <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681a      	ldr	r2, [r3, #0]
 8005022:	4b18      	ldr	r3, [pc, #96]	@ (8005084 <xTaskCheckForTimeOut+0xcc>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	429a      	cmp	r2, r3
 8005028:	d00a      	beq.n	8005040 <xTaskCheckForTimeOut+0x88>
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	693a      	ldr	r2, [r7, #16]
 8005030:	429a      	cmp	r2, r3
 8005032:	d305      	bcc.n	8005040 <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8005034:	2301      	movs	r3, #1
 8005036:	617b      	str	r3, [r7, #20]
            *pxTicksToWait = ( TickType_t ) 0;
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	2200      	movs	r2, #0
 800503c:	601a      	str	r2, [r3, #0]
 800503e:	e015      	b.n	800506c <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait )
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	68fa      	ldr	r2, [r7, #12]
 8005046:	429a      	cmp	r2, r3
 8005048:	d20b      	bcs.n	8005062 <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	681a      	ldr	r2, [r3, #0]
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	1ad2      	subs	r2, r2, r3
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8005056:	6878      	ldr	r0, [r7, #4]
 8005058:	f7ff ff98 	bl	8004f8c <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 800505c:	2300      	movs	r3, #0
 800505e:	617b      	str	r3, [r7, #20]
 8005060:	e004      	b.n	800506c <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	2200      	movs	r2, #0
 8005066:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8005068:	2301      	movs	r3, #1
 800506a:	617b      	str	r3, [r7, #20]
        }
    }
    taskEXIT_CRITICAL();
 800506c:	f000 fcb6 	bl	80059dc <vPortExitCritical>

    traceRETURN_xTaskCheckForTimeOut( xReturn );

    return xReturn;
 8005070:	697b      	ldr	r3, [r7, #20]
}
 8005072:	4618      	mov	r0, r3
 8005074:	3718      	adds	r7, #24
 8005076:	46bd      	mov	sp, r7
 8005078:	bd80      	pop	{r7, pc}
 800507a:	bf00      	nop
 800507c:	200006ac 	.word	0x200006ac
 8005080:	200001d4 	.word	0x200001d4
 8005084:	200006c0 	.word	0x200006c0

08005088 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005088:	b480      	push	{r7}
 800508a:	af00      	add	r7, sp, #0
    traceENTER_vTaskMissedYield();

    /* Must be called from within a critical section. */
    xYieldPendings[ portGET_CORE_ID() ] = pdTRUE;
 800508c:	4b03      	ldr	r3, [pc, #12]	@ (800509c <vTaskMissedYield+0x14>)
 800508e:	2201      	movs	r2, #1
 8005090:	601a      	str	r2, [r3, #0]

    traceRETURN_vTaskMissedYield();
}
 8005092:	bf00      	nop
 8005094:	46bd      	mov	sp, r7
 8005096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509a:	4770      	bx	lr
 800509c:	200006bc 	.word	0x200006bc

080050a0 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b082      	sub	sp, #8
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80050a8:	f000 f84a 	bl	8005140 <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 80050ac:	4b03      	ldr	r3, [pc, #12]	@ (80050bc <prvIdleTask+0x1c>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	2b01      	cmp	r3, #1
 80050b2:	d9f9      	bls.n	80050a8 <prvIdleTask+0x8>
            {
                taskYIELD();
 80050b4:	f000 fc6e 	bl	8005994 <vPortYield>
        prvCheckTasksWaitingTermination();
 80050b8:	e7f6      	b.n	80050a8 <prvIdleTask+0x8>
 80050ba:	bf00      	nop
 80050bc:	200001d8 	.word	0x200001d8

080050c0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b082      	sub	sp, #8
 80050c4:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80050c6:	2300      	movs	r3, #0
 80050c8:	607b      	str	r3, [r7, #4]
 80050ca:	e00c      	b.n	80050e6 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80050cc:	687a      	ldr	r2, [r7, #4]
 80050ce:	4613      	mov	r3, r2
 80050d0:	009b      	lsls	r3, r3, #2
 80050d2:	4413      	add	r3, r2
 80050d4:	009b      	lsls	r3, r3, #2
 80050d6:	4a12      	ldr	r2, [pc, #72]	@ (8005120 <prvInitialiseTaskLists+0x60>)
 80050d8:	4413      	add	r3, r2
 80050da:	4618      	mov	r0, r3
 80050dc:	f7fe fdbc 	bl	8003c58 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	3301      	adds	r3, #1
 80050e4:	607b      	str	r3, [r7, #4]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2b37      	cmp	r3, #55	@ 0x37
 80050ea:	d9ef      	bls.n	80050cc <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80050ec:	480d      	ldr	r0, [pc, #52]	@ (8005124 <prvInitialiseTaskLists+0x64>)
 80050ee:	f7fe fdb3 	bl	8003c58 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80050f2:	480d      	ldr	r0, [pc, #52]	@ (8005128 <prvInitialiseTaskLists+0x68>)
 80050f4:	f7fe fdb0 	bl	8003c58 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80050f8:	480c      	ldr	r0, [pc, #48]	@ (800512c <prvInitialiseTaskLists+0x6c>)
 80050fa:	f7fe fdad 	bl	8003c58 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 80050fe:	480c      	ldr	r0, [pc, #48]	@ (8005130 <prvInitialiseTaskLists+0x70>)
 8005100:	f7fe fdaa 	bl	8003c58 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8005104:	480b      	ldr	r0, [pc, #44]	@ (8005134 <prvInitialiseTaskLists+0x74>)
 8005106:	f7fe fda7 	bl	8003c58 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800510a:	4b0b      	ldr	r3, [pc, #44]	@ (8005138 <prvInitialiseTaskLists+0x78>)
 800510c:	4a05      	ldr	r2, [pc, #20]	@ (8005124 <prvInitialiseTaskLists+0x64>)
 800510e:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005110:	4b0a      	ldr	r3, [pc, #40]	@ (800513c <prvInitialiseTaskLists+0x7c>)
 8005112:	4a05      	ldr	r2, [pc, #20]	@ (8005128 <prvInitialiseTaskLists+0x68>)
 8005114:	601a      	str	r2, [r3, #0]
}
 8005116:	bf00      	nop
 8005118:	3708      	adds	r7, #8
 800511a:	46bd      	mov	sp, r7
 800511c:	bd80      	pop	{r7, pc}
 800511e:	bf00      	nop
 8005120:	200001d8 	.word	0x200001d8
 8005124:	20000638 	.word	0x20000638
 8005128:	2000064c 	.word	0x2000064c
 800512c:	20000668 	.word	0x20000668
 8005130:	2000067c 	.word	0x2000067c
 8005134:	20000694 	.word	0x20000694
 8005138:	20000660 	.word	0x20000660
 800513c:	20000664 	.word	0x20000664

08005140 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b082      	sub	sp, #8
 8005144:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005146:	e019      	b.n	800517c <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 8005148:	f000 fc36 	bl	80059b8 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800514c:	4b10      	ldr	r3, [pc, #64]	@ (8005190 <prvCheckTasksWaitingTermination+0x50>)
 800514e:	68db      	ldr	r3, [r3, #12]
 8005150:	68db      	ldr	r3, [r3, #12]
 8005152:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	3304      	adds	r3, #4
 8005158:	4618      	mov	r0, r3
 800515a:	f7fe fde3 	bl	8003d24 <uxListRemove>
                        --uxCurrentNumberOfTasks;
 800515e:	4b0d      	ldr	r3, [pc, #52]	@ (8005194 <prvCheckTasksWaitingTermination+0x54>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	3b01      	subs	r3, #1
 8005164:	4a0b      	ldr	r2, [pc, #44]	@ (8005194 <prvCheckTasksWaitingTermination+0x54>)
 8005166:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 8005168:	4b0b      	ldr	r3, [pc, #44]	@ (8005198 <prvCheckTasksWaitingTermination+0x58>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	3b01      	subs	r3, #1
 800516e:	4a0a      	ldr	r2, [pc, #40]	@ (8005198 <prvCheckTasksWaitingTermination+0x58>)
 8005170:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 8005172:	f000 fc33 	bl	80059dc <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8005176:	6878      	ldr	r0, [r7, #4]
 8005178:	f000 f810 	bl	800519c <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800517c:	4b06      	ldr	r3, [pc, #24]	@ (8005198 <prvCheckTasksWaitingTermination+0x58>)
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	2b00      	cmp	r3, #0
 8005182:	d1e1      	bne.n	8005148 <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8005184:	bf00      	nop
 8005186:	bf00      	nop
 8005188:	3708      	adds	r7, #8
 800518a:	46bd      	mov	sp, r7
 800518c:	bd80      	pop	{r7, pc}
 800518e:	bf00      	nop
 8005190:	2000067c 	.word	0x2000067c
 8005194:	200006a8 	.word	0x200006a8
 8005198:	20000690 	.word	0x20000690

0800519c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 800519c:	b580      	push	{r7, lr}
 800519e:	b082      	sub	sp, #8
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
        #elif ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
        {
            /* The task could have been allocated statically or dynamically, so
             * check what was statically allocated before trying to free the
             * memory. */
            if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d108      	bne.n	80051c0 <prvDeleteTCB+0x24>
            {
                /* Both the stack and TCB were allocated dynamically, so both
                 * must be freed. */
                vPortFreeStack( pxTCB->pxStack );
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051b2:	4618      	mov	r0, r3
 80051b4:	f000 fe44 	bl	8005e40 <vPortFree>
                vPortFree( pxTCB );
 80051b8:	6878      	ldr	r0, [r7, #4]
 80051ba:	f000 fe41 	bl	8005e40 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 80051be:	e011      	b.n	80051e4 <prvDeleteTCB+0x48>
            else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80051c6:	2b01      	cmp	r3, #1
 80051c8:	d103      	bne.n	80051d2 <prvDeleteTCB+0x36>
                vPortFree( pxTCB );
 80051ca:	6878      	ldr	r0, [r7, #4]
 80051cc:	f000 fe38 	bl	8005e40 <vPortFree>
    }
 80051d0:	e008      	b.n	80051e4 <prvDeleteTCB+0x48>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80051d8:	2b02      	cmp	r3, #2
 80051da:	d003      	beq.n	80051e4 <prvDeleteTCB+0x48>
 80051dc:	f000 fd94 	bl	8005d08 <ulSetInterruptMask>
 80051e0:	bf00      	nop
 80051e2:	e7fd      	b.n	80051e0 <prvDeleteTCB+0x44>
    }
 80051e4:	bf00      	nop
 80051e6:	3708      	adds	r7, #8
 80051e8:	46bd      	mov	sp, r7
 80051ea:	bd80      	pop	{r7, pc}

080051ec <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80051ec:	b480      	push	{r7}
 80051ee:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80051f0:	4b0a      	ldr	r3, [pc, #40]	@ (800521c <prvResetNextTaskUnblockTime+0x30>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d104      	bne.n	8005204 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80051fa:	4b09      	ldr	r3, [pc, #36]	@ (8005220 <prvResetNextTaskUnblockTime+0x34>)
 80051fc:	f04f 32ff 	mov.w	r2, #4294967295
 8005200:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8005202:	e005      	b.n	8005210 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005204:	4b05      	ldr	r3, [pc, #20]	@ (800521c <prvResetNextTaskUnblockTime+0x30>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	68db      	ldr	r3, [r3, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	4a04      	ldr	r2, [pc, #16]	@ (8005220 <prvResetNextTaskUnblockTime+0x34>)
 800520e:	6013      	str	r3, [r2, #0]
}
 8005210:	bf00      	nop
 8005212:	46bd      	mov	sp, r7
 8005214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005218:	4770      	bx	lr
 800521a:	bf00      	nop
 800521c:	20000660 	.word	0x20000660
 8005220:	200006c8 	.word	0x200006c8

08005224 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8005224:	b480      	push	{r7}
 8005226:	b083      	sub	sp, #12
 8005228:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        traceENTER_xTaskGetSchedulerState();

        if( xSchedulerRunning == pdFALSE )
 800522a:	4b0b      	ldr	r3, [pc, #44]	@ (8005258 <xTaskGetSchedulerState+0x34>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d102      	bne.n	8005238 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8005232:	2301      	movs	r3, #1
 8005234:	607b      	str	r3, [r7, #4]
 8005236:	e008      	b.n	800524a <xTaskGetSchedulerState+0x26>
        {
            #if ( configNUMBER_OF_CORES > 1 )
                taskENTER_CRITICAL();
            #endif
            {
                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8005238:	4b08      	ldr	r3, [pc, #32]	@ (800525c <xTaskGetSchedulerState+0x38>)
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	2b00      	cmp	r3, #0
 800523e:	d102      	bne.n	8005246 <xTaskGetSchedulerState+0x22>
                {
                    xReturn = taskSCHEDULER_RUNNING;
 8005240:	2302      	movs	r3, #2
 8005242:	607b      	str	r3, [r7, #4]
 8005244:	e001      	b.n	800524a <xTaskGetSchedulerState+0x26>
                }
                else
                {
                    xReturn = taskSCHEDULER_SUSPENDED;
 8005246:	2300      	movs	r3, #0
 8005248:	607b      	str	r3, [r7, #4]
            #endif
        }

        traceRETURN_xTaskGetSchedulerState( xReturn );

        return xReturn;
 800524a:	687b      	ldr	r3, [r7, #4]
    }
 800524c:	4618      	mov	r0, r3
 800524e:	370c      	adds	r7, #12
 8005250:	46bd      	mov	sp, r7
 8005252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005256:	4770      	bx	lr
 8005258:	200006b4 	.word	0x200006b4
 800525c:	200006d0 	.word	0x200006d0

08005260 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b088      	sub	sp, #32
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
 8005268:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800526a:	4b32      	ldr	r3, [pc, #200]	@ (8005334 <prvAddCurrentTaskToDelayedList+0xd4>)
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	61fb      	str	r3, [r7, #28]
    List_t * const pxDelayedList = pxDelayedTaskList;
 8005270:	4b31      	ldr	r3, [pc, #196]	@ (8005338 <prvAddCurrentTaskToDelayedList+0xd8>)
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	61bb      	str	r3, [r7, #24]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 8005276:	4b31      	ldr	r3, [pc, #196]	@ (800533c <prvAddCurrentTaskToDelayedList+0xdc>)
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	617b      	str	r3, [r7, #20]
    #if ( INCLUDE_xTaskAbortDelay == 1 )
    {
        /* About to enter a delayed list, so ensure the ucDelayAborted flag is
         * reset to pdFALSE so it can be detected as having been set to pdTRUE
         * when the task leaves the Blocked state. */
        pxCurrentTCB->ucDelayAborted = ( uint8_t ) pdFALSE;
 800527c:	4b30      	ldr	r3, [pc, #192]	@ (8005340 <prvAddCurrentTaskToDelayedList+0xe0>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	2200      	movs	r2, #0
 8005282:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005286:	4b2e      	ldr	r3, [pc, #184]	@ (8005340 <prvAddCurrentTaskToDelayedList+0xe0>)
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	3304      	adds	r3, #4
 800528c:	4618      	mov	r0, r3
 800528e:	f7fe fd49 	bl	8003d24 <uxListRemove>
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005298:	d124      	bne.n	80052e4 <prvAddCurrentTaskToDelayedList+0x84>
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d021      	beq.n	80052e4 <prvAddCurrentTaskToDelayedList+0x84>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80052a0:	4b28      	ldr	r3, [pc, #160]	@ (8005344 <prvAddCurrentTaskToDelayedList+0xe4>)
 80052a2:	685b      	ldr	r3, [r3, #4]
 80052a4:	613b      	str	r3, [r7, #16]
 80052a6:	4b26      	ldr	r3, [pc, #152]	@ (8005340 <prvAddCurrentTaskToDelayedList+0xe0>)
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	693a      	ldr	r2, [r7, #16]
 80052ac:	609a      	str	r2, [r3, #8]
 80052ae:	4b24      	ldr	r3, [pc, #144]	@ (8005340 <prvAddCurrentTaskToDelayedList+0xe0>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	693a      	ldr	r2, [r7, #16]
 80052b4:	6892      	ldr	r2, [r2, #8]
 80052b6:	60da      	str	r2, [r3, #12]
 80052b8:	4b21      	ldr	r3, [pc, #132]	@ (8005340 <prvAddCurrentTaskToDelayedList+0xe0>)
 80052ba:	681a      	ldr	r2, [r3, #0]
 80052bc:	693b      	ldr	r3, [r7, #16]
 80052be:	689b      	ldr	r3, [r3, #8]
 80052c0:	3204      	adds	r2, #4
 80052c2:	605a      	str	r2, [r3, #4]
 80052c4:	4b1e      	ldr	r3, [pc, #120]	@ (8005340 <prvAddCurrentTaskToDelayedList+0xe0>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	1d1a      	adds	r2, r3, #4
 80052ca:	693b      	ldr	r3, [r7, #16]
 80052cc:	609a      	str	r2, [r3, #8]
 80052ce:	4b1c      	ldr	r3, [pc, #112]	@ (8005340 <prvAddCurrentTaskToDelayedList+0xe0>)
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	4a1c      	ldr	r2, [pc, #112]	@ (8005344 <prvAddCurrentTaskToDelayedList+0xe4>)
 80052d4:	615a      	str	r2, [r3, #20]
 80052d6:	4b1b      	ldr	r3, [pc, #108]	@ (8005344 <prvAddCurrentTaskToDelayedList+0xe4>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	3301      	adds	r3, #1
 80052dc:	4a19      	ldr	r2, [pc, #100]	@ (8005344 <prvAddCurrentTaskToDelayedList+0xe4>)
 80052de:	6013      	str	r3, [r2, #0]
 80052e0:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 80052e2:	e022      	b.n	800532a <prvAddCurrentTaskToDelayedList+0xca>
            xTimeToWake = xConstTickCount + xTicksToWait;
 80052e4:	69fa      	ldr	r2, [r7, #28]
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	4413      	add	r3, r2
 80052ea:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80052ec:	4b14      	ldr	r3, [pc, #80]	@ (8005340 <prvAddCurrentTaskToDelayedList+0xe0>)
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	68fa      	ldr	r2, [r7, #12]
 80052f2:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 80052f4:	68fa      	ldr	r2, [r7, #12]
 80052f6:	69fb      	ldr	r3, [r7, #28]
 80052f8:	429a      	cmp	r2, r3
 80052fa:	d207      	bcs.n	800530c <prvAddCurrentTaskToDelayedList+0xac>
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 80052fc:	4b10      	ldr	r3, [pc, #64]	@ (8005340 <prvAddCurrentTaskToDelayedList+0xe0>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	3304      	adds	r3, #4
 8005302:	4619      	mov	r1, r3
 8005304:	6978      	ldr	r0, [r7, #20]
 8005306:	f7fe fcd4 	bl	8003cb2 <vListInsert>
}
 800530a:	e00e      	b.n	800532a <prvAddCurrentTaskToDelayedList+0xca>
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 800530c:	4b0c      	ldr	r3, [pc, #48]	@ (8005340 <prvAddCurrentTaskToDelayedList+0xe0>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	3304      	adds	r3, #4
 8005312:	4619      	mov	r1, r3
 8005314:	69b8      	ldr	r0, [r7, #24]
 8005316:	f7fe fccc 	bl	8003cb2 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 800531a:	4b0b      	ldr	r3, [pc, #44]	@ (8005348 <prvAddCurrentTaskToDelayedList+0xe8>)
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	68fa      	ldr	r2, [r7, #12]
 8005320:	429a      	cmp	r2, r3
 8005322:	d202      	bcs.n	800532a <prvAddCurrentTaskToDelayedList+0xca>
                    xNextTaskUnblockTime = xTimeToWake;
 8005324:	4a08      	ldr	r2, [pc, #32]	@ (8005348 <prvAddCurrentTaskToDelayedList+0xe8>)
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	6013      	str	r3, [r2, #0]
}
 800532a:	bf00      	nop
 800532c:	3720      	adds	r7, #32
 800532e:	46bd      	mov	sp, r7
 8005330:	bd80      	pop	{r7, pc}
 8005332:	bf00      	nop
 8005334:	200006ac 	.word	0x200006ac
 8005338:	20000660 	.word	0x20000660
 800533c:	20000664 	.word	0x20000664
 8005340:	200001d4 	.word	0x200001d4
 8005344:	20000694 	.word	0x20000694
 8005348:	200006c8 	.word	0x200006c8

0800534c <vApplicationGetIdleTaskMemory>:
 * configKERNEL_PROVIDED_STATIC_MEMORY to 0 or leaving it undefined.
 */
    void vApplicationGetIdleTaskMemory( StaticTask_t ** ppxIdleTaskTCBBuffer,
                                        StackType_t ** ppxIdleTaskStackBuffer,
                                        configSTACK_DEPTH_TYPE * puxIdleTaskStackSize )
    {
 800534c:	b480      	push	{r7}
 800534e:	b085      	sub	sp, #20
 8005350:	af00      	add	r7, sp, #0
 8005352:	60f8      	str	r0, [r7, #12]
 8005354:	60b9      	str	r1, [r7, #8]
 8005356:	607a      	str	r2, [r7, #4]
        static StaticTask_t xIdleTaskTCB;
        static StackType_t uxIdleTaskStack[ configMINIMAL_STACK_SIZE ];

        *ppxIdleTaskTCBBuffer = &( xIdleTaskTCB );
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	4a07      	ldr	r2, [pc, #28]	@ (8005378 <vApplicationGetIdleTaskMemory+0x2c>)
 800535c:	601a      	str	r2, [r3, #0]
        *ppxIdleTaskStackBuffer = &( uxIdleTaskStack[ 0 ] );
 800535e:	68bb      	ldr	r3, [r7, #8]
 8005360:	4a06      	ldr	r2, [pc, #24]	@ (800537c <vApplicationGetIdleTaskMemory+0x30>)
 8005362:	601a      	str	r2, [r3, #0]
        *puxIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2280      	movs	r2, #128	@ 0x80
 8005368:	601a      	str	r2, [r3, #0]
    }
 800536a:	bf00      	nop
 800536c:	3714      	adds	r7, #20
 800536e:	46bd      	mov	sp, r7
 8005370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005374:	4770      	bx	lr
 8005376:	bf00      	nop
 8005378:	200006d4 	.word	0x200006d4
 800537c:	20000730 	.word	0x20000730

08005380 <vApplicationGetTimerTaskMemory>:
 * configKERNEL_PROVIDED_STATIC_MEMORY to 0 or leaving it undefined.
 */
    void vApplicationGetTimerTaskMemory( StaticTask_t ** ppxTimerTaskTCBBuffer,
                                         StackType_t ** ppxTimerTaskStackBuffer,
                                         configSTACK_DEPTH_TYPE * puxTimerTaskStackSize )
    {
 8005380:	b480      	push	{r7}
 8005382:	b085      	sub	sp, #20
 8005384:	af00      	add	r7, sp, #0
 8005386:	60f8      	str	r0, [r7, #12]
 8005388:	60b9      	str	r1, [r7, #8]
 800538a:	607a      	str	r2, [r7, #4]
        static StaticTask_t xTimerTaskTCB;
        static StackType_t uxTimerTaskStack[ configTIMER_TASK_STACK_DEPTH ];

        *ppxTimerTaskTCBBuffer = &( xTimerTaskTCB );
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	4a07      	ldr	r2, [pc, #28]	@ (80053ac <vApplicationGetTimerTaskMemory+0x2c>)
 8005390:	601a      	str	r2, [r3, #0]
        *ppxTimerTaskStackBuffer = &( uxTimerTaskStack[ 0 ] );
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	4a06      	ldr	r2, [pc, #24]	@ (80053b0 <vApplicationGetTimerTaskMemory+0x30>)
 8005396:	601a      	str	r2, [r3, #0]
        *puxTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2280      	movs	r2, #128	@ 0x80
 800539c:	601a      	str	r2, [r3, #0]
    }
 800539e:	bf00      	nop
 80053a0:	3714      	adds	r7, #20
 80053a2:	46bd      	mov	sp, r7
 80053a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a8:	4770      	bx	lr
 80053aa:	bf00      	nop
 80053ac:	20000930 	.word	0x20000930
 80053b0:	2000098c 	.word	0x2000098c

080053b4 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b088      	sub	sp, #32
 80053b8:	af04      	add	r7, sp, #16
        BaseType_t xReturn = pdFAIL;
 80053ba:	2300      	movs	r3, #0
 80053bc:	60fb      	str	r3, [r7, #12]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 80053be:	f000 fa69 	bl	8005894 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 80053c2:	4b18      	ldr	r3, [pc, #96]	@ (8005424 <xTimerCreateTimerTask+0x70>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d020      	beq.n	800540c <xTimerCreateTimerTask+0x58>
            }
            #else /* #if ( ( configNUMBER_OF_CORES > 1 ) && ( configUSE_CORE_AFFINITY == 1 ) ) */
            {
                #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    StaticTask_t * pxTimerTaskTCBBuffer = NULL;
 80053ca:	2300      	movs	r3, #0
 80053cc:	60bb      	str	r3, [r7, #8]
                    StackType_t * pxTimerTaskStackBuffer = NULL;
 80053ce:	2300      	movs	r3, #0
 80053d0:	607b      	str	r3, [r7, #4]
                    configSTACK_DEPTH_TYPE uxTimerTaskStackSize;

                    vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &uxTimerTaskStackSize );
 80053d2:	463a      	mov	r2, r7
 80053d4:	1d39      	adds	r1, r7, #4
 80053d6:	f107 0308 	add.w	r3, r7, #8
 80053da:	4618      	mov	r0, r3
 80053dc:	f7ff ffd0 	bl	8005380 <vApplicationGetTimerTaskMemory>
                    xTimerTaskHandle = xTaskCreateStatic( &prvTimerTask,
 80053e0:	6839      	ldr	r1, [r7, #0]
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	68ba      	ldr	r2, [r7, #8]
 80053e6:	9202      	str	r2, [sp, #8]
 80053e8:	9301      	str	r3, [sp, #4]
 80053ea:	2302      	movs	r3, #2
 80053ec:	9300      	str	r3, [sp, #0]
 80053ee:	2300      	movs	r3, #0
 80053f0:	460a      	mov	r2, r1
 80053f2:	490d      	ldr	r1, [pc, #52]	@ (8005428 <xTimerCreateTimerTask+0x74>)
 80053f4:	480d      	ldr	r0, [pc, #52]	@ (800542c <xTimerCreateTimerTask+0x78>)
 80053f6:	f7fe ffb2 	bl	800435e <xTaskCreateStatic>
 80053fa:	4603      	mov	r3, r0
 80053fc:	4a0c      	ldr	r2, [pc, #48]	@ (8005430 <xTimerCreateTimerTask+0x7c>)
 80053fe:	6013      	str	r3, [r2, #0]
                                                          NULL,
                                                          ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
                                                          pxTimerTaskStackBuffer,
                                                          pxTimerTaskTCBBuffer );

                    if( xTimerTaskHandle != NULL )
 8005400:	4b0b      	ldr	r3, [pc, #44]	@ (8005430 <xTimerCreateTimerTask+0x7c>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d001      	beq.n	800540c <xTimerCreateTimerTask+0x58>
                    {
                        xReturn = pdPASS;
 8005408:	2301      	movs	r3, #1
 800540a:	60fb      	str	r3, [r7, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d103      	bne.n	800541a <xTimerCreateTimerTask+0x66>
 8005412:	f000 fc79 	bl	8005d08 <ulSetInterruptMask>
 8005416:	bf00      	nop
 8005418:	e7fd      	b.n	8005416 <xTimerCreateTimerTask+0x62>

        traceRETURN_xTimerCreateTimerTask( xReturn );

        return xReturn;
 800541a:	68fb      	ldr	r3, [r7, #12]
    }
 800541c:	4618      	mov	r0, r3
 800541e:	3710      	adds	r7, #16
 8005420:	46bd      	mov	sp, r7
 8005422:	bd80      	pop	{r7, pc}
 8005424:	20000bbc 	.word	0x20000bbc
 8005428:	08006d70 	.word	0x08006d70
 800542c:	080054d9 	.word	0x080054d9
 8005430:	20000bc0 	.word	0x20000bc0

08005434 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8005434:	b580      	push	{r7, lr}
 8005436:	b084      	sub	sp, #16
 8005438:	af00      	add	r7, sp, #0
 800543a:	60f8      	str	r0, [r7, #12]
 800543c:	60b9      	str	r1, [r7, #8]
 800543e:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8005440:	e008      	b.n	8005454 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	699b      	ldr	r3, [r3, #24]
 8005446:	68ba      	ldr	r2, [r7, #8]
 8005448:	4413      	add	r3, r2
 800544a:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	6a1b      	ldr	r3, [r3, #32]
 8005450:	68f8      	ldr	r0, [r7, #12]
 8005452:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	699a      	ldr	r2, [r3, #24]
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	18d1      	adds	r1, r2, r3
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	687a      	ldr	r2, [r7, #4]
 8005460:	68f8      	ldr	r0, [r7, #12]
 8005462:	f000 f8d7 	bl	8005614 <prvInsertTimerInActiveList>
 8005466:	4603      	mov	r3, r0
 8005468:	2b00      	cmp	r3, #0
 800546a:	d1ea      	bne.n	8005442 <prvReloadTimer+0xe>
        }
    }
 800546c:	bf00      	nop
 800546e:	bf00      	nop
 8005470:	3710      	adds	r7, #16
 8005472:	46bd      	mov	sp, r7
 8005474:	bd80      	pop	{r7, pc}
	...

08005478 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8005478:	b580      	push	{r7, lr}
 800547a:	b084      	sub	sp, #16
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
 8005480:	6039      	str	r1, [r7, #0]
        /* MISRA Ref 11.5.3 [Void pointer assignment] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
        /* coverity[misra_c_2012_rule_11_5_violation] */
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005482:	4b14      	ldr	r3, [pc, #80]	@ (80054d4 <prvProcessExpiredTimer+0x5c>)
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	68db      	ldr	r3, [r3, #12]
 8005488:	68db      	ldr	r3, [r3, #12]
 800548a:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	3304      	adds	r3, #4
 8005490:	4618      	mov	r0, r3
 8005492:	f7fe fc47 	bl	8003d24 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800549c:	f003 0304 	and.w	r3, r3, #4
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d005      	beq.n	80054b0 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 80054a4:	683a      	ldr	r2, [r7, #0]
 80054a6:	6879      	ldr	r1, [r7, #4]
 80054a8:	68f8      	ldr	r0, [r7, #12]
 80054aa:	f7ff ffc3 	bl	8005434 <prvReloadTimer>
 80054ae:	e008      	b.n	80054c2 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80054b6:	f023 0301 	bic.w	r3, r3, #1
 80054ba:	b2da      	uxtb	r2, r3
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	6a1b      	ldr	r3, [r3, #32]
 80054c6:	68f8      	ldr	r0, [r7, #12]
 80054c8:	4798      	blx	r3
    }
 80054ca:	bf00      	nop
 80054cc:	3710      	adds	r7, #16
 80054ce:	46bd      	mov	sp, r7
 80054d0:	bd80      	pop	{r7, pc}
 80054d2:	bf00      	nop
 80054d4:	20000bb4 	.word	0x20000bb4

080054d8 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 80054d8:	b580      	push	{r7, lr}
 80054da:	b084      	sub	sp, #16
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]

        for( ; configCONTROL_INFINITE_LOOP(); )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80054e0:	f107 0308 	add.w	r3, r7, #8
 80054e4:	4618      	mov	r0, r3
 80054e6:	f000 f851 	bl	800558c <prvGetNextExpireTime>
 80054ea:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	4619      	mov	r1, r3
 80054f0:	68f8      	ldr	r0, [r7, #12]
 80054f2:	f000 f805 	bl	8005500 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 80054f6:	f000 f8cf 	bl	8005698 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80054fa:	bf00      	nop
 80054fc:	e7f0      	b.n	80054e0 <prvTimerTask+0x8>
	...

08005500 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8005500:	b580      	push	{r7, lr}
 8005502:	b084      	sub	sp, #16
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]
 8005508:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 800550a:	f7ff f993 	bl	8004834 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800550e:	f107 0308 	add.w	r3, r7, #8
 8005512:	4618      	mov	r0, r3
 8005514:	f000 f85e 	bl	80055d4 <prvSampleTimeNow>
 8005518:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 800551a:	68bb      	ldr	r3, [r7, #8]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d12a      	bne.n	8005576 <prvProcessTimerOrBlockTask+0x76>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	2b00      	cmp	r3, #0
 8005524:	d10a      	bne.n	800553c <prvProcessTimerOrBlockTask+0x3c>
 8005526:	687a      	ldr	r2, [r7, #4]
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	429a      	cmp	r2, r3
 800552c:	d806      	bhi.n	800553c <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 800552e:	f7ff f98f 	bl	8004850 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005532:	68f9      	ldr	r1, [r7, #12]
 8005534:	6878      	ldr	r0, [r7, #4]
 8005536:	f7ff ff9f 	bl	8005478 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 800553a:	e01e      	b.n	800557a <prvProcessTimerOrBlockTask+0x7a>
                    if( xListWasEmpty != pdFALSE )
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d008      	beq.n	8005554 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005542:	4b10      	ldr	r3, [pc, #64]	@ (8005584 <prvProcessTimerOrBlockTask+0x84>)
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d101      	bne.n	8005550 <prvProcessTimerOrBlockTask+0x50>
 800554c:	2301      	movs	r3, #1
 800554e:	e000      	b.n	8005552 <prvProcessTimerOrBlockTask+0x52>
 8005550:	2300      	movs	r3, #0
 8005552:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005554:	4b0c      	ldr	r3, [pc, #48]	@ (8005588 <prvProcessTimerOrBlockTask+0x88>)
 8005556:	6818      	ldr	r0, [r3, #0]
 8005558:	687a      	ldr	r2, [r7, #4]
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	1ad3      	subs	r3, r2, r3
 800555e:	683a      	ldr	r2, [r7, #0]
 8005560:	4619      	mov	r1, r3
 8005562:	f7fe fe7f 	bl	8004264 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8005566:	f7ff f973 	bl	8004850 <xTaskResumeAll>
 800556a:	4603      	mov	r3, r0
 800556c:	2b00      	cmp	r3, #0
 800556e:	d104      	bne.n	800557a <prvProcessTimerOrBlockTask+0x7a>
                        taskYIELD_WITHIN_API();
 8005570:	f000 fa10 	bl	8005994 <vPortYield>
    }
 8005574:	e001      	b.n	800557a <prvProcessTimerOrBlockTask+0x7a>
                ( void ) xTaskResumeAll();
 8005576:	f7ff f96b 	bl	8004850 <xTaskResumeAll>
    }
 800557a:	bf00      	nop
 800557c:	3710      	adds	r7, #16
 800557e:	46bd      	mov	sp, r7
 8005580:	bd80      	pop	{r7, pc}
 8005582:	bf00      	nop
 8005584:	20000bb8 	.word	0x20000bb8
 8005588:	20000bbc 	.word	0x20000bbc

0800558c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 800558c:	b480      	push	{r7}
 800558e:	b085      	sub	sp, #20
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005594:	4b0e      	ldr	r3, [pc, #56]	@ (80055d0 <prvGetNextExpireTime+0x44>)
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d101      	bne.n	80055a2 <prvGetNextExpireTime+0x16>
 800559e:	2201      	movs	r2, #1
 80055a0:	e000      	b.n	80055a4 <prvGetNextExpireTime+0x18>
 80055a2:	2200      	movs	r2, #0
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d105      	bne.n	80055bc <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80055b0:	4b07      	ldr	r3, [pc, #28]	@ (80055d0 <prvGetNextExpireTime+0x44>)
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	68db      	ldr	r3, [r3, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	60fb      	str	r3, [r7, #12]
 80055ba:	e001      	b.n	80055c0 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 80055bc:	2300      	movs	r3, #0
 80055be:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 80055c0:	68fb      	ldr	r3, [r7, #12]
    }
 80055c2:	4618      	mov	r0, r3
 80055c4:	3714      	adds	r7, #20
 80055c6:	46bd      	mov	sp, r7
 80055c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055cc:	4770      	bx	lr
 80055ce:	bf00      	nop
 80055d0:	20000bb4 	.word	0x20000bb4

080055d4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b084      	sub	sp, #16
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U;

        xTimeNow = xTaskGetTickCount();
 80055dc:	f7ff fa32 	bl	8004a44 <xTaskGetTickCount>
 80055e0:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 80055e2:	4b0b      	ldr	r3, [pc, #44]	@ (8005610 <prvSampleTimeNow+0x3c>)
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	68fa      	ldr	r2, [r7, #12]
 80055e8:	429a      	cmp	r2, r3
 80055ea:	d205      	bcs.n	80055f8 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 80055ec:	f000 f92c 	bl	8005848 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2201      	movs	r2, #1
 80055f4:	601a      	str	r2, [r3, #0]
 80055f6:	e002      	b.n	80055fe <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2200      	movs	r2, #0
 80055fc:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 80055fe:	4a04      	ldr	r2, [pc, #16]	@ (8005610 <prvSampleTimeNow+0x3c>)
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8005604:	68fb      	ldr	r3, [r7, #12]
    }
 8005606:	4618      	mov	r0, r3
 8005608:	3710      	adds	r7, #16
 800560a:	46bd      	mov	sp, r7
 800560c:	bd80      	pop	{r7, pc}
 800560e:	bf00      	nop
 8005610:	20000bc4 	.word	0x20000bc4

08005614 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8005614:	b580      	push	{r7, lr}
 8005616:	b086      	sub	sp, #24
 8005618:	af00      	add	r7, sp, #0
 800561a:	60f8      	str	r0, [r7, #12]
 800561c:	60b9      	str	r1, [r7, #8]
 800561e:	607a      	str	r2, [r7, #4]
 8005620:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8005622:	2300      	movs	r3, #0
 8005624:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	68ba      	ldr	r2, [r7, #8]
 800562a:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	68fa      	ldr	r2, [r7, #12]
 8005630:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8005632:	68ba      	ldr	r2, [r7, #8]
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	429a      	cmp	r2, r3
 8005638:	d812      	bhi.n	8005660 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 800563a:	687a      	ldr	r2, [r7, #4]
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	1ad2      	subs	r2, r2, r3
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	699b      	ldr	r3, [r3, #24]
 8005644:	429a      	cmp	r2, r3
 8005646:	d302      	bcc.n	800564e <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8005648:	2301      	movs	r3, #1
 800564a:	617b      	str	r3, [r7, #20]
 800564c:	e01b      	b.n	8005686 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800564e:	4b10      	ldr	r3, [pc, #64]	@ (8005690 <prvInsertTimerInActiveList+0x7c>)
 8005650:	681a      	ldr	r2, [r3, #0]
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	3304      	adds	r3, #4
 8005656:	4619      	mov	r1, r3
 8005658:	4610      	mov	r0, r2
 800565a:	f7fe fb2a 	bl	8003cb2 <vListInsert>
 800565e:	e012      	b.n	8005686 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005660:	687a      	ldr	r2, [r7, #4]
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	429a      	cmp	r2, r3
 8005666:	d206      	bcs.n	8005676 <prvInsertTimerInActiveList+0x62>
 8005668:	68ba      	ldr	r2, [r7, #8]
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	429a      	cmp	r2, r3
 800566e:	d302      	bcc.n	8005676 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8005670:	2301      	movs	r3, #1
 8005672:	617b      	str	r3, [r7, #20]
 8005674:	e007      	b.n	8005686 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005676:	4b07      	ldr	r3, [pc, #28]	@ (8005694 <prvInsertTimerInActiveList+0x80>)
 8005678:	681a      	ldr	r2, [r3, #0]
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	3304      	adds	r3, #4
 800567e:	4619      	mov	r1, r3
 8005680:	4610      	mov	r0, r2
 8005682:	f7fe fb16 	bl	8003cb2 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8005686:	697b      	ldr	r3, [r7, #20]
    }
 8005688:	4618      	mov	r0, r3
 800568a:	3718      	adds	r7, #24
 800568c:	46bd      	mov	sp, r7
 800568e:	bd80      	pop	{r7, pc}
 8005690:	20000bb8 	.word	0x20000bb8
 8005694:	20000bb4 	.word	0x20000bb4

08005698 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8005698:	b580      	push	{r7, lr}
 800569a:	b088      	sub	sp, #32
 800569c:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage = { 0 };
 800569e:	1d3b      	adds	r3, r7, #4
 80056a0:	2200      	movs	r2, #0
 80056a2:	601a      	str	r2, [r3, #0]
 80056a4:	605a      	str	r2, [r3, #4]
 80056a6:	609a      	str	r2, [r3, #8]
 80056a8:	60da      	str	r2, [r3, #12]
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 80056aa:	e0bb      	b.n	8005824 <prvProcessReceivedCommands+0x18c>
        {
            #if ( INCLUDE_xTimerPendFunctionCall == 1 )
            {
                /* Negative commands are pended function calls rather than timer
                 * commands. */
                if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	da11      	bge.n	80056d6 <prvProcessReceivedCommands+0x3e>
                {
                    const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80056b2:	1d3b      	adds	r3, r7, #4
 80056b4:	3304      	adds	r3, #4
 80056b6:	61fb      	str	r3, [r7, #28]

                    /* The timer uses the xCallbackParameters member to request a
                     * callback be executed.  Check the callback is not NULL. */
                    configASSERT( pxCallback );
 80056b8:	69fb      	ldr	r3, [r7, #28]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d103      	bne.n	80056c6 <prvProcessReceivedCommands+0x2e>
 80056be:	f000 fb23 	bl	8005d08 <ulSetInterruptMask>
 80056c2:	bf00      	nop
 80056c4:	e7fd      	b.n	80056c2 <prvProcessReceivedCommands+0x2a>

                    /* Call the function. */
                    pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80056c6:	69fb      	ldr	r3, [r7, #28]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	69fa      	ldr	r2, [r7, #28]
 80056cc:	6850      	ldr	r0, [r2, #4]
 80056ce:	69fa      	ldr	r2, [r7, #28]
 80056d0:	6892      	ldr	r2, [r2, #8]
 80056d2:	4611      	mov	r1, r2
 80056d4:	4798      	blx	r3
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	f2c0 80a3 	blt.w	8005824 <prvProcessReceivedCommands+0x18c>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	61bb      	str	r3, [r7, #24]

                if( pxTimer != NULL )
 80056e2:	69bb      	ldr	r3, [r7, #24]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	f000 809d 	beq.w	8005824 <prvProcessReceivedCommands+0x18c>
                {
                    if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 80056ea:	69bb      	ldr	r3, [r7, #24]
 80056ec:	695b      	ldr	r3, [r3, #20]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d004      	beq.n	80056fc <prvProcessReceivedCommands+0x64>
                    {
                        /* The timer is in a list, remove it. */
                        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80056f2:	69bb      	ldr	r3, [r7, #24]
 80056f4:	3304      	adds	r3, #4
 80056f6:	4618      	mov	r0, r3
 80056f8:	f7fe fb14 	bl	8003d24 <uxListRemove>
                     *  it must be present in the function call.  prvSampleTimeNow() must be
                     *  called after the message is received from xTimerQueue so there is no
                     *  possibility of a higher priority task adding a message to the message
                     *  queue with a time that is ahead of the timer daemon task (because it
                     *  pre-empted the timer daemon task after the xTimeNow value was set). */
                    xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80056fc:	463b      	mov	r3, r7
 80056fe:	4618      	mov	r0, r3
 8005700:	f7ff ff68 	bl	80055d4 <prvSampleTimeNow>
 8005704:	6178      	str	r0, [r7, #20]

                    switch( xMessage.xMessageID )
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	3b01      	subs	r3, #1
 800570a:	2b08      	cmp	r3, #8
 800570c:	f200 8087 	bhi.w	800581e <prvProcessReceivedCommands+0x186>
 8005710:	a201      	add	r2, pc, #4	@ (adr r2, 8005718 <prvProcessReceivedCommands+0x80>)
 8005712:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005716:	bf00      	nop
 8005718:	0800573d 	.word	0x0800573d
 800571c:	0800573d 	.word	0x0800573d
 8005720:	080057a5 	.word	0x080057a5
 8005724:	080057b9 	.word	0x080057b9
 8005728:	080057f5 	.word	0x080057f5
 800572c:	0800573d 	.word	0x0800573d
 8005730:	0800573d 	.word	0x0800573d
 8005734:	080057a5 	.word	0x080057a5
 8005738:	080057b9 	.word	0x080057b9
                        case tmrCOMMAND_START:
                        case tmrCOMMAND_START_FROM_ISR:
                        case tmrCOMMAND_RESET:
                        case tmrCOMMAND_RESET_FROM_ISR:
                            /* Start or restart a timer. */
                            pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 800573c:	69bb      	ldr	r3, [r7, #24]
 800573e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005742:	f043 0301 	orr.w	r3, r3, #1
 8005746:	b2da      	uxtb	r2, r3
 8005748:	69bb      	ldr	r3, [r7, #24]
 800574a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                            if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800574e:	68ba      	ldr	r2, [r7, #8]
 8005750:	69bb      	ldr	r3, [r7, #24]
 8005752:	699b      	ldr	r3, [r3, #24]
 8005754:	18d1      	adds	r1, r2, r3
 8005756:	68bb      	ldr	r3, [r7, #8]
 8005758:	697a      	ldr	r2, [r7, #20]
 800575a:	69b8      	ldr	r0, [r7, #24]
 800575c:	f7ff ff5a 	bl	8005614 <prvInsertTimerInActiveList>
 8005760:	4603      	mov	r3, r0
 8005762:	2b00      	cmp	r3, #0
 8005764:	d05d      	beq.n	8005822 <prvProcessReceivedCommands+0x18a>
                            {
                                /* The timer expired before it was added to the active
                                 * timer list.  Process it now. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8005766:	69bb      	ldr	r3, [r7, #24]
 8005768:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800576c:	f003 0304 	and.w	r3, r3, #4
 8005770:	2b00      	cmp	r3, #0
 8005772:	d009      	beq.n	8005788 <prvProcessReceivedCommands+0xf0>
                                {
                                    prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8005774:	68ba      	ldr	r2, [r7, #8]
 8005776:	69bb      	ldr	r3, [r7, #24]
 8005778:	699b      	ldr	r3, [r3, #24]
 800577a:	4413      	add	r3, r2
 800577c:	697a      	ldr	r2, [r7, #20]
 800577e:	4619      	mov	r1, r3
 8005780:	69b8      	ldr	r0, [r7, #24]
 8005782:	f7ff fe57 	bl	8005434 <prvReloadTimer>
 8005786:	e008      	b.n	800579a <prvProcessReceivedCommands+0x102>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8005788:	69bb      	ldr	r3, [r7, #24]
 800578a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800578e:	f023 0301 	bic.w	r3, r3, #1
 8005792:	b2da      	uxtb	r2, r3
 8005794:	69bb      	ldr	r3, [r7, #24]
 8005796:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                                }

                                /* Call the timer callback. */
                                traceTIMER_EXPIRED( pxTimer );
                                pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800579a:	69bb      	ldr	r3, [r7, #24]
 800579c:	6a1b      	ldr	r3, [r3, #32]
 800579e:	69b8      	ldr	r0, [r7, #24]
 80057a0:	4798      	blx	r3
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            break;
 80057a2:	e03e      	b.n	8005822 <prvProcessReceivedCommands+0x18a>

                        case tmrCOMMAND_STOP:
                        case tmrCOMMAND_STOP_FROM_ISR:
                            /* The timer has already been removed from the active list. */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80057a4:	69bb      	ldr	r3, [r7, #24]
 80057a6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80057aa:	f023 0301 	bic.w	r3, r3, #1
 80057ae:	b2da      	uxtb	r2, r3
 80057b0:	69bb      	ldr	r3, [r7, #24]
 80057b2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            break;
 80057b6:	e035      	b.n	8005824 <prvProcessReceivedCommands+0x18c>

                        case tmrCOMMAND_CHANGE_PERIOD:
                        case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                            pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 80057b8:	69bb      	ldr	r3, [r7, #24]
 80057ba:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80057be:	f043 0301 	orr.w	r3, r3, #1
 80057c2:	b2da      	uxtb	r2, r3
 80057c4:	69bb      	ldr	r3, [r7, #24]
 80057c6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80057ca:	68ba      	ldr	r2, [r7, #8]
 80057cc:	69bb      	ldr	r3, [r7, #24]
 80057ce:	619a      	str	r2, [r3, #24]
                            configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80057d0:	69bb      	ldr	r3, [r7, #24]
 80057d2:	699b      	ldr	r3, [r3, #24]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d103      	bne.n	80057e0 <prvProcessReceivedCommands+0x148>
 80057d8:	f000 fa96 	bl	8005d08 <ulSetInterruptMask>
 80057dc:	bf00      	nop
 80057de:	e7fd      	b.n	80057dc <prvProcessReceivedCommands+0x144>
                             * be longer or shorter than the old one.  The command time is
                             * therefore set to the current time, and as the period cannot
                             * be zero the next expiry time can only be in the future,
                             * meaning (unlike for the xTimerStart() case above) there is
                             * no fail case that needs to be handled here. */
                            ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80057e0:	69bb      	ldr	r3, [r7, #24]
 80057e2:	699a      	ldr	r2, [r3, #24]
 80057e4:	697b      	ldr	r3, [r7, #20]
 80057e6:	18d1      	adds	r1, r2, r3
 80057e8:	697b      	ldr	r3, [r7, #20]
 80057ea:	697a      	ldr	r2, [r7, #20]
 80057ec:	69b8      	ldr	r0, [r7, #24]
 80057ee:	f7ff ff11 	bl	8005614 <prvInsertTimerInActiveList>
                            break;
 80057f2:	e017      	b.n	8005824 <prvProcessReceivedCommands+0x18c>
                            #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80057f4:	69bb      	ldr	r3, [r7, #24]
 80057f6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80057fa:	f003 0302 	and.w	r3, r3, #2
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d103      	bne.n	800580a <prvProcessReceivedCommands+0x172>
                                {
                                    vPortFree( pxTimer );
 8005802:	69b8      	ldr	r0, [r7, #24]
 8005804:	f000 fb1c 	bl	8005e40 <vPortFree>
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                            }
                            #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                            break;
 8005808:	e00c      	b.n	8005824 <prvProcessReceivedCommands+0x18c>
                                    pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800580a:	69bb      	ldr	r3, [r7, #24]
 800580c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005810:	f023 0301 	bic.w	r3, r3, #1
 8005814:	b2da      	uxtb	r2, r3
 8005816:	69bb      	ldr	r3, [r7, #24]
 8005818:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            break;
 800581c:	e002      	b.n	8005824 <prvProcessReceivedCommands+0x18c>

                        default:
                            /* Don't expect to get here. */
                            break;
 800581e:	bf00      	nop
 8005820:	e000      	b.n	8005824 <prvProcessReceivedCommands+0x18c>
                            break;
 8005822:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 8005824:	4b07      	ldr	r3, [pc, #28]	@ (8005844 <prvProcessReceivedCommands+0x1ac>)
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	1d39      	adds	r1, r7, #4
 800582a:	2200      	movs	r2, #0
 800582c:	4618      	mov	r0, r3
 800582e:	f7fe fb88 	bl	8003f42 <xQueueReceive>
 8005832:	4603      	mov	r3, r0
 8005834:	2b00      	cmp	r3, #0
 8005836:	f47f af39 	bne.w	80056ac <prvProcessReceivedCommands+0x14>
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
    }
 800583a:	bf00      	nop
 800583c:	bf00      	nop
 800583e:	3720      	adds	r7, #32
 8005840:	46bd      	mov	sp, r7
 8005842:	bd80      	pop	{r7, pc}
 8005844:	20000bbc 	.word	0x20000bbc

08005848 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8005848:	b580      	push	{r7, lr}
 800584a:	b082      	sub	sp, #8
 800584c:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800584e:	e009      	b.n	8005864 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005850:	4b0e      	ldr	r3, [pc, #56]	@ (800588c <prvSwitchTimerLists+0x44>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	68db      	ldr	r3, [r3, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 800585a:	f04f 31ff 	mov.w	r1, #4294967295
 800585e:	6838      	ldr	r0, [r7, #0]
 8005860:	f7ff fe0a 	bl	8005478 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005864:	4b09      	ldr	r3, [pc, #36]	@ (800588c <prvSwitchTimerLists+0x44>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d1f0      	bne.n	8005850 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 800586e:	4b07      	ldr	r3, [pc, #28]	@ (800588c <prvSwitchTimerLists+0x44>)
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8005874:	4b06      	ldr	r3, [pc, #24]	@ (8005890 <prvSwitchTimerLists+0x48>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	4a04      	ldr	r2, [pc, #16]	@ (800588c <prvSwitchTimerLists+0x44>)
 800587a:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 800587c:	4a04      	ldr	r2, [pc, #16]	@ (8005890 <prvSwitchTimerLists+0x48>)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6013      	str	r3, [r2, #0]
    }
 8005882:	bf00      	nop
 8005884:	3708      	adds	r7, #8
 8005886:	46bd      	mov	sp, r7
 8005888:	bd80      	pop	{r7, pc}
 800588a:	bf00      	nop
 800588c:	20000bb4 	.word	0x20000bb4
 8005890:	20000bb8 	.word	0x20000bb8

08005894 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8005894:	b580      	push	{r7, lr}
 8005896:	b082      	sub	sp, #8
 8005898:	af02      	add	r7, sp, #8
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 800589a:	f000 f88d 	bl	80059b8 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 800589e:	4b15      	ldr	r3, [pc, #84]	@ (80058f4 <prvCheckForValidListAndQueue+0x60>)
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d120      	bne.n	80058e8 <prvCheckForValidListAndQueue+0x54>
            {
                vListInitialise( &xActiveTimerList1 );
 80058a6:	4814      	ldr	r0, [pc, #80]	@ (80058f8 <prvCheckForValidListAndQueue+0x64>)
 80058a8:	f7fe f9d6 	bl	8003c58 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 80058ac:	4813      	ldr	r0, [pc, #76]	@ (80058fc <prvCheckForValidListAndQueue+0x68>)
 80058ae:	f7fe f9d3 	bl	8003c58 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 80058b2:	4b13      	ldr	r3, [pc, #76]	@ (8005900 <prvCheckForValidListAndQueue+0x6c>)
 80058b4:	4a10      	ldr	r2, [pc, #64]	@ (80058f8 <prvCheckForValidListAndQueue+0x64>)
 80058b6:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 80058b8:	4b12      	ldr	r3, [pc, #72]	@ (8005904 <prvCheckForValidListAndQueue+0x70>)
 80058ba:	4a10      	ldr	r2, [pc, #64]	@ (80058fc <prvCheckForValidListAndQueue+0x68>)
 80058bc:	601a      	str	r2, [r3, #0]
                    /* The timer queue is allocated statically in case
                     * configSUPPORT_DYNAMIC_ALLOCATION is 0. */
                    PRIVILEGED_DATA static StaticQueue_t xStaticTimerQueue;
                    PRIVILEGED_DATA static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ];

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80058be:	2300      	movs	r3, #0
 80058c0:	9300      	str	r3, [sp, #0]
 80058c2:	4b11      	ldr	r3, [pc, #68]	@ (8005908 <prvCheckForValidListAndQueue+0x74>)
 80058c4:	4a11      	ldr	r2, [pc, #68]	@ (800590c <prvCheckForValidListAndQueue+0x78>)
 80058c6:	2110      	movs	r1, #16
 80058c8:	200a      	movs	r0, #10
 80058ca:	f7fe face 	bl	8003e6a <xQueueGenericCreateStatic>
 80058ce:	4603      	mov	r3, r0
 80058d0:	4a08      	ldr	r2, [pc, #32]	@ (80058f4 <prvCheckForValidListAndQueue+0x60>)
 80058d2:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 80058d4:	4b07      	ldr	r3, [pc, #28]	@ (80058f4 <prvCheckForValidListAndQueue+0x60>)
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d005      	beq.n	80058e8 <prvCheckForValidListAndQueue+0x54>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80058dc:	4b05      	ldr	r3, [pc, #20]	@ (80058f4 <prvCheckForValidListAndQueue+0x60>)
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	490b      	ldr	r1, [pc, #44]	@ (8005910 <prvCheckForValidListAndQueue+0x7c>)
 80058e2:	4618      	mov	r0, r3
 80058e4:	f7fe fc78 	bl	80041d8 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80058e8:	f000 f878 	bl	80059dc <vPortExitCritical>
    }
 80058ec:	bf00      	nop
 80058ee:	46bd      	mov	sp, r7
 80058f0:	bd80      	pop	{r7, pc}
 80058f2:	bf00      	nop
 80058f4:	20000bbc 	.word	0x20000bbc
 80058f8:	20000b8c 	.word	0x20000b8c
 80058fc:	20000ba0 	.word	0x20000ba0
 8005900:	20000bb4 	.word	0x20000bb4
 8005904:	20000bb8 	.word	0x20000bb8
 8005908:	20000c68 	.word	0x20000c68
 800590c:	20000bc8 	.word	0x20000bc8
 8005910:	08006d78 	.word	0x08006d78

08005914 <vPortSetupTimerInterrupt>:

#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void ) /* PRIVILEGED_FUNCTION */
{
 8005914:	b480      	push	{r7}
 8005916:	af00      	add	r7, sp, #0
     * enable SysTick without first selecting a valid clock source. We trigger
     * the bug if we change clock sources from a clock with a zero clock period
     * to one with a nonzero clock period and enable Systick at the same time.
     * So we configure the CLKSOURCE bit here, prior to setting the ENABLE bit.
     * This workaround avoids the bug in QEMU versions older than 7.0.0. */
    portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT_CONFIG;
 8005918:	4b0b      	ldr	r3, [pc, #44]	@ (8005948 <vPortSetupTimerInterrupt+0x34>)
 800591a:	2204      	movs	r2, #4
 800591c:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800591e:	4b0b      	ldr	r3, [pc, #44]	@ (800594c <vPortSetupTimerInterrupt+0x38>)
 8005920:	2200      	movs	r2, #0
 8005922:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005924:	4b0a      	ldr	r3, [pc, #40]	@ (8005950 <vPortSetupTimerInterrupt+0x3c>)
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	4a0a      	ldr	r2, [pc, #40]	@ (8005954 <vPortSetupTimerInterrupt+0x40>)
 800592a:	fba2 2303 	umull	r2, r3, r2, r3
 800592e:	099b      	lsrs	r3, r3, #6
 8005930:	4a09      	ldr	r2, [pc, #36]	@ (8005958 <vPortSetupTimerInterrupt+0x44>)
 8005932:	3b01      	subs	r3, #1
 8005934:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 8005936:	4b04      	ldr	r3, [pc, #16]	@ (8005948 <vPortSetupTimerInterrupt+0x34>)
 8005938:	2207      	movs	r2, #7
 800593a:	601a      	str	r2, [r3, #0]
}
 800593c:	bf00      	nop
 800593e:	46bd      	mov	sp, r7
 8005940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005944:	4770      	bx	lr
 8005946:	bf00      	nop
 8005948:	e000e010 	.word	0xe000e010
 800594c:	e000e018 	.word	0xe000e018
 8005950:	20000000 	.word	0x20000000
 8005954:	10624dd3 	.word	0x10624dd3
 8005958:	e000e014 	.word	0xe000e014

0800595c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800595c:	b580      	push	{r7, lr}
 800595e:	b082      	sub	sp, #8
 8005960:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 8005962:	2300      	movs	r3, #0
 8005964:	607b      	str	r3, [r7, #4]
    /* A function that implements a task must not exit or attempt to return to
     * its caller as there is nothing to return to. If a task wants to exit it
     * should instead call vTaskDelete( NULL ). Artificially force an assert()
     * to be triggered if configASSERT() is defined, then stop here so
     * application writers can catch the error. */
    configASSERT( ulCriticalNesting == ~0UL );
 8005966:	4b0a      	ldr	r3, [pc, #40]	@ (8005990 <prvTaskExitError+0x34>)
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800596e:	d003      	beq.n	8005978 <prvTaskExitError+0x1c>
 8005970:	f000 f9ca 	bl	8005d08 <ulSetInterruptMask>
 8005974:	bf00      	nop
 8005976:	e7fd      	b.n	8005974 <prvTaskExitError+0x18>
    portDISABLE_INTERRUPTS();
 8005978:	f000 f9c6 	bl	8005d08 <ulSetInterruptMask>

    while( ulDummy == 0 )
 800597c:	bf00      	nop
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d0fc      	beq.n	800597e <prvTaskExitError+0x22>
         * warnings about code appearing after this function is called - making
         * ulDummy volatile makes the compiler think the function could return
         * and therefore not output an 'unreachable code' warning for code that
         * appears after it. */
    }
}
 8005984:	bf00      	nop
 8005986:	bf00      	nop
 8005988:	3708      	adds	r7, #8
 800598a:	46bd      	mov	sp, r7
 800598c:	bd80      	pop	{r7, pc}
 800598e:	bf00      	nop
 8005990:	20000010 	.word	0x20000010

08005994 <vPortYield>:

#endif /* configENABLE_FPU */
/*-----------------------------------------------------------*/

void vPortYield( void ) /* PRIVILEGED_FUNCTION */
{
 8005994:	b480      	push	{r7}
 8005996:	af00      	add	r7, sp, #0
    /* Set a PendSV to request a context switch. */
    portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005998:	4b06      	ldr	r3, [pc, #24]	@ (80059b4 <vPortYield+0x20>)
 800599a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800599e:	601a      	str	r2, [r3, #0]

    /* Barriers are normally not required but do ensure the code is
     * completely within the specified behaviour for the architecture. */
    __asm volatile ( "dsb" ::: "memory" );
 80059a0:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 80059a4:	f3bf 8f6f 	isb	sy
}
 80059a8:	bf00      	nop
 80059aa:	46bd      	mov	sp, r7
 80059ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b0:	4770      	bx	lr
 80059b2:	bf00      	nop
 80059b4:	e000ed04 	.word	0xe000ed04

080059b8 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void ) /* PRIVILEGED_FUNCTION */
{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 80059bc:	f000 f9a4 	bl	8005d08 <ulSetInterruptMask>
    ulCriticalNesting++;
 80059c0:	4b05      	ldr	r3, [pc, #20]	@ (80059d8 <vPortEnterCritical+0x20>)
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	3301      	adds	r3, #1
 80059c6:	4a04      	ldr	r2, [pc, #16]	@ (80059d8 <vPortEnterCritical+0x20>)
 80059c8:	6013      	str	r3, [r2, #0]

    /* Barriers are normally not required but do ensure the code is
     * completely within the specified behaviour for the architecture. */
    __asm volatile ( "dsb" ::: "memory" );
 80059ca:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 80059ce:	f3bf 8f6f 	isb	sy
}
 80059d2:	bf00      	nop
 80059d4:	bd80      	pop	{r7, pc}
 80059d6:	bf00      	nop
 80059d8:	20000010 	.word	0x20000010

080059dc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void ) /* PRIVILEGED_FUNCTION */
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	af00      	add	r7, sp, #0
    configASSERT( ulCriticalNesting );
 80059e0:	4b0a      	ldr	r3, [pc, #40]	@ (8005a0c <vPortExitCritical+0x30>)
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d103      	bne.n	80059f0 <vPortExitCritical+0x14>
 80059e8:	f000 f98e 	bl	8005d08 <ulSetInterruptMask>
 80059ec:	bf00      	nop
 80059ee:	e7fd      	b.n	80059ec <vPortExitCritical+0x10>
    ulCriticalNesting--;
 80059f0:	4b06      	ldr	r3, [pc, #24]	@ (8005a0c <vPortExitCritical+0x30>)
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	3b01      	subs	r3, #1
 80059f6:	4a05      	ldr	r2, [pc, #20]	@ (8005a0c <vPortExitCritical+0x30>)
 80059f8:	6013      	str	r3, [r2, #0]

    if( ulCriticalNesting == 0 )
 80059fa:	4b04      	ldr	r3, [pc, #16]	@ (8005a0c <vPortExitCritical+0x30>)
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d102      	bne.n	8005a08 <vPortExitCritical+0x2c>
    {
        portENABLE_INTERRUPTS();
 8005a02:	2000      	movs	r0, #0
 8005a04:	f000 f98d 	bl	8005d22 <vClearInterruptMask>
    }
}
 8005a08:	bf00      	nop
 8005a0a:	bd80      	pop	{r7, pc}
 8005a0c:	20000010 	.word	0x20000010

08005a10 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void SysTick_Handler( void ) /* PRIVILEGED_FUNCTION */
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b082      	sub	sp, #8
 8005a14:	af00      	add	r7, sp, #0
    uint32_t ulPreviousMask;

    ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8005a16:	f000 f977 	bl	8005d08 <ulSetInterruptMask>
 8005a1a:	6078      	str	r0, [r7, #4]
    traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8005a1c:	f7ff f822 	bl	8004a64 <xTaskIncrementTick>
 8005a20:	4603      	mov	r3, r0
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d003      	beq.n	8005a2e <xPortSysTickHandler+0x1e>
        {
            traceISR_EXIT_TO_SCHEDULER();
            /* Pend a context switch. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005a26:	4b05      	ldr	r3, [pc, #20]	@ (8005a3c <xPortSysTickHandler+0x2c>)
 8005a28:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a2c:	601a      	str	r2, [r3, #0]
        else
        {
            traceISR_EXIT();
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8005a2e:	6878      	ldr	r0, [r7, #4]
 8005a30:	f000 f977 	bl	8005d22 <vClearInterruptMask>
}
 8005a34:	bf00      	nop
 8005a36:	3708      	adds	r7, #8
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	bd80      	pop	{r7, pc}
 8005a3c:	e000ed04 	.word	0xe000ed04

08005a40 <vPortSVCHandler_C>:
/*-----------------------------------------------------------*/

void vPortSVCHandler_C( uint32_t * pulCallerStackAddress ) /* PRIVILEGED_FUNCTION portDONT_DISCARD */
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b084      	sub	sp, #16
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]
    #endif /* configENABLE_TRUSTZONE */
    uint8_t ucSVCNumber;

    /* Register are stored on the stack in the following order - R0, R1, R2, R3,
     * R12, LR, PC, xPSR. */
    ulPC = pulCallerStackAddress[ portOFFSET_TO_PC ];
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	699b      	ldr	r3, [r3, #24]
 8005a4c:	60fb      	str	r3, [r7, #12]
    ucSVCNumber = ( ( uint8_t * ) ulPC )[ -2 ];
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	3b02      	subs	r3, #2
 8005a52:	781b      	ldrb	r3, [r3, #0]
 8005a54:	72fb      	strb	r3, [r7, #11]

    switch( ucSVCNumber )
 8005a56:	7afb      	ldrb	r3, [r7, #11]
 8005a58:	2b66      	cmp	r3, #102	@ 0x66
 8005a5a:	d102      	bne.n	8005a62 <vPortSVCHandler_C+0x22>
            }
            #endif /* configENABLE_FPU */

            /* Setup the context of the first task so that the first task starts
             * executing. */
            vRestoreContextOfFirstTask();
 8005a5c:	f000 f92a 	bl	8005cb4 <vRestoreContextOfFirstTask>
            break;
 8005a60:	e003      	b.n	8005a6a <vPortSVCHandler_C+0x2a>
                    break;
            #endif /* configENABLE_MPU == 1 */

        default:
            /* Incorrect SVC call. */
            configASSERT( pdFALSE );
 8005a62:	f000 f951 	bl	8005d08 <ulSetInterruptMask>
 8005a66:	bf00      	nop
 8005a68:	e7fd      	b.n	8005a66 <vPortSVCHandler_C+0x26>
    }
}
 8005a6a:	bf00      	nop
 8005a6c:	3710      	adds	r7, #16
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	bd80      	pop	{r7, pc}
	...

08005a74 <pxPortInitialiseStack>:

    StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                         StackType_t * pxEndOfStack,
                                         TaskFunction_t pxCode,
                                         void * pvParameters ) /* PRIVILEGED_FUNCTION */
    {
 8005a74:	b480      	push	{r7}
 8005a76:	b085      	sub	sp, #20
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	60f8      	str	r0, [r7, #12]
 8005a7c:	60b9      	str	r1, [r7, #8]
 8005a7e:	607a      	str	r2, [r7, #4]
 8005a80:	603b      	str	r3, [r7, #0]
            }
            #endif /* configENABLE_TRUSTZONE */
        }
        #else /* portPRELOAD_REGISTERS */
        {
            pxTopOfStack--;                                          /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	3b04      	subs	r3, #4
 8005a86:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = portINITIAL_XPSR;                        /* xPSR. */
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005a8e:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	3b04      	subs	r3, #4
 8005a94:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) pxCode;                  /* PC. */
 8005a96:	687a      	ldr	r2, [r7, #4]
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	3b04      	subs	r3, #4
 8005aa0:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS; /* LR. */
 8005aa2:	4a38      	ldr	r2, [pc, #224]	@ (8005b84 <pxPortInitialiseStack+0x110>)
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	3b04      	subs	r3, #4
 8005aac:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x12121212UL;            /* R12. */
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	f04f 3212 	mov.w	r2, #303174162	@ 0x12121212
 8005ab4:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	3b04      	subs	r3, #4
 8005aba:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x03030303UL;            /* R3. */
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	f04f 3203 	mov.w	r2, #50529027	@ 0x3030303
 8005ac2:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	3b04      	subs	r3, #4
 8005ac8:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x02020202UL;            /* R2. */
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	f04f 3202 	mov.w	r2, #33686018	@ 0x2020202
 8005ad0:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	3b04      	subs	r3, #4
 8005ad6:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x01010101UL;            /* R1. */
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	f04f 3201 	mov.w	r2, #16843009	@ 0x1010101
 8005ade:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	3b04      	subs	r3, #4
 8005ae4:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) pvParameters;            /* R0. */
 8005ae6:	683a      	ldr	r2, [r7, #0]
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	3b04      	subs	r3, #4
 8005af0:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x11111111UL;            /* R11. */
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	f04f 3211 	mov.w	r2, #286331153	@ 0x11111111
 8005af8:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	3b04      	subs	r3, #4
 8005afe:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x10101010UL;            /* R10. */
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	f04f 3210 	mov.w	r2, #269488144	@ 0x10101010
 8005b06:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	3b04      	subs	r3, #4
 8005b0c:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x09090909UL;            /* R09. */
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	f04f 3209 	mov.w	r2, #151587081	@ 0x9090909
 8005b14:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	3b04      	subs	r3, #4
 8005b1a:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x08080808UL;            /* R08. */
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	f04f 3208 	mov.w	r2, #134744072	@ 0x8080808
 8005b22:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	3b04      	subs	r3, #4
 8005b28:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x07070707UL;            /* R07. */
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	f04f 3207 	mov.w	r2, #117901063	@ 0x7070707
 8005b30:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	3b04      	subs	r3, #4
 8005b36:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x06060606UL;            /* R06. */
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	f04f 3206 	mov.w	r2, #101058054	@ 0x6060606
 8005b3e:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	3b04      	subs	r3, #4
 8005b44:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x05050505UL;            /* R05. */
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	f04f 3205 	mov.w	r2, #84215045	@ 0x5050505
 8005b4c:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	3b04      	subs	r3, #4
 8005b52:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x04040404UL;            /* R04. */
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	f04f 3204 	mov.w	r2, #67372036	@ 0x4040404
 8005b5a:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	3b04      	subs	r3, #4
 8005b60:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = portINITIAL_EXC_RETURN;                  /* EXC_RETURN. */
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	f06f 0243 	mvn.w	r2, #67	@ 0x43
 8005b68:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	3b04      	subs	r3, #4
 8005b6e:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) pxEndOfStack;            /* Slot used to hold this task's PSPLIM value. */
 8005b70:	68ba      	ldr	r2, [r7, #8]
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	601a      	str	r2, [r3, #0]
                *pxTopOfStack = ulTaskPacKey[ i ];
            }
        }
        #endif /* configENABLE_PAC */

        return pxTopOfStack;
 8005b76:	68fb      	ldr	r3, [r7, #12]
    }
 8005b78:	4618      	mov	r0, r3
 8005b7a:	3714      	adds	r7, #20
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b82:	4770      	bx	lr
 8005b84:	0800595d 	.word	0x0800595d

08005b88 <xPortStartScheduler>:

#endif /* configENABLE_MPU */
/*-----------------------------------------------------------*/

BaseType_t xPortStartScheduler( void ) /* PRIVILEGED_FUNCTION */
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b084      	sub	sp, #16
 8005b8c:	af00      	add	r7, sp, #0
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 8005b8e:	4b41      	ldr	r3, [pc, #260]	@ (8005c94 <xPortStartScheduler+0x10c>)
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	60fb      	str	r3, [r7, #12]
         * https://www.freertos.org/Why-FreeRTOS/FAQs.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == SVC_Handler );
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	332c      	adds	r3, #44	@ 0x2c
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4a3f      	ldr	r2, [pc, #252]	@ (8005c98 <xPortStartScheduler+0x110>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d003      	beq.n	8005ba8 <xPortStartScheduler+0x20>
 8005ba0:	f000 f8b2 	bl	8005d08 <ulSetInterruptMask>
 8005ba4:	bf00      	nop
 8005ba6:	e7fd      	b.n	8005ba4 <xPortStartScheduler+0x1c>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == PendSV_Handler );
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	3338      	adds	r3, #56	@ 0x38
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	4a3b      	ldr	r2, [pc, #236]	@ (8005c9c <xPortStartScheduler+0x114>)
 8005bb0:	4293      	cmp	r3, r2
 8005bb2:	d003      	beq.n	8005bbc <xPortStartScheduler+0x34>
 8005bb4:	f000 f8a8 	bl	8005d08 <ulSetInterruptMask>
 8005bb8:	bf00      	nop
 8005bba:	e7fd      	b.n	8005bb8 <xPortStartScheduler+0x30>
    }
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( ( configASSERT_DEFINED == 1 ) && ( portHAS_ARMV8M_MAIN_EXTENSION == 1 ) )
    {
        volatile uint32_t ulImplementedPrioBits = 0;
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	60bb      	str	r3, [r7, #8]
         * "FromISR". FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * First, determine the number of priority bits available. Write to all
         * possible bits in the priority setting for SVCall. */
        portNVIC_SHPR2_REG = 0xFF000000;
 8005bc0:	4b37      	ldr	r3, [pc, #220]	@ (8005ca0 <xPortStartScheduler+0x118>)
 8005bc2:	f04f 427f 	mov.w	r2, #4278190080	@ 0xff000000
 8005bc6:	601a      	str	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = ( uint8_t ) ( ( portNVIC_SHPR2_REG & 0xFF000000 ) >> 24 );
 8005bc8:	4b35      	ldr	r3, [pc, #212]	@ (8005ca0 <xPortStartScheduler+0x118>)
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	0e1b      	lsrs	r3, r3, #24
 8005bce:	b2db      	uxtb	r3, r3
 8005bd0:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005bd2:	79fb      	ldrb	r3, [r7, #7]
 8005bd4:	b2db      	uxtb	r3, r3
 8005bd6:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005bda:	b2da      	uxtb	r2, r3
 8005bdc:	4b31      	ldr	r3, [pc, #196]	@ (8005ca4 <xPortStartScheduler+0x11c>)
 8005bde:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 8005be0:	4b30      	ldr	r3, [pc, #192]	@ (8005ca4 <xPortStartScheduler+0x11c>)
 8005be2:	781b      	ldrb	r3, [r3, #0]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d103      	bne.n	8005bf0 <xPortStartScheduler+0x68>
 8005be8:	f000 f88e 	bl	8005d08 <ulSetInterruptMask>
 8005bec:	bf00      	nop
 8005bee:	e7fd      	b.n	8005bec <xPortStartScheduler+0x64>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( uint8_t ) ( ~( uint32_t ) ucMaxPriorityValue ) ) == 0U );
 8005bf0:	79fb      	ldrb	r3, [r7, #7]
 8005bf2:	b2db      	uxtb	r3, r3
 8005bf4:	43db      	mvns	r3, r3
 8005bf6:	b2db      	uxtb	r3, r3
 8005bf8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005bfc:	b2db      	uxtb	r3, r3
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d00b      	beq.n	8005c1a <xPortStartScheduler+0x92>
 8005c02:	f000 f881 	bl	8005d08 <ulSetInterruptMask>
 8005c06:	bf00      	nop
 8005c08:	e7fd      	b.n	8005c06 <xPortStartScheduler+0x7e>

        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 8005c0a:	68bb      	ldr	r3, [r7, #8]
 8005c0c:	3301      	adds	r3, #1
 8005c0e:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005c10:	79fb      	ldrb	r3, [r7, #7]
 8005c12:	b2db      	uxtb	r3, r3
 8005c14:	005b      	lsls	r3, r3, #1
 8005c16:	b2db      	uxtb	r3, r3
 8005c18:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005c1a:	79fb      	ldrb	r3, [r7, #7]
 8005c1c:	b2db      	uxtb	r3, r3
 8005c1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c22:	2b80      	cmp	r3, #128	@ 0x80
 8005c24:	d0f1      	beq.n	8005c0a <xPortStartScheduler+0x82>
        }

        if( ulImplementedPrioBits == 8 )
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	2b08      	cmp	r3, #8
 8005c2a:	d103      	bne.n	8005c34 <xPortStartScheduler+0xac>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 8005c2c:	4b1e      	ldr	r3, [pc, #120]	@ (8005ca8 <xPortStartScheduler+0x120>)
 8005c2e:	2200      	movs	r2, #0
 8005c30:	601a      	str	r2, [r3, #0]
 8005c32:	e004      	b.n	8005c3e <xPortStartScheduler+0xb6>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 8005c34:	68bb      	ldr	r3, [r7, #8]
 8005c36:	f1c3 0307 	rsb	r3, r3, #7
 8005c3a:	4a1b      	ldr	r2, [pc, #108]	@ (8005ca8 <xPortStartScheduler+0x120>)
 8005c3c:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005c3e:	4b1a      	ldr	r3, [pc, #104]	@ (8005ca8 <xPortStartScheduler+0x120>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	021b      	lsls	r3, r3, #8
 8005c44:	4a18      	ldr	r2, [pc, #96]	@ (8005ca8 <xPortStartScheduler+0x120>)
 8005c46:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005c48:	4b17      	ldr	r3, [pc, #92]	@ (8005ca8 <xPortStartScheduler+0x120>)
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005c50:	4a15      	ldr	r2, [pc, #84]	@ (8005ca8 <xPortStartScheduler+0x120>)
 8005c52:	6013      	str	r3, [r2, #0]
    }
    #endif /* #if ( ( configASSERT_DEFINED == 1 ) && ( portHAS_ARMV8M_MAIN_EXTENSION == 1 ) ) */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8005c54:	4b15      	ldr	r3, [pc, #84]	@ (8005cac <xPortStartScheduler+0x124>)
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	4a14      	ldr	r2, [pc, #80]	@ (8005cac <xPortStartScheduler+0x124>)
 8005c5a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005c5e:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8005c60:	4b12      	ldr	r3, [pc, #72]	@ (8005cac <xPortStartScheduler+0x124>)
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	4a11      	ldr	r2, [pc, #68]	@ (8005cac <xPortStartScheduler+0x124>)
 8005c66:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005c6a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 8005c6c:	4b0c      	ldr	r3, [pc, #48]	@ (8005ca0 <xPortStartScheduler+0x118>)
 8005c6e:	2200      	movs	r2, #0
 8005c70:	601a      	str	r2, [r3, #0]
    }
    #endif /* configENABLE_MPU */

    /* Start the timer that generates the tick ISR. Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8005c72:	f7ff fe4f 	bl	8005914 <vPortSetupTimerInterrupt>

    /* Initialize the critical nesting count ready for the first task. */
    ulCriticalNesting = 0;
 8005c76:	4b0e      	ldr	r3, [pc, #56]	@ (8005cb0 <xPortStartScheduler+0x128>)
 8005c78:	2200      	movs	r2, #0
 8005c7a:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
    }
    #endif /* ( ( configENABLE_MPU == 1 ) && ( configUSE_MPU_WRAPPERS_V1 == 0 ) ) */

    /* Start the first task. */
    vStartFirstTask();
 8005c7c:	f000 f834 	bl	8005ce8 <vStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS. Call
     * vTaskSwitchContext() so link time optimization does not remove the
     * symbol. */
    vTaskSwitchContext();
 8005c80:	f7ff f802 	bl	8004c88 <vTaskSwitchContext>
    prvTaskExitError();
 8005c84:	f7ff fe6a 	bl	800595c <prvTaskExitError>

    /* Should not get here. */
    return 0;
 8005c88:	2300      	movs	r3, #0
}
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	3710      	adds	r7, #16
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	bd80      	pop	{r7, pc}
 8005c92:	bf00      	nop
 8005c94:	e000ed08 	.word	0xe000ed08
 8005c98:	08005d81 	.word	0x08005d81
 8005c9c:	08005d35 	.word	0x08005d35
 8005ca0:	e000ed1c 	.word	0xe000ed1c
 8005ca4:	20000cb8 	.word	0x20000cb8
 8005ca8:	20000cbc 	.word	0x20000cbc
 8005cac:	e000ed20 	.word	0xe000ed20
 8005cb0:	20000010 	.word	0x20000010

08005cb4 <vRestoreContextOfFirstTask>:

#else /* configENABLE_MPU */

    void vRestoreContextOfFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
    {
        __asm volatile
 8005cb4:	4a0b      	ldr	r2, [pc, #44]	@ (8005ce4 <vRestoreContextOfFirstTask+0x30>)
 8005cb6:	6811      	ldr	r1, [r2, #0]
 8005cb8:	6808      	ldr	r0, [r1, #0]
 8005cba:	c806      	ldmia	r0!, {r1, r2}
 8005cbc:	f381 880b 	msr	PSPLIM, r1
 8005cc0:	f3ef 8114 	mrs	r1, CONTROL
 8005cc4:	f051 0102 	orrs.w	r1, r1, #2
 8005cc8:	f381 8814 	msr	CONTROL, r1
 8005ccc:	3020      	adds	r0, #32
 8005cce:	f380 8809 	msr	PSP, r0
 8005cd2:	f3bf 8f6f 	isb	sy
 8005cd6:	f04f 0000 	mov.w	r0, #0
 8005cda:	f380 8811 	msr	BASEPRI, r0
 8005cde:	4710      	bx	r2
            "   isb                                             \n"
            "   mov  r0, #0                                     \n"
            "   msr  basepri, r0                                \n" /* Ensure that interrupts are enabled when the first task starts. */
            "   bx   r2                                         \n" /* Finally, branch to EXC_RETURN. */
        );
    }
 8005ce0:	bf00      	nop
 8005ce2:	0000      	.short	0x0000
 8005ce4:	200001d4 	.word	0x200001d4

08005ce8 <vStartFirstTask>:
}
/*-----------------------------------------------------------*/

void vStartFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 8005ce8:	4806      	ldr	r0, [pc, #24]	@ (8005d04 <vStartFirstTask+0x1c>)
 8005cea:	6800      	ldr	r0, [r0, #0]
 8005cec:	6800      	ldr	r0, [r0, #0]
 8005cee:	f380 8808 	msr	MSP, r0
 8005cf2:	b662      	cpsie	i
 8005cf4:	b661      	cpsie	f
 8005cf6:	f3bf 8f4f 	dsb	sy
 8005cfa:	f3bf 8f6f 	isb	sy
 8005cfe:	df66      	svc	102	@ 0x66
 8005d00:	bf00      	nop
        "   isb                                             \n"
        "   svc %0                                          \n" /* System call to start the first task. */
        "   nop                                             \n"
        ::"i" ( portSVC_START_SCHEDULER ) : "memory"
    );
}
 8005d02:	bf00      	nop
 8005d04:	e000ed08 	.word	0xe000ed08

08005d08 <ulSetInterruptMask>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMask( void ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 8005d08:	f3ef 8011 	mrs	r0, BASEPRI
 8005d0c:	f04f 0150 	mov.w	r1, #80	@ 0x50
 8005d10:	f381 8811 	msr	BASEPRI, r1
 8005d14:	f3bf 8f4f 	dsb	sy
 8005d18:	f3bf 8f6f 	isb	sy
 8005d1c:	4770      	bx	lr
        "   dsb                                             \n"
        "   isb                                             \n"
        "   bx lr                                           \n" /* Return. */
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 8005d1e:	bf00      	nop
 8005d20:	4618      	mov	r0, r3

08005d22 <vClearInterruptMask>:
/*-----------------------------------------------------------*/

void vClearInterruptMask( __attribute__( ( unused ) ) uint32_t ulMask ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 8005d22:	f380 8811 	msr	BASEPRI, r0
 8005d26:	f3bf 8f4f 	dsb	sy
 8005d2a:	f3bf 8f6f 	isb	sy
 8005d2e:	4770      	bx	lr
        "   dsb                                             \n"
        "   isb                                             \n"
        "   bx lr                                           \n" /* Return. */
        ::: "memory"
    );
}
 8005d30:	bf00      	nop
	...

08005d34 <PendSV_Handler>:

#else /* configENABLE_MPU */

    void PendSV_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
    {
        __asm volatile
 8005d34:	f3ef 8009 	mrs	r0, PSP
 8005d38:	f3ef 820b 	mrs	r2, PSPLIM
 8005d3c:	4673      	mov	r3, lr
 8005d3e:	e920 0ffc 	stmdb	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8005d42:	4a0e      	ldr	r2, [pc, #56]	@ (8005d7c <PendSV_Handler+0x48>)
 8005d44:	6811      	ldr	r1, [r2, #0]
 8005d46:	6008      	str	r0, [r1, #0]
 8005d48:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005d4c:	f380 8811 	msr	BASEPRI, r0
 8005d50:	f3bf 8f4f 	dsb	sy
 8005d54:	f3bf 8f6f 	isb	sy
 8005d58:	f7fe ff96 	bl	8004c88 <vTaskSwitchContext>
 8005d5c:	f04f 0000 	mov.w	r0, #0
 8005d60:	f380 8811 	msr	BASEPRI, r0
 8005d64:	4a05      	ldr	r2, [pc, #20]	@ (8005d7c <PendSV_Handler+0x48>)
 8005d66:	6811      	ldr	r1, [r2, #0]
 8005d68:	6808      	ldr	r0, [r1, #0]
 8005d6a:	e8b0 0ffc 	ldmia.w	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8005d6e:	f382 880b 	msr	PSPLIM, r2
 8005d72:	f380 8809 	msr	PSP, r0
 8005d76:	4718      	bx	r3
            "   msr psplim, r2                                  \n" /* Restore the PSPLIM register value for the task. */
            "   msr psp, r0                                     \n" /* Remember the new top of stack for the task. */
            "   bx r3                                           \n"
            ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
        );
    }
 8005d78:	bf00      	nop
 8005d7a:	0000      	.short	0x0000
 8005d7c:	200001d4 	.word	0x200001d4

08005d80 <SVC_Handler>:

#else /* ( configENABLE_MPU == 1 ) && ( configUSE_MPU_WRAPPERS_V1 == 0 ) */

    void SVC_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
    {
        __asm volatile
 8005d80:	f01e 0f04 	tst.w	lr, #4
 8005d84:	bf0c      	ite	eq
 8005d86:	f3ef 8008 	mrseq	r0, MSP
 8005d8a:	f3ef 8009 	mrsne	r0, PSP
 8005d8e:	4901      	ldr	r1, [pc, #4]	@ (8005d94 <SVC_Handler+0x14>)
 8005d90:	4708      	bx	r1
            "   mrseq r0, msp                                   \n"
            "   mrsne r0, psp                                   \n"
            "   ldr r1, =vPortSVCHandler_C                      \n"
            "   bx r1                                           \n"
        );
    }
 8005d92:	bf00      	nop
 8005d94:	08005a41 	.word	0x08005a41

08005d98 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	b084      	sub	sp, #16
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
    void * pvReturn = NULL;
 8005da0:	2300      	movs	r3, #0
 8005da2:	60fb      	str	r3, [r7, #12]
    /* Ensure that blocks are always aligned. */
    #if ( portBYTE_ALIGNMENT != 1 )
    {
        size_t xAdditionalRequiredSize;

        if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	f003 0307 	and.w	r3, r3, #7
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d011      	beq.n	8005dd2 <pvPortMalloc+0x3a>
        {
            /* Byte alignment required. */
            xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	f003 0307 	and.w	r3, r3, #7
 8005db4:	f1c3 0308 	rsb	r3, r3, #8
 8005db8:	60bb      	str	r3, [r7, #8]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8005dba:	68bb      	ldr	r3, [r7, #8]
 8005dbc:	43db      	mvns	r3, r3
 8005dbe:	687a      	ldr	r2, [r7, #4]
 8005dc0:	429a      	cmp	r2, r3
 8005dc2:	d804      	bhi.n	8005dce <pvPortMalloc+0x36>
            {
                xWantedSize += xAdditionalRequiredSize;
 8005dc4:	687a      	ldr	r2, [r7, #4]
 8005dc6:	68bb      	ldr	r3, [r7, #8]
 8005dc8:	4413      	add	r3, r2
 8005dca:	607b      	str	r3, [r7, #4]
 8005dcc:	e001      	b.n	8005dd2 <pvPortMalloc+0x3a>
            }
            else
            {
                xWantedSize = 0;
 8005dce:	2300      	movs	r3, #0
 8005dd0:	607b      	str	r3, [r7, #4]
            }
        }
    }
    #endif /* if ( portBYTE_ALIGNMENT != 1 ) */

    vTaskSuspendAll();
 8005dd2:	f7fe fd2f 	bl	8004834 <vTaskSuspendAll>
    {
        if( pucAlignedHeap == NULL )
 8005dd6:	4b17      	ldr	r3, [pc, #92]	@ (8005e34 <pvPortMalloc+0x9c>)
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d105      	bne.n	8005dea <pvPortMalloc+0x52>
        {
            /* Ensure the heap starts on a correctly aligned boundary. */
            pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &( ucHeap[ portBYTE_ALIGNMENT - 1 ] ) ) &
 8005dde:	4b16      	ldr	r3, [pc, #88]	@ (8005e38 <pvPortMalloc+0xa0>)
 8005de0:	f023 0307 	bic.w	r3, r3, #7
 8005de4:	461a      	mov	r2, r3
 8005de6:	4b13      	ldr	r3, [pc, #76]	@ (8005e34 <pvPortMalloc+0x9c>)
 8005de8:	601a      	str	r2, [r3, #0]
                                             ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
        }

        /* Check there is enough room left for the allocation. */
        if( ( xWantedSize > 0 ) &&
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d019      	beq.n	8005e24 <pvPortMalloc+0x8c>
            ( heapADD_WILL_OVERFLOW( xNextFreeByte, xWantedSize ) == 0 ) &&
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	43da      	mvns	r2, r3
 8005df4:	4b11      	ldr	r3, [pc, #68]	@ (8005e3c <pvPortMalloc+0xa4>)
 8005df6:	681b      	ldr	r3, [r3, #0]
        if( ( xWantedSize > 0 ) &&
 8005df8:	429a      	cmp	r2, r3
 8005dfa:	d313      	bcc.n	8005e24 <pvPortMalloc+0x8c>
            ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) )
 8005dfc:	4b0f      	ldr	r3, [pc, #60]	@ (8005e3c <pvPortMalloc+0xa4>)
 8005dfe:	681a      	ldr	r2, [r3, #0]
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	4413      	add	r3, r2
            ( heapADD_WILL_OVERFLOW( xNextFreeByte, xWantedSize ) == 0 ) &&
 8005e04:	f641 72f7 	movw	r2, #8183	@ 0x1ff7
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d80b      	bhi.n	8005e24 <pvPortMalloc+0x8c>
        {
            /* Return the next free byte then increment the index past this
             * block. */
            pvReturn = pucAlignedHeap + xNextFreeByte;
 8005e0c:	4b09      	ldr	r3, [pc, #36]	@ (8005e34 <pvPortMalloc+0x9c>)
 8005e0e:	681a      	ldr	r2, [r3, #0]
 8005e10:	4b0a      	ldr	r3, [pc, #40]	@ (8005e3c <pvPortMalloc+0xa4>)
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	4413      	add	r3, r2
 8005e16:	60fb      	str	r3, [r7, #12]
            xNextFreeByte += xWantedSize;
 8005e18:	4b08      	ldr	r3, [pc, #32]	@ (8005e3c <pvPortMalloc+0xa4>)
 8005e1a:	681a      	ldr	r2, [r3, #0]
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	4413      	add	r3, r2
 8005e20:	4a06      	ldr	r2, [pc, #24]	@ (8005e3c <pvPortMalloc+0xa4>)
 8005e22:	6013      	str	r3, [r2, #0]
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8005e24:	f7fe fd14 	bl	8004850 <xTaskResumeAll>
            vApplicationMallocFailedHook();
        }
    }
    #endif

    return pvReturn;
 8005e28:	68fb      	ldr	r3, [r7, #12]
}
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	3710      	adds	r7, #16
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	bd80      	pop	{r7, pc}
 8005e32:	bf00      	nop
 8005e34:	20002cc4 	.word	0x20002cc4
 8005e38:	20000cc7 	.word	0x20000cc7
 8005e3c:	20002cc0 	.word	0x20002cc0

08005e40 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b082      	sub	sp, #8
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
     * heap_4.c for alternative implementations, and the memory management pages of
     * https://www.FreeRTOS.org for more information. */
    ( void ) pv;

    /* Force an assert as it is invalid to call this function. */
    configASSERT( pv == NULL );
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d003      	beq.n	8005e56 <vPortFree+0x16>
 8005e4e:	f7ff ff5b 	bl	8005d08 <ulSetInterruptMask>
 8005e52:	bf00      	nop
 8005e54:	e7fd      	b.n	8005e52 <vPortFree+0x12>
}
 8005e56:	bf00      	nop
 8005e58:	3708      	adds	r7, #8
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	bd80      	pop	{r7, pc}
	...

08005e60 <std>:
 8005e60:	2300      	movs	r3, #0
 8005e62:	b510      	push	{r4, lr}
 8005e64:	4604      	mov	r4, r0
 8005e66:	6083      	str	r3, [r0, #8]
 8005e68:	8181      	strh	r1, [r0, #12]
 8005e6a:	4619      	mov	r1, r3
 8005e6c:	6643      	str	r3, [r0, #100]	@ 0x64
 8005e6e:	81c2      	strh	r2, [r0, #14]
 8005e70:	2208      	movs	r2, #8
 8005e72:	6183      	str	r3, [r0, #24]
 8005e74:	e9c0 3300 	strd	r3, r3, [r0]
 8005e78:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005e7c:	305c      	adds	r0, #92	@ 0x5c
 8005e7e:	f000 f906 	bl	800608e <memset>
 8005e82:	4b0d      	ldr	r3, [pc, #52]	@ (8005eb8 <std+0x58>)
 8005e84:	6224      	str	r4, [r4, #32]
 8005e86:	6263      	str	r3, [r4, #36]	@ 0x24
 8005e88:	4b0c      	ldr	r3, [pc, #48]	@ (8005ebc <std+0x5c>)
 8005e8a:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005e8c:	4b0c      	ldr	r3, [pc, #48]	@ (8005ec0 <std+0x60>)
 8005e8e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005e90:	4b0c      	ldr	r3, [pc, #48]	@ (8005ec4 <std+0x64>)
 8005e92:	6323      	str	r3, [r4, #48]	@ 0x30
 8005e94:	4b0c      	ldr	r3, [pc, #48]	@ (8005ec8 <std+0x68>)
 8005e96:	429c      	cmp	r4, r3
 8005e98:	d006      	beq.n	8005ea8 <std+0x48>
 8005e9a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005e9e:	4294      	cmp	r4, r2
 8005ea0:	d002      	beq.n	8005ea8 <std+0x48>
 8005ea2:	33d0      	adds	r3, #208	@ 0xd0
 8005ea4:	429c      	cmp	r4, r3
 8005ea6:	d105      	bne.n	8005eb4 <std+0x54>
 8005ea8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005eac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005eb0:	f000 b966 	b.w	8006180 <__retarget_lock_init_recursive>
 8005eb4:	bd10      	pop	{r4, pc}
 8005eb6:	bf00      	nop
 8005eb8:	08006009 	.word	0x08006009
 8005ebc:	0800602b 	.word	0x0800602b
 8005ec0:	08006063 	.word	0x08006063
 8005ec4:	08006087 	.word	0x08006087
 8005ec8:	20002cc8 	.word	0x20002cc8

08005ecc <stdio_exit_handler>:
 8005ecc:	4a02      	ldr	r2, [pc, #8]	@ (8005ed8 <stdio_exit_handler+0xc>)
 8005ece:	4903      	ldr	r1, [pc, #12]	@ (8005edc <stdio_exit_handler+0x10>)
 8005ed0:	4803      	ldr	r0, [pc, #12]	@ (8005ee0 <stdio_exit_handler+0x14>)
 8005ed2:	f000 b869 	b.w	8005fa8 <_fwalk_sglue>
 8005ed6:	bf00      	nop
 8005ed8:	20000014 	.word	0x20000014
 8005edc:	08006a3d 	.word	0x08006a3d
 8005ee0:	20000024 	.word	0x20000024

08005ee4 <cleanup_stdio>:
 8005ee4:	6841      	ldr	r1, [r0, #4]
 8005ee6:	4b0c      	ldr	r3, [pc, #48]	@ (8005f18 <cleanup_stdio+0x34>)
 8005ee8:	4299      	cmp	r1, r3
 8005eea:	b510      	push	{r4, lr}
 8005eec:	4604      	mov	r4, r0
 8005eee:	d001      	beq.n	8005ef4 <cleanup_stdio+0x10>
 8005ef0:	f000 fda4 	bl	8006a3c <_fflush_r>
 8005ef4:	68a1      	ldr	r1, [r4, #8]
 8005ef6:	4b09      	ldr	r3, [pc, #36]	@ (8005f1c <cleanup_stdio+0x38>)
 8005ef8:	4299      	cmp	r1, r3
 8005efa:	d002      	beq.n	8005f02 <cleanup_stdio+0x1e>
 8005efc:	4620      	mov	r0, r4
 8005efe:	f000 fd9d 	bl	8006a3c <_fflush_r>
 8005f02:	68e1      	ldr	r1, [r4, #12]
 8005f04:	4b06      	ldr	r3, [pc, #24]	@ (8005f20 <cleanup_stdio+0x3c>)
 8005f06:	4299      	cmp	r1, r3
 8005f08:	d004      	beq.n	8005f14 <cleanup_stdio+0x30>
 8005f0a:	4620      	mov	r0, r4
 8005f0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f10:	f000 bd94 	b.w	8006a3c <_fflush_r>
 8005f14:	bd10      	pop	{r4, pc}
 8005f16:	bf00      	nop
 8005f18:	20002cc8 	.word	0x20002cc8
 8005f1c:	20002d30 	.word	0x20002d30
 8005f20:	20002d98 	.word	0x20002d98

08005f24 <global_stdio_init.part.0>:
 8005f24:	b510      	push	{r4, lr}
 8005f26:	4b0b      	ldr	r3, [pc, #44]	@ (8005f54 <global_stdio_init.part.0+0x30>)
 8005f28:	2104      	movs	r1, #4
 8005f2a:	4c0b      	ldr	r4, [pc, #44]	@ (8005f58 <global_stdio_init.part.0+0x34>)
 8005f2c:	4a0b      	ldr	r2, [pc, #44]	@ (8005f5c <global_stdio_init.part.0+0x38>)
 8005f2e:	4620      	mov	r0, r4
 8005f30:	601a      	str	r2, [r3, #0]
 8005f32:	2200      	movs	r2, #0
 8005f34:	f7ff ff94 	bl	8005e60 <std>
 8005f38:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005f3c:	2201      	movs	r2, #1
 8005f3e:	2109      	movs	r1, #9
 8005f40:	f7ff ff8e 	bl	8005e60 <std>
 8005f44:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005f48:	2202      	movs	r2, #2
 8005f4a:	2112      	movs	r1, #18
 8005f4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f50:	f7ff bf86 	b.w	8005e60 <std>
 8005f54:	20002e00 	.word	0x20002e00
 8005f58:	20002cc8 	.word	0x20002cc8
 8005f5c:	08005ecd 	.word	0x08005ecd

08005f60 <__sfp_lock_acquire>:
 8005f60:	4801      	ldr	r0, [pc, #4]	@ (8005f68 <__sfp_lock_acquire+0x8>)
 8005f62:	f000 b90e 	b.w	8006182 <__retarget_lock_acquire_recursive>
 8005f66:	bf00      	nop
 8005f68:	20002e09 	.word	0x20002e09

08005f6c <__sfp_lock_release>:
 8005f6c:	4801      	ldr	r0, [pc, #4]	@ (8005f74 <__sfp_lock_release+0x8>)
 8005f6e:	f000 b909 	b.w	8006184 <__retarget_lock_release_recursive>
 8005f72:	bf00      	nop
 8005f74:	20002e09 	.word	0x20002e09

08005f78 <__sinit>:
 8005f78:	b510      	push	{r4, lr}
 8005f7a:	4604      	mov	r4, r0
 8005f7c:	f7ff fff0 	bl	8005f60 <__sfp_lock_acquire>
 8005f80:	6a23      	ldr	r3, [r4, #32]
 8005f82:	b11b      	cbz	r3, 8005f8c <__sinit+0x14>
 8005f84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f88:	f7ff bff0 	b.w	8005f6c <__sfp_lock_release>
 8005f8c:	4b04      	ldr	r3, [pc, #16]	@ (8005fa0 <__sinit+0x28>)
 8005f8e:	6223      	str	r3, [r4, #32]
 8005f90:	4b04      	ldr	r3, [pc, #16]	@ (8005fa4 <__sinit+0x2c>)
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d1f5      	bne.n	8005f84 <__sinit+0xc>
 8005f98:	f7ff ffc4 	bl	8005f24 <global_stdio_init.part.0>
 8005f9c:	e7f2      	b.n	8005f84 <__sinit+0xc>
 8005f9e:	bf00      	nop
 8005fa0:	08005ee5 	.word	0x08005ee5
 8005fa4:	20002e00 	.word	0x20002e00

08005fa8 <_fwalk_sglue>:
 8005fa8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005fac:	4607      	mov	r7, r0
 8005fae:	4688      	mov	r8, r1
 8005fb0:	4614      	mov	r4, r2
 8005fb2:	2600      	movs	r6, #0
 8005fb4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005fb8:	f1b9 0901 	subs.w	r9, r9, #1
 8005fbc:	d505      	bpl.n	8005fca <_fwalk_sglue+0x22>
 8005fbe:	6824      	ldr	r4, [r4, #0]
 8005fc0:	2c00      	cmp	r4, #0
 8005fc2:	d1f7      	bne.n	8005fb4 <_fwalk_sglue+0xc>
 8005fc4:	4630      	mov	r0, r6
 8005fc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005fca:	89ab      	ldrh	r3, [r5, #12]
 8005fcc:	2b01      	cmp	r3, #1
 8005fce:	d907      	bls.n	8005fe0 <_fwalk_sglue+0x38>
 8005fd0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005fd4:	3301      	adds	r3, #1
 8005fd6:	d003      	beq.n	8005fe0 <_fwalk_sglue+0x38>
 8005fd8:	4629      	mov	r1, r5
 8005fda:	4638      	mov	r0, r7
 8005fdc:	47c0      	blx	r8
 8005fde:	4306      	orrs	r6, r0
 8005fe0:	3568      	adds	r5, #104	@ 0x68
 8005fe2:	e7e9      	b.n	8005fb8 <_fwalk_sglue+0x10>

08005fe4 <iprintf>:
 8005fe4:	b40f      	push	{r0, r1, r2, r3}
 8005fe6:	b507      	push	{r0, r1, r2, lr}
 8005fe8:	4906      	ldr	r1, [pc, #24]	@ (8006004 <iprintf+0x20>)
 8005fea:	ab04      	add	r3, sp, #16
 8005fec:	6808      	ldr	r0, [r1, #0]
 8005fee:	f853 2b04 	ldr.w	r2, [r3], #4
 8005ff2:	6881      	ldr	r1, [r0, #8]
 8005ff4:	9301      	str	r3, [sp, #4]
 8005ff6:	f000 f9f5 	bl	80063e4 <_vfiprintf_r>
 8005ffa:	b003      	add	sp, #12
 8005ffc:	f85d eb04 	ldr.w	lr, [sp], #4
 8006000:	b004      	add	sp, #16
 8006002:	4770      	bx	lr
 8006004:	20000020 	.word	0x20000020

08006008 <__sread>:
 8006008:	b510      	push	{r4, lr}
 800600a:	460c      	mov	r4, r1
 800600c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006010:	f000 f868 	bl	80060e4 <_read_r>
 8006014:	2800      	cmp	r0, #0
 8006016:	bfab      	itete	ge
 8006018:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800601a:	89a3      	ldrhlt	r3, [r4, #12]
 800601c:	181b      	addge	r3, r3, r0
 800601e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006022:	bfac      	ite	ge
 8006024:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006026:	81a3      	strhlt	r3, [r4, #12]
 8006028:	bd10      	pop	{r4, pc}

0800602a <__swrite>:
 800602a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800602e:	461f      	mov	r7, r3
 8006030:	898b      	ldrh	r3, [r1, #12]
 8006032:	4605      	mov	r5, r0
 8006034:	460c      	mov	r4, r1
 8006036:	05db      	lsls	r3, r3, #23
 8006038:	4616      	mov	r6, r2
 800603a:	d505      	bpl.n	8006048 <__swrite+0x1e>
 800603c:	2302      	movs	r3, #2
 800603e:	2200      	movs	r2, #0
 8006040:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006044:	f000 f83c 	bl	80060c0 <_lseek_r>
 8006048:	89a3      	ldrh	r3, [r4, #12]
 800604a:	4632      	mov	r2, r6
 800604c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006050:	4628      	mov	r0, r5
 8006052:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006056:	81a3      	strh	r3, [r4, #12]
 8006058:	463b      	mov	r3, r7
 800605a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800605e:	f000 b853 	b.w	8006108 <_write_r>

08006062 <__sseek>:
 8006062:	b510      	push	{r4, lr}
 8006064:	460c      	mov	r4, r1
 8006066:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800606a:	f000 f829 	bl	80060c0 <_lseek_r>
 800606e:	1c43      	adds	r3, r0, #1
 8006070:	89a3      	ldrh	r3, [r4, #12]
 8006072:	bf15      	itete	ne
 8006074:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006076:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800607a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800607e:	81a3      	strheq	r3, [r4, #12]
 8006080:	bf18      	it	ne
 8006082:	81a3      	strhne	r3, [r4, #12]
 8006084:	bd10      	pop	{r4, pc}

08006086 <__sclose>:
 8006086:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800608a:	f000 b809 	b.w	80060a0 <_close_r>

0800608e <memset>:
 800608e:	4402      	add	r2, r0
 8006090:	4603      	mov	r3, r0
 8006092:	4293      	cmp	r3, r2
 8006094:	d100      	bne.n	8006098 <memset+0xa>
 8006096:	4770      	bx	lr
 8006098:	f803 1b01 	strb.w	r1, [r3], #1
 800609c:	e7f9      	b.n	8006092 <memset+0x4>
	...

080060a0 <_close_r>:
 80060a0:	b538      	push	{r3, r4, r5, lr}
 80060a2:	2300      	movs	r3, #0
 80060a4:	4d05      	ldr	r5, [pc, #20]	@ (80060bc <_close_r+0x1c>)
 80060a6:	4604      	mov	r4, r0
 80060a8:	4608      	mov	r0, r1
 80060aa:	602b      	str	r3, [r5, #0]
 80060ac:	f7fa fcd5 	bl	8000a5a <_close>
 80060b0:	1c43      	adds	r3, r0, #1
 80060b2:	d102      	bne.n	80060ba <_close_r+0x1a>
 80060b4:	682b      	ldr	r3, [r5, #0]
 80060b6:	b103      	cbz	r3, 80060ba <_close_r+0x1a>
 80060b8:	6023      	str	r3, [r4, #0]
 80060ba:	bd38      	pop	{r3, r4, r5, pc}
 80060bc:	20002e04 	.word	0x20002e04

080060c0 <_lseek_r>:
 80060c0:	b538      	push	{r3, r4, r5, lr}
 80060c2:	4604      	mov	r4, r0
 80060c4:	4d06      	ldr	r5, [pc, #24]	@ (80060e0 <_lseek_r+0x20>)
 80060c6:	4608      	mov	r0, r1
 80060c8:	4611      	mov	r1, r2
 80060ca:	2200      	movs	r2, #0
 80060cc:	602a      	str	r2, [r5, #0]
 80060ce:	461a      	mov	r2, r3
 80060d0:	f7fa fcea 	bl	8000aa8 <_lseek>
 80060d4:	1c43      	adds	r3, r0, #1
 80060d6:	d102      	bne.n	80060de <_lseek_r+0x1e>
 80060d8:	682b      	ldr	r3, [r5, #0]
 80060da:	b103      	cbz	r3, 80060de <_lseek_r+0x1e>
 80060dc:	6023      	str	r3, [r4, #0]
 80060de:	bd38      	pop	{r3, r4, r5, pc}
 80060e0:	20002e04 	.word	0x20002e04

080060e4 <_read_r>:
 80060e4:	b538      	push	{r3, r4, r5, lr}
 80060e6:	4604      	mov	r4, r0
 80060e8:	4d06      	ldr	r5, [pc, #24]	@ (8006104 <_read_r+0x20>)
 80060ea:	4608      	mov	r0, r1
 80060ec:	4611      	mov	r1, r2
 80060ee:	2200      	movs	r2, #0
 80060f0:	602a      	str	r2, [r5, #0]
 80060f2:	461a      	mov	r2, r3
 80060f4:	f7fa fc78 	bl	80009e8 <_read>
 80060f8:	1c43      	adds	r3, r0, #1
 80060fa:	d102      	bne.n	8006102 <_read_r+0x1e>
 80060fc:	682b      	ldr	r3, [r5, #0]
 80060fe:	b103      	cbz	r3, 8006102 <_read_r+0x1e>
 8006100:	6023      	str	r3, [r4, #0]
 8006102:	bd38      	pop	{r3, r4, r5, pc}
 8006104:	20002e04 	.word	0x20002e04

08006108 <_write_r>:
 8006108:	b538      	push	{r3, r4, r5, lr}
 800610a:	4604      	mov	r4, r0
 800610c:	4d06      	ldr	r5, [pc, #24]	@ (8006128 <_write_r+0x20>)
 800610e:	4608      	mov	r0, r1
 8006110:	4611      	mov	r1, r2
 8006112:	2200      	movs	r2, #0
 8006114:	602a      	str	r2, [r5, #0]
 8006116:	461a      	mov	r2, r3
 8006118:	f7fa fc83 	bl	8000a22 <_write>
 800611c:	1c43      	adds	r3, r0, #1
 800611e:	d102      	bne.n	8006126 <_write_r+0x1e>
 8006120:	682b      	ldr	r3, [r5, #0]
 8006122:	b103      	cbz	r3, 8006126 <_write_r+0x1e>
 8006124:	6023      	str	r3, [r4, #0]
 8006126:	bd38      	pop	{r3, r4, r5, pc}
 8006128:	20002e04 	.word	0x20002e04

0800612c <__errno>:
 800612c:	4b01      	ldr	r3, [pc, #4]	@ (8006134 <__errno+0x8>)
 800612e:	6818      	ldr	r0, [r3, #0]
 8006130:	4770      	bx	lr
 8006132:	bf00      	nop
 8006134:	20000020 	.word	0x20000020

08006138 <__libc_init_array>:
 8006138:	b570      	push	{r4, r5, r6, lr}
 800613a:	4d0d      	ldr	r5, [pc, #52]	@ (8006170 <__libc_init_array+0x38>)
 800613c:	2600      	movs	r6, #0
 800613e:	4c0d      	ldr	r4, [pc, #52]	@ (8006174 <__libc_init_array+0x3c>)
 8006140:	1b64      	subs	r4, r4, r5
 8006142:	10a4      	asrs	r4, r4, #2
 8006144:	42a6      	cmp	r6, r4
 8006146:	d109      	bne.n	800615c <__libc_init_array+0x24>
 8006148:	4d0b      	ldr	r5, [pc, #44]	@ (8006178 <__libc_init_array+0x40>)
 800614a:	2600      	movs	r6, #0
 800614c:	4c0b      	ldr	r4, [pc, #44]	@ (800617c <__libc_init_array+0x44>)
 800614e:	f000 fdd3 	bl	8006cf8 <_init>
 8006152:	1b64      	subs	r4, r4, r5
 8006154:	10a4      	asrs	r4, r4, #2
 8006156:	42a6      	cmp	r6, r4
 8006158:	d105      	bne.n	8006166 <__libc_init_array+0x2e>
 800615a:	bd70      	pop	{r4, r5, r6, pc}
 800615c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006160:	3601      	adds	r6, #1
 8006162:	4798      	blx	r3
 8006164:	e7ee      	b.n	8006144 <__libc_init_array+0xc>
 8006166:	f855 3b04 	ldr.w	r3, [r5], #4
 800616a:	3601      	adds	r6, #1
 800616c:	4798      	blx	r3
 800616e:	e7f2      	b.n	8006156 <__libc_init_array+0x1e>
 8006170:	08006e38 	.word	0x08006e38
 8006174:	08006e38 	.word	0x08006e38
 8006178:	08006e38 	.word	0x08006e38
 800617c:	08006e3c 	.word	0x08006e3c

08006180 <__retarget_lock_init_recursive>:
 8006180:	4770      	bx	lr

08006182 <__retarget_lock_acquire_recursive>:
 8006182:	4770      	bx	lr

08006184 <__retarget_lock_release_recursive>:
 8006184:	4770      	bx	lr

08006186 <memcpy>:
 8006186:	440a      	add	r2, r1
 8006188:	1e43      	subs	r3, r0, #1
 800618a:	4291      	cmp	r1, r2
 800618c:	d100      	bne.n	8006190 <memcpy+0xa>
 800618e:	4770      	bx	lr
 8006190:	b510      	push	{r4, lr}
 8006192:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006196:	4291      	cmp	r1, r2
 8006198:	f803 4f01 	strb.w	r4, [r3, #1]!
 800619c:	d1f9      	bne.n	8006192 <memcpy+0xc>
 800619e:	bd10      	pop	{r4, pc}

080061a0 <_free_r>:
 80061a0:	b538      	push	{r3, r4, r5, lr}
 80061a2:	4605      	mov	r5, r0
 80061a4:	2900      	cmp	r1, #0
 80061a6:	d041      	beq.n	800622c <_free_r+0x8c>
 80061a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80061ac:	1f0c      	subs	r4, r1, #4
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	bfb8      	it	lt
 80061b2:	18e4      	addlt	r4, r4, r3
 80061b4:	f000 f8e0 	bl	8006378 <__malloc_lock>
 80061b8:	4a1d      	ldr	r2, [pc, #116]	@ (8006230 <_free_r+0x90>)
 80061ba:	6813      	ldr	r3, [r2, #0]
 80061bc:	b933      	cbnz	r3, 80061cc <_free_r+0x2c>
 80061be:	6063      	str	r3, [r4, #4]
 80061c0:	6014      	str	r4, [r2, #0]
 80061c2:	4628      	mov	r0, r5
 80061c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80061c8:	f000 b8dc 	b.w	8006384 <__malloc_unlock>
 80061cc:	42a3      	cmp	r3, r4
 80061ce:	d908      	bls.n	80061e2 <_free_r+0x42>
 80061d0:	6820      	ldr	r0, [r4, #0]
 80061d2:	1821      	adds	r1, r4, r0
 80061d4:	428b      	cmp	r3, r1
 80061d6:	bf01      	itttt	eq
 80061d8:	6819      	ldreq	r1, [r3, #0]
 80061da:	685b      	ldreq	r3, [r3, #4]
 80061dc:	1809      	addeq	r1, r1, r0
 80061de:	6021      	streq	r1, [r4, #0]
 80061e0:	e7ed      	b.n	80061be <_free_r+0x1e>
 80061e2:	461a      	mov	r2, r3
 80061e4:	685b      	ldr	r3, [r3, #4]
 80061e6:	b10b      	cbz	r3, 80061ec <_free_r+0x4c>
 80061e8:	42a3      	cmp	r3, r4
 80061ea:	d9fa      	bls.n	80061e2 <_free_r+0x42>
 80061ec:	6811      	ldr	r1, [r2, #0]
 80061ee:	1850      	adds	r0, r2, r1
 80061f0:	42a0      	cmp	r0, r4
 80061f2:	d10b      	bne.n	800620c <_free_r+0x6c>
 80061f4:	6820      	ldr	r0, [r4, #0]
 80061f6:	4401      	add	r1, r0
 80061f8:	1850      	adds	r0, r2, r1
 80061fa:	6011      	str	r1, [r2, #0]
 80061fc:	4283      	cmp	r3, r0
 80061fe:	d1e0      	bne.n	80061c2 <_free_r+0x22>
 8006200:	6818      	ldr	r0, [r3, #0]
 8006202:	685b      	ldr	r3, [r3, #4]
 8006204:	4408      	add	r0, r1
 8006206:	6053      	str	r3, [r2, #4]
 8006208:	6010      	str	r0, [r2, #0]
 800620a:	e7da      	b.n	80061c2 <_free_r+0x22>
 800620c:	d902      	bls.n	8006214 <_free_r+0x74>
 800620e:	230c      	movs	r3, #12
 8006210:	602b      	str	r3, [r5, #0]
 8006212:	e7d6      	b.n	80061c2 <_free_r+0x22>
 8006214:	6820      	ldr	r0, [r4, #0]
 8006216:	1821      	adds	r1, r4, r0
 8006218:	428b      	cmp	r3, r1
 800621a:	bf02      	ittt	eq
 800621c:	6819      	ldreq	r1, [r3, #0]
 800621e:	685b      	ldreq	r3, [r3, #4]
 8006220:	1809      	addeq	r1, r1, r0
 8006222:	6063      	str	r3, [r4, #4]
 8006224:	bf08      	it	eq
 8006226:	6021      	streq	r1, [r4, #0]
 8006228:	6054      	str	r4, [r2, #4]
 800622a:	e7ca      	b.n	80061c2 <_free_r+0x22>
 800622c:	bd38      	pop	{r3, r4, r5, pc}
 800622e:	bf00      	nop
 8006230:	20002e10 	.word	0x20002e10

08006234 <sbrk_aligned>:
 8006234:	b570      	push	{r4, r5, r6, lr}
 8006236:	4e0f      	ldr	r6, [pc, #60]	@ (8006274 <sbrk_aligned+0x40>)
 8006238:	460c      	mov	r4, r1
 800623a:	4605      	mov	r5, r0
 800623c:	6831      	ldr	r1, [r6, #0]
 800623e:	b911      	cbnz	r1, 8006246 <sbrk_aligned+0x12>
 8006240:	f000 fcb8 	bl	8006bb4 <_sbrk_r>
 8006244:	6030      	str	r0, [r6, #0]
 8006246:	4621      	mov	r1, r4
 8006248:	4628      	mov	r0, r5
 800624a:	f000 fcb3 	bl	8006bb4 <_sbrk_r>
 800624e:	1c43      	adds	r3, r0, #1
 8006250:	d103      	bne.n	800625a <sbrk_aligned+0x26>
 8006252:	f04f 34ff 	mov.w	r4, #4294967295
 8006256:	4620      	mov	r0, r4
 8006258:	bd70      	pop	{r4, r5, r6, pc}
 800625a:	1cc4      	adds	r4, r0, #3
 800625c:	f024 0403 	bic.w	r4, r4, #3
 8006260:	42a0      	cmp	r0, r4
 8006262:	d0f8      	beq.n	8006256 <sbrk_aligned+0x22>
 8006264:	1a21      	subs	r1, r4, r0
 8006266:	4628      	mov	r0, r5
 8006268:	f000 fca4 	bl	8006bb4 <_sbrk_r>
 800626c:	3001      	adds	r0, #1
 800626e:	d1f2      	bne.n	8006256 <sbrk_aligned+0x22>
 8006270:	e7ef      	b.n	8006252 <sbrk_aligned+0x1e>
 8006272:	bf00      	nop
 8006274:	20002e0c 	.word	0x20002e0c

08006278 <_malloc_r>:
 8006278:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800627c:	1ccd      	adds	r5, r1, #3
 800627e:	4606      	mov	r6, r0
 8006280:	f025 0503 	bic.w	r5, r5, #3
 8006284:	3508      	adds	r5, #8
 8006286:	2d0c      	cmp	r5, #12
 8006288:	bf38      	it	cc
 800628a:	250c      	movcc	r5, #12
 800628c:	2d00      	cmp	r5, #0
 800628e:	db01      	blt.n	8006294 <_malloc_r+0x1c>
 8006290:	42a9      	cmp	r1, r5
 8006292:	d904      	bls.n	800629e <_malloc_r+0x26>
 8006294:	230c      	movs	r3, #12
 8006296:	6033      	str	r3, [r6, #0]
 8006298:	2000      	movs	r0, #0
 800629a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800629e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006374 <_malloc_r+0xfc>
 80062a2:	f000 f869 	bl	8006378 <__malloc_lock>
 80062a6:	f8d8 3000 	ldr.w	r3, [r8]
 80062aa:	461c      	mov	r4, r3
 80062ac:	bb44      	cbnz	r4, 8006300 <_malloc_r+0x88>
 80062ae:	4629      	mov	r1, r5
 80062b0:	4630      	mov	r0, r6
 80062b2:	f7ff ffbf 	bl	8006234 <sbrk_aligned>
 80062b6:	1c43      	adds	r3, r0, #1
 80062b8:	4604      	mov	r4, r0
 80062ba:	d158      	bne.n	800636e <_malloc_r+0xf6>
 80062bc:	f8d8 4000 	ldr.w	r4, [r8]
 80062c0:	4627      	mov	r7, r4
 80062c2:	2f00      	cmp	r7, #0
 80062c4:	d143      	bne.n	800634e <_malloc_r+0xd6>
 80062c6:	2c00      	cmp	r4, #0
 80062c8:	d04b      	beq.n	8006362 <_malloc_r+0xea>
 80062ca:	6823      	ldr	r3, [r4, #0]
 80062cc:	4639      	mov	r1, r7
 80062ce:	4630      	mov	r0, r6
 80062d0:	eb04 0903 	add.w	r9, r4, r3
 80062d4:	f000 fc6e 	bl	8006bb4 <_sbrk_r>
 80062d8:	4581      	cmp	r9, r0
 80062da:	d142      	bne.n	8006362 <_malloc_r+0xea>
 80062dc:	6821      	ldr	r1, [r4, #0]
 80062de:	4630      	mov	r0, r6
 80062e0:	1a6d      	subs	r5, r5, r1
 80062e2:	4629      	mov	r1, r5
 80062e4:	f7ff ffa6 	bl	8006234 <sbrk_aligned>
 80062e8:	3001      	adds	r0, #1
 80062ea:	d03a      	beq.n	8006362 <_malloc_r+0xea>
 80062ec:	6823      	ldr	r3, [r4, #0]
 80062ee:	442b      	add	r3, r5
 80062f0:	6023      	str	r3, [r4, #0]
 80062f2:	f8d8 3000 	ldr.w	r3, [r8]
 80062f6:	685a      	ldr	r2, [r3, #4]
 80062f8:	bb62      	cbnz	r2, 8006354 <_malloc_r+0xdc>
 80062fa:	f8c8 7000 	str.w	r7, [r8]
 80062fe:	e00f      	b.n	8006320 <_malloc_r+0xa8>
 8006300:	6822      	ldr	r2, [r4, #0]
 8006302:	1b52      	subs	r2, r2, r5
 8006304:	d420      	bmi.n	8006348 <_malloc_r+0xd0>
 8006306:	2a0b      	cmp	r2, #11
 8006308:	d917      	bls.n	800633a <_malloc_r+0xc2>
 800630a:	1961      	adds	r1, r4, r5
 800630c:	42a3      	cmp	r3, r4
 800630e:	6025      	str	r5, [r4, #0]
 8006310:	bf18      	it	ne
 8006312:	6059      	strne	r1, [r3, #4]
 8006314:	6863      	ldr	r3, [r4, #4]
 8006316:	bf08      	it	eq
 8006318:	f8c8 1000 	streq.w	r1, [r8]
 800631c:	5162      	str	r2, [r4, r5]
 800631e:	604b      	str	r3, [r1, #4]
 8006320:	4630      	mov	r0, r6
 8006322:	f000 f82f 	bl	8006384 <__malloc_unlock>
 8006326:	f104 000b 	add.w	r0, r4, #11
 800632a:	1d23      	adds	r3, r4, #4
 800632c:	f020 0007 	bic.w	r0, r0, #7
 8006330:	1ac2      	subs	r2, r0, r3
 8006332:	bf1c      	itt	ne
 8006334:	1a1b      	subne	r3, r3, r0
 8006336:	50a3      	strne	r3, [r4, r2]
 8006338:	e7af      	b.n	800629a <_malloc_r+0x22>
 800633a:	6862      	ldr	r2, [r4, #4]
 800633c:	42a3      	cmp	r3, r4
 800633e:	bf0c      	ite	eq
 8006340:	f8c8 2000 	streq.w	r2, [r8]
 8006344:	605a      	strne	r2, [r3, #4]
 8006346:	e7eb      	b.n	8006320 <_malloc_r+0xa8>
 8006348:	4623      	mov	r3, r4
 800634a:	6864      	ldr	r4, [r4, #4]
 800634c:	e7ae      	b.n	80062ac <_malloc_r+0x34>
 800634e:	463c      	mov	r4, r7
 8006350:	687f      	ldr	r7, [r7, #4]
 8006352:	e7b6      	b.n	80062c2 <_malloc_r+0x4a>
 8006354:	461a      	mov	r2, r3
 8006356:	685b      	ldr	r3, [r3, #4]
 8006358:	42a3      	cmp	r3, r4
 800635a:	d1fb      	bne.n	8006354 <_malloc_r+0xdc>
 800635c:	2300      	movs	r3, #0
 800635e:	6053      	str	r3, [r2, #4]
 8006360:	e7de      	b.n	8006320 <_malloc_r+0xa8>
 8006362:	230c      	movs	r3, #12
 8006364:	4630      	mov	r0, r6
 8006366:	6033      	str	r3, [r6, #0]
 8006368:	f000 f80c 	bl	8006384 <__malloc_unlock>
 800636c:	e794      	b.n	8006298 <_malloc_r+0x20>
 800636e:	6005      	str	r5, [r0, #0]
 8006370:	e7d6      	b.n	8006320 <_malloc_r+0xa8>
 8006372:	bf00      	nop
 8006374:	20002e10 	.word	0x20002e10

08006378 <__malloc_lock>:
 8006378:	4801      	ldr	r0, [pc, #4]	@ (8006380 <__malloc_lock+0x8>)
 800637a:	f7ff bf02 	b.w	8006182 <__retarget_lock_acquire_recursive>
 800637e:	bf00      	nop
 8006380:	20002e08 	.word	0x20002e08

08006384 <__malloc_unlock>:
 8006384:	4801      	ldr	r0, [pc, #4]	@ (800638c <__malloc_unlock+0x8>)
 8006386:	f7ff befd 	b.w	8006184 <__retarget_lock_release_recursive>
 800638a:	bf00      	nop
 800638c:	20002e08 	.word	0x20002e08

08006390 <__sfputc_r>:
 8006390:	6893      	ldr	r3, [r2, #8]
 8006392:	3b01      	subs	r3, #1
 8006394:	2b00      	cmp	r3, #0
 8006396:	b410      	push	{r4}
 8006398:	6093      	str	r3, [r2, #8]
 800639a:	da08      	bge.n	80063ae <__sfputc_r+0x1e>
 800639c:	6994      	ldr	r4, [r2, #24]
 800639e:	42a3      	cmp	r3, r4
 80063a0:	db01      	blt.n	80063a6 <__sfputc_r+0x16>
 80063a2:	290a      	cmp	r1, #10
 80063a4:	d103      	bne.n	80063ae <__sfputc_r+0x1e>
 80063a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80063aa:	f000 bb6f 	b.w	8006a8c <__swbuf_r>
 80063ae:	6813      	ldr	r3, [r2, #0]
 80063b0:	1c58      	adds	r0, r3, #1
 80063b2:	6010      	str	r0, [r2, #0]
 80063b4:	4608      	mov	r0, r1
 80063b6:	7019      	strb	r1, [r3, #0]
 80063b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80063bc:	4770      	bx	lr

080063be <__sfputs_r>:
 80063be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063c0:	4606      	mov	r6, r0
 80063c2:	460f      	mov	r7, r1
 80063c4:	4614      	mov	r4, r2
 80063c6:	18d5      	adds	r5, r2, r3
 80063c8:	42ac      	cmp	r4, r5
 80063ca:	d101      	bne.n	80063d0 <__sfputs_r+0x12>
 80063cc:	2000      	movs	r0, #0
 80063ce:	e007      	b.n	80063e0 <__sfputs_r+0x22>
 80063d0:	463a      	mov	r2, r7
 80063d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80063d6:	4630      	mov	r0, r6
 80063d8:	f7ff ffda 	bl	8006390 <__sfputc_r>
 80063dc:	1c43      	adds	r3, r0, #1
 80063de:	d1f3      	bne.n	80063c8 <__sfputs_r+0xa>
 80063e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080063e4 <_vfiprintf_r>:
 80063e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063e8:	460d      	mov	r5, r1
 80063ea:	b09d      	sub	sp, #116	@ 0x74
 80063ec:	4614      	mov	r4, r2
 80063ee:	4698      	mov	r8, r3
 80063f0:	4606      	mov	r6, r0
 80063f2:	b118      	cbz	r0, 80063fc <_vfiprintf_r+0x18>
 80063f4:	6a03      	ldr	r3, [r0, #32]
 80063f6:	b90b      	cbnz	r3, 80063fc <_vfiprintf_r+0x18>
 80063f8:	f7ff fdbe 	bl	8005f78 <__sinit>
 80063fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80063fe:	07d9      	lsls	r1, r3, #31
 8006400:	d405      	bmi.n	800640e <_vfiprintf_r+0x2a>
 8006402:	89ab      	ldrh	r3, [r5, #12]
 8006404:	059a      	lsls	r2, r3, #22
 8006406:	d402      	bmi.n	800640e <_vfiprintf_r+0x2a>
 8006408:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800640a:	f7ff feba 	bl	8006182 <__retarget_lock_acquire_recursive>
 800640e:	89ab      	ldrh	r3, [r5, #12]
 8006410:	071b      	lsls	r3, r3, #28
 8006412:	d501      	bpl.n	8006418 <_vfiprintf_r+0x34>
 8006414:	692b      	ldr	r3, [r5, #16]
 8006416:	b99b      	cbnz	r3, 8006440 <_vfiprintf_r+0x5c>
 8006418:	4629      	mov	r1, r5
 800641a:	4630      	mov	r0, r6
 800641c:	f000 fb74 	bl	8006b08 <__swsetup_r>
 8006420:	b170      	cbz	r0, 8006440 <_vfiprintf_r+0x5c>
 8006422:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006424:	07dc      	lsls	r4, r3, #31
 8006426:	d504      	bpl.n	8006432 <_vfiprintf_r+0x4e>
 8006428:	f04f 30ff 	mov.w	r0, #4294967295
 800642c:	b01d      	add	sp, #116	@ 0x74
 800642e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006432:	89ab      	ldrh	r3, [r5, #12]
 8006434:	0598      	lsls	r0, r3, #22
 8006436:	d4f7      	bmi.n	8006428 <_vfiprintf_r+0x44>
 8006438:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800643a:	f7ff fea3 	bl	8006184 <__retarget_lock_release_recursive>
 800643e:	e7f3      	b.n	8006428 <_vfiprintf_r+0x44>
 8006440:	2300      	movs	r3, #0
 8006442:	f8cd 800c 	str.w	r8, [sp, #12]
 8006446:	f04f 0901 	mov.w	r9, #1
 800644a:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 8006600 <_vfiprintf_r+0x21c>
 800644e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006450:	2320      	movs	r3, #32
 8006452:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006456:	2330      	movs	r3, #48	@ 0x30
 8006458:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800645c:	4623      	mov	r3, r4
 800645e:	469a      	mov	sl, r3
 8006460:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006464:	b10a      	cbz	r2, 800646a <_vfiprintf_r+0x86>
 8006466:	2a25      	cmp	r2, #37	@ 0x25
 8006468:	d1f9      	bne.n	800645e <_vfiprintf_r+0x7a>
 800646a:	ebba 0b04 	subs.w	fp, sl, r4
 800646e:	d00b      	beq.n	8006488 <_vfiprintf_r+0xa4>
 8006470:	465b      	mov	r3, fp
 8006472:	4622      	mov	r2, r4
 8006474:	4629      	mov	r1, r5
 8006476:	4630      	mov	r0, r6
 8006478:	f7ff ffa1 	bl	80063be <__sfputs_r>
 800647c:	3001      	adds	r0, #1
 800647e:	f000 80a7 	beq.w	80065d0 <_vfiprintf_r+0x1ec>
 8006482:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006484:	445a      	add	r2, fp
 8006486:	9209      	str	r2, [sp, #36]	@ 0x24
 8006488:	f89a 3000 	ldrb.w	r3, [sl]
 800648c:	2b00      	cmp	r3, #0
 800648e:	f000 809f 	beq.w	80065d0 <_vfiprintf_r+0x1ec>
 8006492:	2300      	movs	r3, #0
 8006494:	f04f 32ff 	mov.w	r2, #4294967295
 8006498:	f10a 0a01 	add.w	sl, sl, #1
 800649c:	9304      	str	r3, [sp, #16]
 800649e:	9307      	str	r3, [sp, #28]
 80064a0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80064a4:	931a      	str	r3, [sp, #104]	@ 0x68
 80064a6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80064aa:	4654      	mov	r4, sl
 80064ac:	2205      	movs	r2, #5
 80064ae:	4854      	ldr	r0, [pc, #336]	@ (8006600 <_vfiprintf_r+0x21c>)
 80064b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80064b4:	f000 fb8e 	bl	8006bd4 <memchr>
 80064b8:	9a04      	ldr	r2, [sp, #16]
 80064ba:	b9d8      	cbnz	r0, 80064f4 <_vfiprintf_r+0x110>
 80064bc:	06d1      	lsls	r1, r2, #27
 80064be:	bf44      	itt	mi
 80064c0:	2320      	movmi	r3, #32
 80064c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80064c6:	0713      	lsls	r3, r2, #28
 80064c8:	bf44      	itt	mi
 80064ca:	232b      	movmi	r3, #43	@ 0x2b
 80064cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80064d0:	f89a 3000 	ldrb.w	r3, [sl]
 80064d4:	2b2a      	cmp	r3, #42	@ 0x2a
 80064d6:	d015      	beq.n	8006504 <_vfiprintf_r+0x120>
 80064d8:	9a07      	ldr	r2, [sp, #28]
 80064da:	4654      	mov	r4, sl
 80064dc:	2000      	movs	r0, #0
 80064de:	f04f 0c0a 	mov.w	ip, #10
 80064e2:	4621      	mov	r1, r4
 80064e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80064e8:	3b30      	subs	r3, #48	@ 0x30
 80064ea:	2b09      	cmp	r3, #9
 80064ec:	d94b      	bls.n	8006586 <_vfiprintf_r+0x1a2>
 80064ee:	b1b0      	cbz	r0, 800651e <_vfiprintf_r+0x13a>
 80064f0:	9207      	str	r2, [sp, #28]
 80064f2:	e014      	b.n	800651e <_vfiprintf_r+0x13a>
 80064f4:	eba0 0308 	sub.w	r3, r0, r8
 80064f8:	46a2      	mov	sl, r4
 80064fa:	fa09 f303 	lsl.w	r3, r9, r3
 80064fe:	4313      	orrs	r3, r2
 8006500:	9304      	str	r3, [sp, #16]
 8006502:	e7d2      	b.n	80064aa <_vfiprintf_r+0xc6>
 8006504:	9b03      	ldr	r3, [sp, #12]
 8006506:	1d19      	adds	r1, r3, #4
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	2b00      	cmp	r3, #0
 800650c:	9103      	str	r1, [sp, #12]
 800650e:	bfbb      	ittet	lt
 8006510:	425b      	neglt	r3, r3
 8006512:	f042 0202 	orrlt.w	r2, r2, #2
 8006516:	9307      	strge	r3, [sp, #28]
 8006518:	9307      	strlt	r3, [sp, #28]
 800651a:	bfb8      	it	lt
 800651c:	9204      	strlt	r2, [sp, #16]
 800651e:	7823      	ldrb	r3, [r4, #0]
 8006520:	2b2e      	cmp	r3, #46	@ 0x2e
 8006522:	d10a      	bne.n	800653a <_vfiprintf_r+0x156>
 8006524:	7863      	ldrb	r3, [r4, #1]
 8006526:	2b2a      	cmp	r3, #42	@ 0x2a
 8006528:	d132      	bne.n	8006590 <_vfiprintf_r+0x1ac>
 800652a:	9b03      	ldr	r3, [sp, #12]
 800652c:	3402      	adds	r4, #2
 800652e:	1d1a      	adds	r2, r3, #4
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006536:	9203      	str	r2, [sp, #12]
 8006538:	9305      	str	r3, [sp, #20]
 800653a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006610 <_vfiprintf_r+0x22c>
 800653e:	2203      	movs	r2, #3
 8006540:	7821      	ldrb	r1, [r4, #0]
 8006542:	4650      	mov	r0, sl
 8006544:	f000 fb46 	bl	8006bd4 <memchr>
 8006548:	b138      	cbz	r0, 800655a <_vfiprintf_r+0x176>
 800654a:	eba0 000a 	sub.w	r0, r0, sl
 800654e:	2240      	movs	r2, #64	@ 0x40
 8006550:	9b04      	ldr	r3, [sp, #16]
 8006552:	3401      	adds	r4, #1
 8006554:	4082      	lsls	r2, r0
 8006556:	4313      	orrs	r3, r2
 8006558:	9304      	str	r3, [sp, #16]
 800655a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800655e:	2206      	movs	r2, #6
 8006560:	4828      	ldr	r0, [pc, #160]	@ (8006604 <_vfiprintf_r+0x220>)
 8006562:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006566:	f000 fb35 	bl	8006bd4 <memchr>
 800656a:	2800      	cmp	r0, #0
 800656c:	d03f      	beq.n	80065ee <_vfiprintf_r+0x20a>
 800656e:	4b26      	ldr	r3, [pc, #152]	@ (8006608 <_vfiprintf_r+0x224>)
 8006570:	bb1b      	cbnz	r3, 80065ba <_vfiprintf_r+0x1d6>
 8006572:	9b03      	ldr	r3, [sp, #12]
 8006574:	3307      	adds	r3, #7
 8006576:	f023 0307 	bic.w	r3, r3, #7
 800657a:	3308      	adds	r3, #8
 800657c:	9303      	str	r3, [sp, #12]
 800657e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006580:	443b      	add	r3, r7
 8006582:	9309      	str	r3, [sp, #36]	@ 0x24
 8006584:	e76a      	b.n	800645c <_vfiprintf_r+0x78>
 8006586:	fb0c 3202 	mla	r2, ip, r2, r3
 800658a:	460c      	mov	r4, r1
 800658c:	2001      	movs	r0, #1
 800658e:	e7a8      	b.n	80064e2 <_vfiprintf_r+0xfe>
 8006590:	2300      	movs	r3, #0
 8006592:	3401      	adds	r4, #1
 8006594:	f04f 0c0a 	mov.w	ip, #10
 8006598:	4619      	mov	r1, r3
 800659a:	9305      	str	r3, [sp, #20]
 800659c:	4620      	mov	r0, r4
 800659e:	f810 2b01 	ldrb.w	r2, [r0], #1
 80065a2:	3a30      	subs	r2, #48	@ 0x30
 80065a4:	2a09      	cmp	r2, #9
 80065a6:	d903      	bls.n	80065b0 <_vfiprintf_r+0x1cc>
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d0c6      	beq.n	800653a <_vfiprintf_r+0x156>
 80065ac:	9105      	str	r1, [sp, #20]
 80065ae:	e7c4      	b.n	800653a <_vfiprintf_r+0x156>
 80065b0:	fb0c 2101 	mla	r1, ip, r1, r2
 80065b4:	4604      	mov	r4, r0
 80065b6:	2301      	movs	r3, #1
 80065b8:	e7f0      	b.n	800659c <_vfiprintf_r+0x1b8>
 80065ba:	ab03      	add	r3, sp, #12
 80065bc:	462a      	mov	r2, r5
 80065be:	a904      	add	r1, sp, #16
 80065c0:	4630      	mov	r0, r6
 80065c2:	9300      	str	r3, [sp, #0]
 80065c4:	4b11      	ldr	r3, [pc, #68]	@ (800660c <_vfiprintf_r+0x228>)
 80065c6:	f3af 8000 	nop.w
 80065ca:	4607      	mov	r7, r0
 80065cc:	1c78      	adds	r0, r7, #1
 80065ce:	d1d6      	bne.n	800657e <_vfiprintf_r+0x19a>
 80065d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80065d2:	07d9      	lsls	r1, r3, #31
 80065d4:	d405      	bmi.n	80065e2 <_vfiprintf_r+0x1fe>
 80065d6:	89ab      	ldrh	r3, [r5, #12]
 80065d8:	059a      	lsls	r2, r3, #22
 80065da:	d402      	bmi.n	80065e2 <_vfiprintf_r+0x1fe>
 80065dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80065de:	f7ff fdd1 	bl	8006184 <__retarget_lock_release_recursive>
 80065e2:	89ab      	ldrh	r3, [r5, #12]
 80065e4:	065b      	lsls	r3, r3, #25
 80065e6:	f53f af1f 	bmi.w	8006428 <_vfiprintf_r+0x44>
 80065ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80065ec:	e71e      	b.n	800642c <_vfiprintf_r+0x48>
 80065ee:	ab03      	add	r3, sp, #12
 80065f0:	462a      	mov	r2, r5
 80065f2:	a904      	add	r1, sp, #16
 80065f4:	4630      	mov	r0, r6
 80065f6:	9300      	str	r3, [sp, #0]
 80065f8:	4b04      	ldr	r3, [pc, #16]	@ (800660c <_vfiprintf_r+0x228>)
 80065fa:	f000 f87d 	bl	80066f8 <_printf_i>
 80065fe:	e7e4      	b.n	80065ca <_vfiprintf_r+0x1e6>
 8006600:	08006dfc 	.word	0x08006dfc
 8006604:	08006e06 	.word	0x08006e06
 8006608:	00000000 	.word	0x00000000
 800660c:	080063bf 	.word	0x080063bf
 8006610:	08006e02 	.word	0x08006e02

08006614 <_printf_common>:
 8006614:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006618:	4616      	mov	r6, r2
 800661a:	4698      	mov	r8, r3
 800661c:	688a      	ldr	r2, [r1, #8]
 800661e:	4607      	mov	r7, r0
 8006620:	690b      	ldr	r3, [r1, #16]
 8006622:	460c      	mov	r4, r1
 8006624:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006628:	4293      	cmp	r3, r2
 800662a:	bfb8      	it	lt
 800662c:	4613      	movlt	r3, r2
 800662e:	6033      	str	r3, [r6, #0]
 8006630:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006634:	b10a      	cbz	r2, 800663a <_printf_common+0x26>
 8006636:	3301      	adds	r3, #1
 8006638:	6033      	str	r3, [r6, #0]
 800663a:	6823      	ldr	r3, [r4, #0]
 800663c:	0699      	lsls	r1, r3, #26
 800663e:	bf42      	ittt	mi
 8006640:	6833      	ldrmi	r3, [r6, #0]
 8006642:	3302      	addmi	r3, #2
 8006644:	6033      	strmi	r3, [r6, #0]
 8006646:	6825      	ldr	r5, [r4, #0]
 8006648:	f015 0506 	ands.w	r5, r5, #6
 800664c:	d106      	bne.n	800665c <_printf_common+0x48>
 800664e:	f104 0a19 	add.w	sl, r4, #25
 8006652:	68e3      	ldr	r3, [r4, #12]
 8006654:	6832      	ldr	r2, [r6, #0]
 8006656:	1a9b      	subs	r3, r3, r2
 8006658:	42ab      	cmp	r3, r5
 800665a:	dc2b      	bgt.n	80066b4 <_printf_common+0xa0>
 800665c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006660:	6822      	ldr	r2, [r4, #0]
 8006662:	3b00      	subs	r3, #0
 8006664:	bf18      	it	ne
 8006666:	2301      	movne	r3, #1
 8006668:	0692      	lsls	r2, r2, #26
 800666a:	d430      	bmi.n	80066ce <_printf_common+0xba>
 800666c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006670:	4641      	mov	r1, r8
 8006672:	4638      	mov	r0, r7
 8006674:	47c8      	blx	r9
 8006676:	3001      	adds	r0, #1
 8006678:	d023      	beq.n	80066c2 <_printf_common+0xae>
 800667a:	6823      	ldr	r3, [r4, #0]
 800667c:	341a      	adds	r4, #26
 800667e:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 8006682:	f003 0306 	and.w	r3, r3, #6
 8006686:	2b04      	cmp	r3, #4
 8006688:	bf0a      	itet	eq
 800668a:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800668e:	2500      	movne	r5, #0
 8006690:	6833      	ldreq	r3, [r6, #0]
 8006692:	f04f 0600 	mov.w	r6, #0
 8006696:	bf08      	it	eq
 8006698:	1aed      	subeq	r5, r5, r3
 800669a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800669e:	bf08      	it	eq
 80066a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80066a4:	4293      	cmp	r3, r2
 80066a6:	bfc4      	itt	gt
 80066a8:	1a9b      	subgt	r3, r3, r2
 80066aa:	18ed      	addgt	r5, r5, r3
 80066ac:	42b5      	cmp	r5, r6
 80066ae:	d11a      	bne.n	80066e6 <_printf_common+0xd2>
 80066b0:	2000      	movs	r0, #0
 80066b2:	e008      	b.n	80066c6 <_printf_common+0xb2>
 80066b4:	2301      	movs	r3, #1
 80066b6:	4652      	mov	r2, sl
 80066b8:	4641      	mov	r1, r8
 80066ba:	4638      	mov	r0, r7
 80066bc:	47c8      	blx	r9
 80066be:	3001      	adds	r0, #1
 80066c0:	d103      	bne.n	80066ca <_printf_common+0xb6>
 80066c2:	f04f 30ff 	mov.w	r0, #4294967295
 80066c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066ca:	3501      	adds	r5, #1
 80066cc:	e7c1      	b.n	8006652 <_printf_common+0x3e>
 80066ce:	18e1      	adds	r1, r4, r3
 80066d0:	1c5a      	adds	r2, r3, #1
 80066d2:	2030      	movs	r0, #48	@ 0x30
 80066d4:	3302      	adds	r3, #2
 80066d6:	4422      	add	r2, r4
 80066d8:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80066dc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80066e0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80066e4:	e7c2      	b.n	800666c <_printf_common+0x58>
 80066e6:	2301      	movs	r3, #1
 80066e8:	4622      	mov	r2, r4
 80066ea:	4641      	mov	r1, r8
 80066ec:	4638      	mov	r0, r7
 80066ee:	47c8      	blx	r9
 80066f0:	3001      	adds	r0, #1
 80066f2:	d0e6      	beq.n	80066c2 <_printf_common+0xae>
 80066f4:	3601      	adds	r6, #1
 80066f6:	e7d9      	b.n	80066ac <_printf_common+0x98>

080066f8 <_printf_i>:
 80066f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80066fc:	7e0f      	ldrb	r7, [r1, #24]
 80066fe:	4691      	mov	r9, r2
 8006700:	4680      	mov	r8, r0
 8006702:	460c      	mov	r4, r1
 8006704:	2f78      	cmp	r7, #120	@ 0x78
 8006706:	469a      	mov	sl, r3
 8006708:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800670a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800670e:	d807      	bhi.n	8006720 <_printf_i+0x28>
 8006710:	2f62      	cmp	r7, #98	@ 0x62
 8006712:	d80a      	bhi.n	800672a <_printf_i+0x32>
 8006714:	2f00      	cmp	r7, #0
 8006716:	f000 80d1 	beq.w	80068bc <_printf_i+0x1c4>
 800671a:	2f58      	cmp	r7, #88	@ 0x58
 800671c:	f000 80b8 	beq.w	8006890 <_printf_i+0x198>
 8006720:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006724:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006728:	e03a      	b.n	80067a0 <_printf_i+0xa8>
 800672a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800672e:	2b15      	cmp	r3, #21
 8006730:	d8f6      	bhi.n	8006720 <_printf_i+0x28>
 8006732:	a101      	add	r1, pc, #4	@ (adr r1, 8006738 <_printf_i+0x40>)
 8006734:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006738:	08006791 	.word	0x08006791
 800673c:	080067a5 	.word	0x080067a5
 8006740:	08006721 	.word	0x08006721
 8006744:	08006721 	.word	0x08006721
 8006748:	08006721 	.word	0x08006721
 800674c:	08006721 	.word	0x08006721
 8006750:	080067a5 	.word	0x080067a5
 8006754:	08006721 	.word	0x08006721
 8006758:	08006721 	.word	0x08006721
 800675c:	08006721 	.word	0x08006721
 8006760:	08006721 	.word	0x08006721
 8006764:	080068a3 	.word	0x080068a3
 8006768:	080067cf 	.word	0x080067cf
 800676c:	0800685d 	.word	0x0800685d
 8006770:	08006721 	.word	0x08006721
 8006774:	08006721 	.word	0x08006721
 8006778:	080068c5 	.word	0x080068c5
 800677c:	08006721 	.word	0x08006721
 8006780:	080067cf 	.word	0x080067cf
 8006784:	08006721 	.word	0x08006721
 8006788:	08006721 	.word	0x08006721
 800678c:	08006865 	.word	0x08006865
 8006790:	6833      	ldr	r3, [r6, #0]
 8006792:	1d1a      	adds	r2, r3, #4
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	6032      	str	r2, [r6, #0]
 8006798:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800679c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80067a0:	2301      	movs	r3, #1
 80067a2:	e09c      	b.n	80068de <_printf_i+0x1e6>
 80067a4:	6833      	ldr	r3, [r6, #0]
 80067a6:	6820      	ldr	r0, [r4, #0]
 80067a8:	1d19      	adds	r1, r3, #4
 80067aa:	6031      	str	r1, [r6, #0]
 80067ac:	0606      	lsls	r6, r0, #24
 80067ae:	d501      	bpl.n	80067b4 <_printf_i+0xbc>
 80067b0:	681d      	ldr	r5, [r3, #0]
 80067b2:	e003      	b.n	80067bc <_printf_i+0xc4>
 80067b4:	0645      	lsls	r5, r0, #25
 80067b6:	d5fb      	bpl.n	80067b0 <_printf_i+0xb8>
 80067b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80067bc:	2d00      	cmp	r5, #0
 80067be:	da03      	bge.n	80067c8 <_printf_i+0xd0>
 80067c0:	232d      	movs	r3, #45	@ 0x2d
 80067c2:	426d      	negs	r5, r5
 80067c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80067c8:	4858      	ldr	r0, [pc, #352]	@ (800692c <_printf_i+0x234>)
 80067ca:	230a      	movs	r3, #10
 80067cc:	e011      	b.n	80067f2 <_printf_i+0xfa>
 80067ce:	6821      	ldr	r1, [r4, #0]
 80067d0:	6833      	ldr	r3, [r6, #0]
 80067d2:	0608      	lsls	r0, r1, #24
 80067d4:	f853 5b04 	ldr.w	r5, [r3], #4
 80067d8:	d402      	bmi.n	80067e0 <_printf_i+0xe8>
 80067da:	0649      	lsls	r1, r1, #25
 80067dc:	bf48      	it	mi
 80067de:	b2ad      	uxthmi	r5, r5
 80067e0:	2f6f      	cmp	r7, #111	@ 0x6f
 80067e2:	6033      	str	r3, [r6, #0]
 80067e4:	4851      	ldr	r0, [pc, #324]	@ (800692c <_printf_i+0x234>)
 80067e6:	bf14      	ite	ne
 80067e8:	230a      	movne	r3, #10
 80067ea:	2308      	moveq	r3, #8
 80067ec:	2100      	movs	r1, #0
 80067ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80067f2:	6866      	ldr	r6, [r4, #4]
 80067f4:	2e00      	cmp	r6, #0
 80067f6:	60a6      	str	r6, [r4, #8]
 80067f8:	db05      	blt.n	8006806 <_printf_i+0x10e>
 80067fa:	6821      	ldr	r1, [r4, #0]
 80067fc:	432e      	orrs	r6, r5
 80067fe:	f021 0104 	bic.w	r1, r1, #4
 8006802:	6021      	str	r1, [r4, #0]
 8006804:	d04b      	beq.n	800689e <_printf_i+0x1a6>
 8006806:	4616      	mov	r6, r2
 8006808:	fbb5 f1f3 	udiv	r1, r5, r3
 800680c:	fb03 5711 	mls	r7, r3, r1, r5
 8006810:	5dc7      	ldrb	r7, [r0, r7]
 8006812:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006816:	462f      	mov	r7, r5
 8006818:	460d      	mov	r5, r1
 800681a:	42bb      	cmp	r3, r7
 800681c:	d9f4      	bls.n	8006808 <_printf_i+0x110>
 800681e:	2b08      	cmp	r3, #8
 8006820:	d10b      	bne.n	800683a <_printf_i+0x142>
 8006822:	6823      	ldr	r3, [r4, #0]
 8006824:	07df      	lsls	r7, r3, #31
 8006826:	d508      	bpl.n	800683a <_printf_i+0x142>
 8006828:	6923      	ldr	r3, [r4, #16]
 800682a:	6861      	ldr	r1, [r4, #4]
 800682c:	4299      	cmp	r1, r3
 800682e:	bfde      	ittt	le
 8006830:	2330      	movle	r3, #48	@ 0x30
 8006832:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006836:	f106 36ff 	addle.w	r6, r6, #4294967295
 800683a:	1b92      	subs	r2, r2, r6
 800683c:	6122      	str	r2, [r4, #16]
 800683e:	464b      	mov	r3, r9
 8006840:	aa03      	add	r2, sp, #12
 8006842:	4621      	mov	r1, r4
 8006844:	4640      	mov	r0, r8
 8006846:	f8cd a000 	str.w	sl, [sp]
 800684a:	f7ff fee3 	bl	8006614 <_printf_common>
 800684e:	3001      	adds	r0, #1
 8006850:	d14a      	bne.n	80068e8 <_printf_i+0x1f0>
 8006852:	f04f 30ff 	mov.w	r0, #4294967295
 8006856:	b004      	add	sp, #16
 8006858:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800685c:	6823      	ldr	r3, [r4, #0]
 800685e:	f043 0320 	orr.w	r3, r3, #32
 8006862:	6023      	str	r3, [r4, #0]
 8006864:	2778      	movs	r7, #120	@ 0x78
 8006866:	4832      	ldr	r0, [pc, #200]	@ (8006930 <_printf_i+0x238>)
 8006868:	6823      	ldr	r3, [r4, #0]
 800686a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800686e:	061f      	lsls	r7, r3, #24
 8006870:	6831      	ldr	r1, [r6, #0]
 8006872:	f851 5b04 	ldr.w	r5, [r1], #4
 8006876:	d402      	bmi.n	800687e <_printf_i+0x186>
 8006878:	065f      	lsls	r7, r3, #25
 800687a:	bf48      	it	mi
 800687c:	b2ad      	uxthmi	r5, r5
 800687e:	6031      	str	r1, [r6, #0]
 8006880:	07d9      	lsls	r1, r3, #31
 8006882:	bf44      	itt	mi
 8006884:	f043 0320 	orrmi.w	r3, r3, #32
 8006888:	6023      	strmi	r3, [r4, #0]
 800688a:	b11d      	cbz	r5, 8006894 <_printf_i+0x19c>
 800688c:	2310      	movs	r3, #16
 800688e:	e7ad      	b.n	80067ec <_printf_i+0xf4>
 8006890:	4826      	ldr	r0, [pc, #152]	@ (800692c <_printf_i+0x234>)
 8006892:	e7e9      	b.n	8006868 <_printf_i+0x170>
 8006894:	6823      	ldr	r3, [r4, #0]
 8006896:	f023 0320 	bic.w	r3, r3, #32
 800689a:	6023      	str	r3, [r4, #0]
 800689c:	e7f6      	b.n	800688c <_printf_i+0x194>
 800689e:	4616      	mov	r6, r2
 80068a0:	e7bd      	b.n	800681e <_printf_i+0x126>
 80068a2:	6833      	ldr	r3, [r6, #0]
 80068a4:	6825      	ldr	r5, [r4, #0]
 80068a6:	1d18      	adds	r0, r3, #4
 80068a8:	6961      	ldr	r1, [r4, #20]
 80068aa:	6030      	str	r0, [r6, #0]
 80068ac:	062e      	lsls	r6, r5, #24
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	d501      	bpl.n	80068b6 <_printf_i+0x1be>
 80068b2:	6019      	str	r1, [r3, #0]
 80068b4:	e002      	b.n	80068bc <_printf_i+0x1c4>
 80068b6:	0668      	lsls	r0, r5, #25
 80068b8:	d5fb      	bpl.n	80068b2 <_printf_i+0x1ba>
 80068ba:	8019      	strh	r1, [r3, #0]
 80068bc:	2300      	movs	r3, #0
 80068be:	4616      	mov	r6, r2
 80068c0:	6123      	str	r3, [r4, #16]
 80068c2:	e7bc      	b.n	800683e <_printf_i+0x146>
 80068c4:	6833      	ldr	r3, [r6, #0]
 80068c6:	2100      	movs	r1, #0
 80068c8:	1d1a      	adds	r2, r3, #4
 80068ca:	6032      	str	r2, [r6, #0]
 80068cc:	681e      	ldr	r6, [r3, #0]
 80068ce:	6862      	ldr	r2, [r4, #4]
 80068d0:	4630      	mov	r0, r6
 80068d2:	f000 f97f 	bl	8006bd4 <memchr>
 80068d6:	b108      	cbz	r0, 80068dc <_printf_i+0x1e4>
 80068d8:	1b80      	subs	r0, r0, r6
 80068da:	6060      	str	r0, [r4, #4]
 80068dc:	6863      	ldr	r3, [r4, #4]
 80068de:	6123      	str	r3, [r4, #16]
 80068e0:	2300      	movs	r3, #0
 80068e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80068e6:	e7aa      	b.n	800683e <_printf_i+0x146>
 80068e8:	6923      	ldr	r3, [r4, #16]
 80068ea:	4632      	mov	r2, r6
 80068ec:	4649      	mov	r1, r9
 80068ee:	4640      	mov	r0, r8
 80068f0:	47d0      	blx	sl
 80068f2:	3001      	adds	r0, #1
 80068f4:	d0ad      	beq.n	8006852 <_printf_i+0x15a>
 80068f6:	6823      	ldr	r3, [r4, #0]
 80068f8:	079b      	lsls	r3, r3, #30
 80068fa:	d413      	bmi.n	8006924 <_printf_i+0x22c>
 80068fc:	68e0      	ldr	r0, [r4, #12]
 80068fe:	9b03      	ldr	r3, [sp, #12]
 8006900:	4298      	cmp	r0, r3
 8006902:	bfb8      	it	lt
 8006904:	4618      	movlt	r0, r3
 8006906:	e7a6      	b.n	8006856 <_printf_i+0x15e>
 8006908:	2301      	movs	r3, #1
 800690a:	4632      	mov	r2, r6
 800690c:	4649      	mov	r1, r9
 800690e:	4640      	mov	r0, r8
 8006910:	47d0      	blx	sl
 8006912:	3001      	adds	r0, #1
 8006914:	d09d      	beq.n	8006852 <_printf_i+0x15a>
 8006916:	3501      	adds	r5, #1
 8006918:	68e3      	ldr	r3, [r4, #12]
 800691a:	9903      	ldr	r1, [sp, #12]
 800691c:	1a5b      	subs	r3, r3, r1
 800691e:	42ab      	cmp	r3, r5
 8006920:	dcf2      	bgt.n	8006908 <_printf_i+0x210>
 8006922:	e7eb      	b.n	80068fc <_printf_i+0x204>
 8006924:	2500      	movs	r5, #0
 8006926:	f104 0619 	add.w	r6, r4, #25
 800692a:	e7f5      	b.n	8006918 <_printf_i+0x220>
 800692c:	08006e0d 	.word	0x08006e0d
 8006930:	08006e1e 	.word	0x08006e1e

08006934 <__sflush_r>:
 8006934:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006938:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800693c:	0716      	lsls	r6, r2, #28
 800693e:	4605      	mov	r5, r0
 8006940:	460c      	mov	r4, r1
 8006942:	d454      	bmi.n	80069ee <__sflush_r+0xba>
 8006944:	684b      	ldr	r3, [r1, #4]
 8006946:	2b00      	cmp	r3, #0
 8006948:	dc02      	bgt.n	8006950 <__sflush_r+0x1c>
 800694a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800694c:	2b00      	cmp	r3, #0
 800694e:	dd48      	ble.n	80069e2 <__sflush_r+0xae>
 8006950:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006952:	2e00      	cmp	r6, #0
 8006954:	d045      	beq.n	80069e2 <__sflush_r+0xae>
 8006956:	2300      	movs	r3, #0
 8006958:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800695c:	682f      	ldr	r7, [r5, #0]
 800695e:	6a21      	ldr	r1, [r4, #32]
 8006960:	602b      	str	r3, [r5, #0]
 8006962:	d030      	beq.n	80069c6 <__sflush_r+0x92>
 8006964:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006966:	89a3      	ldrh	r3, [r4, #12]
 8006968:	0759      	lsls	r1, r3, #29
 800696a:	d505      	bpl.n	8006978 <__sflush_r+0x44>
 800696c:	6863      	ldr	r3, [r4, #4]
 800696e:	1ad2      	subs	r2, r2, r3
 8006970:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006972:	b10b      	cbz	r3, 8006978 <__sflush_r+0x44>
 8006974:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006976:	1ad2      	subs	r2, r2, r3
 8006978:	2300      	movs	r3, #0
 800697a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800697c:	6a21      	ldr	r1, [r4, #32]
 800697e:	4628      	mov	r0, r5
 8006980:	47b0      	blx	r6
 8006982:	1c43      	adds	r3, r0, #1
 8006984:	89a3      	ldrh	r3, [r4, #12]
 8006986:	d106      	bne.n	8006996 <__sflush_r+0x62>
 8006988:	6829      	ldr	r1, [r5, #0]
 800698a:	291d      	cmp	r1, #29
 800698c:	d82b      	bhi.n	80069e6 <__sflush_r+0xb2>
 800698e:	4a2a      	ldr	r2, [pc, #168]	@ (8006a38 <__sflush_r+0x104>)
 8006990:	40ca      	lsrs	r2, r1
 8006992:	07d6      	lsls	r6, r2, #31
 8006994:	d527      	bpl.n	80069e6 <__sflush_r+0xb2>
 8006996:	2200      	movs	r2, #0
 8006998:	04d9      	lsls	r1, r3, #19
 800699a:	6062      	str	r2, [r4, #4]
 800699c:	6922      	ldr	r2, [r4, #16]
 800699e:	6022      	str	r2, [r4, #0]
 80069a0:	d504      	bpl.n	80069ac <__sflush_r+0x78>
 80069a2:	1c42      	adds	r2, r0, #1
 80069a4:	d101      	bne.n	80069aa <__sflush_r+0x76>
 80069a6:	682b      	ldr	r3, [r5, #0]
 80069a8:	b903      	cbnz	r3, 80069ac <__sflush_r+0x78>
 80069aa:	6560      	str	r0, [r4, #84]	@ 0x54
 80069ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80069ae:	602f      	str	r7, [r5, #0]
 80069b0:	b1b9      	cbz	r1, 80069e2 <__sflush_r+0xae>
 80069b2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80069b6:	4299      	cmp	r1, r3
 80069b8:	d002      	beq.n	80069c0 <__sflush_r+0x8c>
 80069ba:	4628      	mov	r0, r5
 80069bc:	f7ff fbf0 	bl	80061a0 <_free_r>
 80069c0:	2300      	movs	r3, #0
 80069c2:	6363      	str	r3, [r4, #52]	@ 0x34
 80069c4:	e00d      	b.n	80069e2 <__sflush_r+0xae>
 80069c6:	2301      	movs	r3, #1
 80069c8:	4628      	mov	r0, r5
 80069ca:	47b0      	blx	r6
 80069cc:	4602      	mov	r2, r0
 80069ce:	1c50      	adds	r0, r2, #1
 80069d0:	d1c9      	bne.n	8006966 <__sflush_r+0x32>
 80069d2:	682b      	ldr	r3, [r5, #0]
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d0c6      	beq.n	8006966 <__sflush_r+0x32>
 80069d8:	2b1d      	cmp	r3, #29
 80069da:	d001      	beq.n	80069e0 <__sflush_r+0xac>
 80069dc:	2b16      	cmp	r3, #22
 80069de:	d11d      	bne.n	8006a1c <__sflush_r+0xe8>
 80069e0:	602f      	str	r7, [r5, #0]
 80069e2:	2000      	movs	r0, #0
 80069e4:	e021      	b.n	8006a2a <__sflush_r+0xf6>
 80069e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80069ea:	b21b      	sxth	r3, r3
 80069ec:	e01a      	b.n	8006a24 <__sflush_r+0xf0>
 80069ee:	690f      	ldr	r7, [r1, #16]
 80069f0:	2f00      	cmp	r7, #0
 80069f2:	d0f6      	beq.n	80069e2 <__sflush_r+0xae>
 80069f4:	0793      	lsls	r3, r2, #30
 80069f6:	680e      	ldr	r6, [r1, #0]
 80069f8:	600f      	str	r7, [r1, #0]
 80069fa:	bf0c      	ite	eq
 80069fc:	694b      	ldreq	r3, [r1, #20]
 80069fe:	2300      	movne	r3, #0
 8006a00:	eba6 0807 	sub.w	r8, r6, r7
 8006a04:	608b      	str	r3, [r1, #8]
 8006a06:	f1b8 0f00 	cmp.w	r8, #0
 8006a0a:	ddea      	ble.n	80069e2 <__sflush_r+0xae>
 8006a0c:	4643      	mov	r3, r8
 8006a0e:	463a      	mov	r2, r7
 8006a10:	6a21      	ldr	r1, [r4, #32]
 8006a12:	4628      	mov	r0, r5
 8006a14:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006a16:	47b0      	blx	r6
 8006a18:	2800      	cmp	r0, #0
 8006a1a:	dc08      	bgt.n	8006a2e <__sflush_r+0xfa>
 8006a1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a20:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a24:	f04f 30ff 	mov.w	r0, #4294967295
 8006a28:	81a3      	strh	r3, [r4, #12]
 8006a2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a2e:	4407      	add	r7, r0
 8006a30:	eba8 0800 	sub.w	r8, r8, r0
 8006a34:	e7e7      	b.n	8006a06 <__sflush_r+0xd2>
 8006a36:	bf00      	nop
 8006a38:	20400001 	.word	0x20400001

08006a3c <_fflush_r>:
 8006a3c:	b538      	push	{r3, r4, r5, lr}
 8006a3e:	690b      	ldr	r3, [r1, #16]
 8006a40:	4605      	mov	r5, r0
 8006a42:	460c      	mov	r4, r1
 8006a44:	b913      	cbnz	r3, 8006a4c <_fflush_r+0x10>
 8006a46:	2500      	movs	r5, #0
 8006a48:	4628      	mov	r0, r5
 8006a4a:	bd38      	pop	{r3, r4, r5, pc}
 8006a4c:	b118      	cbz	r0, 8006a56 <_fflush_r+0x1a>
 8006a4e:	6a03      	ldr	r3, [r0, #32]
 8006a50:	b90b      	cbnz	r3, 8006a56 <_fflush_r+0x1a>
 8006a52:	f7ff fa91 	bl	8005f78 <__sinit>
 8006a56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d0f3      	beq.n	8006a46 <_fflush_r+0xa>
 8006a5e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006a60:	07d0      	lsls	r0, r2, #31
 8006a62:	d404      	bmi.n	8006a6e <_fflush_r+0x32>
 8006a64:	0599      	lsls	r1, r3, #22
 8006a66:	d402      	bmi.n	8006a6e <_fflush_r+0x32>
 8006a68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006a6a:	f7ff fb8a 	bl	8006182 <__retarget_lock_acquire_recursive>
 8006a6e:	4628      	mov	r0, r5
 8006a70:	4621      	mov	r1, r4
 8006a72:	f7ff ff5f 	bl	8006934 <__sflush_r>
 8006a76:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006a78:	4605      	mov	r5, r0
 8006a7a:	07da      	lsls	r2, r3, #31
 8006a7c:	d4e4      	bmi.n	8006a48 <_fflush_r+0xc>
 8006a7e:	89a3      	ldrh	r3, [r4, #12]
 8006a80:	059b      	lsls	r3, r3, #22
 8006a82:	d4e1      	bmi.n	8006a48 <_fflush_r+0xc>
 8006a84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006a86:	f7ff fb7d 	bl	8006184 <__retarget_lock_release_recursive>
 8006a8a:	e7dd      	b.n	8006a48 <_fflush_r+0xc>

08006a8c <__swbuf_r>:
 8006a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a8e:	460e      	mov	r6, r1
 8006a90:	4614      	mov	r4, r2
 8006a92:	4605      	mov	r5, r0
 8006a94:	b118      	cbz	r0, 8006a9e <__swbuf_r+0x12>
 8006a96:	6a03      	ldr	r3, [r0, #32]
 8006a98:	b90b      	cbnz	r3, 8006a9e <__swbuf_r+0x12>
 8006a9a:	f7ff fa6d 	bl	8005f78 <__sinit>
 8006a9e:	69a3      	ldr	r3, [r4, #24]
 8006aa0:	60a3      	str	r3, [r4, #8]
 8006aa2:	89a3      	ldrh	r3, [r4, #12]
 8006aa4:	071a      	lsls	r2, r3, #28
 8006aa6:	d501      	bpl.n	8006aac <__swbuf_r+0x20>
 8006aa8:	6923      	ldr	r3, [r4, #16]
 8006aaa:	b943      	cbnz	r3, 8006abe <__swbuf_r+0x32>
 8006aac:	4621      	mov	r1, r4
 8006aae:	4628      	mov	r0, r5
 8006ab0:	f000 f82a 	bl	8006b08 <__swsetup_r>
 8006ab4:	b118      	cbz	r0, 8006abe <__swbuf_r+0x32>
 8006ab6:	f04f 37ff 	mov.w	r7, #4294967295
 8006aba:	4638      	mov	r0, r7
 8006abc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006abe:	6823      	ldr	r3, [r4, #0]
 8006ac0:	b2f6      	uxtb	r6, r6
 8006ac2:	6922      	ldr	r2, [r4, #16]
 8006ac4:	4637      	mov	r7, r6
 8006ac6:	1a98      	subs	r0, r3, r2
 8006ac8:	6963      	ldr	r3, [r4, #20]
 8006aca:	4283      	cmp	r3, r0
 8006acc:	dc05      	bgt.n	8006ada <__swbuf_r+0x4e>
 8006ace:	4621      	mov	r1, r4
 8006ad0:	4628      	mov	r0, r5
 8006ad2:	f7ff ffb3 	bl	8006a3c <_fflush_r>
 8006ad6:	2800      	cmp	r0, #0
 8006ad8:	d1ed      	bne.n	8006ab6 <__swbuf_r+0x2a>
 8006ada:	68a3      	ldr	r3, [r4, #8]
 8006adc:	3b01      	subs	r3, #1
 8006ade:	60a3      	str	r3, [r4, #8]
 8006ae0:	6823      	ldr	r3, [r4, #0]
 8006ae2:	1c5a      	adds	r2, r3, #1
 8006ae4:	6022      	str	r2, [r4, #0]
 8006ae6:	701e      	strb	r6, [r3, #0]
 8006ae8:	1c43      	adds	r3, r0, #1
 8006aea:	6962      	ldr	r2, [r4, #20]
 8006aec:	429a      	cmp	r2, r3
 8006aee:	d004      	beq.n	8006afa <__swbuf_r+0x6e>
 8006af0:	89a3      	ldrh	r3, [r4, #12]
 8006af2:	07db      	lsls	r3, r3, #31
 8006af4:	d5e1      	bpl.n	8006aba <__swbuf_r+0x2e>
 8006af6:	2e0a      	cmp	r6, #10
 8006af8:	d1df      	bne.n	8006aba <__swbuf_r+0x2e>
 8006afa:	4621      	mov	r1, r4
 8006afc:	4628      	mov	r0, r5
 8006afe:	f7ff ff9d 	bl	8006a3c <_fflush_r>
 8006b02:	2800      	cmp	r0, #0
 8006b04:	d0d9      	beq.n	8006aba <__swbuf_r+0x2e>
 8006b06:	e7d6      	b.n	8006ab6 <__swbuf_r+0x2a>

08006b08 <__swsetup_r>:
 8006b08:	b538      	push	{r3, r4, r5, lr}
 8006b0a:	4b29      	ldr	r3, [pc, #164]	@ (8006bb0 <__swsetup_r+0xa8>)
 8006b0c:	4605      	mov	r5, r0
 8006b0e:	460c      	mov	r4, r1
 8006b10:	6818      	ldr	r0, [r3, #0]
 8006b12:	b118      	cbz	r0, 8006b1c <__swsetup_r+0x14>
 8006b14:	6a03      	ldr	r3, [r0, #32]
 8006b16:	b90b      	cbnz	r3, 8006b1c <__swsetup_r+0x14>
 8006b18:	f7ff fa2e 	bl	8005f78 <__sinit>
 8006b1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b20:	0719      	lsls	r1, r3, #28
 8006b22:	d422      	bmi.n	8006b6a <__swsetup_r+0x62>
 8006b24:	06da      	lsls	r2, r3, #27
 8006b26:	d407      	bmi.n	8006b38 <__swsetup_r+0x30>
 8006b28:	2209      	movs	r2, #9
 8006b2a:	602a      	str	r2, [r5, #0]
 8006b2c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006b30:	f04f 30ff 	mov.w	r0, #4294967295
 8006b34:	81a3      	strh	r3, [r4, #12]
 8006b36:	e033      	b.n	8006ba0 <__swsetup_r+0x98>
 8006b38:	0758      	lsls	r0, r3, #29
 8006b3a:	d512      	bpl.n	8006b62 <__swsetup_r+0x5a>
 8006b3c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006b3e:	b141      	cbz	r1, 8006b52 <__swsetup_r+0x4a>
 8006b40:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006b44:	4299      	cmp	r1, r3
 8006b46:	d002      	beq.n	8006b4e <__swsetup_r+0x46>
 8006b48:	4628      	mov	r0, r5
 8006b4a:	f7ff fb29 	bl	80061a0 <_free_r>
 8006b4e:	2300      	movs	r3, #0
 8006b50:	6363      	str	r3, [r4, #52]	@ 0x34
 8006b52:	89a3      	ldrh	r3, [r4, #12]
 8006b54:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006b58:	81a3      	strh	r3, [r4, #12]
 8006b5a:	2300      	movs	r3, #0
 8006b5c:	6063      	str	r3, [r4, #4]
 8006b5e:	6923      	ldr	r3, [r4, #16]
 8006b60:	6023      	str	r3, [r4, #0]
 8006b62:	89a3      	ldrh	r3, [r4, #12]
 8006b64:	f043 0308 	orr.w	r3, r3, #8
 8006b68:	81a3      	strh	r3, [r4, #12]
 8006b6a:	6923      	ldr	r3, [r4, #16]
 8006b6c:	b94b      	cbnz	r3, 8006b82 <__swsetup_r+0x7a>
 8006b6e:	89a3      	ldrh	r3, [r4, #12]
 8006b70:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006b74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b78:	d003      	beq.n	8006b82 <__swsetup_r+0x7a>
 8006b7a:	4621      	mov	r1, r4
 8006b7c:	4628      	mov	r0, r5
 8006b7e:	f000 f85c 	bl	8006c3a <__smakebuf_r>
 8006b82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b86:	f013 0201 	ands.w	r2, r3, #1
 8006b8a:	d00a      	beq.n	8006ba2 <__swsetup_r+0x9a>
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	60a2      	str	r2, [r4, #8]
 8006b90:	6962      	ldr	r2, [r4, #20]
 8006b92:	4252      	negs	r2, r2
 8006b94:	61a2      	str	r2, [r4, #24]
 8006b96:	6922      	ldr	r2, [r4, #16]
 8006b98:	b942      	cbnz	r2, 8006bac <__swsetup_r+0xa4>
 8006b9a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006b9e:	d1c5      	bne.n	8006b2c <__swsetup_r+0x24>
 8006ba0:	bd38      	pop	{r3, r4, r5, pc}
 8006ba2:	0799      	lsls	r1, r3, #30
 8006ba4:	bf58      	it	pl
 8006ba6:	6962      	ldrpl	r2, [r4, #20]
 8006ba8:	60a2      	str	r2, [r4, #8]
 8006baa:	e7f4      	b.n	8006b96 <__swsetup_r+0x8e>
 8006bac:	2000      	movs	r0, #0
 8006bae:	e7f7      	b.n	8006ba0 <__swsetup_r+0x98>
 8006bb0:	20000020 	.word	0x20000020

08006bb4 <_sbrk_r>:
 8006bb4:	b538      	push	{r3, r4, r5, lr}
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	4d05      	ldr	r5, [pc, #20]	@ (8006bd0 <_sbrk_r+0x1c>)
 8006bba:	4604      	mov	r4, r0
 8006bbc:	4608      	mov	r0, r1
 8006bbe:	602b      	str	r3, [r5, #0]
 8006bc0:	f7f9 ff80 	bl	8000ac4 <_sbrk>
 8006bc4:	1c43      	adds	r3, r0, #1
 8006bc6:	d102      	bne.n	8006bce <_sbrk_r+0x1a>
 8006bc8:	682b      	ldr	r3, [r5, #0]
 8006bca:	b103      	cbz	r3, 8006bce <_sbrk_r+0x1a>
 8006bcc:	6023      	str	r3, [r4, #0]
 8006bce:	bd38      	pop	{r3, r4, r5, pc}
 8006bd0:	20002e04 	.word	0x20002e04

08006bd4 <memchr>:
 8006bd4:	b2c9      	uxtb	r1, r1
 8006bd6:	4603      	mov	r3, r0
 8006bd8:	4402      	add	r2, r0
 8006bda:	b510      	push	{r4, lr}
 8006bdc:	4293      	cmp	r3, r2
 8006bde:	4618      	mov	r0, r3
 8006be0:	d101      	bne.n	8006be6 <memchr+0x12>
 8006be2:	2000      	movs	r0, #0
 8006be4:	e003      	b.n	8006bee <memchr+0x1a>
 8006be6:	7804      	ldrb	r4, [r0, #0]
 8006be8:	3301      	adds	r3, #1
 8006bea:	428c      	cmp	r4, r1
 8006bec:	d1f6      	bne.n	8006bdc <memchr+0x8>
 8006bee:	bd10      	pop	{r4, pc}

08006bf0 <__swhatbuf_r>:
 8006bf0:	b570      	push	{r4, r5, r6, lr}
 8006bf2:	460c      	mov	r4, r1
 8006bf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006bf8:	b096      	sub	sp, #88	@ 0x58
 8006bfa:	4615      	mov	r5, r2
 8006bfc:	2900      	cmp	r1, #0
 8006bfe:	461e      	mov	r6, r3
 8006c00:	da0c      	bge.n	8006c1c <__swhatbuf_r+0x2c>
 8006c02:	89a3      	ldrh	r3, [r4, #12]
 8006c04:	2100      	movs	r1, #0
 8006c06:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006c0a:	bf14      	ite	ne
 8006c0c:	2340      	movne	r3, #64	@ 0x40
 8006c0e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006c12:	2000      	movs	r0, #0
 8006c14:	6031      	str	r1, [r6, #0]
 8006c16:	602b      	str	r3, [r5, #0]
 8006c18:	b016      	add	sp, #88	@ 0x58
 8006c1a:	bd70      	pop	{r4, r5, r6, pc}
 8006c1c:	466a      	mov	r2, sp
 8006c1e:	f000 f849 	bl	8006cb4 <_fstat_r>
 8006c22:	2800      	cmp	r0, #0
 8006c24:	dbed      	blt.n	8006c02 <__swhatbuf_r+0x12>
 8006c26:	9901      	ldr	r1, [sp, #4]
 8006c28:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006c2c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006c30:	4259      	negs	r1, r3
 8006c32:	4159      	adcs	r1, r3
 8006c34:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006c38:	e7eb      	b.n	8006c12 <__swhatbuf_r+0x22>

08006c3a <__smakebuf_r>:
 8006c3a:	898b      	ldrh	r3, [r1, #12]
 8006c3c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006c3e:	079d      	lsls	r5, r3, #30
 8006c40:	4606      	mov	r6, r0
 8006c42:	460c      	mov	r4, r1
 8006c44:	d507      	bpl.n	8006c56 <__smakebuf_r+0x1c>
 8006c46:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006c4a:	6023      	str	r3, [r4, #0]
 8006c4c:	6123      	str	r3, [r4, #16]
 8006c4e:	2301      	movs	r3, #1
 8006c50:	6163      	str	r3, [r4, #20]
 8006c52:	b003      	add	sp, #12
 8006c54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c56:	ab01      	add	r3, sp, #4
 8006c58:	466a      	mov	r2, sp
 8006c5a:	f7ff ffc9 	bl	8006bf0 <__swhatbuf_r>
 8006c5e:	9f00      	ldr	r7, [sp, #0]
 8006c60:	4605      	mov	r5, r0
 8006c62:	4630      	mov	r0, r6
 8006c64:	4639      	mov	r1, r7
 8006c66:	f7ff fb07 	bl	8006278 <_malloc_r>
 8006c6a:	b948      	cbnz	r0, 8006c80 <__smakebuf_r+0x46>
 8006c6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c70:	059a      	lsls	r2, r3, #22
 8006c72:	d4ee      	bmi.n	8006c52 <__smakebuf_r+0x18>
 8006c74:	f023 0303 	bic.w	r3, r3, #3
 8006c78:	f043 0302 	orr.w	r3, r3, #2
 8006c7c:	81a3      	strh	r3, [r4, #12]
 8006c7e:	e7e2      	b.n	8006c46 <__smakebuf_r+0xc>
 8006c80:	89a3      	ldrh	r3, [r4, #12]
 8006c82:	6020      	str	r0, [r4, #0]
 8006c84:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c88:	81a3      	strh	r3, [r4, #12]
 8006c8a:	9b01      	ldr	r3, [sp, #4]
 8006c8c:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006c90:	b15b      	cbz	r3, 8006caa <__smakebuf_r+0x70>
 8006c92:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006c96:	4630      	mov	r0, r6
 8006c98:	f000 f81e 	bl	8006cd8 <_isatty_r>
 8006c9c:	b128      	cbz	r0, 8006caa <__smakebuf_r+0x70>
 8006c9e:	89a3      	ldrh	r3, [r4, #12]
 8006ca0:	f023 0303 	bic.w	r3, r3, #3
 8006ca4:	f043 0301 	orr.w	r3, r3, #1
 8006ca8:	81a3      	strh	r3, [r4, #12]
 8006caa:	89a3      	ldrh	r3, [r4, #12]
 8006cac:	431d      	orrs	r5, r3
 8006cae:	81a5      	strh	r5, [r4, #12]
 8006cb0:	e7cf      	b.n	8006c52 <__smakebuf_r+0x18>
	...

08006cb4 <_fstat_r>:
 8006cb4:	b538      	push	{r3, r4, r5, lr}
 8006cb6:	2300      	movs	r3, #0
 8006cb8:	4d06      	ldr	r5, [pc, #24]	@ (8006cd4 <_fstat_r+0x20>)
 8006cba:	4604      	mov	r4, r0
 8006cbc:	4608      	mov	r0, r1
 8006cbe:	4611      	mov	r1, r2
 8006cc0:	602b      	str	r3, [r5, #0]
 8006cc2:	f7f9 fed6 	bl	8000a72 <_fstat>
 8006cc6:	1c43      	adds	r3, r0, #1
 8006cc8:	d102      	bne.n	8006cd0 <_fstat_r+0x1c>
 8006cca:	682b      	ldr	r3, [r5, #0]
 8006ccc:	b103      	cbz	r3, 8006cd0 <_fstat_r+0x1c>
 8006cce:	6023      	str	r3, [r4, #0]
 8006cd0:	bd38      	pop	{r3, r4, r5, pc}
 8006cd2:	bf00      	nop
 8006cd4:	20002e04 	.word	0x20002e04

08006cd8 <_isatty_r>:
 8006cd8:	b538      	push	{r3, r4, r5, lr}
 8006cda:	2300      	movs	r3, #0
 8006cdc:	4d05      	ldr	r5, [pc, #20]	@ (8006cf4 <_isatty_r+0x1c>)
 8006cde:	4604      	mov	r4, r0
 8006ce0:	4608      	mov	r0, r1
 8006ce2:	602b      	str	r3, [r5, #0]
 8006ce4:	f7f9 fed5 	bl	8000a92 <_isatty>
 8006ce8:	1c43      	adds	r3, r0, #1
 8006cea:	d102      	bne.n	8006cf2 <_isatty_r+0x1a>
 8006cec:	682b      	ldr	r3, [r5, #0]
 8006cee:	b103      	cbz	r3, 8006cf2 <_isatty_r+0x1a>
 8006cf0:	6023      	str	r3, [r4, #0]
 8006cf2:	bd38      	pop	{r3, r4, r5, pc}
 8006cf4:	20002e04 	.word	0x20002e04

08006cf8 <_init>:
 8006cf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cfa:	bf00      	nop
 8006cfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006cfe:	bc08      	pop	{r3}
 8006d00:	469e      	mov	lr, r3
 8006d02:	4770      	bx	lr

08006d04 <_fini>:
 8006d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d06:	bf00      	nop
 8006d08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d0a:	bc08      	pop	{r3}
 8006d0c:	469e      	mov	lr, r3
 8006d0e:	4770      	bx	lr
