Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Nov  5 11:56:20 2024
| Host         : RGWIN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SampleDisplay_timing_summary_routed.rpt -pb SampleDisplay_timing_summary_routed.pb -rpx SampleDisplay_timing_summary_routed.rpx -warn_on_violation
| Design       : SampleDisplay
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   14          
TIMING-20  Warning   Non-clocked latch               1           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (11)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (3)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (11)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: key_de/FSM_sequential_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: key_de/FSM_sequential_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: key_de/inst/inst/key_in_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: key_de/inst/inst/key_in_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: key_de/inst/inst/key_in_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: key_de/inst/inst/key_in_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: key_de/inst/inst/key_in_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: key_de/inst/inst/key_in_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: key_de/inst/inst/key_in_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: key_de/inst/inst/key_in_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: key_de/inst/inst/valid_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.404        0.000                      0                 1246        0.128        0.000                      0                 1246        4.500        0.000                       0                   667  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.404        0.000                      0                 1246        0.128        0.000                      0                 1246        4.500        0.000                       0                   667  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.404ns  (required time - arrival time)
  Source:                 key_de/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.387ns  (logic 2.040ns (31.940%)  route 4.347ns (68.060%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.567     5.088    key_de/clk_IBUF_BUFG
    SLICE_X53Y12         FDCE                                         r  key_de/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.419     5.507 r  key_de/key_reg[0]/Q
                         net (fo=166, routed)         1.480     6.987    key_de/last_change[0]
    SLICE_X64Y13         LUT6 (Prop_lut6_I4_O)        0.299     7.286 r  key_de/nums[15]_i_123/O
                         net (fo=1, routed)           0.000     7.286    key_de/nums[15]_i_123_n_0
    SLICE_X64Y13         MUXF7 (Prop_muxf7_I1_O)      0.247     7.533 r  key_de/nums_reg[15]_i_56/O
                         net (fo=1, routed)           0.000     7.533    key_de/nums_reg[15]_i_56_n_0
    SLICE_X64Y13         MUXF8 (Prop_muxf8_I0_O)      0.098     7.631 r  key_de/nums_reg[15]_i_23/O
                         net (fo=1, routed)           1.193     8.824    key_de/nums_reg[15]_i_23_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I1_O)        0.319     9.143 r  key_de/nums[15]_i_14/O
                         net (fo=1, routed)           0.000     9.143    key_de/nums[15]_i_14_n_0
    SLICE_X55Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     9.381 r  key_de/nums_reg[15]_i_7/O
                         net (fo=1, routed)           0.000     9.381    key_de/nums_reg[15]_i_7_n_0
    SLICE_X55Y10         MUXF8 (Prop_muxf8_I0_O)      0.104     9.485 r  key_de/nums_reg[15]_i_3/O
                         net (fo=1, routed)           1.081    10.566    key_de/nums_reg[15]_i_3_n_0
    SLICE_X61Y4          LUT5 (Prop_lut5_I1_O)        0.316    10.882 r  key_de/nums[15]_i_1/O
                         net (fo=16, routed)          0.593    11.475    next_nums
    SLICE_X61Y4          FDCE                                         r  nums_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.518    14.859    clk_IBUF_BUFG
    SLICE_X61Y4          FDCE                                         r  nums_reg[0]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y4          FDCE (Setup_fdce_C_CE)      -0.205    14.879    nums_reg[0]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -11.475    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.404ns  (required time - arrival time)
  Source:                 key_de/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.387ns  (logic 2.040ns (31.940%)  route 4.347ns (68.060%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.567     5.088    key_de/clk_IBUF_BUFG
    SLICE_X53Y12         FDCE                                         r  key_de/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.419     5.507 r  key_de/key_reg[0]/Q
                         net (fo=166, routed)         1.480     6.987    key_de/last_change[0]
    SLICE_X64Y13         LUT6 (Prop_lut6_I4_O)        0.299     7.286 r  key_de/nums[15]_i_123/O
                         net (fo=1, routed)           0.000     7.286    key_de/nums[15]_i_123_n_0
    SLICE_X64Y13         MUXF7 (Prop_muxf7_I1_O)      0.247     7.533 r  key_de/nums_reg[15]_i_56/O
                         net (fo=1, routed)           0.000     7.533    key_de/nums_reg[15]_i_56_n_0
    SLICE_X64Y13         MUXF8 (Prop_muxf8_I0_O)      0.098     7.631 r  key_de/nums_reg[15]_i_23/O
                         net (fo=1, routed)           1.193     8.824    key_de/nums_reg[15]_i_23_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I1_O)        0.319     9.143 r  key_de/nums[15]_i_14/O
                         net (fo=1, routed)           0.000     9.143    key_de/nums[15]_i_14_n_0
    SLICE_X55Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     9.381 r  key_de/nums_reg[15]_i_7/O
                         net (fo=1, routed)           0.000     9.381    key_de/nums_reg[15]_i_7_n_0
    SLICE_X55Y10         MUXF8 (Prop_muxf8_I0_O)      0.104     9.485 r  key_de/nums_reg[15]_i_3/O
                         net (fo=1, routed)           1.081    10.566    key_de/nums_reg[15]_i_3_n_0
    SLICE_X61Y4          LUT5 (Prop_lut5_I1_O)        0.316    10.882 r  key_de/nums[15]_i_1/O
                         net (fo=16, routed)          0.593    11.475    next_nums
    SLICE_X61Y4          FDCE                                         r  nums_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.518    14.859    clk_IBUF_BUFG
    SLICE_X61Y4          FDCE                                         r  nums_reg[12]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y4          FDCE (Setup_fdce_C_CE)      -0.205    14.879    nums_reg[12]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -11.475    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.404ns  (required time - arrival time)
  Source:                 key_de/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.387ns  (logic 2.040ns (31.940%)  route 4.347ns (68.060%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.567     5.088    key_de/clk_IBUF_BUFG
    SLICE_X53Y12         FDCE                                         r  key_de/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.419     5.507 r  key_de/key_reg[0]/Q
                         net (fo=166, routed)         1.480     6.987    key_de/last_change[0]
    SLICE_X64Y13         LUT6 (Prop_lut6_I4_O)        0.299     7.286 r  key_de/nums[15]_i_123/O
                         net (fo=1, routed)           0.000     7.286    key_de/nums[15]_i_123_n_0
    SLICE_X64Y13         MUXF7 (Prop_muxf7_I1_O)      0.247     7.533 r  key_de/nums_reg[15]_i_56/O
                         net (fo=1, routed)           0.000     7.533    key_de/nums_reg[15]_i_56_n_0
    SLICE_X64Y13         MUXF8 (Prop_muxf8_I0_O)      0.098     7.631 r  key_de/nums_reg[15]_i_23/O
                         net (fo=1, routed)           1.193     8.824    key_de/nums_reg[15]_i_23_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I1_O)        0.319     9.143 r  key_de/nums[15]_i_14/O
                         net (fo=1, routed)           0.000     9.143    key_de/nums[15]_i_14_n_0
    SLICE_X55Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     9.381 r  key_de/nums_reg[15]_i_7/O
                         net (fo=1, routed)           0.000     9.381    key_de/nums_reg[15]_i_7_n_0
    SLICE_X55Y10         MUXF8 (Prop_muxf8_I0_O)      0.104     9.485 r  key_de/nums_reg[15]_i_3/O
                         net (fo=1, routed)           1.081    10.566    key_de/nums_reg[15]_i_3_n_0
    SLICE_X61Y4          LUT5 (Prop_lut5_I1_O)        0.316    10.882 r  key_de/nums[15]_i_1/O
                         net (fo=16, routed)          0.593    11.475    next_nums
    SLICE_X61Y4          FDCE                                         r  nums_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.518    14.859    clk_IBUF_BUFG
    SLICE_X61Y4          FDCE                                         r  nums_reg[4]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y4          FDCE (Setup_fdce_C_CE)      -0.205    14.879    nums_reg[4]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -11.475    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.404ns  (required time - arrival time)
  Source:                 key_de/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.387ns  (logic 2.040ns (31.940%)  route 4.347ns (68.060%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.567     5.088    key_de/clk_IBUF_BUFG
    SLICE_X53Y12         FDCE                                         r  key_de/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.419     5.507 r  key_de/key_reg[0]/Q
                         net (fo=166, routed)         1.480     6.987    key_de/last_change[0]
    SLICE_X64Y13         LUT6 (Prop_lut6_I4_O)        0.299     7.286 r  key_de/nums[15]_i_123/O
                         net (fo=1, routed)           0.000     7.286    key_de/nums[15]_i_123_n_0
    SLICE_X64Y13         MUXF7 (Prop_muxf7_I1_O)      0.247     7.533 r  key_de/nums_reg[15]_i_56/O
                         net (fo=1, routed)           0.000     7.533    key_de/nums_reg[15]_i_56_n_0
    SLICE_X64Y13         MUXF8 (Prop_muxf8_I0_O)      0.098     7.631 r  key_de/nums_reg[15]_i_23/O
                         net (fo=1, routed)           1.193     8.824    key_de/nums_reg[15]_i_23_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I1_O)        0.319     9.143 r  key_de/nums[15]_i_14/O
                         net (fo=1, routed)           0.000     9.143    key_de/nums[15]_i_14_n_0
    SLICE_X55Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     9.381 r  key_de/nums_reg[15]_i_7/O
                         net (fo=1, routed)           0.000     9.381    key_de/nums_reg[15]_i_7_n_0
    SLICE_X55Y10         MUXF8 (Prop_muxf8_I0_O)      0.104     9.485 r  key_de/nums_reg[15]_i_3/O
                         net (fo=1, routed)           1.081    10.566    key_de/nums_reg[15]_i_3_n_0
    SLICE_X61Y4          LUT5 (Prop_lut5_I1_O)        0.316    10.882 r  key_de/nums[15]_i_1/O
                         net (fo=16, routed)          0.593    11.475    next_nums
    SLICE_X61Y4          FDCE                                         r  nums_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.518    14.859    clk_IBUF_BUFG
    SLICE_X61Y4          FDCE                                         r  nums_reg[8]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y4          FDCE (Setup_fdce_C_CE)      -0.205    14.879    nums_reg[8]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -11.475    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.462ns  (required time - arrival time)
  Source:                 key_de/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.329ns  (logic 2.040ns (32.234%)  route 4.289ns (67.766%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.567     5.088    key_de/clk_IBUF_BUFG
    SLICE_X53Y12         FDCE                                         r  key_de/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.419     5.507 r  key_de/key_reg[0]/Q
                         net (fo=166, routed)         1.480     6.987    key_de/last_change[0]
    SLICE_X64Y13         LUT6 (Prop_lut6_I4_O)        0.299     7.286 r  key_de/nums[15]_i_123/O
                         net (fo=1, routed)           0.000     7.286    key_de/nums[15]_i_123_n_0
    SLICE_X64Y13         MUXF7 (Prop_muxf7_I1_O)      0.247     7.533 r  key_de/nums_reg[15]_i_56/O
                         net (fo=1, routed)           0.000     7.533    key_de/nums_reg[15]_i_56_n_0
    SLICE_X64Y13         MUXF8 (Prop_muxf8_I0_O)      0.098     7.631 r  key_de/nums_reg[15]_i_23/O
                         net (fo=1, routed)           1.193     8.824    key_de/nums_reg[15]_i_23_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I1_O)        0.319     9.143 r  key_de/nums[15]_i_14/O
                         net (fo=1, routed)           0.000     9.143    key_de/nums[15]_i_14_n_0
    SLICE_X55Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     9.381 r  key_de/nums_reg[15]_i_7/O
                         net (fo=1, routed)           0.000     9.381    key_de/nums_reg[15]_i_7_n_0
    SLICE_X55Y10         MUXF8 (Prop_muxf8_I0_O)      0.104     9.485 r  key_de/nums_reg[15]_i_3/O
                         net (fo=1, routed)           1.081    10.566    key_de/nums_reg[15]_i_3_n_0
    SLICE_X61Y4          LUT5 (Prop_lut5_I1_O)        0.316    10.882 r  key_de/nums[15]_i_1/O
                         net (fo=16, routed)          0.535    11.417    next_nums
    SLICE_X61Y3          FDCE                                         r  nums_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.518    14.859    clk_IBUF_BUFG
    SLICE_X61Y3          FDCE                                         r  nums_reg[11]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y3          FDCE (Setup_fdce_C_CE)      -0.205    14.879    nums_reg[11]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -11.417    
  -------------------------------------------------------------------
                         slack                                  3.462    

Slack (MET) :             3.462ns  (required time - arrival time)
  Source:                 key_de/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.329ns  (logic 2.040ns (32.234%)  route 4.289ns (67.766%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.567     5.088    key_de/clk_IBUF_BUFG
    SLICE_X53Y12         FDCE                                         r  key_de/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.419     5.507 r  key_de/key_reg[0]/Q
                         net (fo=166, routed)         1.480     6.987    key_de/last_change[0]
    SLICE_X64Y13         LUT6 (Prop_lut6_I4_O)        0.299     7.286 r  key_de/nums[15]_i_123/O
                         net (fo=1, routed)           0.000     7.286    key_de/nums[15]_i_123_n_0
    SLICE_X64Y13         MUXF7 (Prop_muxf7_I1_O)      0.247     7.533 r  key_de/nums_reg[15]_i_56/O
                         net (fo=1, routed)           0.000     7.533    key_de/nums_reg[15]_i_56_n_0
    SLICE_X64Y13         MUXF8 (Prop_muxf8_I0_O)      0.098     7.631 r  key_de/nums_reg[15]_i_23/O
                         net (fo=1, routed)           1.193     8.824    key_de/nums_reg[15]_i_23_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I1_O)        0.319     9.143 r  key_de/nums[15]_i_14/O
                         net (fo=1, routed)           0.000     9.143    key_de/nums[15]_i_14_n_0
    SLICE_X55Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     9.381 r  key_de/nums_reg[15]_i_7/O
                         net (fo=1, routed)           0.000     9.381    key_de/nums_reg[15]_i_7_n_0
    SLICE_X55Y10         MUXF8 (Prop_muxf8_I0_O)      0.104     9.485 r  key_de/nums_reg[15]_i_3/O
                         net (fo=1, routed)           1.081    10.566    key_de/nums_reg[15]_i_3_n_0
    SLICE_X61Y4          LUT5 (Prop_lut5_I1_O)        0.316    10.882 r  key_de/nums[15]_i_1/O
                         net (fo=16, routed)          0.535    11.417    next_nums
    SLICE_X61Y3          FDCE                                         r  nums_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.518    14.859    clk_IBUF_BUFG
    SLICE_X61Y3          FDCE                                         r  nums_reg[15]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y3          FDCE (Setup_fdce_C_CE)      -0.205    14.879    nums_reg[15]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -11.417    
  -------------------------------------------------------------------
                         slack                                  3.462    

Slack (MET) :             3.462ns  (required time - arrival time)
  Source:                 key_de/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.329ns  (logic 2.040ns (32.234%)  route 4.289ns (67.766%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.567     5.088    key_de/clk_IBUF_BUFG
    SLICE_X53Y12         FDCE                                         r  key_de/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.419     5.507 r  key_de/key_reg[0]/Q
                         net (fo=166, routed)         1.480     6.987    key_de/last_change[0]
    SLICE_X64Y13         LUT6 (Prop_lut6_I4_O)        0.299     7.286 r  key_de/nums[15]_i_123/O
                         net (fo=1, routed)           0.000     7.286    key_de/nums[15]_i_123_n_0
    SLICE_X64Y13         MUXF7 (Prop_muxf7_I1_O)      0.247     7.533 r  key_de/nums_reg[15]_i_56/O
                         net (fo=1, routed)           0.000     7.533    key_de/nums_reg[15]_i_56_n_0
    SLICE_X64Y13         MUXF8 (Prop_muxf8_I0_O)      0.098     7.631 r  key_de/nums_reg[15]_i_23/O
                         net (fo=1, routed)           1.193     8.824    key_de/nums_reg[15]_i_23_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I1_O)        0.319     9.143 r  key_de/nums[15]_i_14/O
                         net (fo=1, routed)           0.000     9.143    key_de/nums[15]_i_14_n_0
    SLICE_X55Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     9.381 r  key_de/nums_reg[15]_i_7/O
                         net (fo=1, routed)           0.000     9.381    key_de/nums_reg[15]_i_7_n_0
    SLICE_X55Y10         MUXF8 (Prop_muxf8_I0_O)      0.104     9.485 r  key_de/nums_reg[15]_i_3/O
                         net (fo=1, routed)           1.081    10.566    key_de/nums_reg[15]_i_3_n_0
    SLICE_X61Y4          LUT5 (Prop_lut5_I1_O)        0.316    10.882 r  key_de/nums[15]_i_1/O
                         net (fo=16, routed)          0.535    11.417    next_nums
    SLICE_X61Y3          FDCE                                         r  nums_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.518    14.859    clk_IBUF_BUFG
    SLICE_X61Y3          FDCE                                         r  nums_reg[3]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y3          FDCE (Setup_fdce_C_CE)      -0.205    14.879    nums_reg[3]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -11.417    
  -------------------------------------------------------------------
                         slack                                  3.462    

Slack (MET) :             3.462ns  (required time - arrival time)
  Source:                 key_de/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.329ns  (logic 2.040ns (32.234%)  route 4.289ns (67.766%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.567     5.088    key_de/clk_IBUF_BUFG
    SLICE_X53Y12         FDCE                                         r  key_de/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.419     5.507 r  key_de/key_reg[0]/Q
                         net (fo=166, routed)         1.480     6.987    key_de/last_change[0]
    SLICE_X64Y13         LUT6 (Prop_lut6_I4_O)        0.299     7.286 r  key_de/nums[15]_i_123/O
                         net (fo=1, routed)           0.000     7.286    key_de/nums[15]_i_123_n_0
    SLICE_X64Y13         MUXF7 (Prop_muxf7_I1_O)      0.247     7.533 r  key_de/nums_reg[15]_i_56/O
                         net (fo=1, routed)           0.000     7.533    key_de/nums_reg[15]_i_56_n_0
    SLICE_X64Y13         MUXF8 (Prop_muxf8_I0_O)      0.098     7.631 r  key_de/nums_reg[15]_i_23/O
                         net (fo=1, routed)           1.193     8.824    key_de/nums_reg[15]_i_23_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I1_O)        0.319     9.143 r  key_de/nums[15]_i_14/O
                         net (fo=1, routed)           0.000     9.143    key_de/nums[15]_i_14_n_0
    SLICE_X55Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     9.381 r  key_de/nums_reg[15]_i_7/O
                         net (fo=1, routed)           0.000     9.381    key_de/nums_reg[15]_i_7_n_0
    SLICE_X55Y10         MUXF8 (Prop_muxf8_I0_O)      0.104     9.485 r  key_de/nums_reg[15]_i_3/O
                         net (fo=1, routed)           1.081    10.566    key_de/nums_reg[15]_i_3_n_0
    SLICE_X61Y4          LUT5 (Prop_lut5_I1_O)        0.316    10.882 r  key_de/nums[15]_i_1/O
                         net (fo=16, routed)          0.535    11.417    next_nums
    SLICE_X61Y3          FDCE                                         r  nums_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.518    14.859    clk_IBUF_BUFG
    SLICE_X61Y3          FDCE                                         r  nums_reg[7]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y3          FDCE (Setup_fdce_C_CE)      -0.205    14.879    nums_reg[7]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -11.417    
  -------------------------------------------------------------------
                         slack                                  3.462    

Slack (MET) :             3.471ns  (required time - arrival time)
  Source:                 key_de/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.321ns  (logic 2.040ns (32.272%)  route 4.281ns (67.728%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.567     5.088    key_de/clk_IBUF_BUFG
    SLICE_X53Y12         FDCE                                         r  key_de/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.419     5.507 r  key_de/key_reg[0]/Q
                         net (fo=166, routed)         1.480     6.987    key_de/last_change[0]
    SLICE_X64Y13         LUT6 (Prop_lut6_I4_O)        0.299     7.286 r  key_de/nums[15]_i_123/O
                         net (fo=1, routed)           0.000     7.286    key_de/nums[15]_i_123_n_0
    SLICE_X64Y13         MUXF7 (Prop_muxf7_I1_O)      0.247     7.533 r  key_de/nums_reg[15]_i_56/O
                         net (fo=1, routed)           0.000     7.533    key_de/nums_reg[15]_i_56_n_0
    SLICE_X64Y13         MUXF8 (Prop_muxf8_I0_O)      0.098     7.631 r  key_de/nums_reg[15]_i_23/O
                         net (fo=1, routed)           1.193     8.824    key_de/nums_reg[15]_i_23_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I1_O)        0.319     9.143 r  key_de/nums[15]_i_14/O
                         net (fo=1, routed)           0.000     9.143    key_de/nums[15]_i_14_n_0
    SLICE_X55Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     9.381 r  key_de/nums_reg[15]_i_7/O
                         net (fo=1, routed)           0.000     9.381    key_de/nums_reg[15]_i_7_n_0
    SLICE_X55Y10         MUXF8 (Prop_muxf8_I0_O)      0.104     9.485 r  key_de/nums_reg[15]_i_3/O
                         net (fo=1, routed)           1.081    10.566    key_de/nums_reg[15]_i_3_n_0
    SLICE_X61Y4          LUT5 (Prop_lut5_I1_O)        0.316    10.882 r  key_de/nums[15]_i_1/O
                         net (fo=16, routed)          0.528    11.410    next_nums
    SLICE_X62Y2          FDCE                                         r  nums_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.520    14.861    clk_IBUF_BUFG
    SLICE_X62Y2          FDCE                                         r  nums_reg[10]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X62Y2          FDCE (Setup_fdce_C_CE)      -0.205    14.881    nums_reg[10]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                         -11.410    
  -------------------------------------------------------------------
                         slack                                  3.471    

Slack (MET) :             3.471ns  (required time - arrival time)
  Source:                 key_de/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.321ns  (logic 2.040ns (32.272%)  route 4.281ns (67.728%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.567     5.088    key_de/clk_IBUF_BUFG
    SLICE_X53Y12         FDCE                                         r  key_de/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.419     5.507 r  key_de/key_reg[0]/Q
                         net (fo=166, routed)         1.480     6.987    key_de/last_change[0]
    SLICE_X64Y13         LUT6 (Prop_lut6_I4_O)        0.299     7.286 r  key_de/nums[15]_i_123/O
                         net (fo=1, routed)           0.000     7.286    key_de/nums[15]_i_123_n_0
    SLICE_X64Y13         MUXF7 (Prop_muxf7_I1_O)      0.247     7.533 r  key_de/nums_reg[15]_i_56/O
                         net (fo=1, routed)           0.000     7.533    key_de/nums_reg[15]_i_56_n_0
    SLICE_X64Y13         MUXF8 (Prop_muxf8_I0_O)      0.098     7.631 r  key_de/nums_reg[15]_i_23/O
                         net (fo=1, routed)           1.193     8.824    key_de/nums_reg[15]_i_23_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I1_O)        0.319     9.143 r  key_de/nums[15]_i_14/O
                         net (fo=1, routed)           0.000     9.143    key_de/nums[15]_i_14_n_0
    SLICE_X55Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     9.381 r  key_de/nums_reg[15]_i_7/O
                         net (fo=1, routed)           0.000     9.381    key_de/nums_reg[15]_i_7_n_0
    SLICE_X55Y10         MUXF8 (Prop_muxf8_I0_O)      0.104     9.485 r  key_de/nums_reg[15]_i_3/O
                         net (fo=1, routed)           1.081    10.566    key_de/nums_reg[15]_i_3_n_0
    SLICE_X61Y4          LUT5 (Prop_lut5_I1_O)        0.316    10.882 r  key_de/nums[15]_i_1/O
                         net (fo=16, routed)          0.528    11.410    next_nums
    SLICE_X62Y2          FDCE                                         r  nums_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.520    14.861    clk_IBUF_BUFG
    SLICE_X62Y2          FDCE                                         r  nums_reg[14]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X62Y2          FDCE (Setup_fdce_C_CE)      -0.205    14.881    nums_reg[14]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                         -11.410    
  -------------------------------------------------------------------
                         slack                                  3.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.945%)  route 0.076ns (35.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.560     1.443    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X55Y17         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  key_de/inst/inst/Ps2Interface_i/frame_reg[4]/Q
                         net (fo=3, routed)           0.076     1.660    key_de/inst/inst/Ps2Interface_i/p_0_in[3]
    SLICE_X54Y17         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.829     1.956    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X54Y17         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X54Y17         FDCE (Hold_fdce_C_D)         0.076     1.532    key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 key_de/inst/inst/tx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/frame_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.075%)  route 0.146ns (43.925%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.559     1.442    key_de/inst/inst/clk
    SLICE_X55Y18         FDCE                                         r  key_de/inst/inst/tx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  key_de/inst/inst/tx_data_reg[7]/Q
                         net (fo=7, routed)           0.146     1.729    key_de/inst/inst/Ps2Interface_i/frame_reg[4]_0[1]
    SLICE_X56Y17         LUT5 (Prop_lut5_I3_O)        0.045     1.774 r  key_de/inst/inst/Ps2Interface_i/frame[9]_i_1/O
                         net (fo=1, routed)           0.000     1.774    key_de/inst/inst/Ps2Interface_i/frame[9]_i_1_n_0
    SLICE_X56Y17         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.829     1.956    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X56Y17         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[9]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X56Y17         FDCE (Hold_fdce_C_D)         0.121     1.599    key_de/inst/inst/Ps2Interface_i/frame_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.005%)  route 0.129ns (43.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.562     1.445    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X56Y17         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  key_de/inst/inst/Ps2Interface_i/frame_reg[1]/Q
                         net (fo=3, routed)           0.129     1.738    key_de/inst/inst/Ps2Interface_i/p_0_in[0]
    SLICE_X54Y17         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.829     1.956    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X54Y17         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X54Y17         FDCE (Hold_fdce_C_D)         0.075     1.553    key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 key_de/op/signal_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/op/signal_single_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.565     1.448    key_de/op/clk_IBUF_BUFG
    SLICE_X53Y9          FDRE                                         r  key_de/op/signal_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.128     1.576 f  key_de/op/signal_delay_reg/Q
                         net (fo=1, routed)           0.054     1.631    key_de/op/signal_delay
    SLICE_X53Y9          LUT2 (Prop_lut2_I1_O)        0.099     1.730 r  key_de/op/signal_single_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.730    key_de/op/signal_single_pulse_i_1_n_0
    SLICE_X53Y9          FDRE                                         r  key_de/op/signal_single_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.836     1.963    key_de/op/clk_IBUF_BUFG
    SLICE_X53Y9          FDRE                                         r  key_de/op/signal_single_pulse_reg/C
                         clock pessimism             -0.515     1.448    
    SLICE_X53Y9          FDRE (Hold_fdre_C_D)         0.091     1.539    key_de/op/signal_single_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.166%)  route 0.088ns (40.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.560     1.443    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X55Y17         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDCE (Prop_fdce_C_Q)         0.128     1.571 r  key_de/inst/inst/Ps2Interface_i/frame_reg[5]/Q
                         net (fo=3, routed)           0.088     1.659    key_de/inst/inst/Ps2Interface_i/p_0_in[4]
    SLICE_X54Y17         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.829     1.956    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X54Y17         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[4]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X54Y17         FDCE (Hold_fdce_C_D)         0.010     1.466    key_de/inst/inst/Ps2Interface_i/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 key_de/key_down_reg[162]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[162]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.773%)  route 0.115ns (38.227%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.592     1.475    key_de/clk_IBUF_BUFG
    SLICE_X65Y12         FDCE                                         r  key_de/key_down_reg[162]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  key_de/key_down_reg[162]/Q
                         net (fo=2, routed)           0.115     1.731    key_de/key_down[162]
    SLICE_X65Y12         LUT4 (Prop_lut4_I1_O)        0.045     1.776 r  key_de/key_down[162]_i_1/O
                         net (fo=1, routed)           0.000     1.776    key_de/p_0_in[162]
    SLICE_X65Y12         FDCE                                         r  key_de/key_down_reg[162]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.862     1.989    key_de/clk_IBUF_BUFG
    SLICE_X65Y12         FDCE                                         r  key_de/key_down_reg[162]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X65Y12         FDCE (Hold_fdce_C_D)         0.091     1.566    key_de/key_down_reg[162]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 key_de/key_down_reg[113]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[113]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.567     1.450    key_de/clk_IBUF_BUFG
    SLICE_X55Y2          FDCE                                         r  key_de/key_down_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y2          FDCE (Prop_fdce_C_Q)         0.141     1.591 r  key_de/key_down_reg[113]/Q
                         net (fo=2, routed)           0.117     1.708    key_de/key_down[113]
    SLICE_X55Y2          LUT4 (Prop_lut4_I1_O)        0.045     1.753 r  key_de/key_down[113]_i_1/O
                         net (fo=1, routed)           0.000     1.753    key_de/p_0_in[113]
    SLICE_X55Y2          FDCE                                         r  key_de/key_down_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.838     1.965    key_de/clk_IBUF_BUFG
    SLICE_X55Y2          FDCE                                         r  key_de/key_down_reg[113]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X55Y2          FDCE (Hold_fdce_C_D)         0.091     1.541    key_de/key_down_reg[113]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 key_de/inst/inst/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.762%)  route 0.088ns (26.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.563     1.446    key_de/inst/inst/clk
    SLICE_X56Y16         FDCE                                         r  key_de/inst/inst/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDCE (Prop_fdce_C_Q)         0.148     1.594 r  key_de/inst/inst/FSM_onehot_state_reg[3]/Q
                         net (fo=3, routed)           0.088     1.682    key_de/inst/inst/Ps2Interface_i/Q[3]
    SLICE_X56Y16         LUT5 (Prop_lut5_I4_O)        0.098     1.780 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.780    key_de/inst/inst/Ps2Interface_i_n_17
    SLICE_X56Y16         FDPE                                         r  key_de/inst/inst/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.830     1.957    key_de/inst/inst/clk
    SLICE_X56Y16         FDPE                                         r  key_de/inst/inst/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.511     1.446    
    SLICE_X56Y16         FDPE (Hold_fdpe_C_D)         0.120     1.566    key_de/inst/inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 key_de/key_down_reg[149]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[149]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.292%)  route 0.127ns (37.708%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.567     1.450    key_de/clk_IBUF_BUFG
    SLICE_X52Y1          FDCE                                         r  key_de/key_down_reg[149]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDCE (Prop_fdce_C_Q)         0.164     1.614 r  key_de/key_down_reg[149]/Q
                         net (fo=2, routed)           0.127     1.741    key_de/key_down[149]
    SLICE_X52Y1          LUT4 (Prop_lut4_I1_O)        0.045     1.786 r  key_de/key_down[149]_i_1/O
                         net (fo=1, routed)           0.000     1.786    key_de/p_0_in[149]
    SLICE_X52Y1          FDCE                                         r  key_de/key_down_reg[149]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.838     1.965    key_de/clk_IBUF_BUFG
    SLICE_X52Y1          FDCE                                         r  key_de/key_down_reg[149]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X52Y1          FDCE (Hold_fdce_C_D)         0.121     1.571    key_de/key_down_reg[149]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 key_de/inst/inst/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.209ns (61.349%)  route 0.132ns (38.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.563     1.446    key_de/inst/inst/clk
    SLICE_X56Y16         FDCE                                         r  key_de/inst/inst/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  key_de/inst/inst/FSM_onehot_state_reg[4]/Q
                         net (fo=5, routed)           0.132     1.742    key_de/inst/inst/Ps2Interface_i/Q[4]
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.045     1.787 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000     1.787    key_de/inst/inst/Ps2Interface_i_n_11
    SLICE_X55Y15         FDCE                                         r  key_de/inst/inst/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.831     1.958    key_de/inst/inst/clk
    SLICE_X55Y15         FDCE                                         r  key_de/inst/inst/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X55Y15         FDCE (Hold_fdce_C_D)         0.092     1.572    key_de/inst/inst/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y4    nums_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y2    nums_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y3    nums_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y4    nums_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y3    nums_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y2    nums_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y3    nums_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y3    nums_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y2    nums_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y4    nums_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y4    nums_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y2    nums_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y2    nums_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y3    nums_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y3    nums_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y4    nums_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y4    nums_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y3    nums_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y3    nums_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y4    nums_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y4    nums_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y2    nums_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y2    nums_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y3    nums_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y3    nums_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y4    nums_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y4    nums_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y3    nums_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y3    nums_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_DATA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.323ns  (logic 3.978ns (38.537%)  route 6.345ns (61.463%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.625     5.146    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X58Y19         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDPE (Prop_fdpe_C_Q)         0.456     5.602 f  key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/Q
                         net (fo=1, routed)           6.345    11.947    key_de/inst/inst/Ps2Interface_i/IOBUF_inst_1/T
    B17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.522    15.469 r  key_de/inst/inst/Ps2Interface_i/IOBUF_inst_1/OBUFT/O
                         net (fo=1, unset)            0.000    15.469    PS2_DATA
    B17                                                               r  PS2_DATA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_de/inst/inst/Ps2Interface_i/ps2_clk_en_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.256ns  (logic 4.037ns (39.356%)  route 6.220ns (60.644%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.559     5.080    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X54Y19         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_clk_en_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDPE (Prop_fdpe_C_Q)         0.518     5.598 f  key_de/inst/inst/Ps2Interface_i/ps2_clk_en_reg_inv/Q
                         net (fo=1, routed)           6.220    11.818    key_de/inst/inst/Ps2Interface_i/IOBUF_inst_0/T
    C17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.519    15.337 r  key_de/inst/inst/Ps2Interface_i/IOBUF_inst_0/OBUFT/O
                         net (fo=1, unset)            0.000    15.337    PS2_CLK
    C17                                                               r  PS2_CLK (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/display_num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.102ns  (logic 4.473ns (55.207%)  route 3.629ns (44.793%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.638     5.159    seven_seg/CLK
    SLICE_X61Y2          FDCE                                         r  seven_seg/display_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDCE (Prop_fdce_C_Q)         0.419     5.578 r  seven_seg/display_num_reg[2]/Q
                         net (fo=7, routed)           1.161     6.739    seven_seg/display_num[2]
    SLICE_X64Y2          LUT4 (Prop_lut4_I1_O)        0.321     7.060 r  seven_seg/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.468     9.529    display_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.733    13.262 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.262    display[1]
    W6                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/display_num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.858ns  (logic 4.229ns (53.815%)  route 3.629ns (46.185%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.638     5.159    seven_seg/CLK
    SLICE_X61Y2          FDCE                                         r  seven_seg/display_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDCE (Prop_fdce_C_Q)         0.419     5.578 r  seven_seg/display_num_reg[2]/Q
                         net (fo=7, routed)           1.161     6.739    seven_seg/display_num[2]
    SLICE_X64Y2          LUT4 (Prop_lut4_I1_O)        0.299     7.038 r  seven_seg/display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.468     9.506    display_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.017 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.017    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/FSM_sequential_digit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.820ns  (logic 4.378ns (55.985%)  route 3.442ns (44.015%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.638     5.159    seven_seg/CLK
    SLICE_X60Y2          FDCE                                         r  seven_seg/FSM_sequential_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2          FDCE (Prop_fdce_C_Q)         0.518     5.677 f  seven_seg/FSM_sequential_digit_reg[0]/Q
                         net (fo=14, routed)          0.712     6.389    seven_seg/digit__0[0]
    SLICE_X61Y2          LUT3 (Prop_lut3_I0_O)        0.154     6.543 r  seven_seg/digit_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.730     9.273    digit_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.706    12.979 r  digit_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.979    digit[0]
    U2                                                                r  digit[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/FSM_sequential_digit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.800ns  (logic 4.103ns (52.604%)  route 3.697ns (47.396%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.638     5.159    seven_seg/CLK
    SLICE_X61Y2          FDCE                                         r  seven_seg/FSM_sequential_digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  seven_seg/FSM_sequential_digit_reg[2]/Q
                         net (fo=15, routed)          1.061     6.676    seven_seg/digit__0[2]
    SLICE_X60Y3          LUT3 (Prop_lut3_I1_O)        0.124     6.800 r  seven_seg/digit_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.636     9.436    digit_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    12.959 r  digit_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.959    digit[2]
    V4                                                                r  digit[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/display_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.757ns  (logic 4.503ns (58.049%)  route 3.254ns (41.951%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.638     5.159    seven_seg/CLK
    SLICE_X61Y2          FDCE                                         r  seven_seg/display_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDCE (Prop_fdce_C_Q)         0.419     5.578 r  seven_seg/display_num_reg[3]/Q
                         net (fo=7, routed)           0.846     6.424    seven_seg/display_num[3]
    SLICE_X64Y2          LUT4 (Prop_lut4_I0_O)        0.324     6.748 r  seven_seg/display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.408     9.156    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    12.916 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.916    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/FSM_sequential_digit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.477ns  (logic 4.369ns (58.434%)  route 3.108ns (41.566%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.638     5.159    seven_seg/CLK
    SLICE_X60Y2          FDCE                                         r  seven_seg/FSM_sequential_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2          FDCE (Prop_fdce_C_Q)         0.518     5.677 r  seven_seg/FSM_sequential_digit_reg[0]/Q
                         net (fo=14, routed)          0.567     6.244    seven_seg/digit__0[0]
    SLICE_X60Y2          LUT3 (Prop_lut3_I1_O)        0.148     6.392 r  seven_seg/digit_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.541     8.933    digit_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.703    12.636 r  digit_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.636    digit[1]
    U4                                                                r  digit[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/display_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.352ns  (logic 4.250ns (57.812%)  route 3.102ns (42.188%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.638     5.159    seven_seg/CLK
    SLICE_X61Y2          FDCE                                         r  seven_seg/display_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDCE (Prop_fdce_C_Q)         0.419     5.578 r  seven_seg/display_num_reg[3]/Q
                         net (fo=7, routed)           0.846     6.424    seven_seg/display_num[3]
    SLICE_X64Y2          LUT4 (Prop_lut4_I0_O)        0.296     6.720 r  seven_seg/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.256     8.976    display_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.511 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.511    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/display_num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.328ns  (logic 4.458ns (60.840%)  route 2.870ns (39.160%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.638     5.159    seven_seg/CLK
    SLICE_X61Y2          FDCE                                         r  seven_seg/display_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDCE (Prop_fdce_C_Q)         0.419     5.578 r  seven_seg/display_num_reg[2]/Q
                         net (fo=7, routed)           0.759     6.338    seven_seg/display_num[2]
    SLICE_X64Y2          LUT4 (Prop_lut4_I1_O)        0.328     6.666 r  seven_seg/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.110     8.776    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    12.487 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.487    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key_de/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/next_been_ready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.645ns  (logic 0.207ns (32.108%)  route 0.438ns (67.892%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.561     1.444    key_de/clk_IBUF_BUFG
    SLICE_X52Y16         FDCE                                         r  key_de/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  key_de/FSM_sequential_state_reg[1]/Q
                         net (fo=23, routed)          0.198     1.806    key_de/state[1]
    SLICE_X52Y16         LUT3 (Prop_lut3_I2_O)        0.043     1.849 r  key_de/next_been_ready_reg_i_1/O
                         net (fo=1, routed)           0.239     2.089    key_de/next_been_ready_reg_i_1_n_0
    SLICE_X51Y15         LDCE                                         r  key_de/next_been_ready_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/display_num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.088ns  (logic 1.441ns (69.039%)  route 0.646ns (30.960%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.595     1.478    seven_seg/CLK
    SLICE_X60Y2          FDCE                                         r  seven_seg/display_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2          FDCE (Prop_fdce_C_Q)         0.164     1.642 r  seven_seg/display_num_reg[0]/Q
                         net (fo=7, routed)           0.140     1.782    seven_seg/display_num[0]
    SLICE_X64Y2          LUT4 (Prop_lut4_I1_O)        0.045     1.827 r  seven_seg/display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.506     2.333    display_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.566 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.566    display[6]
    U7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/display_num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.192ns  (logic 1.430ns (65.240%)  route 0.762ns (34.760%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.595     1.478    seven_seg/CLK
    SLICE_X60Y2          FDCE                                         r  seven_seg/display_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2          FDCE (Prop_fdce_C_Q)         0.164     1.642 r  seven_seg/display_num_reg[0]/Q
                         net (fo=7, routed)           0.237     1.879    seven_seg/display_num[0]
    SLICE_X64Y2          LUT4 (Prop_lut4_I3_O)        0.045     1.924 r  seven_seg/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.524     2.449    display_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.670 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.670    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/display_num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.252ns  (logic 1.487ns (66.004%)  route 0.766ns (33.996%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.595     1.478    seven_seg/CLK
    SLICE_X60Y2          FDCE                                         r  seven_seg/display_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2          FDCE (Prop_fdce_C_Q)         0.164     1.642 r  seven_seg/display_num_reg[0]/Q
                         net (fo=7, routed)           0.237     1.879    seven_seg/display_num[0]
    SLICE_X64Y2          LUT4 (Prop_lut4_I3_O)        0.049     1.928 r  seven_seg/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.528     2.457    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.274     3.730 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.730    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/FSM_sequential_digit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.288ns  (logic 1.455ns (63.607%)  route 0.833ns (36.393%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.595     1.478    seven_seg/CLK
    SLICE_X61Y2          FDCE                                         r  seven_seg/FSM_sequential_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDCE (Prop_fdce_C_Q)         0.141     1.619 f  seven_seg/FSM_sequential_digit_reg[1]/Q
                         net (fo=13, routed)          0.110     1.729    seven_seg/digit__0[1]
    SLICE_X60Y2          LUT3 (Prop_lut3_I0_O)        0.048     1.777 r  seven_seg/digit_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.722     2.500    digit_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.266     3.766 r  digit_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.766    digit[1]
    U4                                                                r  digit[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/display_num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.328ns  (logic 1.463ns (62.839%)  route 0.865ns (37.161%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.595     1.478    seven_seg/CLK
    SLICE_X61Y2          FDCE                                         r  seven_seg/display_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDCE (Prop_fdce_C_Q)         0.128     1.606 r  seven_seg/display_num_reg[2]/Q
                         net (fo=7, routed)           0.275     1.882    seven_seg/display_num[2]
    SLICE_X64Y2          LUT4 (Prop_lut4_I3_O)        0.099     1.981 r  seven_seg/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.590     2.570    display_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.806 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.806    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/display_num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.330ns  (logic 1.421ns (60.980%)  route 0.909ns (39.020%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.595     1.478    seven_seg/CLK
    SLICE_X60Y2          FDCE                                         r  seven_seg/display_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2          FDCE (Prop_fdce_C_Q)         0.164     1.642 r  seven_seg/display_num_reg[0]/Q
                         net (fo=7, routed)           0.228     1.870    seven_seg/display_num[0]
    SLICE_X64Y2          LUT4 (Prop_lut4_I2_O)        0.045     1.915 r  seven_seg/display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.681     2.596    display_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.808 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.808    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/display_num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.394ns  (logic 1.506ns (62.901%)  route 0.888ns (37.099%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.595     1.478    seven_seg/CLK
    SLICE_X60Y2          FDCE                                         r  seven_seg/display_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2          FDCE (Prop_fdce_C_Q)         0.164     1.642 r  seven_seg/display_num_reg[0]/Q
                         net (fo=7, routed)           0.228     1.870    seven_seg/display_num[0]
    SLICE_X64Y2          LUT4 (Prop_lut4_I3_O)        0.046     1.916 r  seven_seg/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.660     2.576    display_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.296     3.872 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.872    display[1]
    W6                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/FSM_sequential_digit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.401ns  (logic 1.397ns (58.194%)  route 1.004ns (41.806%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.595     1.478    seven_seg/CLK
    SLICE_X61Y2          FDCE                                         r  seven_seg/FSM_sequential_digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDCE (Prop_fdce_C_Q)         0.141     1.619 f  seven_seg/FSM_sequential_digit_reg[2]/Q
                         net (fo=15, routed)          0.361     1.980    seven_seg/digit__0[2]
    SLICE_X62Y3          LUT1 (Prop_lut1_I0_O)        0.045     2.025 r  seven_seg/digit_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.643     2.668    digit_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.879 r  digit_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.879    digit[3]
    W4                                                                r  digit[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/display_num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.458ns  (logic 1.538ns (62.589%)  route 0.920ns (37.411%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.595     1.478    seven_seg/CLK
    SLICE_X61Y2          FDCE                                         r  seven_seg/display_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDCE (Prop_fdce_C_Q)         0.128     1.606 r  seven_seg/display_num_reg[2]/Q
                         net (fo=7, routed)           0.275     1.882    seven_seg/display_num[2]
    SLICE_X64Y2          LUT4 (Prop_lut4_I1_O)        0.101     1.983 r  seven_seg/display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.644     2.627    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.309     3.936 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.936    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           677 Endpoints
Min Delay           677 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.769ns  (logic 1.572ns (20.239%)  route 6.197ns (79.761%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    key_de/inst/inst/Ps2Interface_i/IOBUF_inst_0/IO
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  key_de/inst/inst/Ps2Interface_i/IOBUF_inst_0/IBUF/O
                         net (fo=6, routed)           6.197     7.645    key_de/inst/inst/Ps2Interface_i/ps2_clk_in
    SLICE_X51Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.769 r  key_de/inst/inst/Ps2Interface_i/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     7.769    key_de/inst/inst/Ps2Interface_i/clk_count[0]_i_1_n_0
    SLICE_X51Y16         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.445     4.786    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X51Y16         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.767ns  (logic 1.572ns (20.245%)  route 6.195ns (79.755%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    key_de/inst/inst/Ps2Interface_i/IOBUF_inst_0/IO
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  key_de/inst/inst/Ps2Interface_i/IOBUF_inst_0/IBUF/O
                         net (fo=6, routed)           6.195     7.643    key_de/inst/inst/Ps2Interface_i/ps2_clk_in
    SLICE_X51Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.767 r  key_de/inst/inst/Ps2Interface_i/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     7.767    key_de/inst/inst/Ps2Interface_i/clk_count[1]_i_1_n_0
    SLICE_X51Y16         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.445     4.786    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X51Y16         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.629ns  (logic 1.572ns (20.612%)  route 6.056ns (79.388%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    key_de/inst/inst/Ps2Interface_i/IOBUF_inst_0/IO
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  key_de/inst/inst/Ps2Interface_i/IOBUF_inst_0/IBUF/O
                         net (fo=6, routed)           6.056     7.505    key_de/inst/inst/Ps2Interface_i/ps2_clk_in
    SLICE_X52Y16         LUT6 (Prop_lut6_I3_O)        0.124     7.629 r  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_i_1/O
                         net (fo=1, routed)           0.000     7.629    key_de/inst/inst/Ps2Interface_i/ps2_clk_s_i_1_n_0
    SLICE_X52Y16         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.445     4.786    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X52Y16         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.588ns  (logic 1.576ns (20.770%)  route 6.012ns (79.230%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    key_de/inst/inst/Ps2Interface_i/IOBUF_inst_1/IO
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  key_de/inst/inst/Ps2Interface_i/IOBUF_inst_1/IBUF/O
                         net (fo=6, routed)           6.012     7.464    key_de/inst/inst/Ps2Interface_i/ps2_data_in
    SLICE_X59Y20         LUT6 (Prop_lut6_I3_O)        0.124     7.588 r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_i_1/O
                         net (fo=1, routed)           0.000     7.588    key_de/inst/inst/Ps2Interface_i/ps2_data_s_i_1_n_0
    SLICE_X59Y20         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.507     4.848    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X59Y20         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.516ns  (logic 1.576ns (20.969%)  route 5.940ns (79.031%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    key_de/inst/inst/Ps2Interface_i/IOBUF_inst_1/IO
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  key_de/inst/inst/Ps2Interface_i/IOBUF_inst_1/IBUF/O
                         net (fo=6, routed)           5.940     7.392    key_de/inst/inst/Ps2Interface_i/ps2_data_in
    SLICE_X60Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.516 r  key_de/inst/inst/Ps2Interface_i/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000     7.516    key_de/inst/inst/Ps2Interface_i/data_count[0]_i_1_n_0
    SLICE_X60Y20         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.507     4.848    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X60Y20         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.513ns  (logic 1.576ns (20.977%)  route 5.937ns (79.023%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    key_de/inst/inst/Ps2Interface_i/IOBUF_inst_1/IO
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  key_de/inst/inst/Ps2Interface_i/IOBUF_inst_1/IBUF/O
                         net (fo=6, routed)           5.937     7.389    key_de/inst/inst/Ps2Interface_i/ps2_data_in
    SLICE_X60Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.513 r  key_de/inst/inst/Ps2Interface_i/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     7.513    key_de/inst/inst/Ps2Interface_i/data_count[1]_i_1_n_0
    SLICE_X60Y20         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.507     4.848    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X60Y20         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.485ns  (logic 1.572ns (21.007%)  route 5.913ns (78.993%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    key_de/inst/inst/Ps2Interface_i/IOBUF_inst_0/IO
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  key_de/inst/inst/Ps2Interface_i/IOBUF_inst_0/IBUF/O
                         net (fo=6, routed)           5.913     7.361    key_de/inst/inst/Ps2Interface_i/ps2_clk_in
    SLICE_X51Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.485 r  key_de/inst/inst/Ps2Interface_i/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     7.485    key_de/inst/inst/Ps2Interface_i/clk_count[3]_i_1_n_0
    SLICE_X51Y16         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.445     4.786    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X51Y16         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_de/key_down_reg[107]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.441ns  (logic 1.441ns (19.370%)  route 6.000ns (80.630%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=664, routed)         6.000     7.441    key_de/rst_IBUF
    SLICE_X60Y6          FDCE                                         f  key_de/key_down_reg[107]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.518     4.859    key_de/clk_IBUF_BUFG
    SLICE_X60Y6          FDCE                                         r  key_de/key_down_reg[107]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_de/key_down_reg[96]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.441ns  (logic 1.441ns (19.370%)  route 6.000ns (80.630%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=664, routed)         6.000     7.441    key_de/rst_IBUF
    SLICE_X60Y6          FDCE                                         f  key_de/key_down_reg[96]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.518     4.859    key_de/clk_IBUF_BUFG
    SLICE_X60Y6          FDCE                                         r  key_de/key_down_reg[96]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_de/key_down_reg[98]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.441ns  (logic 1.441ns (19.370%)  route 6.000ns (80.630%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=664, routed)         6.000     7.441    key_de/rst_IBUF
    SLICE_X60Y6          FDCE                                         f  key_de/key_down_reg[98]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.518     4.859    key_de/clk_IBUF_BUFG
    SLICE_X60Y6          FDCE                                         r  key_de/key_down_reg[98]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key_de/next_been_ready_reg/G
                            (positive level-sensitive latch)
  Destination:            key_de/been_ready_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.158ns (49.785%)  route 0.159ns (50.215%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         LDCE                         0.000     0.000 r  key_de/next_been_ready_reg/G
    SLICE_X51Y15         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  key_de/next_been_ready_reg/Q
                         net (fo=1, routed)           0.159     0.317    key_de/next_been_ready
    SLICE_X52Y12         FDCE                                         r  key_de/been_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.833     1.960    key_de/clk_IBUF_BUFG
    SLICE_X52Y12         FDCE                                         r  key_de/been_ready_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_de/key_down_reg[374]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.210ns (15.708%)  route 1.124ns (84.292%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=664, routed)         1.124     1.334    key_de/rst_IBUF
    SLICE_X49Y9          FDCE                                         f  key_de/key_down_reg[374]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.835     1.962    key_de/clk_IBUF_BUFG
    SLICE_X49Y9          FDCE                                         r  key_de/key_down_reg[374]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_de/key_down_reg[436]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.210ns (15.708%)  route 1.124ns (84.292%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=664, routed)         1.124     1.334    key_de/rst_IBUF
    SLICE_X49Y9          FDCE                                         f  key_de/key_down_reg[436]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.835     1.962    key_de/clk_IBUF_BUFG
    SLICE_X49Y9          FDCE                                         r  key_de/key_down_reg[436]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_de/key_down_reg[445]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.210ns (15.708%)  route 1.124ns (84.292%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=664, routed)         1.124     1.334    key_de/rst_IBUF
    SLICE_X49Y9          FDCE                                         f  key_de/key_down_reg[445]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.835     1.962    key_de/clk_IBUF_BUFG
    SLICE_X49Y9          FDCE                                         r  key_de/key_down_reg[445]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_de/key_down_reg[447]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.210ns (15.708%)  route 1.124ns (84.292%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=664, routed)         1.124     1.334    key_de/rst_IBUF
    SLICE_X49Y9          FDCE                                         f  key_de/key_down_reg[447]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.835     1.962    key_de/clk_IBUF_BUFG
    SLICE_X49Y9          FDCE                                         r  key_de/key_down_reg[447]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_de/key_down_reg[438]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.336ns  (logic 0.210ns (15.688%)  route 1.126ns (84.312%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=664, routed)         1.126     1.336    key_de/rst_IBUF
    SLICE_X51Y9          FDCE                                         f  key_de/key_down_reg[438]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.836     1.963    key_de/clk_IBUF_BUFG
    SLICE_X51Y9          FDCE                                         r  key_de/key_down_reg[438]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_de/key_down_reg[439]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.336ns  (logic 0.210ns (15.688%)  route 1.126ns (84.312%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=664, routed)         1.126     1.336    key_de/rst_IBUF
    SLICE_X51Y9          FDCE                                         f  key_de/key_down_reg[439]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.836     1.963    key_de/clk_IBUF_BUFG
    SLICE_X51Y9          FDCE                                         r  key_de/key_down_reg[439]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_de/key_down_reg[442]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.336ns  (logic 0.210ns (15.688%)  route 1.126ns (84.312%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=664, routed)         1.126     1.336    key_de/rst_IBUF
    SLICE_X51Y9          FDCE                                         f  key_de/key_down_reg[442]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.836     1.963    key_de/clk_IBUF_BUFG
    SLICE_X51Y9          FDCE                                         r  key_de/key_down_reg[442]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_de/key_down_reg[444]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.336ns  (logic 0.210ns (15.688%)  route 1.126ns (84.312%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=664, routed)         1.126     1.336    key_de/rst_IBUF
    SLICE_X51Y9          FDCE                                         f  key_de/key_down_reg[444]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.836     1.963    key_de/clk_IBUF_BUFG
    SLICE_X51Y9          FDCE                                         r  key_de/key_down_reg[444]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_de/key_down_reg[369]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.424ns  (logic 0.210ns (14.714%)  route 1.214ns (85.286%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=664, routed)         1.214     1.424    key_de/rst_IBUF
    SLICE_X48Y10         FDCE                                         f  key_de/key_down_reg[369]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.834     1.961    key_de/clk_IBUF_BUFG
    SLICE_X48Y10         FDCE                                         r  key_de/key_down_reg[369]/C





