# VSD-TCL
# A repository for documentation of VSD-TCL workshop

_Author: Soumya Kulhalli_
_Acknowledgments: TCL Workshop of VlSI System Design by Kunal Ghosh_

# Task: Write a TCL program which reads parameters from an excel sheet and performs Synthesis and STA analysis and display the timing results as a datasheet
_Synthesis will be performed using Yosys_ 

 _STA analysis using OpenTimer_

Progress Quick-Link:<br />
[Day 1](#Day_1)<br />
[Day 2](#Day_2)<br />


## Day_1
