#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Jan  6 12:31:16 2025
# Process ID: 13952
# Current directory: C:/verilog_lab/zynq_axi_uart_rxtx
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11560 C:\verilog_lab\zynq_axi_uart_rxtx\zynq_axi_7segment.xpr
# Log file: C:/verilog_lab/zynq_axi_uart_rxtx/vivado.log
# Journal file: C:/verilog_lab/zynq_axi_uart_rxtx\vivado.jou
# Running On: COMSYS01, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 16, Host memory: 34020 MB
#-----------------------------------------------------------
start_gui
open_project C:/verilog_lab/zynq_axi_uart_rxtx/zynq_axi_7segment.xpr
open_bd_design {C:/verilog_lab/zynq_axi_uart_rxtx/zynq_axi_7segment.srcs/sources_1/bd/zynq_axi_segment/zynq_axi_segment.bd}
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets test_SegDisp_0_CA] [get_bd_nets axi_slve_0_DIGIT_1] [get_bd_nets axi_slve_0_DIGIT_10] [get_bd_nets test_SegDisp_0_AN] [get_bd_cells test_SegDisp_0]
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_ports CA_0]
delete_bd_objs [get_bd_ports AN_0]
delete_bd_objs [get_bd_nets SW_0_1] [get_bd_ports SW_0]
export_ip_user_files -of_objects  [get_files C:/verilog_lab/zynq_axi_uart_rxtx/zynq_axi_7segment.srcs/sources_1/imports/RTL/test_SegDisp.v] -no_script -reset -force -quiet
remove_files  C:/verilog_lab/zynq_axi_uart_rxtx/zynq_axi_7segment.srcs/sources_1/imports/RTL/test_SegDisp.v
update_module_reference zynq_axi_segment_test_SegDisp_0_0
save_bd_design
add_files -norecurse -scan_for_includes C:/verilog_lab/my_uart_tx/my_uart_tx.srcs/sources_1/new/my_uart_tx.v
import_files -norecurse C:/verilog_lab/my_uart_tx/my_uart_tx.srcs/sources_1/new/my_uart_tx.v
update_compile_order -fileset sources_1
