{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_ADDED" "D:/Quartus_Labs/4004/processor_4004.v " "A new file was added to the project: D:/Quartus_Labs/4004/processor_4004.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Quartus II" 0 -1 1509003903667 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1509003903667 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_ADDED" "D:/Quartus_Labs/4004/processor_4004.v " "A new file was added to the project: D:/Quartus_Labs/4004/processor_4004.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Quartus II" 0 -1 1509003903686 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1509003903686 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_ADDED" "D:/Quartus_Labs/4004/processor_4004.v " "A new file was added to the project: D:/Quartus_Labs/4004/processor_4004.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Quartus II" 0 -1 1509003903697 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1509003903697 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1509003904147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1509003904147 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 10:45:03 2017 " "Processing started: Thu Oct 26 10:45:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1509003904147 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1509003904147 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 4004 -c 4004 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 4004 -c 4004" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1509003904147 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1509003904568 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \";\" Stack.v(2) " "Verilog HDL syntax error at Stack.v(2) near end of file ;  expecting \";\"" {  } { { "Stack.v" "" { Text "D:/Quartus_Labs/4004/Stack.v" 2 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Quartus II" 0 -1 1509003904628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack.v 0 0 " "Found 0 design units, including 0 entities, in source file stack.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509003904628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp_register.v 1 1 " "Found 1 design units, including 1 entities, in source file temp_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Temp_Register " "Found entity 1: Temp_Register" {  } { { "Temp_Register.v" "" { Text "D:/Quartus_Labs/4004/Temp_Register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509003904638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509003904638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register_and_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_register_and_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Register_and_Decoder " "Found entity 1: Instruction_Register_and_Decoder" {  } { { "Instruction_Register_and_Decoder.v" "" { Text "D:/Quartus_Labs/4004/Instruction_Register_and_Decoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509003904638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509003904638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "index_register.v 1 1 " "Found 1 design units, including 1 entities, in source file index_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Index_Register " "Found entity 1: Index_Register" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509003904648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509003904648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_bus_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file data_bus_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Bus_Buffer " "Found entity 1: Data_Bus_Buffer" {  } { { "Data_Bus_Buffer.v" "" { Text "D:/Quartus_Labs/4004/Data_Bus_Buffer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509003904648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509003904648 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_Unit.v(12) " "Verilog HDL warning at Control_Unit.v(12): extended using \"x\" or \"z\"" {  } { { "Control_Unit.v" "" { Text "D:/Quartus_Labs/4004/Control_Unit.v" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1509003904658 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Control_Unit.v(9) " "Verilog HDL information at Control_Unit.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "Control_Unit.v" "" { Text "D:/Quartus_Labs/4004/Control_Unit.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1509003904658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "D:/Quartus_Labs/4004/Control_Unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509003904658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509003904658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/Quartus_Labs/4004/ALU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509003904668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509003904668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Accumulator " "Found entity 1: Accumulator" {  } { { "Accumulator.v" "" { Text "D:/Quartus_Labs/4004/Accumulator.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509003904668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509003904668 ""}
{ "Error" "EVRFX_VERI_MIXED_BY_NAME_BY_ORDER_PORT_CONNECT" "processor_4004.v(13) " "Verilog HDL Module Instantiation error at processor_4004.v(13): cannot connect instance ports both by order and by name" {  } { { "processor_4004.v" "" { Text "D:/Quartus_Labs/4004/processor_4004.v" 13 0 0 } }  } 0 10267 "Verilog HDL Module Instantiation error at %1!s!: cannot connect instance ports both by order and by name" 0 0 "Quartus II" 0 -1 1509003904698 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_4004 processor_4004.v(2) " "Ignored design unit \"processor_4004\" at processor_4004.v(2) due to previous errors" {  } { { "processor_4004.v" "" { Text "D:/Quartus_Labs/4004/processor_4004.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1509003904698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_4004.v 0 0 " "Found 0 design units, including 0 entities, in source file processor_4004.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509003904698 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "511 " "Peak virtual memory: 511 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1509003904958 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 26 10:45:04 2017 " "Processing ended: Thu Oct 26 10:45:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1509003904958 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1509003904958 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1509003904958 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1509003904958 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 0 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1509003905619 ""}
