-- Project:   DTR-1 v2 HW
-- Generated: 06/20/2021 16:53:33
-- PSoC Creator  4.4

ENTITY \DTR-1 v2 HW\ IS
    PORT(
        AddrH(0)_PAD : IN std_ulogic;
        AddrH(1)_PAD : IN std_ulogic;
        AddrH(2)_PAD : IN std_ulogic;
        AddrH(3)_PAD : IN std_ulogic;
        AddrH(4)_PAD : IN std_ulogic;
        AddrH(5)_PAD : IN std_ulogic;
        AddrH(6)_PAD : IN std_ulogic;
        AddrH(7)_PAD : IN std_ulogic;
        MR(0)_PAD : INOUT std_ulogic;
        MW(0)_PAD : INOUT std_ulogic;
        IOW(0)_PAD : INOUT std_ulogic;
        RTL(0)_PAD : OUT std_ulogic;
        RES(0)_PAD : IN std_ulogic;
        WE(0)_PAD : OUT std_ulogic;
        MSEL(0)_PAD : OUT std_ulogic;
        OER(0)_PAD : OUT std_ulogic;
        SDA_1(0)_PAD : INOUT std_ulogic;
        BUSAK(0)_PAD : IN std_ulogic;
        BUSRQ(0)_PAD : OUT std_ulogic;
        SCL_1(0)_PAD : INOUT std_ulogic;
        Rx(0)_PAD : IN std_ulogic;
        Tx(0)_PAD : OUT std_ulogic;
        RTS(0)_PAD : OUT std_ulogic;
        CTS(0)_PAD : IN std_ulogic;
        AddrL(0)_PAD : INOUT std_ulogic;
        AddrL(1)_PAD : INOUT std_ulogic;
        AddrL(2)_PAD : INOUT std_ulogic;
        AddrL(3)_PAD : INOUT std_ulogic;
        AddrL(4)_PAD : INOUT std_ulogic;
        AddrL(5)_PAD : INOUT std_ulogic;
        AddrL(6)_PAD : INOUT std_ulogic;
        AddrL(7)_PAD : INOUT std_ulogic;
        IOR(0)_PAD : INOUT std_ulogic;
        Dta(0)_PAD : INOUT std_ulogic;
        Dta(1)_PAD : INOUT std_ulogic;
        Dta(2)_PAD : INOUT std_ulogic;
        Dta(3)_PAD : INOUT std_ulogic;
        Dta(4)_PAD : INOUT std_ulogic;
        Dta(5)_PAD : INOUT std_ulogic;
        Dta(6)_PAD : INOUT std_ulogic;
        Dta(7)_PAD : INOUT std_ulogic;
        MAP1(0)_PAD : INOUT std_ulogic;
        M1(0)_PAD : IN std_ulogic;
        nWAIT(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END \DTR-1 v2 HW\;

ARCHITECTURE __DEFAULT__ OF \DTR-1 v2 HW\ IS
    SIGNAL AddrH(0)__PA : bit;
    SIGNAL AddrH(1)__PA : bit;
    SIGNAL AddrH(2)__PA : bit;
    SIGNAL AddrH(3)__PA : bit;
    SIGNAL AddrH(4)__PA : bit;
    SIGNAL AddrH(5)__PA : bit;
    SIGNAL AddrH(6)__PA : bit;
    SIGNAL AddrH(7)__PA : bit;
    SIGNAL AddrL(0)__PA : bit;
    SIGNAL AddrL(1)__PA : bit;
    SIGNAL AddrL(2)__PA : bit;
    SIGNAL AddrL(3)__PA : bit;
    SIGNAL AddrL(4)__PA : bit;
    SIGNAL AddrL(5)__PA : bit;
    SIGNAL AddrL(6)__PA : bit;
    SIGNAL AddrL(7)__PA : bit;
    SIGNAL BUSAK(0)__PA : bit;
    SIGNAL BUSRQ(0)__PA : bit;
    SIGNAL CTS(0)__PA : bit;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE udbclken_assigned OF ClockBlock_BUS_CLK : SIGNAL IS "True";
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL Dta(0)__PA : bit;
    SIGNAL Dta(1)__PA : bit;
    SIGNAL Dta(2)__PA : bit;
    SIGNAL Dta(3)__PA : bit;
    SIGNAL Dta(4)__PA : bit;
    SIGNAL Dta(5)__PA : bit;
    SIGNAL Dta(6)__PA : bit;
    SIGNAL Dta(7)__PA : bit;
    SIGNAL IOR(0)__PA : bit;
    SIGNAL IOW(0)__PA : bit;
    SIGNAL M1(0)__PA : bit;
    SIGNAL MAP1(0)__PA : bit;
    SIGNAL MR(0)__PA : bit;
    SIGNAL MSEL(0)__PA : bit;
    SIGNAL MW(0)__PA : bit;
    SIGNAL Net_102 : bit;
    ATTRIBUTE global_signal OF Net_102 : SIGNAL IS true;
    SIGNAL Net_102_local : bit;
    SIGNAL Net_132 : bit;
    SIGNAL Net_139 : bit;
    SIGNAL Net_142 : bit;
    SIGNAL Net_203_0 : bit;
    ATTRIBUTE placement_force OF Net_203_0 : SIGNAL IS "U(3,0,A)0";
    SIGNAL Net_203_1 : bit;
    ATTRIBUTE placement_force OF Net_203_1 : SIGNAL IS "U(3,0,A)2";
    SIGNAL Net_203_2 : bit;
    ATTRIBUTE placement_force OF Net_203_2 : SIGNAL IS "U(3,0,A)1";
    SIGNAL Net_236 : bit;
    SIGNAL Net_245_0 : bit;
    SIGNAL Net_245_1 : bit;
    SIGNAL Net_245_2 : bit;
    SIGNAL Net_255_0 : bit;
    SIGNAL Net_255_1 : bit;
    SIGNAL Net_255_2 : bit;
    SIGNAL Net_255_3 : bit;
    SIGNAL Net_255_4 : bit;
    SIGNAL Net_255_5 : bit;
    SIGNAL Net_255_6 : bit;
    SIGNAL Net_255_7 : bit;
    SIGNAL Net_297 : bit;
    SIGNAL Net_330_0 : bit;
    ATTRIBUTE placement_force OF Net_330_0 : SIGNAL IS "U(3,2,A)1";
    ATTRIBUTE soft OF Net_330_0 : SIGNAL IS 1;
    SIGNAL Net_330_1 : bit;
    ATTRIBUTE placement_force OF Net_330_1 : SIGNAL IS "U(3,2,A)2";
    ATTRIBUTE soft OF Net_330_1 : SIGNAL IS 1;
    SIGNAL Net_336 : bit;
    SIGNAL Net_378_0 : bit;
    SIGNAL Net_378_1 : bit;
    SIGNAL Net_378_2 : bit;
    SIGNAL Net_378_3 : bit;
    SIGNAL Net_378_4 : bit;
    SIGNAL Net_378_5 : bit;
    SIGNAL Net_378_6 : bit;
    SIGNAL Net_378_7 : bit;
    SIGNAL Net_414_0 : bit;
    ATTRIBUTE placement_force OF Net_414_0 : SIGNAL IS "U(3,5,A)3";
    SIGNAL Net_414_1 : bit;
    ATTRIBUTE placement_force OF Net_414_1 : SIGNAL IS "U(3,4,A)3";
    SIGNAL Net_414_2 : bit;
    ATTRIBUTE placement_force OF Net_414_2 : SIGNAL IS "U(2,4,A)1";
    SIGNAL Net_414_3 : bit;
    ATTRIBUTE placement_force OF Net_414_3 : SIGNAL IS "U(3,4,B)2";
    SIGNAL Net_414_4 : bit;
    ATTRIBUTE placement_force OF Net_414_4 : SIGNAL IS "U(3,5,A)2";
    SIGNAL Net_414_5 : bit;
    ATTRIBUTE placement_force OF Net_414_5 : SIGNAL IS "U(3,4,A)1";
    SIGNAL Net_414_6 : bit;
    ATTRIBUTE placement_force OF Net_414_6 : SIGNAL IS "U(2,4,A)0";
    SIGNAL Net_414_7 : bit;
    ATTRIBUTE placement_force OF Net_414_7 : SIGNAL IS "U(3,2,B)3";
    SIGNAL Net_423_0 : bit;
    SIGNAL Net_423_1 : bit;
    SIGNAL Net_423_2 : bit;
    SIGNAL Net_423_3 : bit;
    SIGNAL Net_423_4 : bit;
    SIGNAL Net_423_5 : bit;
    SIGNAL Net_423_6 : bit;
    SIGNAL Net_423_7 : bit;
    SIGNAL Net_428 : bit;
    ATTRIBUTE placement_force OF Net_428 : SIGNAL IS "U(1,2,A)2";
    SIGNAL Net_428__SYNC_OUT : bit;
    SIGNAL Net_450 : bit;
    ATTRIBUTE placement_force OF Net_450 : SIGNAL IS "U(0,1,B)3";
    SIGNAL Net_450__SYNC_OUT : bit;
    SIGNAL Net_464 : bit;
    ATTRIBUTE placement_force OF Net_464 : SIGNAL IS "U(3,1,B)0";
    SIGNAL Net_464__SYNC_OUT : bit;
    SIGNAL Net_498 : bit;
    ATTRIBUTE placement_force OF Net_498 : SIGNAL IS "U(3,0,B)0";
    SIGNAL Net_498__SYNC_OUT : bit;
    SIGNAL Net_501 : bit;
    SIGNAL Net_503 : bit;
    SIGNAL Net_504 : bit;
    SIGNAL Net_504_SYNCOUT : bit;
    SIGNAL Net_508 : bit;
    ATTRIBUTE placement_force OF Net_508 : SIGNAL IS "U(0,2,A)0";
    SIGNAL Net_513 : bit;
    ATTRIBUTE placement_force OF Net_513 : SIGNAL IS "U(3,2,A)0";
    SIGNAL Net_572 : bit;
    SIGNAL Net_602_0 : bit;
    ATTRIBUTE placement_force OF Net_602_0 : SIGNAL IS "U(3,5,B)3";
    SIGNAL Net_602_1 : bit;
    ATTRIBUTE placement_force OF Net_602_1 : SIGNAL IS "U(3,4,B)0";
    SIGNAL Net_602_2 : bit;
    ATTRIBUTE placement_force OF Net_602_2 : SIGNAL IS "U(3,5,B)1";
    SIGNAL Net_602_3 : bit;
    ATTRIBUTE placement_force OF Net_602_3 : SIGNAL IS "U(3,4,B)1";
    SIGNAL Net_602_4 : bit;
    ATTRIBUTE placement_force OF Net_602_4 : SIGNAL IS "U(3,3,B)3";
    SIGNAL Net_602_5 : bit;
    ATTRIBUTE placement_force OF Net_602_5 : SIGNAL IS "U(3,3,A)1";
    SIGNAL Net_602_6 : bit;
    ATTRIBUTE placement_force OF Net_602_6 : SIGNAL IS "U(3,3,B)0";
    SIGNAL Net_602_7 : bit;
    ATTRIBUTE placement_force OF Net_602_7 : SIGNAL IS "U(3,4,B)3";
    SIGNAL Net_643_0 : bit;
    ATTRIBUTE placement_force OF Net_643_0 : SIGNAL IS "U(2,1,A)1";
    SIGNAL Net_643_1 : bit;
    ATTRIBUTE placement_force OF Net_643_1 : SIGNAL IS "U(2,0,B)2";
    SIGNAL Net_643_2 : bit;
    ATTRIBUTE placement_force OF Net_643_2 : SIGNAL IS "U(2,1,A)0";
    SIGNAL Net_643_3 : bit;
    ATTRIBUTE placement_force OF Net_643_3 : SIGNAL IS "U(2,0,B)1";
    SIGNAL Net_643_4 : bit;
    ATTRIBUTE placement_force OF Net_643_4 : SIGNAL IS "U(2,0,A)2";
    SIGNAL Net_643_5 : bit;
    ATTRIBUTE placement_force OF Net_643_5 : SIGNAL IS "U(2,0,A)0";
    SIGNAL Net_643_6 : bit;
    ATTRIBUTE placement_force OF Net_643_6 : SIGNAL IS "U(2,0,A)3";
    SIGNAL Net_643_7 : bit;
    ATTRIBUTE placement_force OF Net_643_7 : SIGNAL IS "U(2,0,B)3";
    SIGNAL Net_654_0 : bit;
    ATTRIBUTE placement_force OF Net_654_0 : SIGNAL IS "U(0,3,B)0";
    SIGNAL Net_654_1 : bit;
    ATTRIBUTE placement_force OF Net_654_1 : SIGNAL IS "U(2,1,A)2";
    SIGNAL Net_654_2 : bit;
    ATTRIBUTE placement_force OF Net_654_2 : SIGNAL IS "U(0,1,B)1";
    SIGNAL Net_654_3 : bit;
    ATTRIBUTE placement_force OF Net_654_3 : SIGNAL IS "U(0,3,B)3";
    SIGNAL Net_654_4 : bit;
    ATTRIBUTE placement_force OF Net_654_4 : SIGNAL IS "U(1,2,A)3";
    SIGNAL Net_654_5 : bit;
    ATTRIBUTE placement_force OF Net_654_5 : SIGNAL IS "U(0,3,B)2";
    SIGNAL Net_654_6 : bit;
    ATTRIBUTE placement_force OF Net_654_6 : SIGNAL IS "U(0,3,B)1";
    SIGNAL Net_654_7 : bit;
    ATTRIBUTE placement_force OF Net_654_7 : SIGNAL IS "U(2,2,A)1";
    SIGNAL Net_674 : bit;
    ATTRIBUTE placement_force OF Net_674 : SIGNAL IS "U(3,0,A)3";
    SIGNAL Net_687 : bit;
    ATTRIBUTE global_signal OF Net_687 : SIGNAL IS true;
    SIGNAL Net_687_local : bit;
    SIGNAL Net_691 : bit;
    ATTRIBUTE placement_force OF Net_691 : SIGNAL IS "U(3,1,B)3";
    SIGNAL Net_70 : bit;
    ATTRIBUTE udbclken_assigned OF Net_70 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_70 : SIGNAL IS true;
    SIGNAL Net_70_local : bit;
    SIGNAL Net_99 : bit;
    SIGNAL OER(0)__PA : bit;
    SIGNAL RES(0)__PA : bit;
    SIGNAL RTL(0)__PA : bit;
    SIGNAL RTS(0)__PA : bit;
    SIGNAL Rx(0)__PA : bit;
    SIGNAL SCL_1(0)__PA : bit;
    SIGNAL SDA_1(0)__PA : bit;
    SIGNAL Tx(0)__PA : bit;
    SIGNAL WE(0)__PA : bit;
    SIGNAL \I2COLED:Net_1109_0\ : bit;
    SIGNAL \I2COLED:Net_1109_0_SYNCOUT\ : bit;
    SIGNAL \I2COLED:Net_1109_1\ : bit;
    SIGNAL \I2COLED:Net_1109_1_SYNCOUT\ : bit;
    SIGNAL \I2COLED:Net_643_0\ : bit;
    SIGNAL \I2COLED:Net_697\ : bit;
    SIGNAL \I2COLED:sda_x_wire\ : bit;
    SIGNAL \Millis:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \Millis:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \Millis:CounterUDB:count_enable\ : SIGNAL IS "U(2,5,B)1";
    SIGNAL \Millis:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \Millis:CounterUDB:count_stored_i\ : SIGNAL IS "U(1,3,A)3";
    SIGNAL \Millis:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \Millis:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(2,3,A)2";
    SIGNAL \Millis:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \Millis:CounterUDB:prevCompare\ : SIGNAL IS "U(2,1,B)1";
    SIGNAL \Millis:CounterUDB:reload\ : bit;
    SIGNAL \Millis:CounterUDB:sC32:counterdp:u1.ce0__sig\ : bit;
    SIGNAL \Millis:CounterUDB:sC32:counterdp:u2.ce0__sig\ : bit;
    SIGNAL \Millis:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Millis:CounterUDB:status_0\ : SIGNAL IS "U(2,1,B)3";
    SIGNAL \Millis:CounterUDB:status_1\ : bit;
    SIGNAL \Millis:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \Millis:CounterUDB:status_2\ : SIGNAL IS "U(2,3,A)3";
    SIGNAL \Millis:CounterUDB:status_5\ : bit;
    SIGNAL \Millis:CounterUDB:status_6\ : bit;
    SIGNAL \SRAM_Ctl:control_5\ : bit;
    SIGNAL \SRAM_Ctl:control_6\ : bit;
    SIGNAL \SRAM_Ctl:control_7\ : bit;
    SIGNAL \UART:BUART:control_0\ : bit;
    SIGNAL \UART:BUART:control_1\ : bit;
    SIGNAL \UART:BUART:control_2\ : bit;
    SIGNAL \UART:BUART:control_3\ : bit;
    SIGNAL \UART:BUART:control_4\ : bit;
    SIGNAL \UART:BUART:control_5\ : bit;
    SIGNAL \UART:BUART:control_6\ : bit;
    SIGNAL \UART:BUART:control_7\ : bit;
    SIGNAL \UART:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:counter_load_not\ : SIGNAL IS "U(0,3,A)0";
    SIGNAL \UART:BUART:pollcount_0\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:pollcount_0\ : SIGNAL IS "U(1,5,A)1";
    SIGNAL \UART:BUART:pollcount_1\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:pollcount_1\ : SIGNAL IS "U(1,5,A)0";
    SIGNAL \UART:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_bitclk_enable\ : SIGNAL IS "U(1,5,A)2";
    SIGNAL \UART:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART:BUART:rx_count_0\ : bit;
    SIGNAL \UART:BUART:rx_count_1\ : bit;
    SIGNAL \UART:BUART:rx_count_2\ : bit;
    SIGNAL \UART:BUART:rx_count_3\ : bit;
    SIGNAL \UART:BUART:rx_count_4\ : bit;
    SIGNAL \UART:BUART:rx_count_5\ : bit;
    SIGNAL \UART:BUART:rx_count_6\ : bit;
    SIGNAL \UART:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_counter_load\ : SIGNAL IS "U(1,1,A)3";
    SIGNAL \UART:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_last\ : SIGNAL IS "U(2,2,B)2";
    SIGNAL \UART:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_load_fifo\ : SIGNAL IS "U(1,1,A)1";
    SIGNAL \UART:BUART:rx_markspace_pre\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_markspace_pre\ : SIGNAL IS "U(1,2,B)1";
    SIGNAL \UART:BUART:rx_parity_bit\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_parity_bit\ : SIGNAL IS "U(1,2,B)2";
    SIGNAL \UART:BUART:rx_parity_error_pre\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_parity_error_pre\ : SIGNAL IS "U(1,5,B)0";
    SIGNAL \UART:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_postpoll\ : SIGNAL IS "U(0,5,A)1";
    ATTRIBUTE soft OF \UART:BUART:rx_postpoll\ : SIGNAL IS 1;
    SIGNAL \UART:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_state_0\ : SIGNAL IS "U(1,1,B)1";
    SIGNAL \UART:BUART:rx_state_1\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_state_1\ : SIGNAL IS "U(1,2,B)3";
    SIGNAL \UART:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_state_2\ : SIGNAL IS "U(1,1,A)0";
    SIGNAL \UART:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_state_3\ : SIGNAL IS "U(1,1,B)0";
    SIGNAL \UART:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(1,2,B)0";
    SIGNAL \UART:BUART:rx_status_2\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_status_2\ : SIGNAL IS "U(1,5,B)1";
    SIGNAL \UART:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_status_3\ : SIGNAL IS "U(1,1,B)3";
    SIGNAL \UART:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_status_4\ : SIGNAL IS "U(2,1,A)3";
    SIGNAL \UART:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_status_5\ : SIGNAL IS "U(1,3,A)1";
    SIGNAL \UART:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_bitclk\ : SIGNAL IS "U(0,3,A)1";
    SIGNAL \UART:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART:BUART:tx_ctrl_mark_last\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_ctrl_mark_last\ : SIGNAL IS "U(1,5,A)3";
    SIGNAL \UART:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART:BUART:tx_mark\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_mark\ : SIGNAL IS "U(1,3,B)0";
    SIGNAL \UART:BUART:tx_parity_bit\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_parity_bit\ : SIGNAL IS "U(0,5,A)0";
    SIGNAL \UART:BUART:tx_shift_out\ : bit;
    SIGNAL \UART:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_state_0\ : SIGNAL IS "U(2,3,B)0";
    SIGNAL \UART:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_state_1\ : SIGNAL IS "U(1,3,B)2";
    SIGNAL \UART:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_state_2\ : SIGNAL IS "U(1,3,B)1";
    SIGNAL \UART:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_status_0\ : SIGNAL IS "U(2,3,B)1";
    SIGNAL \UART:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_status_2\ : SIGNAL IS "U(3,3,A)2";
    SIGNAL \UART:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:txn\ : SIGNAL IS "U(2,2,B)0";
    SIGNAL \UART:BUART:txn_split\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:txn_split\ : SIGNAL IS "U(2,5,A)0";
    SIGNAL \UART:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \UART:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \UART:Net_9\ : SIGNAL IS true;
    SIGNAL \UART:Net_9_local\ : bit;
    SIGNAL \\\USBUART:Dm(0)\\__PA\ : bit;
    SIGNAL \\\USBUART:Dp(0)\\__PA\ : bit;
    SIGNAL \USBUART:Net_1010\ : bit;
    SIGNAL \USBUART:Net_1876\ : bit;
    SIGNAL \USBUART:Net_1889\ : bit;
    SIGNAL \USBUART:Net_95\ : bit;
    SIGNAL \USBUART:dma_request_0\ : bit;
    SIGNAL \USBUART:dma_request_1\ : bit;
    SIGNAL \USBUART:dma_request_2\ : bit;
    SIGNAL \USBUART:dma_request_3\ : bit;
    SIGNAL \USBUART:dma_request_4\ : bit;
    SIGNAL \USBUART:dma_request_5\ : bit;
    SIGNAL \USBUART:dma_request_6\ : bit;
    SIGNAL \USBUART:dma_request_7\ : bit;
    SIGNAL \USBUART:dma_terminate\ : bit;
    SIGNAL \USBUART:ep_int_0\ : bit;
    SIGNAL \USBUART:ep_int_1\ : bit;
    SIGNAL \USBUART:ep_int_2\ : bit;
    SIGNAL \USBUART:ep_int_3\ : bit;
    SIGNAL \USBUART:ep_int_4\ : bit;
    SIGNAL \USBUART:ep_int_5\ : bit;
    SIGNAL \USBUART:ep_int_6\ : bit;
    SIGNAL \USBUART:ep_int_7\ : bit;
    SIGNAL \USBUART:ep_int_8\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE placement_force OF __ONE__ : SIGNAL IS "U(1,3,A)0";
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL adh_0 : bit;
    SIGNAL adh_1 : bit;
    SIGNAL adh_2 : bit;
    SIGNAL adh_3 : bit;
    SIGNAL adh_4 : bit;
    SIGNAL adh_5 : bit;
    SIGNAL adh_6 : bit;
    SIGNAL adh_7 : bit;
    SIGNAL adl_0 : bit;
    SIGNAL adl_1 : bit;
    SIGNAL adl_2 : bit;
    SIGNAL adl_3 : bit;
    SIGNAL adl_4 : bit;
    SIGNAL adl_5 : bit;
    SIGNAL adl_6 : bit;
    SIGNAL adl_7 : bit;
    SIGNAL busdata_0 : bit;
    SIGNAL busdata_1 : bit;
    SIGNAL busdata_2 : bit;
    SIGNAL busdata_3 : bit;
    SIGNAL busdata_4 : bit;
    SIGNAL busdata_5 : bit;
    SIGNAL busdata_6 : bit;
    SIGNAL busdata_7 : bit;
    SIGNAL busout : bit;
    SIGNAL cydff_4 : bit;
    ATTRIBUTE placement_force OF cydff_4 : SIGNAL IS "U(3,1,A)0";
    SIGNAL datain_0 : bit;
    SIGNAL datain_1 : bit;
    SIGNAL datain_2 : bit;
    SIGNAL datain_3 : bit;
    SIGNAL datain_4 : bit;
    SIGNAL datain_5 : bit;
    SIGNAL datain_6 : bit;
    SIGNAL datain_7 : bit;
    SIGNAL nWAIT(0)__PA : bit;
    SIGNAL tmpOE__AddrH_net_7 : bit;
    ATTRIBUTE POWER OF tmpOE__AddrH_net_7 : SIGNAL IS true;
    SIGNAL tmpOE__Dta_net_7 : bit;
    ATTRIBUTE placement_force OF tmpOE__Dta_net_7 : SIGNAL IS "U(1,2,A)0";
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.clk_bus_glb_ff__sig\ : bit;
    SIGNAL \Millis:CounterUDB:sC32:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \Millis:CounterUDB:sC32:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \Millis:CounterUDB:sC32:counterdp:u0.z0__sig\ : bit;
    SIGNAL \Millis:CounterUDB:sC32:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \Millis:CounterUDB:sC32:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \Millis:CounterUDB:sC32:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \Millis:CounterUDB:sC32:counterdp:u0.z1__sig\ : bit;
    SIGNAL \Millis:CounterUDB:sC32:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \Millis:CounterUDB:sC32:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \Millis:CounterUDB:sC32:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Millis:CounterUDB:sC32:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \Millis:CounterUDB:sC32:counterdp:u1.sor__sig\ : bit;
    SIGNAL \Millis:CounterUDB:sC32:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Millis:CounterUDB:sC32:counterdp:u1.cl0__sig\ : bit;
    SIGNAL \Millis:CounterUDB:sC32:counterdp:u1.z0__sig\ : bit;
    SIGNAL \Millis:CounterUDB:sC32:counterdp:u1.ff0__sig\ : bit;
    SIGNAL \Millis:CounterUDB:sC32:counterdp:u1.ce1__sig\ : bit;
    SIGNAL \Millis:CounterUDB:sC32:counterdp:u1.cl1__sig\ : bit;
    SIGNAL \Millis:CounterUDB:sC32:counterdp:u1.z1__sig\ : bit;
    SIGNAL \Millis:CounterUDB:sC32:counterdp:u1.ff1__sig\ : bit;
    SIGNAL \Millis:CounterUDB:sC32:counterdp:u1.co_msb__sig\ : bit;
    SIGNAL \Millis:CounterUDB:sC32:counterdp:u1.sol_msb__sig\ : bit;
    SIGNAL \Millis:CounterUDB:sC32:counterdp:u1.cfbo__sig\ : bit;
    SIGNAL \Millis:CounterUDB:sC32:counterdp:u2.sor__sig\ : bit;
    SIGNAL \Millis:CounterUDB:sC32:counterdp:u2.cmsbo__sig\ : bit;
    SIGNAL \Millis:CounterUDB:sC32:counterdp:u2.cl0__sig\ : bit;
    SIGNAL \Millis:CounterUDB:sC32:counterdp:u2.z0__sig\ : bit;
    SIGNAL \Millis:CounterUDB:sC32:counterdp:u2.ff0__sig\ : bit;
    SIGNAL \Millis:CounterUDB:sC32:counterdp:u2.ce1__sig\ : bit;
    SIGNAL \Millis:CounterUDB:sC32:counterdp:u2.cl1__sig\ : bit;
    SIGNAL \Millis:CounterUDB:sC32:counterdp:u2.z1__sig\ : bit;
    SIGNAL \Millis:CounterUDB:sC32:counterdp:u2.ff1__sig\ : bit;
    SIGNAL \Millis:CounterUDB:sC32:counterdp:u2.co_msb__sig\ : bit;
    SIGNAL \Millis:CounterUDB:sC32:counterdp:u2.sol_msb__sig\ : bit;
    SIGNAL \Millis:CounterUDB:sC32:counterdp:u2.cfbo__sig\ : bit;
    SIGNAL \Millis:CounterUDB:sC32:counterdp:u3.sor__sig\ : bit;
    SIGNAL \Millis:CounterUDB:sC32:counterdp:u3.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF \UART:BUART:txn_split\ : LABEL IS "macrocell1";
    ATTRIBUTE Location OF \UART:BUART:txn_split\ : LABEL IS "U(2,5)";
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF AddrH(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF AddrH(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF AddrH(1) : LABEL IS "iocell2";
    ATTRIBUTE Location OF AddrH(1) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF AddrH(2) : LABEL IS "iocell3";
    ATTRIBUTE Location OF AddrH(2) : LABEL IS "P3[2]";
    ATTRIBUTE lib_model OF AddrH(3) : LABEL IS "iocell4";
    ATTRIBUTE Location OF AddrH(3) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF AddrH(4) : LABEL IS "iocell5";
    ATTRIBUTE Location OF AddrH(4) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF AddrH(5) : LABEL IS "iocell6";
    ATTRIBUTE Location OF AddrH(5) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF AddrH(6) : LABEL IS "iocell7";
    ATTRIBUTE Location OF AddrH(6) : LABEL IS "P3[6]";
    ATTRIBUTE lib_model OF AddrH(7) : LABEL IS "iocell8";
    ATTRIBUTE Location OF AddrH(7) : LABEL IS "P3[7]";
    ATTRIBUTE lib_model OF MR(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF MR(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF MW(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF MW(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF IOW(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF IOW(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF RTL(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF RTL(0) : LABEL IS "P12[5]";
    ATTRIBUTE lib_model OF RES(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF RES(0) : LABEL IS "P12[4]";
    ATTRIBUTE lib_model OF WE(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF WE(0) : LABEL IS "P15[2]";
    ATTRIBUTE lib_model OF MSEL(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF MSEL(0) : LABEL IS "P15[3]";
    ATTRIBUTE lib_model OF OER(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF OER(0) : LABEL IS "P15[5]";
    ATTRIBUTE lib_model OF SDA_1(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF SDA_1(0) : LABEL IS "P12[1]";
    ATTRIBUTE lib_model OF BUSAK(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF BUSAK(0) : LABEL IS "P1[2]";
    ATTRIBUTE lib_model OF BUSRQ(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF BUSRQ(0) : LABEL IS "P15[4]";
    ATTRIBUTE lib_model OF \USBUART:Dm(0)\ : LABEL IS "iocell20";
    ATTRIBUTE Location OF \USBUART:Dm(0)\ : LABEL IS "P15[7]";
    ATTRIBUTE Location OF \USBUART:Dp\ : LABEL IS "F(PICU,8)";
    ATTRIBUTE lib_model OF \USBUART:Dp(0)\ : LABEL IS "iocell21";
    ATTRIBUTE Location OF \USBUART:Dp(0)\ : LABEL IS "P15[6]";
    ATTRIBUTE lib_model OF SCL_1(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF SCL_1(0) : LABEL IS "P12[0]";
    ATTRIBUTE lib_model OF Rx(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF Rx(0) : LABEL IS "P12[6]";
    ATTRIBUTE lib_model OF Tx(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF Tx(0) : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF RTS(0) : LABEL IS "iocell25";
    ATTRIBUTE Location OF RTS(0) : LABEL IS "P12[3]";
    ATTRIBUTE lib_model OF CTS(0) : LABEL IS "iocell26";
    ATTRIBUTE Location OF CTS(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF AddrL(0) : LABEL IS "iocell27";
    ATTRIBUTE Location OF AddrL(0) : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF AddrL(1) : LABEL IS "iocell28";
    ATTRIBUTE Location OF AddrL(1) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF AddrL(2) : LABEL IS "iocell29";
    ATTRIBUTE Location OF AddrL(2) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF AddrL(3) : LABEL IS "iocell30";
    ATTRIBUTE Location OF AddrL(3) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF AddrL(4) : LABEL IS "iocell31";
    ATTRIBUTE Location OF AddrL(4) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF AddrL(5) : LABEL IS "iocell32";
    ATTRIBUTE Location OF AddrL(5) : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF AddrL(6) : LABEL IS "iocell33";
    ATTRIBUTE Location OF AddrL(6) : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF AddrL(7) : LABEL IS "iocell34";
    ATTRIBUTE Location OF AddrL(7) : LABEL IS "P2[7]";
    ATTRIBUTE lib_model OF IOR(0) : LABEL IS "iocell35";
    ATTRIBUTE Location OF IOR(0) : LABEL IS "P1[4]";
    ATTRIBUTE lib_model OF Dta(0) : LABEL IS "iocell36";
    ATTRIBUTE Location OF Dta(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF Dta(1) : LABEL IS "iocell37";
    ATTRIBUTE Location OF Dta(1) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF Dta(2) : LABEL IS "iocell38";
    ATTRIBUTE Location OF Dta(2) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF Dta(3) : LABEL IS "iocell39";
    ATTRIBUTE Location OF Dta(3) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF Dta(4) : LABEL IS "iocell40";
    ATTRIBUTE Location OF Dta(4) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF Dta(5) : LABEL IS "iocell41";
    ATTRIBUTE Location OF Dta(5) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF Dta(6) : LABEL IS "iocell42";
    ATTRIBUTE Location OF Dta(6) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF Dta(7) : LABEL IS "iocell43";
    ATTRIBUTE Location OF Dta(7) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF MAP1(0) : LABEL IS "iocell44";
    ATTRIBUTE Location OF MAP1(0) : LABEL IS "P1[3]";
    ATTRIBUTE lib_model OF M1(0) : LABEL IS "iocell45";
    ATTRIBUTE Location OF M1(0) : LABEL IS "P15[1]";
    ATTRIBUTE lib_model OF nWAIT(0) : LABEL IS "iocell46";
    ATTRIBUTE Location OF nWAIT(0) : LABEL IS "P15[0]";
    ATTRIBUTE lib_model OF Net_508 : LABEL IS "macrocell2";
    ATTRIBUTE Location OF Net_508 : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \UART:BUART:counter_load_not\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \UART:BUART:counter_load_not\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_status_0\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \UART:BUART:tx_status_0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_status_2\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \UART:BUART:tx_status_2\ : LABEL IS "U(3,3)";
    ATTRIBUTE Location OF SCL_1(0)_SYNC : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_counter_load\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \UART:BUART:rx_counter_load\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_postpoll\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \UART:BUART:rx_postpoll\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_status_4\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \UART:BUART:rx_status_4\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_status_5\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \UART:BUART:rx_status_5\ : LABEL IS "U(1,3)";
    ATTRIBUTE Location OF SDA_1(0)_SYNC : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Millis:CounterUDB:status_0\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \Millis:CounterUDB:status_0\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Millis:CounterUDB:status_2\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \Millis:CounterUDB:status_2\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Millis:CounterUDB:count_enable\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \Millis:CounterUDB:count_enable\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF Net_203_2 : LABEL IS "macrocell13";
    ATTRIBUTE Location OF Net_203_2 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF Net_203_1 : LABEL IS "macrocell14";
    ATTRIBUTE Location OF Net_203_1 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF Net_203_0 : LABEL IS "macrocell15";
    ATTRIBUTE Location OF Net_203_0 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF tmpOE__Dta_net_7 : LABEL IS "macrocell16";
    ATTRIBUTE Location OF tmpOE__Dta_net_7 : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF Net_464 : LABEL IS "macrocell17";
    ATTRIBUTE Location OF Net_464 : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF Net_450 : LABEL IS "macrocell18";
    ATTRIBUTE Location OF Net_450 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF Net_498 : LABEL IS "macrocell19";
    ATTRIBUTE Location OF Net_498 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF Net_428 : LABEL IS "macrocell20";
    ATTRIBUTE Location OF Net_428 : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF Net_330_1 : LABEL IS "macrocell21";
    ATTRIBUTE Location OF Net_330_1 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_330_0 : LABEL IS "macrocell22";
    ATTRIBUTE Location OF Net_330_0 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_513 : LABEL IS "macrocell23";
    ATTRIBUTE Location OF Net_513 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_414_7 : LABEL IS "macrocell24";
    ATTRIBUTE Location OF Net_414_7 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_414_6 : LABEL IS "macrocell25";
    ATTRIBUTE Location OF Net_414_6 : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF Net_414_5 : LABEL IS "macrocell26";
    ATTRIBUTE Location OF Net_414_5 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF Net_414_4 : LABEL IS "macrocell27";
    ATTRIBUTE Location OF Net_414_4 : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF Net_414_3 : LABEL IS "macrocell28";
    ATTRIBUTE Location OF Net_414_3 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF Net_414_2 : LABEL IS "macrocell29";
    ATTRIBUTE Location OF Net_414_2 : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF Net_414_1 : LABEL IS "macrocell30";
    ATTRIBUTE Location OF Net_414_1 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF Net_414_0 : LABEL IS "macrocell31";
    ATTRIBUTE Location OF Net_414_0 : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF Net_674 : LABEL IS "macrocell32";
    ATTRIBUTE Location OF Net_674 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \RCM:sts:sts_reg\ : LABEL IS "statuscell1";
    ATTRIBUTE Location OF \RCM:sts:sts_reg\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART:BUART:sCR_SyncCtl:CtrlReg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \UART:BUART:sCR_SyncCtl:CtrlReg\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \UART:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \UART:BUART:sTX:TxShifter:u0\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \UART:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \UART:BUART:sTX:TxSts\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \UART:BUART:sTX:TxSts\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \UART:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \UART:BUART:sRX:RxShifter:u0\ : LABEL IS "U(1,2)";
    ATTRIBUTE Location OF \UART:BUART:sRX:RxBitCounter\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART:BUART:sRX:RxSts\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \UART:BUART:sRX:RxSts\ : LABEL IS "U(1,2)";
    ATTRIBUTE Location OF \USBUART:dp_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(12)]";
    ATTRIBUTE Location OF \USBUART:USB\ : LABEL IS "F(USB,0)";
    ATTRIBUTE Location OF \USBUART:ep_3\ : LABEL IS "[IntrContainer=(0)][IntrId=(8)]";
    ATTRIBUTE Location OF \USBUART:ep_2\ : LABEL IS "[IntrContainer=(0)][IntrId=(7)]";
    ATTRIBUTE Location OF \USBUART:ep_1\ : LABEL IS "[IntrContainer=(0)][IntrId=(6)]";
    ATTRIBUTE Location OF \USBUART:ep_0\ : LABEL IS "[IntrContainer=(0)][IntrId=(24)]";
    ATTRIBUTE Location OF \USBUART:bus_reset\ : LABEL IS "[IntrContainer=(0)][IntrId=(23)]";
    ATTRIBUTE Location OF \USBUART:arb_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(22)]";
    ATTRIBUTE Location OF \USBUART:sof_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(21)]";
    ATTRIBUTE Location OF \I2COLED:I2C_IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(15)]";
    ATTRIBUTE Location OF \I2COLED:I2C_FF\ : LABEL IS "F(I2C,0)";
    ATTRIBUTE lib_model OF \Millis:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \Millis:CounterUDB:sSTSReg:stsreg\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Millis:CounterUDB:sC32:counterdp:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \Millis:CounterUDB:sC32:counterdp:u0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Millis:CounterUDB:sC32:counterdp:u1\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \Millis:CounterUDB:sC32:counterdp:u1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Millis:CounterUDB:sC32:counterdp:u2\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \Millis:CounterUDB:sC32:counterdp:u2\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Millis:CounterUDB:sC32:counterdp:u3\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \Millis:CounterUDB:sC32:counterdp:u3\ : LABEL IS "U(2,1)";
    ATTRIBUTE Location OF \Sync_Millis:genblk1[0]:INST\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \SRAM_Ctl:Sync:ctrl_reg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \SRAM_Ctl:Sync:ctrl_reg\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \RSM:Sync:ctrl_reg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \RSM:Sync:ctrl_reg\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \RSU:Sync:ctrl_reg\ : LABEL IS "controlcell4";
    ATTRIBUTE Location OF \RSU:Sync:ctrl_reg\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \RRD:Sync:ctrl_reg\ : LABEL IS "controlcell5";
    ATTRIBUTE Location OF \RRD:Sync:ctrl_reg\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \RCU:sts:sts_reg\ : LABEL IS "statuscell2";
    ATTRIBUTE Location OF \RCU:sts:sts_reg\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \ROD:sts:sts_reg\ : LABEL IS "statuscell3";
    ATTRIBUTE Location OF \ROD:sts:sts_reg\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \RST:sts:sts_reg\ : LABEL IS "statuscell4";
    ATTRIBUTE Location OF \RST:sts:sts_reg\ : LABEL IS "U(2,3)";
    ATTRIBUTE Location OF RCM_Int : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE Location OF RCU_Int : LABEL IS "[IntrContainer=(0)][IntrId=(2)]";
    ATTRIBUTE Location OF ROD_Int : LABEL IS "[IntrContainer=(0)][IntrId=(3)]";
    ATTRIBUTE Location OF RST_Int : LABEL IS "[IntrContainer=(0)][IntrId=(5)]";
    ATTRIBUTE Location OF RRD_Int : LABEL IS "[IntrContainer=(0)][IntrId=(4)]";
    ATTRIBUTE lib_model OF \BusDta:Sync:ctrl_reg\ : LABEL IS "controlcell6";
    ATTRIBUTE Location OF \BusDta:Sync:ctrl_reg\ : LABEL IS "U(2,4)";
    ATTRIBUTE Location OF M1_Int : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE lib_model OF \ADH_Reg:sts:sts_reg\ : LABEL IS "statuscell5";
    ATTRIBUTE Location OF \ADH_Reg:sts:sts_reg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \DT_Reg:sts:sts_reg\ : LABEL IS "statuscell6";
    ATTRIBUTE Location OF \DT_Reg:sts:sts_reg\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \ADL_Reg:sts:sts_reg\ : LABEL IS "statuscell7";
    ATTRIBUTE Location OF \ADL_Reg:sts:sts_reg\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \UART:BUART:txn\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \UART:BUART:txn\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_state_1\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \UART:BUART:tx_state_1\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_state_0\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \UART:BUART:tx_state_0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_state_2\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \UART:BUART:tx_state_2\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_bitclk\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \UART:BUART:tx_bitclk\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \UART:BUART:tx_ctrl_mark_last\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_mark\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \UART:BUART:tx_mark\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_parity_bit\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \UART:BUART:tx_parity_bit\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_state_1\ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF \UART:BUART:rx_state_1\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_state_0\ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF \UART:BUART:rx_state_0\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_load_fifo\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \UART:BUART:rx_load_fifo\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_state_3\ : LABEL IS "macrocell45";
    ATTRIBUTE Location OF \UART:BUART:rx_state_3\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_state_2\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \UART:BUART:rx_state_2\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_bitclk_enable\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \UART:BUART:rx_bitclk_enable\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \UART:BUART:rx_state_stop1_reg\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART:BUART:pollcount_1\ : LABEL IS "macrocell49";
    ATTRIBUTE Location OF \UART:BUART:pollcount_1\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \UART:BUART:pollcount_0\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \UART:BUART:pollcount_0\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_status_2\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \UART:BUART:rx_status_2\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_status_3\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \UART:BUART:rx_status_3\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_markspace_pre\ : LABEL IS "macrocell53";
    ATTRIBUTE Location OF \UART:BUART:rx_markspace_pre\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_parity_error_pre\ : LABEL IS "macrocell54";
    ATTRIBUTE Location OF \UART:BUART:rx_parity_error_pre\ : LABEL IS "U(1,5)";
    ATTRIBUTE Location OF Net_464__SYNC : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_last\ : LABEL IS "macrocell55";
    ATTRIBUTE Location OF \UART:BUART:rx_last\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_parity_bit\ : LABEL IS "macrocell56";
    ATTRIBUTE Location OF \UART:BUART:rx_parity_bit\ : LABEL IS "U(1,2)";
    ATTRIBUTE Location OF Net_450__SYNC : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Millis:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell57";
    ATTRIBUTE Location OF \Millis:CounterUDB:overflow_reg_i\ : LABEL IS "U(2,3)";
    ATTRIBUTE Location OF Net_498__SYNC : LABEL IS "U(3,0)";
    ATTRIBUTE Location OF Net_428__SYNC : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Millis:CounterUDB:prevCompare\ : LABEL IS "macrocell58";
    ATTRIBUTE Location OF \Millis:CounterUDB:prevCompare\ : LABEL IS "U(2,1)";
    ATTRIBUTE Location OF Rx(0)_SYNC : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Millis:CounterUDB:count_stored_i\ : LABEL IS "macrocell59";
    ATTRIBUTE Location OF \Millis:CounterUDB:count_stored_i\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF Net_602_7 : LABEL IS "macrocell60";
    ATTRIBUTE Location OF Net_602_7 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF Net_602_6 : LABEL IS "macrocell61";
    ATTRIBUTE Location OF Net_602_6 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Net_602_5 : LABEL IS "macrocell62";
    ATTRIBUTE Location OF Net_602_5 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Net_602_4 : LABEL IS "macrocell63";
    ATTRIBUTE Location OF Net_602_4 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Net_602_3 : LABEL IS "macrocell64";
    ATTRIBUTE Location OF Net_602_3 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF Net_602_2 : LABEL IS "macrocell65";
    ATTRIBUTE Location OF Net_602_2 : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF Net_602_1 : LABEL IS "macrocell66";
    ATTRIBUTE Location OF Net_602_1 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF Net_602_0 : LABEL IS "macrocell67";
    ATTRIBUTE Location OF Net_602_0 : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF Net_654_7 : LABEL IS "macrocell68";
    ATTRIBUTE Location OF Net_654_7 : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF Net_654_6 : LABEL IS "macrocell69";
    ATTRIBUTE Location OF Net_654_6 : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF Net_654_5 : LABEL IS "macrocell70";
    ATTRIBUTE Location OF Net_654_5 : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF Net_654_4 : LABEL IS "macrocell71";
    ATTRIBUTE Location OF Net_654_4 : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF Net_654_3 : LABEL IS "macrocell72";
    ATTRIBUTE Location OF Net_654_3 : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF Net_654_2 : LABEL IS "macrocell73";
    ATTRIBUTE Location OF Net_654_2 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF Net_654_1 : LABEL IS "macrocell74";
    ATTRIBUTE Location OF Net_654_1 : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Net_654_0 : LABEL IS "macrocell75";
    ATTRIBUTE Location OF Net_654_0 : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF Net_643_7 : LABEL IS "macrocell76";
    ATTRIBUTE Location OF Net_643_7 : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF Net_643_6 : LABEL IS "macrocell77";
    ATTRIBUTE Location OF Net_643_6 : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF Net_643_5 : LABEL IS "macrocell78";
    ATTRIBUTE Location OF Net_643_5 : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF Net_643_4 : LABEL IS "macrocell79";
    ATTRIBUTE Location OF Net_643_4 : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF Net_643_3 : LABEL IS "macrocell80";
    ATTRIBUTE Location OF Net_643_3 : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF Net_643_2 : LABEL IS "macrocell81";
    ATTRIBUTE Location OF Net_643_2 : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Net_643_1 : LABEL IS "macrocell82";
    ATTRIBUTE Location OF Net_643_1 : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF Net_643_0 : LABEL IS "macrocell83";
    ATTRIBUTE Location OF Net_643_0 : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF cydff_4 : LABEL IS "macrocell84";
    ATTRIBUTE Location OF cydff_4 : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF Net_691 : LABEL IS "macrocell85";
    ATTRIBUTE Location OF Net_691 : LABEL IS "U(3,1)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT i2ccell
        PORT (
            clock : IN std_ulogic;
            scl_in : IN std_ulogic;
            sda_in : IN std_ulogic;
            scl_out : OUT std_ulogic;
            sda_out : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT usbcell
        PORT (
            sof_int : OUT std_ulogic;
            arb_int : OUT std_ulogic;
            usb_int : OUT std_ulogic;
            ord_int : OUT std_ulogic;
            ept_int_0 : OUT std_ulogic;
            ept_int_1 : OUT std_ulogic;
            ept_int_2 : OUT std_ulogic;
            ept_int_3 : OUT std_ulogic;
            ept_int_4 : OUT std_ulogic;
            ept_int_5 : OUT std_ulogic;
            ept_int_6 : OUT std_ulogic;
            ept_int_7 : OUT std_ulogic;
            ept_int_8 : OUT std_ulogic;
            dma_req_0 : OUT std_ulogic;
            dma_req_1 : OUT std_ulogic;
            dma_req_2 : OUT std_ulogic;
            dma_req_3 : OUT std_ulogic;
            dma_req_4 : OUT std_ulogic;
            dma_req_5 : OUT std_ulogic;
            dma_req_6 : OUT std_ulogic;
            dma_req_7 : OUT std_ulogic;
            dma_termin : OUT std_ulogic);
    END COMPONENT;
BEGIN

    \UART:BUART:txn_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * main_3 * !main_4 * !main_6 * main_7 * main_8 * main_10) + (!main_0 * main_1 * main_2 * main_3 * !main_4 * main_7 * !main_10) + (main_0 * !main_1 * !main_2 * main_3 * !main_4 * !main_6 * main_7 * main_8 * main_10) + (main_0 * !main_1 * main_2 * main_3 * !main_4 * main_7 * !main_10) + (main_0 * main_1 * main_3 * !main_4 * !main_6 * main_7 * main_8 * !main_9) + (!main_3 * main_4 * !main_5 * !main_6) + (!main_3 * main_4 * !main_6 * !main_8) + (main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:txn_split\,
            main_0 => \UART:BUART:control_4\,
            main_1 => \UART:BUART:control_3\,
            main_2 => \UART:BUART:txn\,
            main_3 => \UART:BUART:tx_state_1\,
            main_4 => \UART:BUART:tx_state_0\,
            main_5 => \UART:BUART:tx_shift_out\,
            main_6 => \UART:BUART:tx_state_2\,
            main_7 => \UART:BUART:tx_counter_dp\,
            main_8 => \UART:BUART:tx_bitclk\,
            main_9 => \UART:BUART:tx_mark\,
            main_10 => \UART:BUART:tx_parity_bit\);

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_70,
            dclk_0 => Net_70_local,
            dclk_glb_1 => Net_687,
            dclk_1 => Net_687_local,
            dclk_glb_2 => \UART:Net_9\,
            dclk_2 => \UART:Net_9_local\,
            dclk_glb_3 => Net_102,
            dclk_3 => Net_102_local,
            clk_bus_glb_ff => \ClockBlock.clk_bus_glb_ff__sig\);

    AddrH:logicalport
        GENERIC MAP(
            drive_mode => "001001001001001001001001",
            ibuf_enabled => "11111111",
            id => "4e905b75-4d8a-4008-a4cd-23932258af95",
            init_dr_st => "11111111",
            input_buffer_sel => "0000000000000000",
            input_clk_en => 0,
            input_sync => "00000000",
            input_sync_mode => "00000000",
            intr_mode => "0000000000000000",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => ",,,,,,,",
            layout_mode => "CONTIGUOUS",
            oe_conn => "00000000",
            oe_reset => 0,
            oe_sync => "00000000",
            output_clk_en => 0,
            output_clock_mode => "00000000",
            output_conn => "00000000",
            output_mode => "00000000",
            output_reset => 0,
            output_sync => "00000000",
            ovt_hyst_trim => "00000000",
            ovt_needed => "00000000",
            ovt_slew_control => "0000000000000000",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => ",,,,,,,",
            pin_mode => "IIIIIIII",
            por_state => 0,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "11111111",
            sio_ibuf => "00000000",
            sio_info => "0000000000000000",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "00000000",
            spanning => 0,
            sw_only => 0,
            use_annotation => "00000000",
            vtrip => "0000000000000000",
            width => 8,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    AddrH(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "AddrH",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => AddrH(0)__PA,
            oe => open,
            fb => adh_0,
            pad_in => AddrH(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    AddrH(1):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "AddrH",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => AddrH(1)__PA,
            oe => open,
            fb => adh_1,
            pad_in => AddrH(1)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    AddrH(2):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "AddrH",
            logicalport_pin_id => 2,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => AddrH(2)__PA,
            oe => open,
            fb => adh_2,
            pad_in => AddrH(2)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    AddrH(3):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "AddrH",
            logicalport_pin_id => 3,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => AddrH(3)__PA,
            oe => open,
            fb => adh_3,
            pad_in => AddrH(3)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    AddrH(4):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "AddrH",
            logicalport_pin_id => 4,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => AddrH(4)__PA,
            oe => open,
            fb => adh_4,
            pad_in => AddrH(4)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    AddrH(5):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "AddrH",
            logicalport_pin_id => 5,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => AddrH(5)__PA,
            oe => open,
            fb => adh_5,
            pad_in => AddrH(5)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    AddrH(6):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "AddrH",
            logicalport_pin_id => 6,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => AddrH(6)__PA,
            oe => open,
            fb => adh_6,
            pad_in => AddrH(6)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    AddrH(7):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "AddrH",
            logicalport_pin_id => 7,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => AddrH(7)__PA,
            oe => open,
            fb => adh_7,
            pad_in => AddrH(7)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MR:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "264be2d3-9481-494b-8d9c-c1905a45e9cc",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 0,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "01",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MR(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MR",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MR(0)__PA,
            oe => open,
            fb => Net_139,
            pad_in => MR(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MW:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "44a1c931-2ac9-4291-a9ea-dabe6a0eb8b1",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 0,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "01",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MW(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MW",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MW(0)__PA,
            oe => open,
            fb => Net_142,
            pad_in => MW(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    IOW:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "8fd4f0c7-dfd7-4fc2-bfa0-3ca5da3ec42e",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 0,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "01",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    IOW(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "IOW",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => IOW(0)__PA,
            oe => open,
            fb => Net_336,
            pad_in => IOW(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RTL:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "efdd4fff-4000-4e29-a27d-1043a0e11f41",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "1",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 0,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 1,
            sio_hifreq => "1",
            sio_hyst => "1",
            sio_ibuf => "0",
            sio_info => "01",
            sio_obuf => "0",
            sio_refsel => "0",
            sio_vohsel => "000",
            sio_vtrip => "1",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RTL(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RTL",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000010000000000000000000000000000000100001")
        PORT MAP(
            pa_out => RTL(0)__PA,
            oe => open,
            pad_in => RTL(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RES:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "7d9733f9-9e68-4b29-a43c-fb78a2a3582c",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 0,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RES(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RES",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => RES(0)__PA,
            oe => open,
            pad_in => RES(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    WE:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "705e14e9-fd77-4f66-b867-cd64f6991bfe",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 0,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    WE(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "WE",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => WE(0)__PA,
            oe => open,
            pin_input => Net_203_1,
            pad_out => WE(0)_PAD,
            pad_in => WE(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MSEL:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "89cf2c7c-eb24-4828-a542-1d5e3b6b1339",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 0,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MSEL(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MSEL",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MSEL(0)__PA,
            oe => open,
            pin_input => Net_203_0,
            pad_out => MSEL(0)_PAD,
            pad_in => MSEL(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OER:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "5b6dd382-3300-4a52-889c-8a4fafc127f1",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 0,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OER(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OER",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => OER(0)__PA,
            oe => open,
            pin_input => Net_203_2,
            pad_out => OER(0)_PAD,
            pad_in => OER(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SDA_1:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "22863ebe-a37b-476f-b252-6e49a8c00b12",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SDA_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SDA_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SDA_1(0)__PA,
            oe => open,
            fb => \I2COLED:Net_1109_1\,
            pin_input => \I2COLED:sda_x_wire\,
            pad_out => SDA_1(0)_PAD,
            pad_in => SDA_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BUSAK:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "f85178c1-4375-43d9-a04f-0e6e00c09211",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 0,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "01",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    BUSAK(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BUSAK",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => BUSAK(0)__PA,
            oe => open,
            pad_in => BUSAK(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BUSRQ:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "7520c481-7d35-4902-938f-99b76b6f2744",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 0,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    BUSRQ(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BUSRQ",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => BUSRQ(0)__PA,
            oe => open,
            pad_in => BUSRQ(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART:Dm\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "beca5e2d-f70f-4900-a4db-7eca1ed3126e/8b77a6c4-10a0-4390-971c-672353e2a49c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \USBUART:Dm(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART:Dm\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000100000000000000000000000")
        PORT MAP(
            pa_out => \\\USBUART:Dm(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART:Dp\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "10",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            interrupt => \USBUART:Net_1010\,
            in_clock => open);

    \USBUART:Dp(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART:Dp\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000010000000000000000000000")
        PORT MAP(
            pa_out => \\\USBUART:Dp(0)\\__PA\,
            oe => open,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SCL_1:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "02f2cf2c-2c7a-49df-9246-7a3435c21be3",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SCL_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SCL_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SCL_1(0)__PA,
            oe => open,
            fb => \I2COLED:Net_1109_0\,
            pin_input => \I2COLED:Net_643_0\,
            pad_out => SCL_1(0)_PAD,
            pad_in => SCL_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx(0)__PA,
            oe => open,
            fb => Net_504,
            pad_in => Rx(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx(0)__PA,
            oe => open,
            pin_input => Net_508,
            pad_out => Tx(0)_PAD,
            pad_in => Tx(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RTS:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "0ef1a752-e615-4e01-b6ab-5943e26a4b97",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RTS(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RTS",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RTS(0)__PA,
            oe => open,
            pin_input => Net_503,
            pad_out => RTS(0)_PAD,
            pad_in => RTS(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CTS:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CTS(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CTS",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CTS(0)__PA,
            oe => open,
            fb => Net_501,
            pad_in => CTS(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    AddrL:logicalport
        GENERIC MAP(
            drive_mode => "111111111111111111111111",
            ibuf_enabled => "11111111",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "00000000",
            input_buffer_sel => "0000000000000000",
            input_clk_en => 0,
            input_sync => "00000000",
            input_sync_mode => "00000000",
            intr_mode => "0000000000000000",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => ",,,,,,,",
            layout_mode => "CONTIGUOUS",
            oe_conn => "00000000",
            oe_reset => 0,
            oe_sync => "00000000",
            output_clk_en => 0,
            output_clock_mode => "00000000",
            output_conn => "00000000",
            output_mode => "00000000",
            output_reset => 0,
            output_sync => "00000000",
            ovt_hyst_trim => "00000000",
            ovt_needed => "00000000",
            ovt_slew_control => "0000000000000000",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => ",,,,,,,",
            pin_mode => "BBBBBBBB",
            por_state => 0,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "11111111",
            sio_ibuf => "00000000",
            sio_info => "0000000000000000",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "00000000",
            spanning => 0,
            sw_only => 0,
            use_annotation => "00000000",
            vtrip => "0000000000000000",
            width => 8,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    AddrL(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "AddrL",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => AddrL(0)__PA,
            oe => open,
            fb => adl_0,
            pad_in => AddrL(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    AddrL(1):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "AddrL",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => AddrL(1)__PA,
            oe => open,
            fb => adl_1,
            pad_in => AddrL(1)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    AddrL(2):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "AddrL",
            logicalport_pin_id => 2,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => AddrL(2)__PA,
            oe => open,
            fb => adl_2,
            pad_in => AddrL(2)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    AddrL(3):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "AddrL",
            logicalport_pin_id => 3,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => AddrL(3)__PA,
            oe => open,
            fb => adl_3,
            pad_in => AddrL(3)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    AddrL(4):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "AddrL",
            logicalport_pin_id => 4,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => AddrL(4)__PA,
            oe => open,
            fb => adl_4,
            pad_in => AddrL(4)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    AddrL(5):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "AddrL",
            logicalport_pin_id => 5,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => AddrL(5)__PA,
            oe => open,
            fb => adl_5,
            pad_in => AddrL(5)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    AddrL(6):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "AddrL",
            logicalport_pin_id => 6,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => AddrL(6)__PA,
            oe => open,
            fb => adl_6,
            pad_in => AddrL(6)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    AddrL(7):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "AddrL",
            logicalport_pin_id => 7,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => AddrL(7)__PA,
            oe => open,
            fb => adl_7,
            pad_in => AddrL(7)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    IOR:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "11218b32-a119-4cf0-8528-4ee167abfedd",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 0,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "01",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    IOR(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "IOR",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => IOR(0)__PA,
            oe => open,
            fb => Net_297,
            pad_in => IOR(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Dta:logicalport
        GENERIC MAP(
            drive_mode => "110110110110110110110110",
            ibuf_enabled => "11111111",
            id => "fa6f6647-4ba9-45b8-b987-e45f572c584a",
            init_dr_st => "11111111",
            input_buffer_sel => "0000000000000000",
            input_clk_en => 0,
            input_sync => "00000000",
            input_sync_mode => "00000000",
            intr_mode => "0000000000000000",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => ",,,,,,,",
            layout_mode => "CONTIGUOUS",
            oe_conn => "11111111",
            oe_reset => 0,
            oe_sync => "00000000",
            output_clk_en => 0,
            output_clock_mode => "00000000",
            output_conn => "11111111",
            output_mode => "00000000",
            output_reset => 0,
            output_sync => "00000000",
            ovt_hyst_trim => "00000000",
            ovt_needed => "00000000",
            ovt_slew_control => "0000000000000000",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => ",,,,,,,",
            pin_mode => "BBBBBBBB",
            por_state => 0,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "11111111",
            sio_ibuf => "00000000",
            sio_info => "0000000000000000",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "00000000",
            spanning => 0,
            sw_only => 0,
            use_annotation => "00000000",
            vtrip => "0000000000000000",
            width => 8,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Dta(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Dta",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Dta(0)__PA,
            oe => tmpOE__Dta_net_7,
            pin_input => Net_414_0,
            fb => datain_0,
            pad_out => Dta(0)_PAD,
            pad_in => Dta(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Dta(1):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Dta",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Dta(1)__PA,
            oe => tmpOE__Dta_net_7,
            pin_input => Net_414_1,
            fb => datain_1,
            pad_out => Dta(1)_PAD,
            pad_in => Dta(1)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Dta(2):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Dta",
            logicalport_pin_id => 2,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Dta(2)__PA,
            oe => tmpOE__Dta_net_7,
            pin_input => Net_414_2,
            fb => datain_2,
            pad_out => Dta(2)_PAD,
            pad_in => Dta(2)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Dta(3):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Dta",
            logicalport_pin_id => 3,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Dta(3)__PA,
            oe => tmpOE__Dta_net_7,
            pin_input => Net_414_3,
            fb => datain_3,
            pad_out => Dta(3)_PAD,
            pad_in => Dta(3)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Dta(4):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Dta",
            logicalport_pin_id => 4,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Dta(4)__PA,
            oe => tmpOE__Dta_net_7,
            pin_input => Net_414_4,
            fb => datain_4,
            pad_out => Dta(4)_PAD,
            pad_in => Dta(4)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Dta(5):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Dta",
            logicalport_pin_id => 5,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Dta(5)__PA,
            oe => tmpOE__Dta_net_7,
            pin_input => Net_414_5,
            fb => datain_5,
            pad_out => Dta(5)_PAD,
            pad_in => Dta(5)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Dta(6):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Dta",
            logicalport_pin_id => 6,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Dta(6)__PA,
            oe => tmpOE__Dta_net_7,
            pin_input => Net_414_6,
            fb => datain_6,
            pad_out => Dta(6)_PAD,
            pad_in => Dta(6)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Dta(7):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Dta",
            logicalport_pin_id => 7,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Dta(7)__PA,
            oe => tmpOE__Dta_net_7,
            pin_input => Net_414_7,
            fb => datain_7,
            pad_out => Dta(7)_PAD,
            pad_in => Dta(7)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MAP1:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "ea239b43-0314-4754-8fd6-4ed612613c5e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "01",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MAP1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MAP1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => MAP1(0)__PA,
            oe => open,
            pad_in => MAP1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    M1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "61b96764-f07b-4b60-925b-1728b4d49581",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    M1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "M1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => M1(0)__PA,
            oe => open,
            fb => Net_572,
            pad_in => M1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    nWAIT:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "25d2af48-17c0-46d9-8799-4bee3102acf1",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    nWAIT(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "nWAIT",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => nWAIT(0)__PA,
            oe => open,
            pad_in => nWAIT(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Net_508:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_508,
            main_0 => \UART:BUART:txn\);

    \UART:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:counter_load_not\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_state_2\);

    \UART:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_status_0\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_fifo_empty\,
            main_4 => \UART:BUART:tx_state_2\);

    \UART:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_status_2\,
            main_0 => \UART:BUART:tx_fifo_notfull\);

    SCL_1(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => \I2COLED:Net_1109_0\,
            out => \I2COLED:Net_1109_0_SYNCOUT\,
            clock => ClockBlock_BUS_CLK);

    \UART:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_counter_load\,
            main_0 => \UART:BUART:rx_state_1\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_state_3\,
            main_3 => \UART:BUART:rx_state_2\);

    \UART:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_postpoll\,
            main_0 => \UART:BUART:pollcount_1\,
            main_1 => \UART:BUART:pollcount_0\,
            main_2 => Net_504_SYNCOUT);

    \UART:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_status_4\,
            main_0 => \UART:BUART:rx_load_fifo\,
            main_1 => Net_503);

    \UART:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_status_5\,
            main_0 => \UART:BUART:rx_fifonotempty\,
            main_1 => \UART:BUART:rx_state_stop1_reg\);

    SDA_1(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => \I2COLED:Net_1109_1\,
            out => \I2COLED:Net_1109_1_SYNCOUT\,
            clock => ClockBlock_BUS_CLK);

    \Millis:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Millis:CounterUDB:status_0\,
            main_0 => \Millis:CounterUDB:cmp_out_i\,
            main_1 => \Millis:CounterUDB:prevCompare\);

    \Millis:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Millis:CounterUDB:status_2\,
            main_0 => \Millis:CounterUDB:reload\,
            main_1 => \Millis:CounterUDB:overflow_reg_i\);

    \Millis:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Millis:CounterUDB:count_enable\,
            main_0 => \Millis:CounterUDB:count_stored_i\,
            main_1 => Net_99);

    Net_203_2:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * !main_5) + (main_5 * main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_203_2,
            main_0 => adh_7,
            main_1 => adh_6,
            main_2 => adh_5,
            main_3 => adh_4,
            main_4 => adh_3,
            main_5 => Net_236,
            main_6 => Net_245_2);

    Net_203_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * !main_6) + (main_5 * !main_6) + (main_6 * main_7)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_203_1,
            main_0 => adh_7,
            main_1 => adh_6,
            main_2 => adh_5,
            main_3 => adh_4,
            main_4 => adh_3,
            main_5 => Net_142,
            main_6 => Net_236,
            main_7 => Net_245_1);

    Net_203_0:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * !main_7) + (main_5 * main_6 * !main_7) + (main_7 * main_8)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_203_0,
            main_0 => adh_7,
            main_1 => adh_6,
            main_2 => adh_5,
            main_3 => adh_4,
            main_4 => adh_3,
            main_5 => Net_139,
            main_6 => Net_142,
            main_7 => Net_236,
            main_8 => Net_245_0);

    tmpOE__Dta_net_7:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * !main_6 * main_7 * !main_8 * !main_10) + (!main_0 * !main_1 * main_2 * !main_3 * !main_4 * !main_6 * main_7 * !main_9 * !main_10) + (main_5)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => tmpOE__Dta_net_7,
            main_0 => adl_7,
            main_1 => adl_6,
            main_2 => Net_336,
            main_3 => adl_3,
            main_4 => adl_5,
            main_5 => busout,
            main_6 => adl_2,
            main_7 => adl_4,
            main_8 => adl_1,
            main_9 => adl_0,
            main_10 => Net_297);

    Net_464:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * main_7 * main_8 * main_9)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_464,
            main_0 => adl_7,
            main_1 => adl_6,
            main_2 => Net_336,
            main_3 => adl_3,
            main_4 => adl_5,
            main_5 => adl_2,
            main_6 => adl_4,
            main_7 => adl_1,
            main_8 => adl_0,
            main_9 => Net_297);

    Net_450:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * main_7 * !main_8 * main_9)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_450,
            main_0 => adl_7,
            main_1 => adl_6,
            main_2 => Net_336,
            main_3 => adl_3,
            main_4 => adl_5,
            main_5 => adl_2,
            main_6 => adl_4,
            main_7 => adl_1,
            main_8 => adl_0,
            main_9 => Net_297);

    Net_498:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * main_8 * main_9)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_498,
            main_0 => adl_7,
            main_1 => adl_6,
            main_2 => Net_336,
            main_3 => adl_3,
            main_4 => adl_5,
            main_5 => adl_2,
            main_6 => adl_4,
            main_7 => adl_1,
            main_8 => adl_0,
            main_9 => Net_297);

    Net_428:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_8 * main_9)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_428,
            main_0 => adl_7,
            main_1 => adl_6,
            main_2 => Net_336,
            main_3 => adl_3,
            main_4 => adl_5,
            main_5 => adl_2,
            main_6 => adl_4,
            main_7 => adl_1,
            main_8 => adl_0,
            main_9 => Net_297);

    Net_330_1:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6 * main_7 * !main_8 * !main_9)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_330_1,
            main_0 => adl_7,
            main_1 => adl_6,
            main_2 => Net_336,
            main_3 => adl_3,
            main_4 => adl_5,
            main_5 => adl_2,
            main_6 => adl_4,
            main_7 => adl_1,
            main_8 => adl_0,
            main_9 => Net_297);

    Net_330_0:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * main_8 * !main_9)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_330_0,
            main_0 => adl_7,
            main_1 => adl_6,
            main_2 => Net_336,
            main_3 => adl_3,
            main_4 => adl_5,
            main_5 => adl_2,
            main_6 => adl_4,
            main_7 => adl_1,
            main_8 => adl_0,
            main_9 => Net_297);

    Net_513:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9 * main_10 * !main_11) + (!main_0 * !main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_8 * !main_9 * main_10 * !main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_513,
            main_0 => adl_7,
            main_1 => adl_6,
            main_2 => Net_336,
            main_3 => adl_3,
            main_4 => adl_5,
            main_5 => adl_2,
            main_6 => adl_4,
            main_7 => adl_1,
            main_8 => adl_0,
            main_9 => Net_297,
            main_10 => Net_330_1,
            main_11 => Net_330_0);

    Net_414_7:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3) + (!main_0 * !main_2 * main_3 * main_4) + (!main_0 * main_2 * !main_3 * main_5) + (main_0 * main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_414_7,
            main_0 => busout,
            main_1 => Net_255_7,
            main_2 => Net_330_1,
            main_3 => Net_330_0,
            main_4 => Net_423_7,
            main_5 => Net_378_7,
            main_6 => busdata_7);

    Net_414_6:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3) + (!main_0 * !main_2 * main_3 * !main_4) + (!main_0 * main_2 * !main_3 * !main_5) + (main_0 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_414_6,
            main_0 => busout,
            main_1 => Net_255_6,
            main_2 => Net_330_1,
            main_3 => Net_330_0,
            main_4 => Net_423_6,
            main_5 => Net_378_6,
            main_6 => busdata_6);

    Net_414_5:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3) + (!main_0 * !main_2 * main_3 * main_4) + (!main_0 * main_2 * !main_3 * main_5) + (main_0 * main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_414_5,
            main_0 => busout,
            main_1 => Net_255_5,
            main_2 => Net_330_1,
            main_3 => Net_330_0,
            main_4 => Net_423_5,
            main_5 => Net_378_5,
            main_6 => busdata_5);

    Net_414_4:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3) + (!main_0 * !main_2 * main_3 * !main_4) + (!main_0 * main_2 * !main_3 * !main_5) + (main_0 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_414_4,
            main_0 => busout,
            main_1 => Net_255_4,
            main_2 => Net_330_1,
            main_3 => Net_330_0,
            main_4 => Net_423_4,
            main_5 => Net_378_4,
            main_6 => busdata_4);

    Net_414_3:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3) + (!main_0 * !main_2 * main_3 * !main_4) + (!main_0 * main_2 * !main_3 * !main_5) + (main_0 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_414_3,
            main_0 => busout,
            main_1 => Net_255_3,
            main_2 => Net_330_1,
            main_3 => Net_330_0,
            main_4 => Net_423_3,
            main_5 => Net_378_3,
            main_6 => busdata_3);

    Net_414_2:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3) + (!main_0 * !main_2 * main_3 * main_4) + (!main_0 * main_2 * !main_3 * main_5) + (main_0 * main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_414_2,
            main_0 => busout,
            main_1 => Net_255_2,
            main_2 => Net_330_1,
            main_3 => Net_330_0,
            main_4 => Net_423_2,
            main_5 => Net_378_2,
            main_6 => busdata_2);

    Net_414_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3) + (!main_0 * !main_2 * main_3 * !main_4) + (!main_0 * main_2 * !main_3 * !main_5) + (main_0 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_414_1,
            main_0 => busout,
            main_1 => Net_255_1,
            main_2 => Net_330_1,
            main_3 => Net_330_0,
            main_4 => Net_423_1,
            main_5 => Net_378_1,
            main_6 => busdata_1);

    Net_414_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3) + (!main_0 * !main_2 * main_3 * main_4) + (!main_0 * main_2 * !main_3 * main_5) + (main_0 * main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_414_0,
            main_0 => busout,
            main_1 => Net_255_0,
            main_2 => Net_330_1,
            main_3 => Net_330_0,
            main_4 => Net_423_0,
            main_5 => Net_378_0,
            main_6 => busdata_0);

    Net_674:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_674,
            main_0 => Net_139,
            main_1 => Net_572);

    \RCM:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "11111111",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_7 => datain_7,
            status_6 => datain_6,
            status_5 => datain_5,
            status_4 => datain_4,
            status_3 => datain_3,
            status_2 => datain_2,
            status_1 => datain_1,
            status_0 => datain_0,
            clk_en => Net_428__SYNC_OUT);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    \UART:BUART:sCR_SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \UART:Net_9\,
            control_7 => \UART:BUART:control_7\,
            control_6 => \UART:BUART:control_6\,
            control_5 => \UART:BUART:control_5\,
            control_4 => \UART:BUART:control_4\,
            control_3 => \UART:BUART:control_3\,
            control_2 => \UART:BUART:control_2\,
            control_1 => \UART:BUART:control_1\,
            control_0 => \UART:BUART:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \UART:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART:Net_9\,
            cs_addr_2 => \UART:BUART:tx_state_1\,
            cs_addr_1 => \UART:BUART:tx_state_0\,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART:Net_9\,
            cs_addr_0 => \UART:BUART:counter_load_not\,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART:BUART:tx_fifo_notfull\,
            status_2 => \UART:BUART:tx_status_2\,
            status_1 => \UART:BUART:tx_fifo_empty\,
            status_0 => \UART:BUART:tx_status_0\);

    \UART:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART:Net_9\,
            cs_addr_2 => \UART:BUART:rx_state_1\,
            cs_addr_1 => \UART:BUART:rx_state_0\,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\,
            route_si => \UART:BUART:rx_postpoll\,
            f0_load => \UART:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => Net_503,
            busclk => ClockBlock_BUS_CLK);

    \UART:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \UART:Net_9\,
            reset => open,
            load => \UART:BUART:rx_counter_load\,
            enable => open,
            count_6 => \UART:BUART:rx_count_6\,
            count_5 => \UART:BUART:rx_count_5\,
            count_4 => \UART:BUART:rx_count_4\,
            count_3 => \UART:BUART:rx_count_3\,
            count_2 => \UART:BUART:rx_count_2\,
            count_1 => \UART:BUART:rx_count_1\,
            count_0 => \UART:BUART:rx_count_0\,
            tc => \UART:BUART:rx_count7_tc\);

    \UART:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART:Net_9\,
            status_6 => open,
            status_5 => \UART:BUART:rx_status_5\,
            status_4 => \UART:BUART:rx_status_4\,
            status_3 => \UART:BUART:rx_status_3\,
            status_2 => \UART:BUART:rx_status_2\,
            status_1 => open,
            status_0 => open);

    \USBUART:dp_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:Net_1010\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:USB\:usbcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            sof_int => Net_132,
            arb_int => \USBUART:Net_1889\,
            usb_int => \USBUART:Net_1876\,
            ept_int_8 => \USBUART:ep_int_8\,
            ept_int_7 => \USBUART:ep_int_7\,
            ept_int_6 => \USBUART:ep_int_6\,
            ept_int_5 => \USBUART:ep_int_5\,
            ept_int_4 => \USBUART:ep_int_4\,
            ept_int_3 => \USBUART:ep_int_3\,
            ept_int_2 => \USBUART:ep_int_2\,
            ept_int_1 => \USBUART:ep_int_1\,
            ept_int_0 => \USBUART:ep_int_0\,
            ord_int => \USBUART:Net_95\,
            dma_req_7 => \USBUART:dma_request_7\,
            dma_req_6 => \USBUART:dma_request_6\,
            dma_req_5 => \USBUART:dma_request_5\,
            dma_req_4 => \USBUART:dma_request_4\,
            dma_req_3 => \USBUART:dma_request_3\,
            dma_req_2 => \USBUART:dma_request_2\,
            dma_req_1 => \USBUART:dma_request_1\,
            dma_req_0 => \USBUART:dma_request_0\,
            dma_termin => \USBUART:dma_terminate\);

    \USBUART:ep_3\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:ep_int_3\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_2\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:ep_int_2\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_1\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:ep_int_1\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_0\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:ep_int_0\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:bus_reset\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:Net_1876\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:arb_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:Net_1889\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:sof_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_132,
            clock => ClockBlock_BUS_CLK);

    \I2COLED:I2C_IRQ\:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => \I2COLED:Net_697\,
            clock => ClockBlock_BUS_CLK);

    \I2COLED:I2C_FF\:i2ccell
        GENERIC MAP(
            cy_registers => "",
            use_wakeup => 0)
        PORT MAP(
            clock => \ClockBlock.clk_bus_glb_ff__sig\,
            scl_in => \I2COLED:Net_1109_0\,
            sda_in => \I2COLED:Net_1109_1\,
            scl_out => \I2COLED:Net_643_0\,
            sda_out => \I2COLED:sda_x_wire\,
            interrupt => \I2COLED:Net_697\);

    \Millis:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_70,
            status_6 => \Millis:CounterUDB:status_6\,
            status_5 => \Millis:CounterUDB:status_5\,
            status_4 => open,
            status_3 => open,
            status_2 => \Millis:CounterUDB:status_2\,
            status_1 => \Millis:CounterUDB:status_1\,
            status_0 => \Millis:CounterUDB:status_0\);

    \Millis:CounterUDB:sC32:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_70,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Millis:CounterUDB:count_enable\,
            cs_addr_0 => \Millis:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Millis:CounterUDB:sC32:counterdp:u0.ce0__sig\,
            cl0 => \Millis:CounterUDB:sC32:counterdp:u0.cl0__sig\,
            z0 => \Millis:CounterUDB:sC32:counterdp:u0.z0__sig\,
            ff0 => \Millis:CounterUDB:sC32:counterdp:u0.ff0__sig\,
            ce1 => \Millis:CounterUDB:sC32:counterdp:u0.ce1__sig\,
            cl1 => \Millis:CounterUDB:sC32:counterdp:u0.cl1__sig\,
            z1 => \Millis:CounterUDB:sC32:counterdp:u0.z1__sig\,
            ff1 => \Millis:CounterUDB:sC32:counterdp:u0.ff1__sig\,
            co_msb => \Millis:CounterUDB:sC32:counterdp:u0.co_msb__sig\,
            sol_msb => \Millis:CounterUDB:sC32:counterdp:u0.sol_msb__sig\,
            cfbo => \Millis:CounterUDB:sC32:counterdp:u0.cfbo__sig\,
            sil => \Millis:CounterUDB:sC32:counterdp:u1.sor__sig\,
            cmsbi => \Millis:CounterUDB:sC32:counterdp:u1.cmsbo__sig\);

    \Millis:CounterUDB:sC32:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_70,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Millis:CounterUDB:count_enable\,
            cs_addr_0 => \Millis:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Millis:CounterUDB:sC32:counterdp:u0.ce0__sig\,
            cl0i => \Millis:CounterUDB:sC32:counterdp:u0.cl0__sig\,
            z0i => \Millis:CounterUDB:sC32:counterdp:u0.z0__sig\,
            ff0i => \Millis:CounterUDB:sC32:counterdp:u0.ff0__sig\,
            ce1i => \Millis:CounterUDB:sC32:counterdp:u0.ce1__sig\,
            cl1i => \Millis:CounterUDB:sC32:counterdp:u0.cl1__sig\,
            z1i => \Millis:CounterUDB:sC32:counterdp:u0.z1__sig\,
            ff1i => \Millis:CounterUDB:sC32:counterdp:u0.ff1__sig\,
            ci => \Millis:CounterUDB:sC32:counterdp:u0.co_msb__sig\,
            sir => \Millis:CounterUDB:sC32:counterdp:u0.sol_msb__sig\,
            cfbi => \Millis:CounterUDB:sC32:counterdp:u0.cfbo__sig\,
            sor => \Millis:CounterUDB:sC32:counterdp:u1.sor__sig\,
            cmsbo => \Millis:CounterUDB:sC32:counterdp:u1.cmsbo__sig\,
            ce0 => \Millis:CounterUDB:sC32:counterdp:u1.ce0__sig\,
            cl0 => \Millis:CounterUDB:sC32:counterdp:u1.cl0__sig\,
            z0 => \Millis:CounterUDB:sC32:counterdp:u1.z0__sig\,
            ff0 => \Millis:CounterUDB:sC32:counterdp:u1.ff0__sig\,
            ce1 => \Millis:CounterUDB:sC32:counterdp:u1.ce1__sig\,
            cl1 => \Millis:CounterUDB:sC32:counterdp:u1.cl1__sig\,
            z1 => \Millis:CounterUDB:sC32:counterdp:u1.z1__sig\,
            ff1 => \Millis:CounterUDB:sC32:counterdp:u1.ff1__sig\,
            co_msb => \Millis:CounterUDB:sC32:counterdp:u1.co_msb__sig\,
            sol_msb => \Millis:CounterUDB:sC32:counterdp:u1.sol_msb__sig\,
            cfbo => \Millis:CounterUDB:sC32:counterdp:u1.cfbo__sig\,
            sil => \Millis:CounterUDB:sC32:counterdp:u2.sor__sig\,
            cmsbi => \Millis:CounterUDB:sC32:counterdp:u2.cmsbo__sig\);

    \Millis:CounterUDB:sC32:counterdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_70,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Millis:CounterUDB:count_enable\,
            cs_addr_0 => \Millis:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Millis:CounterUDB:sC32:counterdp:u1.ce0__sig\,
            cl0i => \Millis:CounterUDB:sC32:counterdp:u1.cl0__sig\,
            z0i => \Millis:CounterUDB:sC32:counterdp:u1.z0__sig\,
            ff0i => \Millis:CounterUDB:sC32:counterdp:u1.ff0__sig\,
            ce1i => \Millis:CounterUDB:sC32:counterdp:u1.ce1__sig\,
            cl1i => \Millis:CounterUDB:sC32:counterdp:u1.cl1__sig\,
            z1i => \Millis:CounterUDB:sC32:counterdp:u1.z1__sig\,
            ff1i => \Millis:CounterUDB:sC32:counterdp:u1.ff1__sig\,
            ci => \Millis:CounterUDB:sC32:counterdp:u1.co_msb__sig\,
            sir => \Millis:CounterUDB:sC32:counterdp:u1.sol_msb__sig\,
            cfbi => \Millis:CounterUDB:sC32:counterdp:u1.cfbo__sig\,
            sor => \Millis:CounterUDB:sC32:counterdp:u2.sor__sig\,
            cmsbo => \Millis:CounterUDB:sC32:counterdp:u2.cmsbo__sig\,
            ce0 => \Millis:CounterUDB:sC32:counterdp:u2.ce0__sig\,
            cl0 => \Millis:CounterUDB:sC32:counterdp:u2.cl0__sig\,
            z0 => \Millis:CounterUDB:sC32:counterdp:u2.z0__sig\,
            ff0 => \Millis:CounterUDB:sC32:counterdp:u2.ff0__sig\,
            ce1 => \Millis:CounterUDB:sC32:counterdp:u2.ce1__sig\,
            cl1 => \Millis:CounterUDB:sC32:counterdp:u2.cl1__sig\,
            z1 => \Millis:CounterUDB:sC32:counterdp:u2.z1__sig\,
            ff1 => \Millis:CounterUDB:sC32:counterdp:u2.ff1__sig\,
            co_msb => \Millis:CounterUDB:sC32:counterdp:u2.co_msb__sig\,
            sol_msb => \Millis:CounterUDB:sC32:counterdp:u2.sol_msb__sig\,
            cfbo => \Millis:CounterUDB:sC32:counterdp:u2.cfbo__sig\,
            sil => \Millis:CounterUDB:sC32:counterdp:u3.sor__sig\,
            cmsbi => \Millis:CounterUDB:sC32:counterdp:u3.cmsbo__sig\);

    \Millis:CounterUDB:sC32:counterdp:u3\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_70,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Millis:CounterUDB:count_enable\,
            cs_addr_0 => \Millis:CounterUDB:reload\,
            ce0_comb => \Millis:CounterUDB:reload\,
            z0_comb => \Millis:CounterUDB:status_1\,
            cl1_comb => \Millis:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \Millis:CounterUDB:status_6\,
            f0_blk_stat_comb => \Millis:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Millis:CounterUDB:sC32:counterdp:u2.ce0__sig\,
            cl0i => \Millis:CounterUDB:sC32:counterdp:u2.cl0__sig\,
            z0i => \Millis:CounterUDB:sC32:counterdp:u2.z0__sig\,
            ff0i => \Millis:CounterUDB:sC32:counterdp:u2.ff0__sig\,
            ce1i => \Millis:CounterUDB:sC32:counterdp:u2.ce1__sig\,
            cl1i => \Millis:CounterUDB:sC32:counterdp:u2.cl1__sig\,
            z1i => \Millis:CounterUDB:sC32:counterdp:u2.z1__sig\,
            ff1i => \Millis:CounterUDB:sC32:counterdp:u2.ff1__sig\,
            ci => \Millis:CounterUDB:sC32:counterdp:u2.co_msb__sig\,
            sir => \Millis:CounterUDB:sC32:counterdp:u2.sol_msb__sig\,
            cfbi => \Millis:CounterUDB:sC32:counterdp:u2.cfbo__sig\,
            sor => \Millis:CounterUDB:sC32:counterdp:u3.sor__sig\,
            cmsbo => \Millis:CounterUDB:sC32:counterdp:u3.cmsbo__sig\);

    \Sync_Millis:genblk1[0]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_70,
            in => Net_102_local,
            out => Net_99);

    \SRAM_Ctl:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000111",
            clken_mode => 1)
        PORT MAP(
            control_7 => \SRAM_Ctl:control_7\,
            control_6 => \SRAM_Ctl:control_6\,
            control_5 => \SRAM_Ctl:control_5\,
            control_4 => busout,
            control_3 => Net_236,
            control_2 => Net_245_2,
            control_1 => Net_245_1,
            control_0 => Net_245_0,
            busclk => ClockBlock_BUS_CLK);

    \RSM:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Net_255_7,
            control_6 => Net_255_6,
            control_5 => Net_255_5,
            control_4 => Net_255_4,
            control_3 => Net_255_3,
            control_2 => Net_255_2,
            control_1 => Net_255_1,
            control_0 => Net_255_0,
            busclk => ClockBlock_BUS_CLK);

    \RSU:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "01111111",
            clken_mode => 1)
        PORT MAP(
            control_7 => Net_423_7,
            control_6 => Net_423_6,
            control_5 => Net_423_5,
            control_4 => Net_423_4,
            control_3 => Net_423_3,
            control_2 => Net_423_2,
            control_1 => Net_423_1,
            control_0 => Net_423_0,
            busclk => ClockBlock_BUS_CLK);

    \RRD:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Net_378_7,
            control_6 => Net_378_6,
            control_5 => Net_378_5,
            control_4 => Net_378_4,
            control_3 => Net_378_3,
            control_2 => Net_378_2,
            control_1 => Net_378_1,
            control_0 => Net_378_0,
            busclk => ClockBlock_BUS_CLK);

    \RCU:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "11111111",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_7 => datain_7,
            status_6 => datain_6,
            status_5 => datain_5,
            status_4 => datain_4,
            status_3 => datain_3,
            status_2 => datain_2,
            status_1 => datain_1,
            status_0 => datain_0,
            clk_en => Net_498__SYNC_OUT);

    \ROD:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "11111111",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_7 => datain_7,
            status_6 => datain_6,
            status_5 => datain_5,
            status_4 => datain_4,
            status_3 => datain_3,
            status_2 => datain_2,
            status_1 => datain_1,
            status_0 => datain_0,
            clk_en => Net_450__SYNC_OUT);

    \RST:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "11111111",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_7 => datain_7,
            status_6 => datain_6,
            status_5 => datain_5,
            status_4 => datain_4,
            status_3 => datain_3,
            status_2 => datain_2,
            status_1 => datain_1,
            status_0 => datain_0,
            clk_en => Net_464__SYNC_OUT);

    RCM_Int:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_428,
            clock => ClockBlock_BUS_CLK);

    RCU_Int:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_498,
            clock => ClockBlock_BUS_CLK);

    ROD_Int:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_450,
            clock => ClockBlock_BUS_CLK);

    RST_Int:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_464,
            clock => ClockBlock_BUS_CLK);

    RRD_Int:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_513,
            clock => ClockBlock_BUS_CLK);

    \BusDta:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => busdata_7,
            control_6 => busdata_6,
            control_5 => busdata_5,
            control_4 => busdata_4,
            control_3 => busdata_3,
            control_2 => busdata_2,
            control_1 => busdata_1,
            control_0 => busdata_0,
            busclk => ClockBlock_BUS_CLK);

    M1_Int:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_674,
            clock => ClockBlock_BUS_CLK);

    \ADH_Reg:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000",
            clken_mode => 1)
        PORT MAP(
            status_7 => Net_643_7,
            status_6 => Net_643_6,
            status_5 => Net_643_5,
            status_4 => Net_643_4,
            status_3 => Net_643_3,
            status_2 => Net_643_2,
            status_1 => Net_643_1,
            status_0 => Net_643_0,
            clock => open);

    \DT_Reg:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000",
            clken_mode => 1)
        PORT MAP(
            status_7 => Net_602_7,
            status_6 => Net_602_6,
            status_5 => Net_602_5,
            status_4 => Net_602_4,
            status_3 => Net_602_3,
            status_2 => Net_602_2,
            status_1 => Net_602_1,
            status_0 => Net_602_0,
            clock => open);

    \ADL_Reg:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000",
            clken_mode => 1)
        PORT MAP(
            status_7 => Net_654_7,
            status_6 => Net_654_6,
            status_5 => Net_654_5,
            status_4 => Net_654_4,
            status_3 => Net_654_3,
            status_2 => Net_654_2,
            status_1 => Net_654_1,
            status_0 => Net_654_0,
            clock => open);

    \UART:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_3) + (main_0 * main_2) + (main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:txn\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:txn\,
            main_1 => \UART:BUART:tx_state_1\,
            main_2 => \UART:BUART:tx_state_2\,
            main_3 => \UART:BUART:tx_bitclk\,
            main_4 => \UART:BUART:txn_split\);

    \UART:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_5 * main_6 * main_7) + (main_2 * main_3 * main_4 * main_5) + (main_3 * !main_5 * main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_state_1\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:control_4\,
            main_1 => \UART:BUART:control_3\,
            main_2 => \UART:BUART:tx_state_1\,
            main_3 => \UART:BUART:tx_state_0\,
            main_4 => \UART:BUART:tx_bitclk_enable_pre\,
            main_5 => \UART:BUART:tx_state_2\,
            main_6 => \UART:BUART:tx_counter_dp\,
            main_7 => \UART:BUART:tx_bitclk\);

    \UART:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2 * !main_6 * main_7 * main_8) + (main_1 * main_2 * !main_6 * main_7 * main_8) + (!main_2 * !main_3 * main_4 * !main_5 * !main_9) + (!main_2 * !main_3 * !main_5 * !main_6 * !main_9) + (main_2 * main_3 * main_4 * main_5 * main_6) + (main_2 * main_3 * main_4 * main_6 * main_9) + (main_3 * !main_6 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_state_0\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:control_4\,
            main_1 => \UART:BUART:control_3\,
            main_2 => \UART:BUART:tx_state_1\,
            main_3 => \UART:BUART:tx_state_0\,
            main_4 => \UART:BUART:tx_bitclk_enable_pre\,
            main_5 => \UART:BUART:tx_fifo_empty\,
            main_6 => \UART:BUART:tx_state_2\,
            main_7 => \UART:BUART:tx_counter_dp\,
            main_8 => \UART:BUART:tx_bitclk\,
            main_9 => Net_501);

    \UART:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_5 * main_6 * main_7) + (!main_2 * !main_3 * main_4 * main_5) + (main_2 * main_3 * main_4 * main_5) + (main_2 * main_3 * !main_5 * main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_state_2\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:control_4\,
            main_1 => \UART:BUART:control_3\,
            main_2 => \UART:BUART:tx_state_1\,
            main_3 => \UART:BUART:tx_state_0\,
            main_4 => \UART:BUART:tx_bitclk_enable_pre\,
            main_5 => \UART:BUART:tx_state_2\,
            main_6 => \UART:BUART:tx_counter_dp\,
            main_7 => \UART:BUART:tx_bitclk\);

    \UART:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_bitclk\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_state_2\);

    \UART:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_ctrl_mark_last\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:control_4\,
            main_1 => \UART:BUART:control_3\,
            main_2 => \UART:BUART:control_2\,
            main_3 => \UART:BUART:tx_ctrl_mark_last\);

    \UART:BUART:tx_mark\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_8 * !main_9) + (main_0 * main_1 * main_3 * !main_4 * !main_5 * main_6 * main_7 * main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_mark\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:control_4\,
            main_1 => \UART:BUART:control_3\,
            main_2 => \UART:BUART:control_2\,
            main_3 => \UART:BUART:tx_state_1\,
            main_4 => \UART:BUART:tx_state_0\,
            main_5 => \UART:BUART:tx_state_2\,
            main_6 => \UART:BUART:tx_counter_dp\,
            main_7 => \UART:BUART:tx_bitclk\,
            main_8 => \UART:BUART:tx_ctrl_mark_last\,
            main_9 => \UART:BUART:tx_mark\);

    \UART:BUART:tx_parity_bit\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_0 * main_1 * !main_3 * main_4 * !main_5 * main_6 * main_7) + (main_0 * !main_1 * !main_2 * main_3 * !main_4 * !main_5 * main_6) + (main_0 * !main_1 * !main_3 * main_4 * !main_5 * main_6 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_parity_bit\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:control_4\,
            main_1 => \UART:BUART:control_3\,
            main_2 => \UART:BUART:txn\,
            main_3 => \UART:BUART:tx_state_1\,
            main_4 => \UART:BUART:tx_state_0\,
            main_5 => \UART:BUART:tx_state_2\,
            main_6 => \UART:BUART:tx_bitclk\,
            main_7 => \UART:BUART:tx_parity_bit\);

    \UART:BUART:rx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_state_1\,
            clock_0 => \UART:Net_9\);

    \UART:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5) + (!main_0 * main_1 * !main_4 * !main_5 * !main_6 * !main_7) + (!main_0 * main_1 * !main_4 * !main_5 * !main_6 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_state_0\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:rx_state_1\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_postpoll\,
            main_4 => \UART:BUART:rx_state_3\,
            main_5 => \UART:BUART:rx_state_2\,
            main_6 => \UART:BUART:rx_count_6\,
            main_7 => \UART:BUART:rx_count_5\,
            main_8 => \UART:BUART:rx_count_4\);

    \UART:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * !main_5 * !main_6 * !main_7 * !main_8) + (!main_0 * !main_1 * !main_2 * main_3 * !main_5 * !main_6 * !main_7 * !main_9) + (!main_2 * !main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_load_fifo\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:control_4\,
            main_1 => \UART:BUART:control_3\,
            main_2 => \UART:BUART:rx_state_1\,
            main_3 => \UART:BUART:rx_state_0\,
            main_4 => \UART:BUART:rx_bitclk_enable\,
            main_5 => \UART:BUART:rx_state_3\,
            main_6 => \UART:BUART:rx_state_2\,
            main_7 => \UART:BUART:rx_count_6\,
            main_8 => \UART:BUART:rx_count_5\,
            main_9 => \UART:BUART:rx_count_4\);

    \UART:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_state_3\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:rx_state_1\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_state_3\,
            main_4 => \UART:BUART:rx_state_2\,
            main_5 => \UART:BUART:rx_count_6\,
            main_6 => \UART:BUART:rx_count_5\,
            main_7 => \UART:BUART:rx_count_4\);

    \UART:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * !main_5 * !main_6 * !main_7 * !main_8) + (!main_0 * !main_1 * !main_2 * main_3 * !main_5 * !main_6 * !main_7 * !main_9) + (!main_2 * !main_3 * main_4 * main_5) + (!main_2 * !main_3 * main_4 * main_6) + (!main_2 * !main_3 * !main_5 * !main_6 * main_10 * !main_11)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_state_2\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:control_4\,
            main_1 => \UART:BUART:control_3\,
            main_2 => \UART:BUART:rx_state_1\,
            main_3 => \UART:BUART:rx_state_0\,
            main_4 => \UART:BUART:rx_bitclk_enable\,
            main_5 => \UART:BUART:rx_state_3\,
            main_6 => \UART:BUART:rx_state_2\,
            main_7 => \UART:BUART:rx_count_6\,
            main_8 => \UART:BUART:rx_count_5\,
            main_9 => \UART:BUART:rx_count_4\,
            main_10 => \UART:BUART:rx_last\,
            main_11 => Net_504_SYNCOUT);

    \UART:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_bitclk_enable\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:rx_count_2\,
            main_1 => \UART:BUART:rx_count_1\,
            main_2 => \UART:BUART:rx_count_0\);

    \UART:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_state_stop1_reg\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:rx_state_1\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_state_3\,
            main_3 => \UART:BUART:rx_state_2\);

    \UART:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:pollcount_1\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:rx_count_2\,
            main_1 => \UART:BUART:rx_count_1\,
            main_2 => \UART:BUART:pollcount_1\,
            main_3 => \UART:BUART:pollcount_0\,
            main_4 => Net_504_SYNCOUT);

    \UART:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:pollcount_0\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:rx_count_2\,
            main_1 => \UART:BUART:rx_count_1\,
            main_2 => \UART:BUART:pollcount_0\,
            main_3 => Net_504_SYNCOUT);

    \UART:BUART:rx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * main_4 * main_5 * main_6 * main_7) + (main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * main_6 * main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_status_2\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:control_4\,
            main_1 => \UART:BUART:control_3\,
            main_2 => \UART:BUART:rx_state_1\,
            main_3 => \UART:BUART:rx_state_0\,
            main_4 => \UART:BUART:rx_bitclk_enable\,
            main_5 => \UART:BUART:rx_state_3\,
            main_6 => \UART:BUART:rx_state_2\,
            main_7 => \UART:BUART:rx_parity_error_pre\);

    \UART:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_status_3\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:rx_state_1\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_postpoll\,
            main_4 => \UART:BUART:rx_state_3\,
            main_5 => \UART:BUART:rx_state_2\);

    \UART:BUART:rx_markspace_pre\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * main_4 * !main_5 * !main_6 * main_7 * main_8) + (main_0 * main_1 * !main_2 * !main_3 * main_4 * !main_5 * main_6 * !main_7 * main_8) + (main_0 * main_1 * !main_2 * !main_3 * main_4 * main_5 * main_6 * !main_7 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_markspace_pre\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:control_4\,
            main_1 => \UART:BUART:control_3\,
            main_2 => \UART:BUART:rx_state_1\,
            main_3 => \UART:BUART:rx_state_0\,
            main_4 => \UART:BUART:rx_bitclk_enable\,
            main_5 => \UART:BUART:rx_postpoll\,
            main_6 => \UART:BUART:rx_state_3\,
            main_7 => \UART:BUART:rx_state_2\,
            main_8 => \UART:BUART:rx_markspace_pre\);

    \UART:BUART:rx_parity_error_pre\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * main_4 * !main_5 * !main_6 * main_7 * main_8) + (!main_0 * main_1 * !main_2 * !main_3 * main_4 * !main_5 * main_6 * !main_7 * !main_8 * main_9) + (!main_0 * main_1 * !main_2 * !main_3 * main_4 * main_5 * main_6 * !main_7 * !main_8 * !main_9) + (main_0 * !main_1 * !main_2 * !main_3 * main_4 * !main_5 * !main_6 * main_7 * main_8) + (main_0 * !main_1 * !main_2 * !main_3 * main_4 * !main_5 * main_6 * !main_7 * !main_8 * main_9) + (main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * main_6 * !main_7 * !main_8 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_parity_error_pre\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:control_4\,
            main_1 => \UART:BUART:control_3\,
            main_2 => \UART:BUART:rx_state_1\,
            main_3 => \UART:BUART:rx_state_0\,
            main_4 => \UART:BUART:rx_bitclk_enable\,
            main_5 => \UART:BUART:rx_postpoll\,
            main_6 => \UART:BUART:rx_state_3\,
            main_7 => \UART:BUART:rx_state_2\,
            main_8 => \UART:BUART:rx_parity_error_pre\,
            main_9 => \UART:BUART:rx_parity_bit\);

    Net_464__SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_464,
            out => Net_464__SYNC_OUT,
            clock => ClockBlock_BUS_CLK,
            clk_en => open);

    \UART:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_last\,
            clock_0 => \UART:Net_9\,
            main_0 => Net_504_SYNCOUT);

    \UART:BUART:rx_parity_bit\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * main_4 * !main_5 * !main_6 * main_7 * main_8) + (!main_0 * main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7) + (main_0 * !main_1 * !main_2 * !main_3 * main_4 * !main_5 * !main_6 * main_7 * !main_8) + (main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_parity_bit\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:control_4\,
            main_1 => \UART:BUART:control_3\,
            main_2 => \UART:BUART:rx_state_1\,
            main_3 => \UART:BUART:rx_state_0\,
            main_4 => \UART:BUART:rx_bitclk_enable\,
            main_5 => \UART:BUART:rx_postpoll\,
            main_6 => \UART:BUART:rx_state_3\,
            main_7 => \UART:BUART:rx_state_2\,
            main_8 => \UART:BUART:rx_parity_bit\);

    Net_450__SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_450,
            out => Net_450__SYNC_OUT,
            clock => ClockBlock_BUS_CLK,
            clk_en => open);

    \Millis:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Millis:CounterUDB:overflow_reg_i\,
            clock_0 => Net_70,
            main_0 => \Millis:CounterUDB:reload\);

    Net_498__SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_498,
            out => Net_498__SYNC_OUT,
            clock => ClockBlock_BUS_CLK,
            clk_en => open);

    Net_428__SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_428,
            out => Net_428__SYNC_OUT,
            clock => ClockBlock_BUS_CLK,
            clk_en => open);

    \Millis:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Millis:CounterUDB:prevCompare\,
            clock_0 => Net_70,
            main_0 => \Millis:CounterUDB:cmp_out_i\);

    Rx(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_504,
            out => Net_504_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \Millis:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Millis:CounterUDB:count_stored_i\,
            clock_0 => Net_70,
            main_0 => Net_99);

    Net_602_7:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_602_7,
            clk_en => Net_691,
            clock_0 => Net_687,
            main_0 => datain_7);

    Net_602_6:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_602_6,
            clk_en => Net_691,
            clock_0 => Net_687,
            main_0 => datain_6);

    Net_602_5:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_602_5,
            clk_en => Net_691,
            clock_0 => Net_687,
            main_0 => datain_5);

    Net_602_4:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_602_4,
            clk_en => Net_691,
            clock_0 => Net_687,
            main_0 => datain_4);

    Net_602_3:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_602_3,
            clk_en => Net_691,
            clock_0 => Net_687,
            main_0 => datain_3);

    Net_602_2:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_602_2,
            clk_en => Net_691,
            clock_0 => Net_687,
            main_0 => datain_2);

    Net_602_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_602_1,
            clk_en => Net_691,
            clock_0 => Net_687,
            main_0 => datain_1);

    Net_602_0:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_602_0,
            clk_en => Net_691,
            clock_0 => Net_687,
            main_0 => datain_0);

    Net_654_7:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_654_7,
            clk_en => open,
            clock_0 => Net_674,
            main_0 => adl_7);

    Net_654_6:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_654_6,
            clk_en => open,
            clock_0 => Net_674,
            main_0 => adl_6);

    Net_654_5:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_654_5,
            clk_en => open,
            clock_0 => Net_674,
            main_0 => adl_5);

    Net_654_4:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_654_4,
            clk_en => open,
            clock_0 => Net_674,
            main_0 => adl_4);

    Net_654_3:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_654_3,
            clk_en => open,
            clock_0 => Net_674,
            main_0 => adl_3);

    Net_654_2:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_654_2,
            clk_en => open,
            clock_0 => Net_674,
            main_0 => adl_2);

    Net_654_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_654_1,
            clk_en => open,
            clock_0 => Net_674,
            main_0 => adl_1);

    Net_654_0:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_654_0,
            clk_en => open,
            clock_0 => Net_674,
            main_0 => adl_0);

    Net_643_7:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_643_7,
            clk_en => open,
            clock_0 => Net_674,
            main_0 => adh_7);

    Net_643_6:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_643_6,
            clk_en => open,
            clock_0 => Net_674,
            main_0 => adh_6);

    Net_643_5:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_643_5,
            clk_en => open,
            clock_0 => Net_674,
            main_0 => adh_5);

    Net_643_4:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_643_4,
            clk_en => open,
            clock_0 => Net_674,
            main_0 => adh_4);

    Net_643_3:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_643_3,
            clk_en => open,
            clock_0 => Net_674,
            main_0 => adh_3);

    Net_643_2:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_643_2,
            clk_en => open,
            clock_0 => Net_674,
            main_0 => adh_2);

    Net_643_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_643_1,
            clk_en => open,
            clock_0 => Net_674,
            main_0 => adh_1);

    Net_643_0:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_643_0,
            clk_en => open,
            clock_0 => Net_674,
            main_0 => adh_0);

    cydff_4:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => cydff_4,
            clock_0 => Net_687,
            main_0 => Net_139,
            main_1 => Net_572);

    Net_691:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_691,
            clock_0 => Net_687,
            main_0 => cydff_4);

END __DEFAULT__;
