Analysis & Synthesis report for EdgeFilter
Wed Feb 06 22:08:52 2013
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_lhn:auto_generated|altsyncram_cg81:altsyncram2
 15. Source assignments for altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_lhn:auto_generated|altsyncram_cg81:altsyncram2
 16. Source assignments for altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component|shift_taps_lhn:auto_generated|altsyncram_cg81:altsyncram2
 17. Source assignments for altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component|shift_taps_lhn:auto_generated|altsyncram_cg81:altsyncram2
 18. Parameter Settings for User Entity Instance: Top-level Entity: |altera_up_edge_detection_gaussian_smoothing_filter
 19. Parameter Settings for User Entity Instance: altera_up_edge_detection_data_shift_register:shift_register_1
 20. Parameter Settings for User Entity Instance: altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component
 21. Parameter Settings for User Entity Instance: altera_up_edge_detection_data_shift_register:shift_register_2
 22. Parameter Settings for User Entity Instance: altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component
 23. Parameter Settings for User Entity Instance: altera_up_edge_detection_data_shift_register:shift_register_3
 24. Parameter Settings for User Entity Instance: altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component
 25. Parameter Settings for User Entity Instance: altera_up_edge_detection_data_shift_register:shift_register_4
 26. Parameter Settings for User Entity Instance: altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component
 27. altshift_taps Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "altera_up_edge_detection_data_shift_register:shift_register_4"
 29. Port Connectivity Checks: "altera_up_edge_detection_data_shift_register:shift_register_3"
 30. Port Connectivity Checks: "altera_up_edge_detection_data_shift_register:shift_register_2"
 31. Port Connectivity Checks: "altera_up_edge_detection_data_shift_register:shift_register_1"
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                            ;
+------------------------------------+----------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Feb 06 22:08:52 2013              ;
; Quartus II 32-bit Version          ; 12.1 Build 177 11/07/2012 SJ Full Version          ;
; Revision Name                      ; EdgeFilter                                         ;
; Top-level Entity Name              ; altera_up_edge_detection_gaussian_smoothing_filter ;
; Family                             ; Cyclone II                                         ;
; Total logic elements               ; 567                                                ;
;     Total combinational functions  ; 567                                                ;
;     Dedicated logic registers      ; 539                                                ;
; Total registers                    ; 539                                                ;
; Total pins                         ; 20                                                 ;
; Total virtual pins                 ; 0                                                  ;
; Total memory bits                  ; 17,864                                             ;
; Embedded Multiplier 9-bit elements ; 0                                                  ;
; Total PLLs                         ; 0                                                  ;
+------------------------------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                                        ;
+----------------------------------------------------------------------------+----------------------------------------------------+--------------------+
; Option                                                                     ; Setting                                            ; Default Value      ;
+----------------------------------------------------------------------------+----------------------------------------------------+--------------------+
; Device                                                                     ; EP2C35F672C6                                       ;                    ;
; Top-level entity name                                                      ; altera_up_edge_detection_gaussian_smoothing_filter ; EdgeFilter         ;
; Family name                                                                ; Cyclone II                                         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                                                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                                 ; On                 ;
; Enable compact report table                                                ; Off                                                ; Off                ;
; Restructure Multiplexers                                                   ; Auto                                               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                                                ; Off                ;
; Preserve fewer node names                                                  ; On                                                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                                                ; Off                ;
; Verilog Version                                                            ; Verilog_2001                                       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993                                          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto                                               ; Auto               ;
; Safe State Machine                                                         ; Off                                                ; Off                ;
; Extract Verilog State Machines                                             ; On                                                 ; On                 ;
; Extract VHDL State Machines                                                ; On                                                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                                                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000                                               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                                                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                                                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                                                 ; On                 ;
; Parallel Synthesis                                                         ; On                                                 ; On                 ;
; DSP Block Balancing                                                        ; Auto                                               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                                                 ; On                 ;
; Power-Up Don't Care                                                        ; On                                                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                                                ; Off                ;
; Remove Duplicate Registers                                                 ; On                                                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                                                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                                                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                                                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                                                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                                                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                                                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                                                ; Off                ;
; Optimization Technique                                                     ; Balanced                                           ; Balanced           ;
; Carry Chain Length                                                         ; 70                                                 ; 70                 ;
; Auto Carry Chains                                                          ; On                                                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                                                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                                                ; Off                ;
; Auto ROM Replacement                                                       ; On                                                 ; On                 ;
; Auto RAM Replacement                                                       ; On                                                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto                                               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                                               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                                                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                                                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                                                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                                                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                                                ; Off                ;
; Auto Resource Sharing                                                      ; Off                                                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                                                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                                                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                                                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                                                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                                                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                                                ; Off                ;
; Report Parameter Settings                                                  ; On                                                 ; On                 ;
; Report Source Assignments                                                  ; On                                                 ; On                 ;
; Report Connectivity Checks                                                 ; On                                                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                                                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                                                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation                                 ; Normal compilation ;
; HDL message level                                                          ; Level2                                             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                                                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                                               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                                               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                                                ; 100                ;
; Clock MUX Protection                                                       ; On                                                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                                                ; Off                ;
; Block Design Naming                                                        ; Auto                                               ; Auto               ;
; SDC constraint protection                                                  ; Off                                                ; Off                ;
; Synthesis Effort                                                           ; Auto                                               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                                                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                                                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium                                             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto                                               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                                                 ; On                 ;
; Synthesis Seed                                                             ; 1                                                  ; 1                  ;
+----------------------------------------------------------------------------+----------------------------------------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                ;
+--------------------------------------------------------+-----------------+-----------------------------------+----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                       ; Used in Netlist ; File Type                         ; File Name with Absolute Path                                                                 ; Library ;
+--------------------------------------------------------+-----------------+-----------------------------------+----------------------------------------------------------------------------------------------+---------+
; altera_up_edge_detection_gaussian_smoothing_filter.vhd ; yes             ; User VHDL File                    ; C:/IHAK/ETDSPC_F13/code/EdgeDetection/altera_up_edge_detection_gaussian_smoothing_filter.vhd ;         ;
; altera_up_edge_detection_data_shift_register.v         ; yes             ; Auto-Found Wizard-Generated File  ; C:/IHAK/ETDSPC_F13/code/EdgeDetection/altera_up_edge_detection_data_shift_register.v         ;         ;
; altshift_taps.tdf                                      ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/altshift_taps.tdf                             ;         ;
; altdpram.inc                                           ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/altdpram.inc                                  ;         ;
; lpm_counter.inc                                        ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_counter.inc                               ;         ;
; lpm_compare.inc                                        ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_compare.inc                               ;         ;
; lpm_constant.inc                                       ; yes             ; Megafunction                      ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_constant.inc                              ;         ;
; db/shift_taps_lhn.tdf                                  ; yes             ; Auto-Generated Megafunction       ; C:/IHAK/ETDSPC_F13/code/EdgeDetection/db/shift_taps_lhn.tdf                                  ;         ;
; db/altsyncram_cg81.tdf                                 ; yes             ; Auto-Generated Megafunction       ; C:/IHAK/ETDSPC_F13/code/EdgeDetection/db/altsyncram_cg81.tdf                                 ;         ;
; db/cntr_hpf.tdf                                        ; yes             ; Auto-Generated Megafunction       ; C:/IHAK/ETDSPC_F13/code/EdgeDetection/db/cntr_hpf.tdf                                        ;         ;
; db/cmpr_ldc.tdf                                        ; yes             ; Auto-Generated Megafunction       ; C:/IHAK/ETDSPC_F13/code/EdgeDetection/db/cmpr_ldc.tdf                                        ;         ;
+--------------------------------------------------------+-----------------+-----------------------------------+----------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 567   ;
;                                             ;       ;
; Total combinational functions               ; 567   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 12    ;
;     -- 3 input functions                    ; 226   ;
;     -- <=2 input functions                  ; 329   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 282   ;
;     -- arithmetic mode                      ; 285   ;
;                                             ;       ;
; Total registers                             ; 539   ;
;     -- Dedicated logic registers            ; 539   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 20    ;
; Total memory bits                           ; 17864 ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out                             ; 567   ;
; Total fan-out                               ; 3659  ;
; Average fan-out                             ; 3.17  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                 ; Library Name ;
+--------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |altera_up_edge_detection_gaussian_smoothing_filter                ; 567 (507)         ; 539 (499)    ; 17864       ; 0            ; 0       ; 0         ; 20   ; 0            ; |altera_up_edge_detection_gaussian_smoothing_filter                                                                                                                                                                 ;              ;
;    |altera_up_edge_detection_data_shift_register:shift_register_1| ; 15 (0)            ; 10 (0)       ; 4466        ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera_up_edge_detection_gaussian_smoothing_filter|altera_up_edge_detection_data_shift_register:shift_register_1                                                                                                   ;              ;
;       |altshift_taps:altshift_taps_component|                      ; 15 (0)            ; 10 (0)       ; 4466        ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera_up_edge_detection_gaussian_smoothing_filter|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component                                                             ;              ;
;          |shift_taps_lhn:auto_generated|                           ; 15 (0)            ; 10 (0)       ; 4466        ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera_up_edge_detection_gaussian_smoothing_filter|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_lhn:auto_generated                               ;              ;
;             |altsyncram_cg81:altsyncram2|                          ; 0 (0)             ; 0 (0)        ; 4466        ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera_up_edge_detection_gaussian_smoothing_filter|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_lhn:auto_generated|altsyncram_cg81:altsyncram2   ;              ;
;             |cntr_hpf:cntr1|                                       ; 15 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera_up_edge_detection_gaussian_smoothing_filter|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_lhn:auto_generated|cntr_hpf:cntr1                ;              ;
;                |cmpr_ldc:cmpr5|                                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera_up_edge_detection_gaussian_smoothing_filter|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_lhn:auto_generated|cntr_hpf:cntr1|cmpr_ldc:cmpr5 ;              ;
;    |altera_up_edge_detection_data_shift_register:shift_register_2| ; 15 (0)            ; 10 (0)       ; 4466        ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera_up_edge_detection_gaussian_smoothing_filter|altera_up_edge_detection_data_shift_register:shift_register_2                                                                                                   ;              ;
;       |altshift_taps:altshift_taps_component|                      ; 15 (0)            ; 10 (0)       ; 4466        ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera_up_edge_detection_gaussian_smoothing_filter|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component                                                             ;              ;
;          |shift_taps_lhn:auto_generated|                           ; 15 (0)            ; 10 (0)       ; 4466        ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera_up_edge_detection_gaussian_smoothing_filter|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_lhn:auto_generated                               ;              ;
;             |altsyncram_cg81:altsyncram2|                          ; 0 (0)             ; 0 (0)        ; 4466        ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera_up_edge_detection_gaussian_smoothing_filter|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_lhn:auto_generated|altsyncram_cg81:altsyncram2   ;              ;
;             |cntr_hpf:cntr1|                                       ; 15 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera_up_edge_detection_gaussian_smoothing_filter|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_lhn:auto_generated|cntr_hpf:cntr1                ;              ;
;                |cmpr_ldc:cmpr5|                                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera_up_edge_detection_gaussian_smoothing_filter|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_lhn:auto_generated|cntr_hpf:cntr1|cmpr_ldc:cmpr5 ;              ;
;    |altera_up_edge_detection_data_shift_register:shift_register_3| ; 15 (0)            ; 10 (0)       ; 4466        ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera_up_edge_detection_gaussian_smoothing_filter|altera_up_edge_detection_data_shift_register:shift_register_3                                                                                                   ;              ;
;       |altshift_taps:altshift_taps_component|                      ; 15 (0)            ; 10 (0)       ; 4466        ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera_up_edge_detection_gaussian_smoothing_filter|altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component                                                             ;              ;
;          |shift_taps_lhn:auto_generated|                           ; 15 (0)            ; 10 (0)       ; 4466        ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera_up_edge_detection_gaussian_smoothing_filter|altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component|shift_taps_lhn:auto_generated                               ;              ;
;             |altsyncram_cg81:altsyncram2|                          ; 0 (0)             ; 0 (0)        ; 4466        ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera_up_edge_detection_gaussian_smoothing_filter|altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component|shift_taps_lhn:auto_generated|altsyncram_cg81:altsyncram2   ;              ;
;             |cntr_hpf:cntr1|                                       ; 15 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera_up_edge_detection_gaussian_smoothing_filter|altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component|shift_taps_lhn:auto_generated|cntr_hpf:cntr1                ;              ;
;                |cmpr_ldc:cmpr5|                                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera_up_edge_detection_gaussian_smoothing_filter|altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component|shift_taps_lhn:auto_generated|cntr_hpf:cntr1|cmpr_ldc:cmpr5 ;              ;
;    |altera_up_edge_detection_data_shift_register:shift_register_4| ; 15 (0)            ; 10 (0)       ; 4466        ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera_up_edge_detection_gaussian_smoothing_filter|altera_up_edge_detection_data_shift_register:shift_register_4                                                                                                   ;              ;
;       |altshift_taps:altshift_taps_component|                      ; 15 (0)            ; 10 (0)       ; 4466        ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera_up_edge_detection_gaussian_smoothing_filter|altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component                                                             ;              ;
;          |shift_taps_lhn:auto_generated|                           ; 15 (0)            ; 10 (0)       ; 4466        ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera_up_edge_detection_gaussian_smoothing_filter|altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component|shift_taps_lhn:auto_generated                               ;              ;
;             |altsyncram_cg81:altsyncram2|                          ; 0 (0)             ; 0 (0)        ; 4466        ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera_up_edge_detection_gaussian_smoothing_filter|altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component|shift_taps_lhn:auto_generated|altsyncram_cg81:altsyncram2   ;              ;
;             |cntr_hpf:cntr1|                                       ; 15 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera_up_edge_detection_gaussian_smoothing_filter|altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component|shift_taps_lhn:auto_generated|cntr_hpf:cntr1                ;              ;
;                |cmpr_ldc:cmpr5|                                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera_up_edge_detection_gaussian_smoothing_filter|altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component|shift_taps_lhn:auto_generated|cntr_hpf:cntr1|cmpr_ldc:cmpr5 ;              ;
+--------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_lhn:auto_generated|altsyncram_cg81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 638          ; 8            ; 638          ; 8            ; 5104 ; None ;
; altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_lhn:auto_generated|altsyncram_cg81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 638          ; 8            ; 638          ; 8            ; 5104 ; None ;
; altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component|shift_taps_lhn:auto_generated|altsyncram_cg81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 638          ; 8            ; 638          ; 8            ; 5104 ; None ;
; altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component|shift_taps_lhn:auto_generated|altsyncram_cg81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 638          ; 8            ; 638          ; 8            ; 5104 ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                  ;
+--------+----------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                                                                                   ; IP Include File                                                                      ;
+--------+----------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Altera ; Shift register (RAM-based) ; N/A     ; N/A          ; N/A          ; |altera_up_edge_detection_gaussian_smoothing_filter|altera_up_edge_detection_data_shift_register:shift_register_1 ; C:/IHAK/ETDSPC_F13/code/EdgeDetection/altera_up_edge_detection_data_shift_register.v ;
; Altera ; Shift register (RAM-based) ; N/A     ; N/A          ; N/A          ; |altera_up_edge_detection_gaussian_smoothing_filter|altera_up_edge_detection_data_shift_register:shift_register_2 ; C:/IHAK/ETDSPC_F13/code/EdgeDetection/altera_up_edge_detection_data_shift_register.v ;
; Altera ; Shift register (RAM-based) ; N/A     ; N/A          ; N/A          ; |altera_up_edge_detection_gaussian_smoothing_filter|altera_up_edge_detection_data_shift_register:shift_register_3 ; C:/IHAK/ETDSPC_F13/code/EdgeDetection/altera_up_edge_detection_data_shift_register.v ;
; Altera ; Shift register (RAM-based) ; N/A     ; N/A          ; N/A          ; |altera_up_edge_detection_gaussian_smoothing_filter|altera_up_edge_detection_data_shift_register:shift_register_4 ; C:/IHAK/ETDSPC_F13/code/EdgeDetection/altera_up_edge_detection_data_shift_register.v ;
+--------+----------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; sum_level_1[10][14]                     ; Lost fanout                            ;
; sum_level_1[10][15]                     ; Lost fanout                            ;
; sum_level_1[11][14]                     ; Lost fanout                            ;
; sum_level_1[11][15]                     ; Lost fanout                            ;
; sum_level_1[9][10]                      ; Merged with sum_level_3[4][0]          ;
; sum_level_1[10][10]                     ; Merged with sum_level_3[4][0]          ;
; sum_level_1[11][12]                     ; Merged with sum_level_3[4][0]          ;
; sum_level_1[0][10]                      ; Merged with sum_level_3[4][0]          ;
; sum_level_1[1][10]                      ; Merged with sum_level_3[4][0]          ;
; sum_level_1[3][12]                      ; Merged with sum_level_3[4][0]          ;
; sum_level_1[4][0]                       ; Merged with sum_level_3[4][0]          ;
; sum_level_1[4][12]                      ; Merged with sum_level_3[4][0]          ;
; sum_level_1[5][0]                       ; Merged with sum_level_3[4][0]          ;
; sum_level_1[5][12]                      ; Merged with sum_level_3[4][0]          ;
; sum_level_1[6][12]                      ; Merged with sum_level_3[4][0]          ;
; sum_level_1[7][12]                      ; Merged with sum_level_3[4][0]          ;
; sum_level_1[0][11]                      ; Merged with sum_level_3[4][1]          ;
; sum_level_1[0][13]                      ; Merged with sum_level_3[4][1]          ;
; sum_level_1[0][15]                      ; Merged with sum_level_3[4][1]          ;
; sum_level_1[1][11]                      ; Merged with sum_level_3[4][1]          ;
; sum_level_1[1][13]                      ; Merged with sum_level_3[4][1]          ;
; sum_level_1[1][15]                      ; Merged with sum_level_3[4][1]          ;
; sum_level_1[2][1]                       ; Merged with sum_level_3[4][1]          ;
; sum_level_1[2][11]                      ; Merged with sum_level_3[4][1]          ;
; sum_level_1[2][13]                      ; Merged with sum_level_3[4][1]          ;
; sum_level_1[2][15]                      ; Merged with sum_level_3[4][1]          ;
; sum_level_1[3][1]                       ; Merged with sum_level_3[4][1]          ;
; sum_level_1[8][12]                      ; Merged with sum_level_1[0][0]          ;
; sum_level_1[9][12]                      ; Merged with sum_level_1[0][0]          ;
; sum_level_1[10][12]                     ; Merged with sum_level_1[0][0]          ;
; sum_level_1[11][10]                     ; Merged with sum_level_1[0][0]          ;
; original_line_5[0][0]                   ; Merged with sum_level_1[0][0]          ;
; original_line_4[0][0]                   ; Merged with sum_level_1[0][0]          ;
; original_line_3[0][0]                   ; Merged with sum_level_1[0][0]          ;
; sum_level_1[0][12]                      ; Merged with sum_level_1[0][0]          ;
; sum_level_1[1][0]                       ; Merged with sum_level_1[0][0]          ;
; original_line_2[0][0]                   ; Merged with sum_level_1[0][0]          ;
; sum_level_1[5][14]                      ; Merged with sum_level_1[0][14]         ;
; sum_level_1[9][14]                      ; Merged with sum_level_1[0][14]         ;
; sum_level_1[1][14]                      ; Merged with sum_level_1[0][14]         ;
; sum_level_1[3][14]                      ; Merged with sum_level_1[0][14]         ;
; sum_level_1[7][14]                      ; Merged with sum_level_1[0][14]         ;
; sum_level_1[4][14]                      ; Merged with sum_level_1[0][14]         ;
; sum_level_1[6][14]                      ; Merged with sum_level_1[0][14]         ;
; sum_level_1[8][14]                      ; Merged with sum_level_1[0][14]         ;
; sum_level_1[2][14]                      ; Merged with sum_level_1[0][14]         ;
; sum_level_1[6][10]                      ; Merged with sum_level_1[0][14]         ;
; sum_level_1[7][10]                      ; Merged with sum_level_1[0][14]         ;
; sum_level_1[8][10]                      ; Merged with sum_level_1[0][14]         ;
; sum_level_1[2][0]                       ; Merged with sum_level_1[1][12]         ;
; sum_level_1[2][12]                      ; Merged with sum_level_1[1][12]         ;
; sum_level_1[3][0]                       ; Merged with sum_level_1[1][12]         ;
; sum_level_1[3][11]                      ; Merged with sum_level_1[1][12]         ;
; sum_level_1[3][13]                      ; Merged with sum_level_1[1][12]         ;
; sum_level_1[3][15]                      ; Merged with sum_level_1[1][12]         ;
; sum_level_1[4][1]                       ; Merged with sum_level_1[1][12]         ;
; sum_level_1[4][11]                      ; Merged with sum_level_1[1][12]         ;
; sum_level_1[4][13]                      ; Merged with sum_level_1[1][12]         ;
; sum_level_1[4][15]                      ; Merged with sum_level_1[1][12]         ;
; sum_level_1[5][1]                       ; Merged with sum_level_1[1][12]         ;
; sum_level_1[5][11]                      ; Merged with sum_level_1[1][12]         ;
; sum_level_1[5][13]                      ; Merged with sum_level_1[1][12]         ;
; sum_level_1[5][15]                      ; Merged with sum_level_1[1][12]         ;
; sum_level_1[6][9]                       ; Merged with sum_level_1[1][12]         ;
; sum_level_1[6][11]                      ; Merged with sum_level_1[1][12]         ;
; sum_level_1[6][13]                      ; Merged with sum_level_1[1][12]         ;
; sum_level_1[6][15]                      ; Merged with sum_level_1[1][12]         ;
; sum_level_1[7][9]                       ; Merged with sum_level_1[1][12]         ;
; sum_level_1[7][11]                      ; Merged with sum_level_1[1][12]         ;
; sum_level_1[7][13]                      ; Merged with sum_level_1[1][12]         ;
; sum_level_1[7][15]                      ; Merged with sum_level_1[1][12]         ;
; sum_level_1[8][11]                      ; Merged with sum_level_1[8][9]          ;
; sum_level_1[8][13]                      ; Merged with sum_level_1[8][9]          ;
; sum_level_1[8][15]                      ; Merged with sum_level_1[8][9]          ;
; sum_level_1[9][9]                       ; Merged with sum_level_1[8][9]          ;
; sum_level_1[9][11]                      ; Merged with sum_level_1[8][9]          ;
; sum_level_1[9][13]                      ; Merged with sum_level_1[8][9]          ;
; sum_level_1[9][15]                      ; Merged with sum_level_1[8][9]          ;
; sum_level_1[10][9]                      ; Merged with sum_level_1[8][9]          ;
; sum_level_1[10][11]                     ; Merged with sum_level_1[8][9]          ;
; sum_level_1[10][13]                     ; Merged with sum_level_1[8][9]          ;
; sum_level_1[11][9]                      ; Merged with sum_level_1[8][9]          ;
; sum_level_1[11][11]                     ; Merged with sum_level_1[8][9]          ;
; sum_level_1[11][13]                     ; Merged with sum_level_1[8][9]          ;
; sum_level_1[12][15]                     ; Merged with sum_level_1[12][13]        ;
; sum_level_1[0][14]                      ; Merged with sum_level_3[4][0]          ;
; sum_level_1[1][12]                      ; Merged with sum_level_3[4][0]          ;
; sum_level_1[0][0]                       ; Merged with sum_level_3[4][1]          ;
; sum_level_2[6][15]                      ; Merged with sum_level_2[6][13]         ;
; original_line_2[1][0]                   ; Merged with original_line_4[1][0]      ;
; original_line_3[1][0]                   ; Merged with sum_level_4[2][1]          ;
; original_line_3[2][0]                   ; Merged with sum_level_5[1][1]          ;
; original_line_2[2][0]                   ; Merged with original_line_4[2][0]      ;
; original_line_2[3][0]                   ; Merged with original_line_4[3][0]      ;
; original_line_5[2][0]                   ; Merged with original_line_4[2][0]      ;
; sum_level_5[1][0]                       ; Merged with original_line_4[2][0]      ;
; sum_level_5[1][1]                       ; Merged with original_line_4[2][0]      ;
; original_line_5[1][0]                   ; Merged with original_line_4[1][0]      ;
; sum_level_4[2][0]                       ; Merged with original_line_4[1][0]      ;
; sum_level_4[2][1]                       ; Merged with original_line_4[1][0]      ;
; sum_level_3[4][0]                       ; Merged with sum_level_1[8][9]          ;
; sum_level_3[4][1]                       ; Merged with sum_level_1[8][9]          ;
; sum_level_2[6][13]                      ; Merged with sum_level_2[6][12]         ;
; sum_level_2[6][14]                      ; Merged with sum_level_2[6][12]         ;
; sum_level_1[12][13]                     ; Merged with sum_level_1[12][12]        ;
; sum_level_1[12][14]                     ; Merged with sum_level_1[12][12]        ;
; original_line_4[3][0]                   ; Merged with original_line_3[3][0]      ;
; original_line_5[3][0]                   ; Merged with original_line_3[3][0]      ;
; original_line_3[4][0]                   ; Merged with original_line_2[4][0]      ;
; original_line_4[4][0]                   ; Merged with original_line_2[4][0]      ;
; original_line_5[4][0]                   ; Merged with original_line_2[4][0]      ;
; sum_level_1[8][9]                       ; Stuck at GND due to stuck port data_in ;
; original_line_4[1][0]                   ; Stuck at GND due to stuck port data_in ;
; original_line_4[2][0]                   ; Stuck at GND due to stuck port data_in ;
; original_line_3[3][0]                   ; Stuck at GND due to stuck port data_in ;
; original_line_2[4][0]                   ; Stuck at GND due to stuck port data_in ;
; sum_level_2[0][0]                       ; Stuck at GND due to stuck port data_in ;
; sum_level_2[0][11]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_2[0][12]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_2[0][13]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_2[0][14]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_2[0][15]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_2[1][0]                       ; Stuck at GND due to stuck port data_in ;
; sum_level_2[1][1]                       ; Stuck at GND due to stuck port data_in ;
; sum_level_2[1][12]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_2[1][13]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_2[1][14]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_2[1][15]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_2[2][0]                       ; Stuck at GND due to stuck port data_in ;
; sum_level_2[2][1]                       ; Stuck at GND due to stuck port data_in ;
; sum_level_2[2][12]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_2[2][13]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_2[2][14]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_2[2][15]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_2[3][10]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_2[3][11]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_2[3][12]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_2[3][13]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_2[3][14]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_2[3][15]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_2[4][10]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_2[4][11]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_2[4][12]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_2[4][13]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_2[4][14]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_2[4][15]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_2[5][10]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_2[5][11]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_2[5][12]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_2[5][13]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_1[1][1]                       ; Stuck at GND due to stuck port data_in ;
; sum_level_1[3][2]                       ; Stuck at GND due to stuck port data_in ;
; sum_level_1[4][2]                       ; Stuck at GND due to stuck port data_in ;
; sum_level_1[5][2]                       ; Stuck at GND due to stuck port data_in ;
; sum_level_1[7][0]                       ; Stuck at GND due to stuck port data_in ;
; sum_level_1[8][0]                       ; Stuck at GND due to stuck port data_in ;
; sum_level_1[9][0]                       ; Stuck at GND due to stuck port data_in ;
; sum_level_1[10][0]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_1[11][0]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_1[12][0]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_3[1][0]                       ; Stuck at GND due to stuck port data_in ;
; sum_level_3[1][1]                       ; Stuck at GND due to stuck port data_in ;
; sum_level_3[1][13]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_3[1][14]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_3[1][15]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_3[2][13]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_3[2][14]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_3[2][15]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_3[3][14]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_3[3][15]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_3[4][14]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_3[4][15]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_2[2][2]                       ; Stuck at GND due to stuck port data_in ;
; sum_level_2[4][0]                       ; Stuck at GND due to stuck port data_in ;
; sum_level_2[5][0]                       ; Stuck at GND due to stuck port data_in ;
; sum_level_2[6][0]                       ; Stuck at GND due to stuck port data_in ;
; sum_level_4[1][15]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_4[2][14]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_4[2][15]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_3[0][0]                       ; Stuck at GND due to stuck port data_in ;
; sum_level_3[3][0]                       ; Stuck at GND due to stuck port data_in ;
; sum_level_3[4][2]                       ; Stuck at GND due to stuck port data_in ;
; sum_level_5[1][14]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_5[1][15]                      ; Stuck at GND due to stuck port data_in ;
; sum_level_4[0][0]                       ; Stuck at GND due to stuck port data_in ;
; sum_level_4[2][2]                       ; Stuck at GND due to stuck port data_in ;
; sum_level_5[1][2]                       ; Stuck at GND due to stuck port data_in ;
; sum_level_3[0][14]                      ; Merged with sum_level_3[0][13]         ;
; sum_level_3[0][15]                      ; Merged with sum_level_3[0][13]         ;
; original_line_1[3][0]                   ; Merged with sum_level_1[6][0]          ;
; original_line_1[4][0]                   ; Merged with sum_level_2[3][0]          ;
; sum_level_4[0][15]                      ; Merged with sum_level_4[0][14]         ;
; sum_level_5[0][0]                       ; Lost fanout                            ;
; sum_level_4[1][0]                       ; Lost fanout                            ;
; sum_level_3[2][0]                       ; Lost fanout                            ;
; Total Number of Removed Registers = 195 ;                                        ;
+-----------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                         ;
+--------------------+---------------------------+------------------------------------------------------------------------------------+
; Register name      ; Reason for Removal        ; Registers Removed due to This Register                                             ;
+--------------------+---------------------------+------------------------------------------------------------------------------------+
; sum_level_1[8][9]  ; Stuck at GND              ; original_line_4[1][0], original_line_4[2][0], original_line_3[3][0],               ;
;                    ; due to stuck port data_in ; original_line_2[4][0], sum_level_2[0][11], sum_level_2[0][12], sum_level_2[0][13], ;
;                    ;                           ; sum_level_2[0][14], sum_level_2[0][15], sum_level_2[1][12], sum_level_2[1][13],    ;
;                    ;                           ; sum_level_2[1][14], sum_level_2[1][15], sum_level_2[2][12], sum_level_2[2][13],    ;
;                    ;                           ; sum_level_2[2][14], sum_level_2[2][15], sum_level_2[3][10], sum_level_2[3][11],    ;
;                    ;                           ; sum_level_2[3][12], sum_level_2[3][13], sum_level_2[3][14], sum_level_2[3][15],    ;
;                    ;                           ; sum_level_2[4][10], sum_level_2[4][11], sum_level_2[4][12], sum_level_2[4][13],    ;
;                    ;                           ; sum_level_2[4][14], sum_level_2[4][15], sum_level_1[12][0], sum_level_3[1][13],    ;
;                    ;                           ; sum_level_3[1][14], sum_level_3[1][15], sum_level_3[2][13], sum_level_3[2][14],    ;
;                    ;                           ; sum_level_3[2][15], sum_level_3[3][14], sum_level_3[3][15], sum_level_2[5][0],     ;
;                    ;                           ; sum_level_2[6][0], sum_level_4[1][15], sum_level_3[4][2], sum_level_4[2][2],       ;
;                    ;                           ; sum_level_5[1][2]                                                                  ;
; sum_level_2[5][10] ; Stuck at GND              ; sum_level_3[4][14], sum_level_3[4][15], sum_level_4[2][14], sum_level_4[2][15],    ;
;                    ; due to stuck port data_in ; sum_level_5[1][14], sum_level_5[1][15]                                             ;
; sum_level_2[1][0]  ; Stuck at GND              ; sum_level_3[1][0], sum_level_3[1][1], sum_level_4[0][0], sum_level_4[1][0]         ;
;                    ; due to stuck port data_in ;                                                                                    ;
; sum_level_1[8][0]  ; Stuck at GND              ; sum_level_2[4][0], sum_level_3[3][0], sum_level_3[2][0]                            ;
;                    ; due to stuck port data_in ;                                                                                    ;
; sum_level_2[0][0]  ; Stuck at GND              ; sum_level_3[0][0]                                                                  ;
;                    ; due to stuck port data_in ;                                                                                    ;
; sum_level_1[4][2]  ; Stuck at GND              ; sum_level_2[2][2]                                                                  ;
;                    ; due to stuck port data_in ;                                                                                    ;
+--------------------+---------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 539   ;
; Number of registers using Synchronous Clear  ; 267   ;
; Number of registers using Synchronous Load   ; 40    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 539   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; 3:1                ; 509 bits  ; 1018 LEs      ; 509 LEs              ; 509 LEs                ; Yes        ; |altera_up_edge_detection_gaussian_smoothing_filter|sum_level_7[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_lhn:auto_generated|altsyncram_cg81:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_lhn:auto_generated|altsyncram_cg81:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component|shift_taps_lhn:auto_generated|altsyncram_cg81:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component|shift_taps_lhn:auto_generated|altsyncram_cg81:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |altera_up_edge_detection_gaussian_smoothing_filter ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; WIDTH          ; 640   ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_up_edge_detection_data_shift_register:shift_register_1 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DW             ; 8     ; Signed Integer                                                                    ;
; SIZE           ; 640   ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                           ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                        ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                 ;
; TAP_DISTANCE   ; 640            ; Signed Integer                                                                                                 ;
; WIDTH          ; 8              ; Signed Integer                                                                                                 ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                        ;
; CBXI_PARAMETER ; shift_taps_lhn ; Untyped                                                                                                        ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_up_edge_detection_data_shift_register:shift_register_2 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DW             ; 8     ; Signed Integer                                                                    ;
; SIZE           ; 640   ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                           ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                        ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                 ;
; TAP_DISTANCE   ; 640            ; Signed Integer                                                                                                 ;
; WIDTH          ; 8              ; Signed Integer                                                                                                 ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                        ;
; CBXI_PARAMETER ; shift_taps_lhn ; Untyped                                                                                                        ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_up_edge_detection_data_shift_register:shift_register_3 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DW             ; 8     ; Signed Integer                                                                    ;
; SIZE           ; 640   ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                           ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                        ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                 ;
; TAP_DISTANCE   ; 640            ; Signed Integer                                                                                                 ;
; WIDTH          ; 8              ; Signed Integer                                                                                                 ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                        ;
; CBXI_PARAMETER ; shift_taps_lhn ; Untyped                                                                                                        ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_up_edge_detection_data_shift_register:shift_register_4 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DW             ; 8     ; Signed Integer                                                                    ;
; SIZE           ; 640   ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                           ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                        ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                 ;
; TAP_DISTANCE   ; 640            ; Signed Integer                                                                                                 ;
; WIDTH          ; 8              ; Signed Integer                                                                                                 ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                        ;
; CBXI_PARAMETER ; shift_taps_lhn ; Untyped                                                                                                        ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                              ;
+----------------------------+-----------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                               ;
+----------------------------+-----------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                   ;
; Entity Instance            ; altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                   ;
;     -- TAP_DISTANCE        ; 640                                                                                                 ;
;     -- WIDTH               ; 8                                                                                                   ;
; Entity Instance            ; altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                   ;
;     -- TAP_DISTANCE        ; 640                                                                                                 ;
;     -- WIDTH               ; 8                                                                                                   ;
; Entity Instance            ; altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                   ;
;     -- TAP_DISTANCE        ; 640                                                                                                 ;
;     -- WIDTH               ; 8                                                                                                   ;
; Entity Instance            ; altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                   ;
;     -- TAP_DISTANCE        ; 640                                                                                                 ;
;     -- WIDTH               ; 8                                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_up_edge_detection_data_shift_register:shift_register_4"                                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; taps ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_up_edge_detection_data_shift_register:shift_register_3"                                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; taps ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_up_edge_detection_data_shift_register:shift_register_2"                                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; taps ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_up_edge_detection_data_shift_register:shift_register_1"                                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; taps ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Wed Feb 06 22:08:44 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off EdgeFilter -c EdgeFilter
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file altera_up_edge_detection_gaussian_smoothing_filter.vhd
    Info (12022): Found design unit 1: altera_up_edge_detection_gaussian_smoothing_filter-Behaviour
    Info (12023): Found entity 1: altera_up_edge_detection_gaussian_smoothing_filter
Info (12127): Elaborating entity "altera_up_edge_detection_gaussian_smoothing_filter" for the top level hierarchy
Warning (12125): Using design file altera_up_edge_detection_data_shift_register.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_up_edge_detection_data_shift_register
Info (12128): Elaborating entity "altera_up_edge_detection_data_shift_register" for hierarchy "altera_up_edge_detection_data_shift_register:shift_register_1"
Info (12128): Elaborating entity "altshift_taps" for hierarchy "altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component"
Info (12130): Elaborated megafunction instantiation "altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component"
Info (12133): Instantiated megafunction "altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component" with the following parameter:
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "1"
    Info (12134): Parameter "tap_distance" = "640"
    Info (12134): Parameter "width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_lhn.tdf
    Info (12023): Found entity 1: shift_taps_lhn
Info (12128): Elaborating entity "shift_taps_lhn" for hierarchy "altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_lhn:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cg81.tdf
    Info (12023): Found entity 1: altsyncram_cg81
Info (12128): Elaborating entity "altsyncram_cg81" for hierarchy "altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_lhn:auto_generated|altsyncram_cg81:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hpf.tdf
    Info (12023): Found entity 1: cntr_hpf
Info (12128): Elaborating entity "cntr_hpf" for hierarchy "altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_lhn:auto_generated|cntr_hpf:cntr1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ldc.tdf
    Info (12023): Found entity 1: cmpr_ldc
Info (12128): Elaborating entity "cmpr_ldc" for hierarchy "altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_lhn:auto_generated|cntr_hpf:cntr1|cmpr_ldc:cmpr5"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component|shift_taps_lhn:auto_generated|altsyncram_cg81:altsyncram2|q_b[7]"
        Warning (14320): Synthesized away node "altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component|shift_taps_lhn:auto_generated|altsyncram_cg81:altsyncram2|q_b[7]"
        Warning (14320): Synthesized away node "altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_lhn:auto_generated|altsyncram_cg81:altsyncram2|q_b[7]"
        Warning (14320): Synthesized away node "altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_lhn:auto_generated|altsyncram_cg81:altsyncram2|q_b[7]"
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 615 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 567 logic cells
    Info (21064): Implemented 28 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 376 megabytes
    Info: Processing ended: Wed Feb 06 22:08:52 2013
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:05


