-a "LIFMD"
-d LIF-MD6000
-t CSFBGA81
-s 6
-frequency 200
-optimization_goal Timing
-bram_utilization 100
-ramstyle Auto
-romstyle auto
-dsp_utilization 100
-use_dsp 1
-use_carry_chain 1
-carry_chain_length 0
-force_gsr Auto
-resource_sharing 1
-propagate_constants 1
-remove_duplicate_regs 1
-mux_style Auto
-max_fanout 1000
-fsm_encoding_style Auto
-twr_paths 3
-fix_gated_clocks 1
-loop_limit 1950



-use_io_insertion 1
-resolve_mixed_drivers 0
-use_io_reg auto


-lpf 1
-p "C:/Users/Eduard/Documents/GitHub/fpga-projects/Crosslink_CSI2ToRaw10"
-ver "C:/Users/Eduard/Documents/GitHub/fpga-projects/Crosslink_CSI2ToRaw10/Crosslink_CSI2ToRaw10/csi2_dphy/csi2_dphy.v"
"C:/Users/Eduard/Documents/GitHub/fpga-projects/Crosslink_CSI2ToRaw10/Crosslink_CSI2ToRaw10/csi2_dphy/csi2_dphy_dphy_rx.v"
"C:/Users/Eduard/Documents/GitHub/fpga-projects/Crosslink_CSI2ToRaw10/Crosslink_CSI2ToRaw10/csi2_dphy/csi2_dphy_dphy_wrapper.v"
"C:/Users/Eduard/Documents/GitHub/fpga-projects/Crosslink_CSI2ToRaw10/Crosslink_CSI2ToRaw10/csi2_dphy/csi2_dphy_capture_ctrl_bb.v"
"C:/Users/Eduard/Documents/GitHub/fpga-projects/Crosslink_CSI2ToRaw10/Crosslink_CSI2ToRaw10/csi2_dphy/csi2_dphy_dphy_rx_wrap_bb.v"
"C:/Users/Eduard/Documents/GitHub/fpga-projects/Crosslink_CSI2ToRaw10/Crosslink_CSI2ToRaw10/csi2_dphy/csi2_dphy_rx_global_ctrl_bb.v"
"C:/Users/Eduard/Documents/GitHub/fpga-projects/Crosslink_CSI2ToRaw10/Crosslink_CSI2ToRaw10/csi2_dphy/csi2_dphy_soft_dphy_rx_bb.v"
-lib "work" -vhd "C:/Users/Eduard/Documents/GitHub/fpga-projects/Crosslink_CSI2ToRaw10/Crosslink_CSI2ToRaw10/Crosslink_CSI2ToRaw10.vhd"
"C:/Users/Eduard/Documents/GitHub/fpga-projects/Crosslink_CSI2ToRaw10/top.vhd"
-top Crosslink_CSI2ToRaw10


-p "C:/lscc/diamond/3.11_x64/ispfpga/sn5w00/data" "C:/Users/Eduard/Documents/GitHub/fpga-projects/Crosslink_CSI2ToRaw10/Crosslink" "C:/Users/Eduard/Documents/GitHub/fpga-projects/Crosslink_CSI2ToRaw10" "C:/Users/Eduard/Documents/GitHub/fpga-projects/Crosslink_CSI2ToRaw10/Crosslink_CSI2ToRaw10/csi2_dphy"

-ngd "Crosslink_CSI2ToRaw10_Crosslink.ngd"

