# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../RNG_Test.srcs/sources_1/ip/clk_wiz_0" \
"TB_SimpleRX_func_synth.v" \
"../../../../../RNG_Test.srcs/sim_1/new/TB_SimpleRX.sv" \

# Do not sort compile order
nosort
