{"Source Block": ["oh/elink/hdl/erx.v@59:69@HdlIdDef", "   /*AUTOINPUT*/\n\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\terx_reset;\t\t// From erx_clocks of erx_clocks.v\n   wire [39:0]\t\tidelay_value;\t\t// From erx_core of erx_core.v\n   wire\t\t\tload_taps;\t\t// From erx_core of erx_core.v\n   wire\t\t\trx_access;\t\t// From erx_io of erx_io.v\n   wire\t\t\trx_burst;\t\t// From erx_io of erx_io.v\n   wire\t\t\trx_clkin;\t\t// From erx_io of erx_io.v\n   wire\t\t\trx_lclk;\t\t// From erx_clocks of erx_clocks.v\n"], "Clone Blocks": [["oh/elink/hdl/erx.v@60:70", "\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\terx_reset;\t\t// From erx_clocks of erx_clocks.v\n   wire [39:0]\t\tidelay_value;\t\t// From erx_core of erx_core.v\n   wire\t\t\tload_taps;\t\t// From erx_core of erx_core.v\n   wire\t\t\trx_access;\t\t// From erx_io of erx_io.v\n   wire\t\t\trx_burst;\t\t// From erx_io of erx_io.v\n   wire\t\t\trx_clkin;\t\t// From erx_io of erx_io.v\n   wire\t\t\trx_lclk;\t\t// From erx_clocks of erx_clocks.v\n   wire\t\t\trx_lclk_div4;\t\t// From erx_clocks of erx_clocks.v\n"], ["oh/elink/hdl/erx.v@61:71", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\terx_reset;\t\t// From erx_clocks of erx_clocks.v\n   wire [39:0]\t\tidelay_value;\t\t// From erx_core of erx_core.v\n   wire\t\t\tload_taps;\t\t// From erx_core of erx_core.v\n   wire\t\t\trx_access;\t\t// From erx_io of erx_io.v\n   wire\t\t\trx_burst;\t\t// From erx_io of erx_io.v\n   wire\t\t\trx_clkin;\t\t// From erx_io of erx_io.v\n   wire\t\t\trx_lclk;\t\t// From erx_clocks of erx_clocks.v\n   wire\t\t\trx_lclk_div4;\t\t// From erx_clocks of erx_clocks.v\n   wire [PW-1:0]\trx_packet;\t\t// From erx_io of erx_io.v\n"], ["oh/elink/hdl/erx.v@58:68", "   /*AUTOOUTPUT*/\n   /*AUTOINPUT*/\n\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\terx_reset;\t\t// From erx_clocks of erx_clocks.v\n   wire [39:0]\t\tidelay_value;\t\t// From erx_core of erx_core.v\n   wire\t\t\tload_taps;\t\t// From erx_core of erx_core.v\n   wire\t\t\trx_access;\t\t// From erx_io of erx_io.v\n   wire\t\t\trx_burst;\t\t// From erx_io of erx_io.v\n   wire\t\t\trx_clkin;\t\t// From erx_io of erx_io.v\n"]], "Diff Content": {"Delete": [[64, "   wire [39:0]\t\tidelay_value;\t\t// From erx_core of erx_core.v\n"]], "Add": [[64, "   wire [44:0]\t\tidelay_value;\t\t// From erx_core of erx_core.v\n"]]}}