#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri May 24 13:40:27 2024
# Process ID: 13928
# Current directory: C:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.runs/design_1_applyConvolution_0_1_synth_1
# Command line: vivado.exe -log design_1_applyConvolution_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_applyConvolution_0_1.tcl
# Log file: C:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.runs/design_1_applyConvolution_0_1_synth_1/design_1_applyConvolution_0_1.vds
# Journal file: C:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.runs/design_1_applyConvolution_0_1_synth_1\vivado.jou
# Running On: Beta, OS: Windows, CPU Frequency: 3493 MHz, CPU Physical cores: 11, Host memory: 16312 MB
#-----------------------------------------------------------
source design_1_applyConvolution_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 452.203 ; gain = 183.293
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_applyConvolution_0_1
Command: synth_design -top design_1_applyConvolution_0_1 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12392
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1327.363 ; gain = 437.988
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_applyConvolution_0_1' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_applyConvolution_0_1/synth/design_1_applyConvolution_0_1.vhd:178]
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_R_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_CONTROL_R_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_INPUT_R_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_INPUT_R_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_INPUT_R_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_INPUT_R_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_INPUT_R_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution.vhd:11' bound to instance 'U0' of component 'applyConvolution' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_applyConvolution_0_1/synth/design_1_applyConvolution_0_1.vhd:487]
INFO: [Synth 8-638] synthesizing module 'applyConvolution' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution.vhd:170]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 9 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_kernel_ROM_AUTO_1R' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_kernel_ROM_AUTO_1R.vhd:10' bound to instance 'kernel_U' of component 'applyConvolution_kernel_ROM_AUTO_1R' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution.vhd:1298]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_kernel_ROM_AUTO_1R' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_kernel_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_kernel_ROM_AUTO_1R' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_kernel_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-3491] module 'applyConvolution_applyConvolution_Pipeline_1' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_applyConvolution_Pipeline_1.vhd:11' bound to instance 'grp_applyConvolution_Pipeline_1_fu_365' of component 'applyConvolution_applyConvolution_Pipeline_1' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution.vhd:1310]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_applyConvolution_Pipeline_1' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_applyConvolution_Pipeline_1.vhd:31]
INFO: [Synth 8-3491] module 'applyConvolution_flow_control_loop_pipe_sequential_init' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_flow_control_loop_pipe_sequential_init.vhd:13' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'applyConvolution_flow_control_loop_pipe_sequential_init' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_applyConvolution_Pipeline_1.vhd:91]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_flow_control_loop_pipe_sequential_init' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_flow_control_loop_pipe_sequential_init.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_flow_control_loop_pipe_sequential_init' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_flow_control_loop_pipe_sequential_init.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_applyConvolution_Pipeline_1' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_applyConvolution_Pipeline_1.vhd:31]
INFO: [Synth 8-3491] module 'applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_34_5' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_34_5.vhd:11' bound to instance 'grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375' of component 'applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_34_5' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution.vhd:1328]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_34_5' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_34_5.vhd:80]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_fadd_32ns_32ns_32_8_full_dsp_1' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_fadd_32ns_32ns_32_8_full_dsp_1.vhd:9' bound to instance 'fadd_32ns_32ns_32_8_full_dsp_1_U7' of component 'applyConvolution_fadd_32ns_32ns_32_8_full_dsp_1' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_34_5.vhd:316]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_fadd_32ns_32ns_32_8_full_dsp_1' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_fadd_32ns_32ns_32_8_full_dsp_1.vhd:27]
INFO: [Synth 8-3491] module 'applyConvolution_fadd_32ns_32ns_32_8_full_dsp_1_ip' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/ip/applyConvolution_fadd_32ns_32ns_32_8_full_dsp_1_ip.v:53' bound to instance 'applyConvolution_fadd_32ns_32ns_32_8_full_dsp_1_ip_u' of component 'applyConvolution_fadd_32ns_32ns_32_8_full_dsp_1_ip' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_fadd_32ns_32ns_32_8_full_dsp_1.vhd:57]
INFO: [Synth 8-6157] synthesizing module 'applyConvolution_fadd_32ns_32ns_32_8_full_dsp_1_ip' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/ip/applyConvolution_fadd_32ns_32ns_32_8_full_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'applyConvolution_fadd_32ns_32ns_32_8_full_dsp_1_ip' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/ip/applyConvolution_fadd_32ns_32ns_32_8_full_dsp_1_ip.v:53]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_fadd_32ns_32ns_32_8_full_dsp_1' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_fadd_32ns_32ns_32_8_full_dsp_1.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1.vhd:9' bound to instance 'fmul_32ns_32ns_32_4_max_dsp_1_U8' of component 'applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_34_5.vhd:331]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1.vhd:27]
INFO: [Synth 8-3491] module 'applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/ip/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53' bound to instance 'applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u' of component 'applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1.vhd:57]
INFO: [Synth 8-6157] synthesizing module 'applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/ip/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/ip/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_sitofp_32ns_32_7_no_dsp_1' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_sitofp_32ns_32_7_no_dsp_1.vhd:9' bound to instance 'sitofp_32ns_32_7_no_dsp_1_U9' of component 'applyConvolution_sitofp_32ns_32_7_no_dsp_1' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_34_5.vhd:346]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_sitofp_32ns_32_7_no_dsp_1' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_sitofp_32ns_32_7_no_dsp_1.vhd:25]
INFO: [Synth 8-3491] module 'applyConvolution_sitofp_32ns_32_7_no_dsp_1_ip' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/ip/applyConvolution_sitofp_32ns_32_7_no_dsp_1_ip.v:53' bound to instance 'applyConvolution_sitofp_32ns_32_7_no_dsp_1_ip_u' of component 'applyConvolution_sitofp_32ns_32_7_no_dsp_1_ip' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_sitofp_32ns_32_7_no_dsp_1.vhd:50]
INFO: [Synth 8-6157] synthesizing module 'applyConvolution_sitofp_32ns_32_7_no_dsp_1_ip' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/ip/applyConvolution_sitofp_32ns_32_7_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'applyConvolution_sitofp_32ns_32_7_no_dsp_1_ip' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/ip/applyConvolution_sitofp_32ns_32_7_no_dsp_1_ip.v:53]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_sitofp_32ns_32_7_no_dsp_1' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_sitofp_32ns_32_7_no_dsp_1.vhd:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_mux_3_2_32_1_1' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_mux_3_2_32_1_1.vhd:13' bound to instance 'mux_3_2_32_1_1_U10' of component 'applyConvolution_mux_3_2_32_1_1' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_34_5.vhd:359]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_mux_3_2_32_1_1' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_mux_3_2_32_1_1.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_mux_3_2_32_1_1' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_mux_3_2_32_1_1.vhd:30]
INFO: [Synth 8-3491] module 'applyConvolution_flow_control_loop_pipe_sequential_init' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_flow_control_loop_pipe_sequential_init.vhd:13' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'applyConvolution_flow_control_loop_pipe_sequential_init' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_34_5.vhd:375]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_34_5' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_34_5.vhd:80]
INFO: [Synth 8-3491] module 'applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6.vhd:11' bound to instance 'grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_394' of component 'applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution.vhd:1395]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6.vhd:120]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_mux_3_2_32_1_1' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_mux_3_2_32_1_1.vhd:13' bound to instance 'mux_3_2_32_1_1_U25' of component 'applyConvolution_mux_3_2_32_1_1' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6.vhd:275]
INFO: [Synth 8-3491] module 'applyConvolution_flow_control_loop_pipe_sequential_init' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_flow_control_loop_pipe_sequential_init.vhd:13' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'applyConvolution_flow_control_loop_pipe_sequential_init' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6.vhd:120]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_control_s_axi' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_control_s_axi.vhd:12' bound to instance 'control_s_axi_U' of component 'applyConvolution_control_s_axi' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution.vhd:1502]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_control_s_axi' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_control_s_axi.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_control_s_axi' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_control_s_axi.vhd:73]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_control_r_s_axi' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_control_r_s_axi.vhd:12' bound to instance 'control_r_s_axi_U' of component 'applyConvolution_control_r_s_axi' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution.vhd:1533]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_control_r_s_axi' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_control_r_s_axi.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_control_r_s_axi' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_control_r_s_axi.vhd:69]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USER_MAXREQS bound to: 7 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_RFIFONUM_WIDTH bound to: 11 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_input_r_m_axi' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:12' bound to instance 'input_r_m_axi_U' of component 'applyConvolution_input_r_m_axi' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution.vhd:1564]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_input_r_m_axi' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:121]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 7 - type: integer 
	Parameter USER_RFIFONUM_WIDTH bound to: 11 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
INFO: [Synth 8-3491] module 'applyConvolution_input_r_m_axi_load' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:516' bound to instance 'load_unit' of component 'applyConvolution_input_r_m_axi_load' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:322]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_input_r_m_axi_load' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:553]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_input_r_m_axi_fifo' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3132' bound to instance 'fifo_rreq' of component 'applyConvolution_input_r_m_axi_fifo' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:642]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_input_r_m_axi_fifo' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_input_r_m_axi_srl' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3372' bound to instance 'U_ffo_srl' of component 'applyConvolution_input_r_m_axi_srl' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3266]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_input_r_m_axi_srl' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_input_r_m_axi_srl' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_input_r_m_axi_fifo' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_input_r_m_axi_fifo' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3132' bound to instance 'buff_rdata' of component 'applyConvolution_input_r_m_axi_fifo' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:708]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_input_r_m_axi_fifo__parameterized1' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_input_r_m_axi_mem' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3439' bound to instance 'U_ffo_mem' of component 'applyConvolution_input_r_m_axi_mem' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3321]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_input_r_m_axi_mem' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3457]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_input_r_m_axi_mem' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3457]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_input_r_m_axi_fifo__parameterized1' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_input_r_m_axi_fifo' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3132' bound to instance 'rreq_offset' of component 'applyConvolution_input_r_m_axi_fifo' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:800]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_input_r_m_axi_fifo__parameterized3' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_input_r_m_axi_srl' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3372' bound to instance 'U_ffo_srl' of component 'applyConvolution_input_r_m_axi_srl' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3266]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_input_r_m_axi_srl__parameterized1' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_input_r_m_axi_srl__parameterized1' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_input_r_m_axi_fifo__parameterized3' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3151]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_input_r_m_axi_load' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:553]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 7 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
INFO: [Synth 8-3491] module 'applyConvolution_input_r_m_axi_store' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:1064' bound to instance 'store_unit' of component 'applyConvolution_input_r_m_axi_store' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:358]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_input_r_m_axi_store' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:1103]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_input_r_m_axi_fifo' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3132' bound to instance 'fifo_wreq' of component 'applyConvolution_input_r_m_axi_fifo' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:1211]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_input_r_m_axi_fifo' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3132' bound to instance 'buff_wdata' of component 'applyConvolution_input_r_m_axi_fifo' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:1277]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_input_r_m_axi_fifo__parameterized6' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_input_r_m_axi_mem' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3439' bound to instance 'U_ffo_mem' of component 'applyConvolution_input_r_m_axi_mem' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3321]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_input_r_m_axi_mem__parameterized1' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3457]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_input_r_m_axi_mem__parameterized1' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3457]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_input_r_m_axi_fifo__parameterized6' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_input_r_m_axi_fifo' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3132' bound to instance 'wreq_offset' of component 'applyConvolution_input_r_m_axi_fifo' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:1364]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_input_r_m_axi_fifo__parameterized8' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_input_r_m_axi_srl' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3372' bound to instance 'U_ffo_srl' of component 'applyConvolution_input_r_m_axi_srl' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3266]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_input_r_m_axi_srl__parameterized3' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_input_r_m_axi_srl__parameterized3' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_input_r_m_axi_fifo__parameterized8' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3151]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:1320]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:1483]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:1483]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:1483]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:1483]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_input_r_m_axi_fifo' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3132' bound to instance 'fifo_wrsp' of component 'applyConvolution_input_r_m_axi_fifo' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:1655]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_input_r_m_axi_fifo__parameterized10' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_input_r_m_axi_srl' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3372' bound to instance 'U_ffo_srl' of component 'applyConvolution_input_r_m_axi_srl' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3266]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_input_r_m_axi_srl__parameterized5' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_input_r_m_axi_srl__parameterized5' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_input_r_m_axi_fifo__parameterized10' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_input_r_m_axi_fifo' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3132' bound to instance 'user_resp' of component 'applyConvolution_input_r_m_axi_fifo' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:1672]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_input_r_m_axi_fifo__parameterized12' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_input_r_m_axi_srl' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3372' bound to instance 'U_ffo_srl' of component 'applyConvolution_input_r_m_axi_srl' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3266]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_input_r_m_axi_srl__parameterized7' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_input_r_m_axi_srl__parameterized7' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_input_r_m_axi_fifo__parameterized12' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3151]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_input_r_m_axi_store' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:1103]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_input_r_m_axi_read' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:1708' bound to instance 'bus_read' of component 'applyConvolution_input_r_m_axi_read' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:396]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_input_r_m_axi_read' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:1756]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter MAX_BURST_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_input_r_m_axi_burst_converter' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:2374' bound to instance 'rreq_burst_conv' of component 'applyConvolution_input_r_m_axi_burst_converter' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:1855]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_input_r_m_axi_burst_converter' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:2401]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_input_r_m_axi_reg_slice' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3007' bound to instance 'rs_req' of component 'applyConvolution_input_r_m_axi_reg_slice' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:2477]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_input_r_m_axi_reg_slice' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3024]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_input_r_m_axi_reg_slice' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3024]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_input_r_m_axi_burst_converter' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:2401]
	Parameter DATA_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_input_r_m_axi_reg_slice' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3007' bound to instance 'rs_rdata' of component 'applyConvolution_input_r_m_axi_reg_slice' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:1894]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_input_r_m_axi_reg_slice__parameterized1' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3024]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_input_r_m_axi_reg_slice__parameterized1' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3024]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_input_r_m_axi_fifo' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3132' bound to instance 'fifo_rctl' of component 'applyConvolution_input_r_m_axi_fifo' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:1907]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_input_r_m_axi_fifo' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3132' bound to instance 'fifo_burst' of component 'applyConvolution_input_r_m_axi_fifo' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:1924]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_input_r_m_axi_read' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:1756]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_input_r_m_axi_write' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:1962' bound to instance 'bus_write' of component 'applyConvolution_input_r_m_axi_write' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:446]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_input_r_m_axi_write' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:2018]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter MAX_BURST_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_input_r_m_axi_burst_converter' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:2374' bound to instance 'wreq_burst_conv' of component 'applyConvolution_input_r_m_axi_burst_converter' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:2164]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_input_r_m_axi_fifo' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3132' bound to instance 'fifo_burst' of component 'applyConvolution_input_r_m_axi_fifo' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:2202]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_input_r_m_axi_fifo__parameterized14' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_input_r_m_axi_srl' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3372' bound to instance 'U_ffo_srl' of component 'applyConvolution_input_r_m_axi_srl' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3266]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_input_r_m_axi_srl__parameterized9' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_input_r_m_axi_srl__parameterized9' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_input_r_m_axi_fifo__parameterized14' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3151]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter MAXREQS bound to: 16 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'applyConvolution_input_r_m_axi_throttle' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:2723' bound to instance 'wreq_throttl' of component 'applyConvolution_input_r_m_axi_throttle' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:2292]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_input_r_m_axi_throttle' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:2780]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_input_r_m_axi_fifo' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3132' bound to instance 'req_fifo' of component 'applyConvolution_input_r_m_axi_fifo' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:2922]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_input_r_m_axi_fifo__parameterized16' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_input_r_m_axi_srl' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3372' bound to instance 'U_ffo_srl' of component 'applyConvolution_input_r_m_axi_srl' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3266]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_input_r_m_axi_srl__parameterized11' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_input_r_m_axi_srl__parameterized11' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_input_r_m_axi_fifo__parameterized16' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_input_r_m_axi_reg_slice' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3007' bound to instance 'rs_req' of component 'applyConvolution_input_r_m_axi_reg_slice' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:2939]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_input_r_m_axi_reg_slice__parameterized3' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3024]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_input_r_m_axi_reg_slice__parameterized3' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3024]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_input_r_m_axi_fifo' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3132' bound to instance 'data_fifo' of component 'applyConvolution_input_r_m_axi_fifo' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:2981]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_input_r_m_axi_fifo__parameterized18' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_input_r_m_axi_srl' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3372' bound to instance 'U_ffo_srl' of component 'applyConvolution_input_r_m_axi_srl' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3266]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_input_r_m_axi_srl__parameterized13' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_input_r_m_axi_srl__parameterized13' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_input_r_m_axi_fifo__parameterized18' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3151]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_input_r_m_axi_throttle' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:2780]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_input_r_m_axi_reg_slice' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3007' bound to instance 'rs_resp' of component 'applyConvolution_input_r_m_axi_reg_slice' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:2330]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_input_r_m_axi_reg_slice__parameterized5' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3024]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_input_r_m_axi_reg_slice__parameterized5' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3024]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_input_r_m_axi_fifo' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:3132' bound to instance 'fifo_resp' of component 'applyConvolution_input_r_m_axi_fifo' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_input_r_m_axi_write' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:2018]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_input_r_m_axi' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_input_r_m_axi.vhd:121]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USER_MAXREQS bound to: 4 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_RFIFONUM_WIDTH bound to: 11 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_output_r_m_axi' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:12' bound to instance 'output_r_m_axi_U' of component 'applyConvolution_output_r_m_axi' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution.vhd:1654]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_output_r_m_axi' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:121]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 4 - type: integer 
	Parameter USER_RFIFONUM_WIDTH bound to: 11 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
INFO: [Synth 8-3491] module 'applyConvolution_output_r_m_axi_load' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:516' bound to instance 'load_unit' of component 'applyConvolution_output_r_m_axi_load' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:322]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_output_r_m_axi_load' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:553]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_output_r_m_axi_fifo' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3132' bound to instance 'fifo_rreq' of component 'applyConvolution_output_r_m_axi_fifo' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:642]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_output_r_m_axi_fifo' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_output_r_m_axi_srl' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3372' bound to instance 'U_ffo_srl' of component 'applyConvolution_output_r_m_axi_srl' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3266]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_output_r_m_axi_srl' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_output_r_m_axi_srl' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_output_r_m_axi_fifo' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_output_r_m_axi_fifo' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3132' bound to instance 'buff_rdata' of component 'applyConvolution_output_r_m_axi_fifo' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:708]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_output_r_m_axi_fifo__parameterized1' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_output_r_m_axi_mem' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3439' bound to instance 'U_ffo_mem' of component 'applyConvolution_output_r_m_axi_mem' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3321]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_output_r_m_axi_mem' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3457]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_output_r_m_axi_mem' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3457]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_output_r_m_axi_fifo__parameterized1' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_output_r_m_axi_fifo' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3132' bound to instance 'rreq_offset' of component 'applyConvolution_output_r_m_axi_fifo' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:800]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_output_r_m_axi_fifo__parameterized3' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_output_r_m_axi_srl' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3372' bound to instance 'U_ffo_srl' of component 'applyConvolution_output_r_m_axi_srl' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3266]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_output_r_m_axi_srl__parameterized1' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_output_r_m_axi_srl__parameterized1' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_output_r_m_axi_fifo__parameterized3' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3151]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_output_r_m_axi_load' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:553]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 4 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
INFO: [Synth 8-3491] module 'applyConvolution_output_r_m_axi_store' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:1064' bound to instance 'store_unit' of component 'applyConvolution_output_r_m_axi_store' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:358]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_output_r_m_axi_store' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:1103]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_output_r_m_axi_fifo' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3132' bound to instance 'fifo_wreq' of component 'applyConvolution_output_r_m_axi_fifo' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:1211]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_output_r_m_axi_fifo' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3132' bound to instance 'buff_wdata' of component 'applyConvolution_output_r_m_axi_fifo' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:1277]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_output_r_m_axi_fifo__parameterized6' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3151]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_output_r_m_axi_mem' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3439' bound to instance 'U_ffo_mem' of component 'applyConvolution_output_r_m_axi_mem' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3321]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_output_r_m_axi_mem__parameterized1' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3457]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_output_r_m_axi_mem__parameterized1' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3457]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_output_r_m_axi_fifo__parameterized6' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_output_r_m_axi_fifo' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3132' bound to instance 'wreq_offset' of component 'applyConvolution_output_r_m_axi_fifo' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:1364]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_output_r_m_axi_fifo__parameterized8' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_output_r_m_axi_srl' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3372' bound to instance 'U_ffo_srl' of component 'applyConvolution_output_r_m_axi_srl' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3266]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_output_r_m_axi_srl__parameterized3' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_output_r_m_axi_srl__parameterized3' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_output_r_m_axi_fifo__parameterized8' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3151]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:1320]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:1483]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:1483]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:1483]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:1483]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_output_r_m_axi_fifo' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3132' bound to instance 'fifo_wrsp' of component 'applyConvolution_output_r_m_axi_fifo' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:1655]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_output_r_m_axi_fifo__parameterized10' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_output_r_m_axi_srl' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3372' bound to instance 'U_ffo_srl' of component 'applyConvolution_output_r_m_axi_srl' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3266]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_output_r_m_axi_srl__parameterized5' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_output_r_m_axi_srl__parameterized5' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_output_r_m_axi_fifo__parameterized10' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_output_r_m_axi_fifo' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3132' bound to instance 'user_resp' of component 'applyConvolution_output_r_m_axi_fifo' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:1672]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_output_r_m_axi_fifo__parameterized12' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_output_r_m_axi_srl' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3372' bound to instance 'U_ffo_srl' of component 'applyConvolution_output_r_m_axi_srl' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3266]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_output_r_m_axi_srl__parameterized7' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_output_r_m_axi_srl__parameterized7' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_output_r_m_axi_fifo__parameterized12' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3151]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_output_r_m_axi_store' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:1103]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_output_r_m_axi_read' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:1708' bound to instance 'bus_read' of component 'applyConvolution_output_r_m_axi_read' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:396]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_output_r_m_axi_read' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:1756]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter MAX_BURST_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_output_r_m_axi_burst_converter' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:2374' bound to instance 'rreq_burst_conv' of component 'applyConvolution_output_r_m_axi_burst_converter' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:1855]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_output_r_m_axi_burst_converter' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:2401]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_output_r_m_axi_reg_slice' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3007' bound to instance 'rs_req' of component 'applyConvolution_output_r_m_axi_reg_slice' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:2477]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_output_r_m_axi_reg_slice' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3024]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_output_r_m_axi_reg_slice' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3024]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_output_r_m_axi_burst_converter' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:2401]
	Parameter DATA_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_output_r_m_axi_reg_slice' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3007' bound to instance 'rs_rdata' of component 'applyConvolution_output_r_m_axi_reg_slice' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:1894]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_output_r_m_axi_reg_slice__parameterized1' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3024]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_output_r_m_axi_reg_slice__parameterized1' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3024]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_output_r_m_axi_fifo' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3132' bound to instance 'fifo_rctl' of component 'applyConvolution_output_r_m_axi_fifo' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:1907]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_output_r_m_axi_fifo' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3132' bound to instance 'fifo_burst' of component 'applyConvolution_output_r_m_axi_fifo' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:1924]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_output_r_m_axi_read' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:1756]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_output_r_m_axi_write' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:1962' bound to instance 'bus_write' of component 'applyConvolution_output_r_m_axi_write' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:446]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_output_r_m_axi_write' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:2018]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter MAX_BURST_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_output_r_m_axi_burst_converter' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:2374' bound to instance 'wreq_burst_conv' of component 'applyConvolution_output_r_m_axi_burst_converter' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:2164]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_output_r_m_axi_fifo' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3132' bound to instance 'fifo_burst' of component 'applyConvolution_output_r_m_axi_fifo' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:2202]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_output_r_m_axi_fifo__parameterized14' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_output_r_m_axi_srl' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3372' bound to instance 'U_ffo_srl' of component 'applyConvolution_output_r_m_axi_srl' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3266]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_output_r_m_axi_srl__parameterized9' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_output_r_m_axi_srl__parameterized9' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_output_r_m_axi_fifo__parameterized14' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3151]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter MAXREQS bound to: 16 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'applyConvolution_output_r_m_axi_throttle' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:2723' bound to instance 'wreq_throttl' of component 'applyConvolution_output_r_m_axi_throttle' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:2292]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_output_r_m_axi_throttle' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:2780]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_output_r_m_axi_fifo' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3132' bound to instance 'req_fifo' of component 'applyConvolution_output_r_m_axi_fifo' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:2922]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_output_r_m_axi_fifo__parameterized16' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_output_r_m_axi_srl' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3372' bound to instance 'U_ffo_srl' of component 'applyConvolution_output_r_m_axi_srl' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3266]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_output_r_m_axi_srl__parameterized11' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_output_r_m_axi_srl__parameterized11' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_output_r_m_axi_fifo__parameterized16' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_output_r_m_axi_reg_slice' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3007' bound to instance 'rs_req' of component 'applyConvolution_output_r_m_axi_reg_slice' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:2939]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_output_r_m_axi_reg_slice__parameterized3' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3024]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_output_r_m_axi_reg_slice__parameterized3' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3024]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_output_r_m_axi_fifo' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3132' bound to instance 'data_fifo' of component 'applyConvolution_output_r_m_axi_fifo' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:2981]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_output_r_m_axi_fifo__parameterized18' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3151]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_output_r_m_axi_srl' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3372' bound to instance 'U_ffo_srl' of component 'applyConvolution_output_r_m_axi_srl' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3266]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_output_r_m_axi_srl__parameterized13' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_output_r_m_axi_srl__parameterized13' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3388]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_output_r_m_axi_fifo__parameterized18' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3151]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_output_r_m_axi_throttle' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:2780]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_output_r_m_axi_reg_slice' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3007' bound to instance 'rs_resp' of component 'applyConvolution_output_r_m_axi_reg_slice' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:2330]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_output_r_m_axi_reg_slice__parameterized5' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3024]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_output_r_m_axi_reg_slice__parameterized5' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3024]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_output_r_m_axi_fifo' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:3132' bound to instance 'fifo_resp' of component 'applyConvolution_output_r_m_axi_fifo' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_output_r_m_axi_write' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:2018]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_output_r_m_axi' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_output_r_m_axi.vhd:121]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 31 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 63 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_mul_31ns_32ns_63_3_1' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_mul_31ns_32ns_63_3_1.vhd:7' bound to instance 'mul_31ns_32ns_63_3_1_U34' of component 'applyConvolution_mul_31ns_32ns_63_3_1' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution.vhd:1744]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_mul_31ns_32ns_63_3_1' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_mul_31ns_32ns_63_3_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_mul_31ns_32ns_63_3_1' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_mul_31ns_32ns_63_3_1.vhd:28]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_mul_32ns_32ns_64_3_1' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_mul_32ns_32ns_64_3_1.vhd:7' bound to instance 'mul_32ns_32ns_64_3_1_U35' of component 'applyConvolution_mul_32ns_32ns_64_3_1' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution.vhd:1759]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_mul_32ns_32ns_64_3_1' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_mul_32ns_32ns_64_3_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_mul_32ns_32ns_64_3_1' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_mul_32ns_32ns_64_3_1.vhd:28]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_mul_32ns_32ns_64_3_1' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_mul_32ns_32ns_64_3_1.vhd:7' bound to instance 'mul_32ns_32ns_64_3_1_U36' of component 'applyConvolution_mul_32ns_32ns_64_3_1' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution.vhd:1774]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_mul_32s_32s_32_3_1' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_mul_32s_32s_32_3_1.vhd:7' bound to instance 'mul_32s_32s_32_3_1_U37' of component 'applyConvolution_mul_32s_32s_32_3_1' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution.vhd:1789]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_mul_32s_32s_32_3_1' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_mul_32s_32s_32_3_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_mul_32s_32s_32_3_1' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_mul_32s_32s_32_3_1.vhd:28]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_mul_32s_32s_32_3_1' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_mul_32s_32s_32_3_1.vhd:7' bound to instance 'mul_32s_32s_32_3_1_U38' of component 'applyConvolution_mul_32s_32s_32_3_1' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution.vhd:1804]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 34 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_mul_34s_32ns_64_3_1' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_mul_34s_32ns_64_3_1.vhd:7' bound to instance 'mul_34s_32ns_64_3_1_U39' of component 'applyConvolution_mul_34s_32ns_64_3_1' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution.vhd:1819]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_mul_34s_32ns_64_3_1' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_mul_34s_32ns_64_3_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_mul_34s_32ns_64_3_1' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_mul_34s_32ns_64_3_1.vhd:28]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 31 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_mul_31ns_64s_64_3_1' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_mul_31ns_64s_64_3_1.vhd:7' bound to instance 'mul_31ns_64s_64_3_1_U40' of component 'applyConvolution_mul_31ns_64s_64_3_1' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution.vhd:1834]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_mul_31ns_64s_64_3_1' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_mul_31ns_64s_64_3_1.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_mul_31ns_64s_64_3_1' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_mul_31ns_64s_64_3_1.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 2 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'applyConvolution_mul_2ns_64s_64_3_1' declared at 'c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_mul_2ns_64s_64_3_1.vhd:7' bound to instance 'mul_2ns_64s_64_3_1_U41' of component 'applyConvolution_mul_2ns_64s_64_3_1' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution.vhd:1849]
INFO: [Synth 8-638] synthesizing module 'applyConvolution_mul_2ns_64s_64_3_1' [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_mul_2ns_64s_64_3_1.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution_mul_2ns_64s_64_3_1' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_mul_2ns_64s_64_3_1.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'applyConvolution' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'design_1_applyConvolution_0_1' (0#1) [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_applyConvolution_0_1/synth/design_1_applyConvolution_0_1.vhd:178]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_control_r_s_axi.vhd:283]
WARNING: [Synth 8-7129] Port reset in module applyConvolution_mul_2ns_64s_64_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module applyConvolution_mul_31ns_64s_64_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module applyConvolution_mul_34s_32ns_64_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module applyConvolution_mul_32s_32s_32_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module applyConvolution_mul_32ns_32ns_64_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module applyConvolution_mul_31ns_32ns_63_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module applyConvolution_output_r_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module applyConvolution_output_r_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module applyConvolution_output_r_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module applyConvolution_output_r_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module applyConvolution_output_r_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module applyConvolution_output_r_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module applyConvolution_output_r_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module applyConvolution_output_r_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module applyConvolution_input_r_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module applyConvolution_input_r_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module applyConvolution_input_r_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module applyConvolution_input_r_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module applyConvolution_input_r_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module applyConvolution_input_r_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module applyConvolution_input_r_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module applyConvolution_input_r_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module applyConvolution_control_r_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module applyConvolution_control_r_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module applyConvolution_control_r_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module applyConvolution_control_r_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module applyConvolution_control_r_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module applyConvolution_control_r_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module applyConvolution_control_r_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module applyConvolution_control_r_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module applyConvolution_control_r_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module applyConvolution_control_r_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module applyConvolution_control_r_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module applyConvolution_control_r_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module applyConvolution_control_r_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module applyConvolution_control_r_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module applyConvolution_control_r_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module applyConvolution_control_r_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module applyConvolution_control_r_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module applyConvolution_control_r_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module applyConvolution_control_r_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module applyConvolution_control_r_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module applyConvolution_control_r_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module applyConvolution_control_r_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module applyConvolution_control_r_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module applyConvolution_control_r_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[6] in module applyConvolution_control_r_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[5] in module applyConvolution_control_r_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[4] in module applyConvolution_control_r_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[3] in module applyConvolution_control_r_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[2] in module applyConvolution_control_r_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[3] in module applyConvolution_control_r_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[2] in module applyConvolution_control_r_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[1] in module applyConvolution_control_r_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_done_int in module applyConvolution_flow_control_loop_pipe_sequential_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_input_r_AWREADY in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_input_r_WREADY in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_input_r_ARREADY in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_input_r_RLAST in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_input_r_RID[0] in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_input_r_RFIFONUM[10] in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_input_r_RFIFONUM[9] in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_input_r_RFIFONUM[8] in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_input_r_RFIFONUM[7] in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_input_r_RFIFONUM[6] in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_input_r_RFIFONUM[5] in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_input_r_RFIFONUM[4] in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_input_r_RFIFONUM[3] in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_input_r_RFIFONUM[2] in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_input_r_RFIFONUM[1] in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_input_r_RFIFONUM[0] in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_input_r_RUSER[0] in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_input_r_RRESP[1] in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_input_r_RRESP[0] in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_input_r_BVALID in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_input_r_BRESP[1] in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_input_r_BRESP[0] in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_input_r_BID[0] in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_input_r_BUSER[0] in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_r_AWREADY in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_r_ARREADY in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_r_RVALID in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_r_RDATA[7] in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_r_RDATA[6] in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_r_RDATA[5] in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_r_RDATA[4] in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_r_RDATA[3] in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_r_RDATA[2] in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_r_RDATA[1] in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_r_RDATA[0] in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_r_RLAST in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_r_RID[0] in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_r_RFIFONUM[10] in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_r_RFIFONUM[9] in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_r_RFIFONUM[8] in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_r_RFIFONUM[7] in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_r_RFIFONUM[6] in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_r_RFIFONUM[5] in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_r_RFIFONUM[4] in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_output_r_RFIFONUM[3] in module applyConvolution_applyConvolution_Pipeline_VITIS_LOOP_42_6 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 1605.820 ; gain = 716.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 1605.820 ; gain = 716.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 1605.820 ; gain = 716.445
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.458 . Memory (MB): peak = 1605.820 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 259 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_applyConvolution_0_1/constraints/applyConvolution_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_applyConvolution_0_1/constraints/applyConvolution_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.runs/design_1_applyConvolution_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.runs/design_1_applyConvolution_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1623.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  FDE => FDRE: 19 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.393 . Memory (MB): peak = 1631.301 ; gain = 7.457
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:43 . Memory (MB): peak = 1631.301 ; gain = 741.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:43 . Memory (MB): peak = 1631.301 ; gain = 741.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  C:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.runs/design_1_applyConvolution_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:43 . Memory (MB): peak = 1631.301 ; gain = 741.926
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'applyConvolution_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'applyConvolution_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'applyConvolution_control_r_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'applyConvolution_control_r_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'applyConvolution_input_r_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'applyConvolution_input_r_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'applyConvolution_input_r_m_axi_reg_slice__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'applyConvolution_input_r_m_axi_reg_slice__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'applyConvolution_output_r_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'applyConvolution_output_r_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'applyConvolution_output_r_m_axi_reg_slice__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'applyConvolution_output_r_m_axi_reg_slice__parameterized5'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'applyConvolution_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'applyConvolution_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'applyConvolution_control_r_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'applyConvolution_control_r_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'applyConvolution_input_r_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'applyConvolution_input_r_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'applyConvolution_input_r_m_axi_reg_slice__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'applyConvolution_input_r_m_axi_reg_slice__parameterized5'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'applyConvolution_output_r_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'applyConvolution_output_r_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'applyConvolution_output_r_m_axi_reg_slice__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'applyConvolution_output_r_m_axi_reg_slice__parameterized5'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:47 . Memory (MB): peak = 1631.301 ; gain = 741.926
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fadd_32ns_32ns_32_8_full_dsp_1_U7/applyConvolution_fadd_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fadd_32ns_32ns_32_8_full_dsp_1_U7/applyConvolution_fadd_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fadd_32ns_32ns_32_8_full_dsp_1_U7/applyConvolution_fadd_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fadd_32ns_32ns_32_8_full_dsp_1_U7/applyConvolution_fadd_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fadd_32ns_32ns_32_8_full_dsp_1_U7/applyConvolution_fadd_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fadd_32ns_32ns_32_8_full_dsp_1_U7/applyConvolution_fadd_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/sitofp_32ns_32_7_no_dsp_1_U9/applyConvolution_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/sitofp_32ns_32_7_no_dsp_1_U9/applyConvolution_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/sitofp_32ns_32_7_no_dsp_1_U9/applyConvolution_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/sitofp_32ns_32_7_no_dsp_1_U9/applyConvolution_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/sitofp_32ns_32_7_no_dsp_1_U9/applyConvolution_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/sitofp_32ns_32_7_no_dsp_1_U9/applyConvolution_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/sitofp_32ns_32_7_no_dsp_1_U9/applyConvolution_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/sitofp_32ns_32_7_no_dsp_1_U9/applyConvolution_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/sitofp_32ns_32_7_no_dsp_1_U9/applyConvolution_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/sitofp_32ns_32_7_no_dsp_1_U9/applyConvolution_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/sitofp_32ns_32_7_no_dsp_1_U9/applyConvolution_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/sitofp_32ns_32_7_no_dsp_1_U9/applyConvolution_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/sitofp_32ns_32_7_no_dsp_1_U9/applyConvolution_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/sitofp_32ns_32_7_no_dsp_1_U9/applyConvolution_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6014] Unused sequential element select_ln25_1_reg_1233_reg was removed.  [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution.vhd:2098]
WARNING: [Synth 8-6014] Unused sequential element mul_31ns_32ns_63_3_1_U34/buff0_reg was removed.  [c:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/4c2b/hdl/vhdl/applyConvolution_mul_31ns_32ns_63_3_1.vhd:51]
INFO: [Synth 8-5784] Optimized 9 bits of RAM "store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg" due to constant propagation. Old ram width 9 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_16_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_16_viv.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module applyConvolution_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module applyConvolution_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module applyConvolution_control_r_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module applyConvolution_control_r_s_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module applyConvolution_input_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module applyConvolution_input_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttl/aggressive_gen.rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module applyConvolution_input_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttl/aggressive_gen.rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module applyConvolution_input_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module applyConvolution_output_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module applyConvolution_output_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[47]) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[46]) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[45]) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[44]) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[43]) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[42]) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[41]) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[40]) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[39]) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[38]) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[37]) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[36]) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[35]) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[34]) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[33]) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[32]) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[31]) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[30]) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[29]) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[28]) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[27]) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[26]) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[25]) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[24]) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[23]) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[22]) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[21]) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[20]) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[19]) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[18]) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[17]) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[16]) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[15]) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[14]) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[13]) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[47]__0) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[46]__0) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[45]__0) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[44]__0) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[43]__0) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[42]__0) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[41]__0) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[40]__0) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[39]__0) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[38]__0) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[37]__0) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[36]__0) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[35]__0) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[34]__0) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[33]__0) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[32]__0) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[31]__0) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[30]__0) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[29]__0) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[28]__0) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[27]__0) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[26]__0) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[25]__0) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[24]__0) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[23]__0) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[22]__0) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[21]__0) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[20]__0) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[19]__0) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[18]__0) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[17]__0) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[47]__1) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[46]__1) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[45]__1) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[44]__1) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[43]__1) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[42]__1) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[41]__1) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[40]__1) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[39]__1) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[38]__1) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[37]__1) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[36]__1) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[35]__1) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[34]__1) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[33]__1) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[32]__1) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[31]__1) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[30]__1) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[29]__1) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[28]__1) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[27]__1) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[26]__1) is unused and will be removed from module applyConvolution_mul_31ns_64s_64_3_1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:01:15 . Memory (MB): peak = 1631.301 ; gain = 741.926
---------------------------------------------------------------------------------
 Sort Area is  tmp_product_0 : 0 0 : 3137 8993 : Used 1 time 100
 Sort Area is  tmp_product_0 : 0 1 : 3156 8993 : Used 1 time 100
 Sort Area is  tmp_product_0 : 0 2 : 2700 8993 : Used 1 time 100
 Sort Area is  tmp_product_4 : 0 0 : 3137 8170 : Used 1 time 100
 Sort Area is  tmp_product_4 : 0 1 : 2652 8170 : Used 1 time 100
 Sort Area is  tmp_product_4 : 0 2 : 2381 8170 : Used 1 time 100
 Sort Area is  tmp_product_7 : 0 0 : 2652 4877 : Used 1 time 100
 Sort Area is  tmp_product_7 : 0 1 : 2225 4877 : Used 1 time 100
 Sort Area is  tmp_product_a : 0 0 : 505 1077 : Used 1 time 100
 Sort Area is  tmp_product_a : 0 1 : 572 1077 : Used 1 time 100
 Sort Area is  tmp_product_d : 0 0 : 505 1012 : Used 1 time 100
 Sort Area is  tmp_product_d : 0 1 : 507 1012 : Used 1 time 100
 Sort Area is  mul_34s_32ns_64_3_1_U39/tmp_product_14 : 0 0 : 3155 6017 : Used 1 time 0
 Sort Area is  mul_34s_32ns_64_3_1_U39/tmp_product_14 : 0 1 : 2862 6017 : Used 1 time 0
 Sort Area is  mul_32ns_32ns_64_3_1_U35/tmp_product_f : 0 0 : 3137 5997 : Used 1 time 0
 Sort Area is  mul_32ns_32ns_64_3_1_U35/tmp_product_f : 0 1 : 2860 5997 : Used 1 time 0
 Sort Area is  mul_32ns_32ns_64_3_1_U36/tmp_product_28 : 0 0 : 3137 5997 : Used 1 time 0
 Sort Area is  mul_32ns_32ns_64_3_1_U36/tmp_product_28 : 0 1 : 2860 5997 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_3_1_U37/tmp_product_23 : 0 0 : 3155 5907 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_3_1_U37/tmp_product_23 : 0 1 : 2752 5907 : Used 1 time 0
 Sort Area is  mul_34s_32ns_64_3_1_U39/tmp_product_17 : 0 0 : 3069 5872 : Used 1 time 0
 Sort Area is  mul_34s_32ns_64_3_1_U39/tmp_product_17 : 0 1 : 2803 5872 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_3_1_U38/tmp_product_1f : 0 0 : 3137 5871 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_3_1_U38/tmp_product_1f : 0 1 : 2734 5871 : Used 1 time 0
 Sort Area is  mul_31ns_32ns_63_3_1_U34/tmp_product_1a : 0 0 : 3137 5549 : Used 1 time 0
 Sort Area is  mul_31ns_32ns_63_3_1_U34/tmp_product_1a : 0 1 : 2412 5549 : Used 1 time 0
 Sort Area is  mul_32ns_32ns_64_3_1_U35/tmp_product_11 : 0 0 : 2793 5532 : Used 1 time 0
 Sort Area is  mul_32ns_32ns_64_3_1_U35/tmp_product_11 : 0 1 : 2739 5532 : Used 1 time 0
 Sort Area is  mul_32ns_32ns_64_3_1_U36/tmp_product_29 : 0 0 : 2793 5532 : Used 1 time 0
 Sort Area is  mul_32ns_32ns_64_3_1_U36/tmp_product_29 : 0 1 : 2739 5532 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_3_1_U37/tmp_product_25 : 0 0 : 2682 5260 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_3_1_U37/tmp_product_25 : 0 1 : 2578 5260 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_3_1_U38/tmp_product_21 : 0 0 : 2225 4788 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_3_1_U38/tmp_product_21 : 0 1 : 2563 4788 : Used 1 time 0
 Sort Area is  mul_31ns_32ns_63_3_1_U34/tmp_product_1c : 0 0 : 2225 4306 : Used 1 time 0
 Sort Area is  mul_31ns_32ns_63_3_1_U34/tmp_product_1c : 0 1 : 2081 4306 : Used 1 time 0
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:01:22 . Memory (MB): peak = 1631.301 ; gain = 741.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:01:25 . Memory (MB): peak = 1631.301 ; gain = 741.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/input_r_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/output_r_m_axi_U/store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:01:30 . Memory (MB): peak = 1644.730 ; gain = 755.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:01:36 . Memory (MB): peak = 1657.406 ; gain = 768.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:01:36 . Memory (MB): peak = 1657.406 ; gain = 768.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:01:37 . Memory (MB): peak = 1657.406 ; gain = 768.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:01:37 . Memory (MB): peak = 1657.406 ; gain = 768.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:01:37 . Memory (MB): peak = 1657.422 ; gain = 768.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:01:37 . Memory (MB): peak = 1657.422 ; gain = 768.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                          | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper                      | Dynamic             | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 1    | 0    | 
|dsp48e1_wrapper__parameterized0      | C'+(A'*B)'          | 24     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized1      | (A*B)'              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2      | PCIN>>17+(A*B)'     | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3      | PCIN+A:B+C          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|applyConvolution_mul_2ns_64s_64_3_1  | A''*B''             | 17     | 2      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|applyConvolution_mul_2ns_64s_64_3_1  | (PCIN>>17+A''*B'')' | 30     | 2      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|applyConvolution_mul_2ns_64s_64_3_1  | A''*B''             | 17     | 2      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|applyConvolution_mul_2ns_64s_64_3_1  | (PCIN>>17+A''*B'')' | 17     | 2      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|applyConvolution                     | A''*B'              | 17     | 14     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|applyConvolution                     | (PCIN>>17+A''*B')'  | 15     | 14     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|applyConvolution                     | A'*B''              | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|applyConvolution                     | (PCIN>>17+A'*B'')'  | 17     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|applyConvolution_mul_31ns_64s_64_3_1 | (A''*B'')'          | 17     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|applyConvolution_mul_31ns_64s_64_3_1 | A''*B''             | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 0    | 
|applyConvolution_mul_31ns_64s_64_3_1 | PCIN+A''*B''        | 17     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|applyConvolution_mul_31ns_64s_64_3_1 | (PCIN>>17+A''*B'')' | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|applyConvolution_mul_31ns_64s_64_3_1 | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|applyConvolution_mul_31ns_64s_64_3_1 | PCIN>>17+A''*B''    | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 0    | 
|applyConvolution_mul_31ns_64s_64_3_1 | (PCIN+A''*B'')'     | 17     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|applyConvolution                     | A''*B''             | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|applyConvolution                     | (PCIN>>17+A''*B'')' | 15     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|applyConvolution                     | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|applyConvolution                     | (PCIN>>17+A''*B'')' | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|applyConvolution                     | A''*B''             | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|applyConvolution                     | (PCIN>>17+A''*B'')' | 15     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|applyConvolution                     | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|applyConvolution                     | (PCIN>>17+A''*B'')' | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|applyConvolution                     | (A''*B'')'          | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|applyConvolution                     | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|applyConvolution                     | (PCIN>>17+A''*B'')' | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|applyConvolution                     | (A''*B'')'          | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|applyConvolution                     | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|applyConvolution                     | (PCIN>>17+A''*B'')' | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|applyConvolution                     | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|applyConvolution                     | (PCIN>>17+A''*B'')' | 30     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|applyConvolution                     | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|applyConvolution                     | (PCIN>>17+A''*B'')' | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
+-------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   434|
|2     |DSP48E1  |    38|
|13    |LUT1     |   227|
|14    |LUT2     |   930|
|15    |LUT3     |  1130|
|16    |LUT4     |   843|
|17    |LUT5     |   597|
|18    |LUT6     |   906|
|19    |MUXCY    |   147|
|20    |MUXF7    |     3|
|21    |RAMB18E1 |     2|
|23    |SRL16E   |   344|
|24    |XORCY    |    81|
|25    |FDE      |    19|
|26    |FDRE     |  5799|
|27    |FDSE     |    31|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:01:37 . Memory (MB): peak = 1657.422 ; gain = 768.047
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1062 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:01:30 . Memory (MB): peak = 1657.422 ; gain = 742.566
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:01:37 . Memory (MB): peak = 1657.422 ; gain = 768.047
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.192 . Memory (MB): peak = 1657.422 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 724 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1674.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 58 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 39 instances
  FDE => FDRE: 19 instances

Synth Design complete | Checksum: 56967d15
INFO: [Common 17-83] Releasing license: Synthesis
341 Infos, 211 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:01:47 . Memory (MB): peak = 1674.141 ; gain = 1205.660
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1674.141 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.runs/design_1_applyConvolution_0_1_synth_1/design_1_applyConvolution_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_applyConvolution_0_1, cache-ID = 14ce888211f364c4
INFO: [Coretcl 2-1174] Renamed 220 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1674.141 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/XilinxDev/HACPXL2024/Image_filter_taak/Vivado/project_1/project_1.runs/design_1_applyConvolution_0_1_synth_1/design_1_applyConvolution_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_applyConvolution_0_1_utilization_synth.rpt -pb design_1_applyConvolution_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 24 13:42:34 2024...
