#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed Mar 06 00:36:29 2024
# Process ID: 21400
# Current directory: Q:/ENGG3380-Labs/Lab4/ALU_Structural
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26076 Q:\ENGG3380-Labs\Lab4\ALU_Structural\project_1.xpr
# Log file: Q:/ENGG3380-Labs/Lab4/ALU_Structural/vivado.log
# Journal file: Q:/ENGG3380-Labs/Lab4/ALU_Structural\vivado.jou
#-----------------------------------------------------------
start_gui
open_project Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.xpr
INFO: [Project 1-313] Project file moved from 'Q:/ENGG3380-Labs/Lab4/project_1' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Output Repository Path: Could not find the directory 'Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.cache/ip', nor could it be found using path 'Q:/ENGG3380-Labs/Lab4/project_1/project_1.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ALU_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ALU_Test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/xor_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xor_gate
INFO: [VRFC 10-163] Analyzing VHDL file "Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/or_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity or_gate
INFO: [VRFC 10-163] Analyzing VHDL file "Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/and_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and_gate
INFO: [VRFC 10-163] Analyzing VHDL file "Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/full_adder1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity full_adder
INFO: [VRFC 10-163] Analyzing VHDL file "Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/B1ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity B1ALU
INFO: [VRFC 10-163] Analyzing VHDL file "Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/MultiBit_Nor_Gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MultiBit_Nor
INFO: [VRFC 10-163] Analyzing VHDL file "Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/ALU_Out_Mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SLT_Mux
INFO: [VRFC 10-163] Analyzing VHDL file "Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/new/ALU_1bit_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Test
INFO: [VRFC 10-163] Analyzing VHDL file "Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/ALU_Struct.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/ALU_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Test
WARNING: [VRFC 10-1194] overwriting existing secondary unit behavioral [Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/ALU_Test.vhd:8]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 514ca19ce5ea44808989b08f9f98796c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Test_behav xil_defaultlib.ALU_Test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavior of entity xil_defaultlib.and_gate [and_gate_default]
Compiling architecture behavior of entity xil_defaultlib.or_gate [or_gate_default]
Compiling architecture behavior of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_gate [xor_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.B1ALU [b1alu_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiBit_Nor [multibit_nor_default]
Compiling architecture behavioral of entity xil_defaultlib.SLT_Mux [slt_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_test
Built simulation snapshot ALU_Test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.sim/sim_1/behav/xsim.dir/ALU_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 06 00:36:43 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_Test_behav -key {Behavioral:sim_1:Functional:ALU_Test} -tclbatch {ALU_Test.tcl} -view {Q:/ENGG3380-Labs/Lab4/ALU_Structural/ALU_Test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config Q:/ENGG3380-Labs/Lab4/ALU_Structural/ALU_Test_behav.wcfg
source ALU_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 06 00:37:15 2024...
