// Seed: 3063681865
module module_0 (
    output uwire id_0,
    input wor id_1,
    input wor id_2,
    input supply0 id_3,
    input supply1 id_4,
    output tri1 id_5,
    output wor id_6,
    input wor id_7,
    output tri1 id_8,
    input tri1 id_9,
    output supply1 id_10,
    input wire id_11
);
  id_13(
      .id_0(id_8),
      .id_1(id_8 + id_9),
      .id_2(1),
      .id_3(1),
      .id_4(id_2 > 1),
      .id_5(),
      .id_6(id_11),
      .id_7(id_0)
  );
endmodule
module module_1 (
    output tri1 id_0,
    output wand id_1,
    input logic id_2,
    inout supply1 id_3,
    input tri1 id_4,
    input uwire id_5,
    input supply1 id_6,
    output logic id_7,
    input uwire id_8,
    input tri0 id_9,
    output logic id_10,
    input tri1 id_11,
    input wor id_12,
    output tri id_13,
    input tri1 id_14,
    output logic id_15,
    input wand id_16,
    input tri id_17
);
  assign id_7 = id_2;
  integer id_19 = 1;
  module_0(
      id_0, id_6, id_6, id_5, id_3, id_3, id_0, id_9, id_3, id_3, id_13, id_17
  );
  always @(posedge id_8 == 1'd0) begin
    id_19 = id_19;
    if (1) begin
      id_10 <= id_2;
      $display(id_8);
      id_1 = 1'b0 / 1;
      id_15 <= id_2;
      id_10 <= 1'b0;
    end
  end
endmodule
