vs_5_0
dcl_input v0.xy
dcl_input v1.xyzw
dcl_input v2.xyzw
dcl_output o0.xy
dcl_temps 2
dcl_globalFlags refactoringAllowed

//Precisely compute the x component. The y component can be computed normally.
mul [precise] r0.x, v0.x, v1.x
mul [precise] r1.x, v0.x, v1.z
add [precise] o0.x, r0.x, r1.x

mul r0.y, v0.y, v1.y
mul r1.y, v0.y, v1.w
add o0.y, r0.y, r1.y

ret

