{
    "nl": "/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/51-openroad-fillinsertion/serdes_8bit.nl.v",
    "pnl": "/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/51-openroad-fillinsertion/serdes_8bit.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/52-odb-cellfrequencytables/serdes_8bit.def",
    "lef": "/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/58-magic-writelef/serdes_8bit.lef",
    "openroad-lef": null,
    "odb": "/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/52-odb-cellfrequencytables/serdes_8bit.odb",
    "sdc": "/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/51-openroad-fillinsertion/serdes_8bit.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/54-openroad-stapostpnr/nom_tt_025C_1v80/serdes_8bit__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/54-openroad-stapostpnr/nom_ss_100C_1v60/serdes_8bit__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/54-openroad-stapostpnr/nom_ff_n40C_1v95/serdes_8bit__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/54-openroad-stapostpnr/min_tt_025C_1v80/serdes_8bit__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/54-openroad-stapostpnr/min_ss_100C_1v60/serdes_8bit__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/54-openroad-stapostpnr/min_ff_n40C_1v95/serdes_8bit__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/54-openroad-stapostpnr/max_tt_025C_1v80/serdes_8bit__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/54-openroad-stapostpnr/max_ss_100C_1v60/serdes_8bit__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/54-openroad-stapostpnr/max_ff_n40C_1v95/serdes_8bit__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/53-openroad-rcx/nom/serdes_8bit.nom.spef",
        "min_*": "/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/53-openroad-rcx/min/serdes_8bit.min.spef",
        "max_*": "/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/53-openroad-rcx/max/serdes_8bit.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/54-openroad-stapostpnr/nom_tt_025C_1v80/serdes_8bit__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/54-openroad-stapostpnr/nom_ss_100C_1v60/serdes_8bit__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/54-openroad-stapostpnr/nom_ff_n40C_1v95/serdes_8bit__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/54-openroad-stapostpnr/min_tt_025C_1v80/serdes_8bit__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/54-openroad-stapostpnr/min_ss_100C_1v60/serdes_8bit__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/54-openroad-stapostpnr/min_ff_n40C_1v95/serdes_8bit__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/54-openroad-stapostpnr/max_tt_025C_1v80/serdes_8bit__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/54-openroad-stapostpnr/max_ss_100C_1v60/serdes_8bit__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/54-openroad-stapostpnr/max_ff_n40C_1v95/serdes_8bit__max_ff_n40C_1v95.lib"
    },
    "spice": null,
    "mag": "/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/56-magic-streamout/serdes_8bit.mag",
    "gds": "/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/56-magic-streamout/serdes_8bit.gds",
    "mag_gds": "/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/56-magic-streamout/serdes_8bit.magic.gds",
    "klayout_gds": "/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/57-klayout-streamout/serdes_8bit.klayout.gds",
    "json_h": "/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/05-yosys-jsonheader/serdes_8bit.h.json",
    "vh": "/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/28-odb-writeverilogheader/serdes_8bit.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 1,
        "design__inferred_latch__count": 0,
        "design__instance__count": 527,
        "design__instance__area": 4758.31,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 5,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.0006330976029857993,
        "power__switching__total": 0.0001596461224835366,
        "power__leakage__total": 6.525881612873263e-09,
        "power__total": 0.0007927502738311887,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 1.7359405515521529,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 2.52786754239581,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3184495535182469,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 6.324394964516716,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.31845,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 5,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 1.8164055218498003,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 2.841803983680165,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8485662412921042,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 4.7626455238748475,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.848566,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 5.419201,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 5,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 1.7259205664269215,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 2.4250657723893965,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11338891257981533,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 6.839003334999038,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.113389,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 5,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": 1.8185449216787595,
        "clock__skew__worst_setup": 2.4212788015452973,
        "timing__hold__ws": 0.1113688062182261,
        "timing__setup__ws": 4.7256244699378795,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.111369,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 5.407612,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 96.255 106.975",
        "design__core__bbox": "5.52 10.88 90.62 95.2",
        "design__io": 22,
        "design__die__area": 10296.9,
        "design__core__area": 7175.63,
        "design__instance__count__stdcell": 527,
        "design__instance__area__stdcell": 4758.31,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.663121,
        "design__instance__utilization__stdcell": 0.663121,
        "design__instance__count__class:inverter": 10,
        "design__instance__count__class:sequential_cell": 85,
        "design__instance__count__class:multi_input_combinational_cell": 198,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 432,
        "design__instance__count__class:tap_cell": 99,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 20,
        "design__io__hpwl": 554188,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 5963.17,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 119,
        "design__instance__count__class:clock_buffer": 13,
        "design__instance__count__class:clock_inverter": 3,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 88,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "antenna_diodes_count": 0,
        "route__net": 432,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 54,
        "route__wirelength__iter:1": 6468,
        "route__drc_errors__iter:2": 47,
        "route__wirelength__iter:2": 6393,
        "route__drc_errors__iter:3": 22,
        "route__wirelength__iter:3": 6371,
        "route__drc_errors__iter:4": 0,
        "route__wirelength__iter:4": 6401,
        "route__drc_errors": 0,
        "route__wirelength": 6401,
        "route__vias": 2575,
        "route__vias__singlecut": 2575,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 146.37,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 7,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 7,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 7,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 5,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": 1.7365998020028202,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 2.5214457901951537,
        "timing__hold__ws__corner:min_tt_025C_1v80": 0.31650921668323306,
        "timing__setup__ws__corner:min_tt_025C_1v80": 6.346177540875915,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.316509,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 7,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 5,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": 1.8185449216787595,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 2.828854119910085,
        "timing__hold__ws__corner:min_ss_100C_1v60": 0.8455699157973527,
        "timing__setup__ws__corner:min_ss_100C_1v60": 4.801072564289964,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": 0,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.84557,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 5.426855,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 7,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 5,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 1.7268871266194963,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 2.4212788015452973,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 0.1113688062182261,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 6.8534548864746965,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.111369,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 7,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 5,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": 1.7350021910252011,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 2.5334861592377385,
        "timing__hold__ws__corner:max_tt_025C_1v80": 0.32165820917246307,
        "timing__setup__ws__corner:max_tt_025C_1v80": 6.305002920441749,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.321658,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 7,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 5,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": 1.8163850937455694,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 2.8534724279989816,
        "timing__hold__ws__corner:max_ss_100C_1v60": 0.8545390192889043,
        "timing__setup__ws__corner:max_ss_100C_1v60": 4.7256244699378795,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": 0,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.854539,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 5.407612,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 7,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 5,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 1.724944680360676,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 2.4289748677696585,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11561529838521387,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 6.825448843752647,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.115615,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 7,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 7,
        "timing__unannotated_net_filtered__count": 0,
        "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79914,
        "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79986,
        "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000857906,
        "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000626401,
        "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000142145,
        "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000626401,
        "design_powergrid__voltage__worst": 0.000626401,
        "design_powergrid__voltage__worst__net:VPWR": 1.79914,
        "design_powergrid__drop__worst": 0.000857906,
        "design_powergrid__drop__worst__net:VPWR": 0.000857906,
        "design_powergrid__voltage__worst__net:VGND": 0.000626401,
        "design_powergrid__drop__worst__net:VGND": 0.000626401,
        "ir__voltage__worst": 1.8,
        "ir__drop__avg": 0.000145,
        "ir__drop__worst": 0.000858,
        "design__xor_difference__count": 0,
        "magic__drc_error__count": 0,
        "klayout__drc_error__count": 0
    }
}