Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Thu Mar 31 14:32:50 2022
| Host         : Grego running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file m1_for_arty_s7_wrapper_timing_summary_routed.rpt -pb m1_for_arty_a7_wrapper_timing_summary_routed.pb -rpx m1_for_arty_a7_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : m1_for_arty_s7_wrapper
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.116        0.000                      0                20363        0.018        0.000                      0                20114        3.750        0.000                       0                  9166  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                  ------------         ----------      --------------
SWCLK                                  {0.000 25.000}       50.000          20.000          
slow_out_clk                           {0.000 50.000}       100.000         10.000          
sys_clock                              {0.000 41.666}       83.333          12.000          
  clkfbout_m1_for_arty_s7_clk_wiz_0_0  {0.000 41.666}       83.333          12.000          
  cpu_clk                              {0.000 5.000}        10.000          100.000         
    cclk                               {0.000 5.000}        10.000          100.000         
  qspi_clk                             {0.000 10.000}       20.000          50.000          
    dap_qspi_clk                       {0.000 10.000}       20.000          50.000          
    dap_spi_clk                        {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SWCLK                                        5.715        0.000                      0                  242        0.140        0.000                      0                  242       24.500        0.000                       0                   135  
slow_out_clk                                89.841        0.000                      0                    2        3.549        0.000                      0                    2                                                                          
sys_clock                                                                                                                                                                               16.667        0.000                       0                     1  
  clkfbout_m1_for_arty_s7_clk_wiz_0_0                                                                                                                                                   16.667        0.000                       0                     3  
  cpu_clk                                    0.419        0.000                      0                16263        0.018        0.000                      0                16263        3.750        0.000                       0                  8052  
  qspi_clk                                  10.825        0.000                      0                 1769        0.105        0.000                      0                 1769        9.500        0.000                       0                   975  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
cpu_clk       SWCLK               1.857        0.000                      0                  172                                                                        
cpu_clk       slow_out_clk        1.115        0.000                      0                   12        0.865        0.000                      0                   12  
SWCLK         cpu_clk             1.376        0.000                      0                  288                                                                        
slow_out_clk  cpu_clk             2.579        0.000                      0                    3        1.497        0.000                      0                    3  
cclk          cpu_clk             0.524        0.000                      0                    4                                                                        
qspi_clk      cpu_clk            18.514        0.000                      0                   74                                                                        
cpu_clk       cclk                1.078        0.000                      0                    5                                                                        
cpu_clk       qspi_clk            8.326        0.000                      0                   38                                                                        
dap_qspi_clk  qspi_clk            0.116        0.000                      0                    8        3.855        0.000                      0                    8  
dap_spi_clk   qspi_clk            5.966        0.000                      0                    1        2.648        0.000                      0                    1  
qspi_clk      dap_qspi_clk        6.267        0.000                      0                    5        0.510        0.000                      0                    5  
qspi_clk      dap_spi_clk         8.566        0.000                      0                    2        0.279        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cpu_clk            cpu_clk                  3.723        0.000                      0                 1810        0.261        0.000                      0                 1810  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SWCLK
  To Clock:  SWCLK

Setup :            0  Failing Endpoints,  Worst Slack        5.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.715ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        9.408ns  (logic 1.578ns (16.778%)  route 7.830ns (83.222%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            40.000ns
  Clock Path Skew:        5.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.079ns = ( 55.079 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 40.000    40.000    
    V16                                               0.000    40.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    40.000    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         1.454    41.454 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=4, routed)           7.830    49.284    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/SWDITMS
    SLICE_X64Y16         LUT5 (Prop_lut5_I3_O)        0.124    49.408 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr[2]_i_1/O
                         net (fo=1, routed)           0.000    49.408    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGnext[2]
    SLICE_X64Y16         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    U15                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         1.385    51.385 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.091    53.476    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.567 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=134, routed)         1.512    55.079    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X64Y16         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr_reg[2]/C
                         clock pessimism              0.000    55.079    
                         clock uncertainty           -0.035    55.044    
    SLICE_X64Y16         FDCE (Setup_fdce_C_D)        0.079    55.123    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr_reg[2]
  -------------------------------------------------------------------
                         required time                         55.123    
                         arrival time                         -49.408    
  -------------------------------------------------------------------
                         slack                                  5.715    

Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        9.402ns  (logic 1.578ns (16.789%)  route 7.824ns (83.211%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            40.000ns
  Clock Path Skew:        5.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.079ns = ( 55.079 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 40.000    40.000    
    V16                                               0.000    40.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    40.000    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         1.454    41.454 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=4, routed)           7.824    49.278    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/SWDITMS
    SLICE_X64Y16         LUT5 (Prop_lut5_I1_O)        0.124    49.402 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr[1]_i_1/O
                         net (fo=1, routed)           0.000    49.402    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGnext[1]
    SLICE_X64Y16         FDPE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    U15                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         1.385    51.385 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.091    53.476    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.567 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=134, routed)         1.512    55.079    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X64Y16         FDPE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr_reg[1]/C
                         clock pessimism              0.000    55.079    
                         clock uncertainty           -0.035    55.044    
    SLICE_X64Y16         FDPE (Setup_fdpe_C_D)        0.077    55.121    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr_reg[1]
  -------------------------------------------------------------------
                         required time                         55.121    
                         arrival time                         -49.402    
  -------------------------------------------------------------------
                         slack                                  5.719    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        9.398ns  (logic 1.578ns (16.796%)  route 7.820ns (83.204%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            40.000ns
  Clock Path Skew:        5.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.079ns = ( 55.079 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 40.000    40.000    
    V16                                               0.000    40.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    40.000    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         1.454    41.454 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=4, routed)           7.820    49.274    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/SWDITMS
    SLICE_X64Y16         LUT5 (Prop_lut5_I4_O)        0.124    49.398 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr[0]_i_1/O
                         net (fo=1, routed)           0.000    49.398    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGnext[0]
    SLICE_X64Y16         FDPE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    U15                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         1.385    51.385 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.091    53.476    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.567 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=134, routed)         1.512    55.079    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X64Y16         FDPE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr_reg[0]/C
                         clock pessimism              0.000    55.079    
                         clock uncertainty           -0.035    55.044    
    SLICE_X64Y16         FDPE (Setup_fdpe_C_D)        0.079    55.123    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr_reg[0]
  -------------------------------------------------------------------
                         required time                         55.123    
                         arrival time                         -49.398    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        9.399ns  (logic 1.578ns (16.794%)  route 7.821ns (83.206%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            40.000ns
  Clock Path Skew:        5.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.079ns = ( 55.079 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 40.000    40.000    
    V16                                               0.000    40.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    40.000    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         1.454    41.454 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=4, routed)           7.821    49.275    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/SWDITMS
    SLICE_X64Y16         LUT5 (Prop_lut5_I3_O)        0.124    49.399 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr[3]_i_1/O
                         net (fo=1, routed)           0.000    49.399    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGnext[3]
    SLICE_X64Y16         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    U15                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         1.385    51.385 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.091    53.476    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.567 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=134, routed)         1.512    55.079    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X64Y16         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr_reg[3]/C
                         clock pessimism              0.000    55.079    
                         clock uncertainty           -0.035    55.044    
    SLICE_X64Y16         FDCE (Setup_fdce_C_D)        0.081    55.125    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr_reg[3]
  -------------------------------------------------------------------
                         required time                         55.125    
                         arrival time                         -49.399    
  -------------------------------------------------------------------
                         slack                                  5.726    

Slack (MET) :             42.516ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Facerdycdri_reg/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        7.433ns  (logic 1.490ns (20.046%)  route 5.943ns (79.954%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.072ns = ( 55.072 - 50.000 ) 
    Source Clock Delay      (SCD):    5.603ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         1.455     1.455 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.421     3.876    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.972 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=134, routed)         1.630     5.603    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X64Y16         FDPE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDPE (Prop_fdpe_C_Q)         0.518     6.121 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr_reg[1]/Q
                         net (fo=37, routed)          2.335     8.455    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGcurr[1]
    SLICE_X63Y27         LUT5 (Prop_lut5_I1_O)        0.124     8.579 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Transapdp_i_2/O
                         net (fo=3, routed)           0.868     9.447    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/TransapdpEn
    SLICE_X64Y26         LUT5 (Prop_lut5_I0_O)        0.148     9.595 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APdir_cdc_check_i_3/O
                         net (fo=3, routed)           0.181     9.776    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APdir_cdc_check_i_3_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I0_O)        0.328    10.104 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APdir_cdc_check_i_1/O
                         net (fo=37, routed)          0.955    11.059    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/p_15_in
    SLICE_X65Y28         LUT3 (Prop_lut3_I0_O)        0.124    11.183 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr[1]_i_4/O
                         net (fo=1, routed)           0.639    11.822    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/IptrEn
    SLICE_X64Y28         LUT6 (Prop_lut6_I0_O)        0.124    11.946 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr[1]_i_3/O
                         net (fo=4, routed)           0.966    12.912    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr[1]_i_3_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I0_O)        0.124    13.036 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Facerdycdri_i_1/O
                         net (fo=1, routed)           0.000    13.036    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Facerdycdri_i_1_n_0
    SLICE_X63Y27         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Facerdycdri_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    U15                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         1.385    51.385 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.091    53.476    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.567 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=134, routed)         1.505    55.072    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X63Y27         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Facerdycdri_reg/C
                         clock pessimism              0.485    55.558    
                         clock uncertainty           -0.035    55.522    
    SLICE_X63Y27         FDCE (Setup_fdce_C_D)        0.029    55.551    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Facerdycdri_reg
  -------------------------------------------------------------------
                         required time                         55.551    
                         arrival time                         -13.036    
  -------------------------------------------------------------------
                         slack                                 42.516    

Slack (MET) :             42.657ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/NCONTerr_reg/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        7.294ns  (logic 1.490ns (20.428%)  route 5.804ns (79.572%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.072ns = ( 55.072 - 50.000 ) 
    Source Clock Delay      (SCD):    5.603ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         1.455     1.455 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.421     3.876    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.972 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=134, routed)         1.630     5.603    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X64Y16         FDPE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDPE (Prop_fdpe_C_Q)         0.518     6.121 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr_reg[1]/Q
                         net (fo=37, routed)          2.335     8.455    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGcurr[1]
    SLICE_X63Y27         LUT5 (Prop_lut5_I1_O)        0.124     8.579 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Transapdp_i_2/O
                         net (fo=3, routed)           0.868     9.447    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/TransapdpEn
    SLICE_X64Y26         LUT5 (Prop_lut5_I0_O)        0.148     9.595 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APdir_cdc_check_i_3/O
                         net (fo=3, routed)           0.181     9.776    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APdir_cdc_check_i_3_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I0_O)        0.328    10.104 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APdir_cdc_check_i_1/O
                         net (fo=37, routed)          0.955    11.059    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/p_15_in
    SLICE_X65Y28         LUT3 (Prop_lut3_I0_O)        0.124    11.183 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr[1]_i_4/O
                         net (fo=1, routed)           0.639    11.822    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/IptrEn
    SLICE_X64Y28         LUT6 (Prop_lut6_I0_O)        0.124    11.946 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr[1]_i_3/O
                         net (fo=4, routed)           0.827    12.773    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr[1]_i_3_n_0
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.124    12.897 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/NCONTerr_i_1/O
                         net (fo=1, routed)           0.000    12.897    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/NCONTerr_i_1_n_0
    SLICE_X65Y27         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/NCONTerr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    U15                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         1.385    51.385 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.091    53.476    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.567 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=134, routed)         1.505    55.072    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X65Y27         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/NCONTerr_reg/C
                         clock pessimism              0.485    55.558    
                         clock uncertainty           -0.035    55.522    
    SLICE_X65Y27         FDCE (Setup_fdce_C_D)        0.031    55.553    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/NCONTerr_reg
  -------------------------------------------------------------------
                         required time                         55.553    
                         arrival time                         -12.897    
  -------------------------------------------------------------------
                         slack                                 42.657    

Slack (MET) :             42.728ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        7.221ns  (logic 1.490ns (20.634%)  route 5.731ns (79.366%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.072ns = ( 55.072 - 50.000 ) 
    Source Clock Delay      (SCD):    5.603ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         1.455     1.455 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.421     3.876    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.972 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=134, routed)         1.630     5.603    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X64Y16         FDPE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDPE (Prop_fdpe_C_Q)         0.518     6.121 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr_reg[1]/Q
                         net (fo=37, routed)          2.335     8.455    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGcurr[1]
    SLICE_X63Y27         LUT5 (Prop_lut5_I1_O)        0.124     8.579 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Transapdp_i_2/O
                         net (fo=3, routed)           0.868     9.447    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/TransapdpEn
    SLICE_X64Y26         LUT5 (Prop_lut5_I0_O)        0.148     9.595 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APdir_cdc_check_i_3/O
                         net (fo=3, routed)           0.181     9.776    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APdir_cdc_check_i_3_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I0_O)        0.328    10.104 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APdir_cdc_check_i_1/O
                         net (fo=37, routed)          0.955    11.059    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/p_15_in
    SLICE_X65Y28         LUT3 (Prop_lut3_I0_O)        0.124    11.183 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr[1]_i_4/O
                         net (fo=1, routed)           0.639    11.822    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/IptrEn
    SLICE_X64Y28         LUT6 (Prop_lut6_I0_O)        0.124    11.946 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr[1]_i_3/O
                         net (fo=4, routed)           0.754    12.700    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr[1]_i_3_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I0_O)        0.124    12.824 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr[0]_i_1/O
                         net (fo=1, routed)           0.000    12.824    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdrD[0]
    SLICE_X62Y27         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    U15                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         1.385    51.385 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.091    53.476    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.567 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=134, routed)         1.505    55.072    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X62Y27         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg[0]/C
                         clock pessimism              0.485    55.558    
                         clock uncertainty           -0.035    55.522    
    SLICE_X62Y27         FDCE (Setup_fdce_C_D)        0.029    55.551    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg[0]
  -------------------------------------------------------------------
                         required time                         55.551    
                         arrival time                         -12.824    
  -------------------------------------------------------------------
                         slack                                 42.728    

Slack (MET) :             43.015ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        6.935ns  (logic 1.490ns (21.484%)  route 5.445ns (78.516%))
  Logic Levels:           6  (LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.072ns = ( 55.072 - 50.000 ) 
    Source Clock Delay      (SCD):    5.603ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         1.455     1.455 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.421     3.876    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.972 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=134, routed)         1.630     5.603    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X64Y16         FDPE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDPE (Prop_fdpe_C_Q)         0.518     6.121 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr_reg[1]/Q
                         net (fo=37, routed)          2.335     8.455    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGcurr[1]
    SLICE_X63Y27         LUT5 (Prop_lut5_I1_O)        0.124     8.579 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Transapdp_i_2/O
                         net (fo=3, routed)           0.868     9.447    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/TransapdpEn
    SLICE_X64Y26         LUT5 (Prop_lut5_I0_O)        0.148     9.595 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APdir_cdc_check_i_3/O
                         net (fo=3, routed)           0.181     9.776    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APdir_cdc_check_i_3_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I0_O)        0.328    10.104 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APdir_cdc_check_i_1/O
                         net (fo=37, routed)          0.955    11.059    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/p_15_in
    SLICE_X65Y28         LUT3 (Prop_lut3_I0_O)        0.124    11.183 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr[1]_i_4/O
                         net (fo=1, routed)           0.639    11.822    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/IptrEn
    SLICE_X64Y28         LUT6 (Prop_lut6_I0_O)        0.124    11.946 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr[1]_i_3/O
                         net (fo=4, routed)           0.468    12.414    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr[1]_i_3_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I4_O)        0.124    12.538 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr[1]_i_1/O
                         net (fo=1, routed)           0.000    12.538    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr[1]_i_1_n_0
    SLICE_X62Y27         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    U15                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         1.385    51.385 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.091    53.476    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.567 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=134, routed)         1.505    55.072    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X62Y27         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg[1]/C
                         clock pessimism              0.485    55.558    
                         clock uncertainty           -0.035    55.522    
    SLICE_X62Y27         FDCE (Setup_fdce_C_D)        0.031    55.553    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg[1]
  -------------------------------------------------------------------
                         required time                         55.553    
                         arrival time                         -12.538    
  -------------------------------------------------------------------
                         slack                                 43.015    

Slack (MET) :             43.456ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        6.261ns  (logic 1.118ns (17.857%)  route 5.143ns (82.143%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.074ns = ( 55.074 - 50.000 ) 
    Source Clock Delay      (SCD):    5.603ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         1.455     1.455 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.421     3.876    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.972 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=134, routed)         1.630     5.603    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X64Y16         FDPE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDPE (Prop_fdpe_C_Q)         0.518     6.121 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr_reg[1]/Q
                         net (fo=37, routed)          2.335     8.455    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGcurr[1]
    SLICE_X63Y27         LUT5 (Prop_lut5_I1_O)        0.124     8.579 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Transapdp_i_2/O
                         net (fo=3, routed)           0.868     9.447    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/TransapdpEn
    SLICE_X64Y26         LUT5 (Prop_lut5_I0_O)        0.148     9.595 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APdir_cdc_check_i_3/O
                         net (fo=3, routed)           0.181     9.776    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APdir_cdc_check_i_3_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I0_O)        0.328    10.104 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APdir_cdc_check_i_1/O
                         net (fo=37, routed)          1.759    11.864    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/p_15_in
    SLICE_X61Y19         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    U15                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         1.385    51.385 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.091    53.476    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.567 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=134, routed)         1.507    55.074    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X61Y19         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[10]/C
                         clock pessimism              0.485    55.560    
                         clock uncertainty           -0.035    55.524    
    SLICE_X61Y19         FDCE (Setup_fdce_C_CE)      -0.205    55.319    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[10]
  -------------------------------------------------------------------
                         required time                         55.319    
                         arrival time                         -11.864    
  -------------------------------------------------------------------
                         slack                                 43.456    

Slack (MET) :             43.456ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        6.261ns  (logic 1.118ns (17.857%)  route 5.143ns (82.143%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.074ns = ( 55.074 - 50.000 ) 
    Source Clock Delay      (SCD):    5.603ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         1.455     1.455 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.421     3.876    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.972 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=134, routed)         1.630     5.603    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X64Y16         FDPE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDPE (Prop_fdpe_C_Q)         0.518     6.121 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr_reg[1]/Q
                         net (fo=37, routed)          2.335     8.455    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGcurr[1]
    SLICE_X63Y27         LUT5 (Prop_lut5_I1_O)        0.124     8.579 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Transapdp_i_2/O
                         net (fo=3, routed)           0.868     9.447    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/TransapdpEn
    SLICE_X64Y26         LUT5 (Prop_lut5_I0_O)        0.148     9.595 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APdir_cdc_check_i_3/O
                         net (fo=3, routed)           0.181     9.776    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APdir_cdc_check_i_3_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I0_O)        0.328    10.104 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APdir_cdc_check_i_1/O
                         net (fo=37, routed)          1.759    11.864    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/p_15_in
    SLICE_X61Y19         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    U15                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         1.385    51.385 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.091    53.476    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.567 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=134, routed)         1.507    55.074    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X61Y19         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[15]/C
                         clock pessimism              0.485    55.560    
                         clock uncertainty           -0.035    55.524    
    SLICE_X61Y19         FDCE (Setup_fdce_C_CE)      -0.205    55.319    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[15]
  -------------------------------------------------------------------
                         required time                         55.319    
                         arrival time                         -11.864    
  -------------------------------------------------------------------
                         slack                                 43.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGir_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.000     1.223    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=134, routed)         0.586     1.835    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X65Y29         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDCE (Prop_fdce_C_Q)         0.141     1.976 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsir_reg[0]/Q
                         net (fo=1, routed)           0.087     2.063    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsir[0]
    SLICE_X64Y29         LUT3 (Prop_lut3_I0_O)        0.045     2.108 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGir[0]_i_1/O
                         net (fo=1, routed)           0.000     2.108    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGirD[0]
    SLICE_X64Y29         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGir_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.149     1.560    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.589 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=134, routed)         0.855     2.443    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X64Y29         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGir_reg[0]/C
                         clock pessimism             -0.596     1.848    
    SLICE_X64Y29         FDCE (Hold_fdce_C_D)         0.120     1.968    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGir_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.000     1.223    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=134, routed)         0.589     1.838    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X65Y17         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDCE (Prop_fdce_C_Q)         0.141     1.979 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg[15]/Q
                         net (fo=3, routed)           0.099     2.078    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg_n_0_[15]
    SLICE_X64Y17         LUT3 (Prop_lut3_I0_O)        0.045     2.123 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Trncnt_cdc_check[0]_i_1/O
                         net (fo=1, routed)           0.000     2.123    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/TrncntD[0]
    SLICE_X64Y17         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.149     1.560    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.589 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=134, routed)         0.858     2.446    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X64Y17         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[0]/C
                         clock pessimism             -0.596     1.851    
    SLICE_X64Y17         FDCE (Hold_fdce_C_D)         0.120     1.971    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.000     1.223    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=134, routed)         0.585     1.834    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X65Y21         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.141     1.975 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg[22]/Q
                         net (fo=3, routed)           0.113     2.088    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg_n_0_[22]
    SLICE_X62Y21         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.149     1.560    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.589 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=134, routed)         0.854     2.442    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X62Y21         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[19]/C
                         clock pessimism             -0.595     1.848    
    SLICE_X62Y21         FDCE (Hold_fdce_C_D)         0.066     1.914    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.306%)  route 0.129ns (47.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.000     1.223    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=134, routed)         0.583     1.832    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X63Y23         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141     1.973 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg[8]/Q
                         net (fo=4, routed)           0.129     2.101    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/p_0_in3_in
    SLICE_X60Y23         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.149     1.560    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.589 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=134, routed)         0.849     2.437    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X60Y23         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[5]/C
                         clock pessimism             -0.574     1.864    
    SLICE_X60Y23         FDCE (Hold_fdce_C_D)         0.063     1.927    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Trnmode_cdc_check_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.230%)  route 0.140ns (49.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.000     1.223    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=134, routed)         0.583     1.832    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X63Y23         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141     1.973 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg[5]/Q
                         net (fo=3, routed)           0.140     2.113    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg_n_0_[5]
    SLICE_X61Y23         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Trnmode_cdc_check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.149     1.560    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.589 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=134, routed)         0.849     2.437    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X61Y23         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Trnmode_cdc_check_reg[0]/C
                         clock pessimism             -0.574     1.864    
    SLICE_X61Y23         FDCE (Hold_fdce_C_D)         0.070     1.934    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Trnmode_cdc_check_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.318%)  route 0.129ns (47.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.000     1.223    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=134, routed)         0.583     1.832    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X63Y23         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141     1.973 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg[10]/Q
                         net (fo=3, routed)           0.129     2.101    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg_n_0_[10]
    SLICE_X60Y23         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.149     1.560    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.589 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=134, routed)         0.849     2.437    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X60Y23         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[7]/C
                         clock pessimism             -0.574     1.864    
    SLICE_X60Y23         FDCE (Hold_fdce_C_D)         0.053     1.917    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APsel_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.663%)  route 0.143ns (50.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.000     1.223    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=134, routed)         0.586     1.835    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X62Y20         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.141     1.976 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg[28]/Q
                         net (fo=3, routed)           0.143     2.119    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg_n_0_[28]
    SLICE_X61Y21         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APsel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.149     1.560    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.589 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=134, routed)         0.852     2.440    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X61Y21         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APsel_reg[1]/C
                         clock pessimism             -0.574     1.867    
    SLICE_X61Y21         FDCE (Hold_fdce_C_D)         0.066     1.933    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APsel_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.767%)  route 0.142ns (50.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.000     1.223    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=134, routed)         0.586     1.835    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X62Y20         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.141     1.976 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg[28]/Q
                         net (fo=3, routed)           0.142     2.118    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg_n_0_[28]
    SLICE_X60Y20         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.149     1.560    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.589 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=134, routed)         0.853     2.441    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X60Y20         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[25]/C
                         clock pessimism             -0.574     1.868    
    SLICE_X60Y20         FDCE (Hold_fdce_C_D)         0.063     1.931    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Masklane_cdc_check_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.778%)  route 0.131ns (48.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.000     1.223    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=134, routed)         0.588     1.837    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X62Y18         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.141     1.978 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg[11]/Q
                         net (fo=3, routed)           0.131     2.109    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg_n_0_[11]
    SLICE_X62Y19         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Masklane_cdc_check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.149     1.560    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.589 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=134, routed)         0.856     2.444    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X62Y19         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Masklane_cdc_check_reg[0]/C
                         clock pessimism             -0.595     1.850    
    SLICE_X62Y19         FDCE (Hold_fdce_C_D)         0.070     1.920    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Masklane_cdc_check_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.637%)  route 0.111ns (37.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.000     1.223    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=134, routed)         0.586     1.835    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X62Y20         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.141     1.976 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg[26]/Q
                         net (fo=3, routed)           0.111     2.087    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg_n_0_[26]
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.045     2.132 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr[25]_i_1/O
                         net (fo=1, routed)           0.000     2.132    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr[25]_i_1_n_0
    SLICE_X63Y20         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.149     1.560    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.589 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=134, routed)         0.855     2.443    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X63Y20         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg[25]/C
                         clock pessimism             -0.596     1.848    
    SLICE_X63Y20         FDCE (Hold_fdce_C_D)         0.092     1.940    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SWCLK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { DAPLink_tri_o[15] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0  DAPLink_tri_o_IBUF_BUFG[15]_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X65Y28   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/Busabort_cdc_check_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X65Y28   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/Busreq_cdc_check_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X63Y27   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/CDBGPWRUPREQ_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X62Y25   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/CSYSPWRUPREQ_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X65Y28   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APabort_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X61Y24   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APbanksel_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X63Y24   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APbanksel_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X63Y24   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APbanksel_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X63Y24   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APbanksel_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X65Y28   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/Busabort_cdc_check_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X65Y28   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/Busreq_cdc_check_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X63Y27   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/CDBGPWRUPREQ_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X65Y28   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APabort_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X61Y21   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APsel_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X61Y21   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APsel_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X61Y21   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APsel_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X61Y21   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APsel_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X65Y28   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Busreqi_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X65Y22   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X65Y28   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/Busabort_cdc_check_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X65Y28   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/Busreq_cdc_check_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X62Y25   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/CSYSPWRUPREQ_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X65Y28   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APabort_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X63Y24   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APbanksel_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X63Y24   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APbanksel_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X63Y24   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APbanksel_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X65Y28   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Busreqi_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X64Y19   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X62Y21   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  slow_out_clk
  To Clock:  slow_out_clk

Setup :            0  Failing Endpoints,  Worst Slack       89.841ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.549ns,  Total Violation        0.000ns
PW    :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             89.841ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAPLink_tri_o[11]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (slow_out_clk rise@100.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        9.134ns  (logic 5.315ns (58.186%)  route 3.819ns (41.814%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.500ns
  Output Delay:           0.500ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    V14                                               0.000     0.500 f  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    V14                  IBUF (Prop_ibuf_I_O)         1.452     1.952 f  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=7, routed)           2.014     3.965    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[34]
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.152     4.117 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[37]_INST_0/O
                         net (fo=1, routed)           1.805     5.923    DAPLink_tri_o_IBUF__0[11]
    U16                  OBUF (Prop_obuf_I_O)         3.711     9.634 r  DAPLink_tri_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.634    DAPLink_tri_o[11]
    U16                                                               r  DAPLink_tri_o[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.025    99.975    
                         output delay                -0.500    99.475    
  -------------------------------------------------------------------
                         required time                         99.475    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                 89.841    

Slack (MET) :             90.264ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            usb_uart_txd
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (slow_out_clk rise@100.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        8.711ns  (logic 5.051ns (57.989%)  route 3.659ns (42.011%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.500ns
  Output Delay:           0.500ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    V14                                               0.000     0.500 f  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    V14                  IBUF (Prop_ibuf_I_O)         1.452     1.952 f  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=7, routed)           1.580     3.532    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[34]
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.124     3.656 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/uart_txd_arty_INST_0/O
                         net (fo=1, routed)           2.079     5.735    usb_uart_txd_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.476     9.211 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     9.211    usb_uart_txd
    R12                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.025    99.975    
                         output delay                -0.500    99.475    
  -------------------------------------------------------------------
                         required time                         99.475    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                 90.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.549ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            usb_uart_txd
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 1.442ns (56.009%)  route 1.132ns (43.991%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.500ns
  Output Delay:           0.500ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    V14                                               0.000     0.500 f  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    V14                  IBUF (Prop_ibuf_I_O)         0.220     0.720 f  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=7, routed)           0.625     1.345    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[34]
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.045     1.390 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/uart_txd_arty_INST_0/O
                         net (fo=1, routed)           0.507     1.897    usb_uart_txd_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.177     3.074 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     3.074    usb_uart_txd
    R12                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.500    -0.475    
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           3.074    
  -------------------------------------------------------------------
                         slack                                  3.549    

Slack (MET) :             3.693ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAPLink_tri_o[11]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 1.536ns (56.506%)  route 1.182ns (43.494%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.500ns
  Output Delay:           0.500ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    V14                                               0.000     0.500 f  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    V14                  IBUF (Prop_ibuf_I_O)         0.220     0.720 f  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=7, routed)           0.795     1.515    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[34]
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.044     1.559 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[37]_INST_0/O
                         net (fo=1, routed)           0.387     1.946    DAPLink_tri_o_IBUF__0[11]
    U16                  OBUF (Prop_obuf_I_O)         1.272     3.218 r  DAPLink_tri_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.218    DAPLink_tri_o[11]
    U16                                                               r  DAPLink_tri_o[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.500    -0.475    
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           3.218    
  -------------------------------------------------------------------
                         slack                                  3.693    






---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y1  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_m1_for_arty_s7_clk_wiz_0_0
  To Clock:  clkfbout_m1_for_arty_s7_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_m1_for_arty_s7_clk_wiz_0_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y18   m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y1  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.419ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_3_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.708ns  (logic 2.759ns (31.684%)  route 5.949ns (68.316%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 8.517 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.640    -0.856    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/HCLK
    SLICE_X65Y5          FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_reg[0]/Q
                         net (fo=128, routed)         1.498     1.098    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex[0]
    SLICE_X49Y10         LUT6 (Prop_lut6_I4_O)        0.124     1.222 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_4/O
                         net (fo=1, routed)           0.000     1.222    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_4_n_0
    SLICE_X49Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     1.460 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     1.460    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_2_n_0
    SLICE_X49Y10         MUXF8 (Prop_muxf8_I0_O)      0.104     1.564 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_1/O
                         net (fo=8, routed)           0.457     2.021    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/a_reg_0[0]
    SLICE_X48Y9          LUT3 (Prop_lut3_I1_O)        0.316     2.337 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/mem_held_addr[3]_i_16/O
                         net (fo=2, routed)           0.459     2.796    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_dp/au_in_a[0]
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.124     2.920 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_alu_dec/u_adder/mem_held_addr[3]_i_10/O
                         net (fo=1, routed)           0.557     3.477    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/S[0]
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.114 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.231 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.231    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.568 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11]_i_1/O[1]
                         net (fo=6, routed)           0.896     5.464    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11][1]
    SLICE_X45Y6          LUT3 (Prop_lut3_I0_O)        0.306     5.770 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/genblk3[1].ram_block_reg_0_0_i_6/O
                         net (fo=17, routed)          2.082     7.852    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[7]
    RAMB36_X1Y8          RAMB36E1                                     r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_3_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.497     8.517    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/HCLK
    RAMB36_X1Y8          RAMB36E1                                     r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_3_0/CLKARDCLK
                         clock pessimism              0.562     9.079    
                         clock uncertainty           -0.243     8.837    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     8.271    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_3_0
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                          -7.852    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/dtcm_sel_reg/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.097ns  (logic 3.800ns (41.774%)  route 5.297ns (58.226%))
  Logic Levels:           16  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.640    -0.856    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/HCLK
    SLICE_X65Y5          FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_reg[0]/Q
                         net (fo=128, routed)         1.498     1.098    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex[0]
    SLICE_X49Y10         LUT6 (Prop_lut6_I4_O)        0.124     1.222 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_4/O
                         net (fo=1, routed)           0.000     1.222    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_4_n_0
    SLICE_X49Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     1.460 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     1.460    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_2_n_0
    SLICE_X49Y10         MUXF8 (Prop_muxf8_I0_O)      0.104     1.564 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_1/O
                         net (fo=8, routed)           0.457     2.021    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/a_reg_0[0]
    SLICE_X48Y9          LUT3 (Prop_lut3_I1_O)        0.316     2.337 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/mem_held_addr[3]_i_16/O
                         net (fo=2, routed)           0.459     2.796    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_dp/au_in_a[0]
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.124     2.920 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_alu_dec/u_adder/mem_held_addr[3]_i_10/O
                         net (fo=1, routed)           0.557     3.477    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/S[0]
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.114 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.231 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.231    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.348 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.348    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11]_i_1_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.465 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.465    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[15]_i_1_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.582 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.582    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[19]_i_1_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.699 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.699    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[23]_i_1_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.036 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[27]_i_1/O[1]
                         net (fo=6, routed)           0.981     6.017    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/pc_reg[31][10]
    SLICE_X48Y17         LUT4 (Prop_lut4_I0_O)        0.306     6.323 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/itcm_sel_i_5/O
                         net (fo=1, routed)           0.280     6.602    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/itcm_sel_i_5_n_0
    SLICE_X48Y17         LUT5 (Prop_lut5_I4_O)        0.124     6.726 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/itcm_sel_i_3/O
                         net (fo=4, routed)           0.629     7.355    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/z_27_20__6
    SLICE_X49Y19         LUT2 (Prop_lut2_I0_O)        0.117     7.472 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/dtcm_sel_i_4/O
                         net (fo=1, routed)           0.436     7.909    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/pc_reg[31]_4
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.332     8.241 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/dtcm_sel_i_1/O
                         net (fo=1, routed)           0.000     8.241    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_dtcm_sel
    SLICE_X49Y19         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/dtcm_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.443     8.464    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/HCLK
    SLICE_X49Y19         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/dtcm_sel_reg/C
                         clock pessimism              0.562     9.026    
                         clock uncertainty           -0.243     8.783    
    SLICE_X49Y19         FDCE (Setup_fdce_C_D)        0.029     8.812    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/dtcm_sel_reg
  -------------------------------------------------------------------
                         required time                          8.812    
                         arrival time                          -8.241    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.510ns  (logic 2.759ns (32.421%)  route 5.751ns (67.579%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.640    -0.856    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/HCLK
    SLICE_X65Y5          FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_reg[0]/Q
                         net (fo=128, routed)         1.498     1.098    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex[0]
    SLICE_X49Y10         LUT6 (Prop_lut6_I4_O)        0.124     1.222 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_4/O
                         net (fo=1, routed)           0.000     1.222    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_4_n_0
    SLICE_X49Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     1.460 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     1.460    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_2_n_0
    SLICE_X49Y10         MUXF8 (Prop_muxf8_I0_O)      0.104     1.564 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_1/O
                         net (fo=8, routed)           0.457     2.021    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/a_reg_0[0]
    SLICE_X48Y9          LUT3 (Prop_lut3_I1_O)        0.316     2.337 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/mem_held_addr[3]_i_16/O
                         net (fo=2, routed)           0.459     2.796    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_dp/au_in_a[0]
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.124     2.920 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_alu_dec/u_adder/mem_held_addr[3]_i_10/O
                         net (fo=1, routed)           0.557     3.477    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/S[0]
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.114 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.231 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.231    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.568 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11]_i_1/O[1]
                         net (fo=6, routed)           0.896     5.464    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11][1]
    SLICE_X45Y6          LUT3 (Prop_lut3_I0_O)        0.306     5.770 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/genblk3[1].ram_block_reg_0_0_i_6/O
                         net (fo=17, routed)          1.884     7.654    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/ADDRARDADDR[7]
    RAMB36_X1Y7          RAMB36E1                                     r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.494     8.514    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/HCLK
    RAMB36_X1Y7          RAMB36E1                                     r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_0/CLKARDCLK
                         clock pessimism              0.562     9.076    
                         clock uncertainty           -0.243     8.834    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     8.268    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_0
  -------------------------------------------------------------------
                         required time                          8.268    
                         arrival time                          -7.654    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_3_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.502ns  (logic 2.790ns (32.816%)  route 5.712ns (67.184%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 8.517 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.640    -0.856    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/HCLK
    SLICE_X65Y5          FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_reg[0]/Q
                         net (fo=128, routed)         1.498     1.098    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex[0]
    SLICE_X49Y10         LUT6 (Prop_lut6_I4_O)        0.124     1.222 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_4/O
                         net (fo=1, routed)           0.000     1.222    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_4_n_0
    SLICE_X49Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     1.460 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     1.460    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_2_n_0
    SLICE_X49Y10         MUXF8 (Prop_muxf8_I0_O)      0.104     1.564 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_1/O
                         net (fo=8, routed)           0.457     2.021    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/a_reg_0[0]
    SLICE_X48Y9          LUT3 (Prop_lut3_I1_O)        0.316     2.337 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/mem_held_addr[3]_i_16/O
                         net (fo=2, routed)           0.459     2.796    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_dp/au_in_a[0]
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.124     2.920 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_alu_dec/u_adder/mem_held_addr[3]_i_10/O
                         net (fo=1, routed)           0.557     3.477    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/S[0]
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.114 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.231 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.231    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.348 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.348    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11]_i_1_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.604 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[15]_i_1/O[2]
                         net (fo=6, routed)           0.721     5.325    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[15][2]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.301     5.626 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/genblk3[1].ram_block_reg_0_0_i_1/O
                         net (fo=17, routed)          2.020     7.646    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[12]
    RAMB36_X1Y8          RAMB36E1                                     r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_3_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.497     8.517    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/HCLK
    RAMB36_X1Y8          RAMB36E1                                     r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_3_0/CLKARDCLK
                         clock pessimism              0.562     9.079    
                         clock uncertainty           -0.243     8.837    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     8.271    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_3_0
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                          -7.646    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.857ns  (logic 2.212ns (24.975%)  route 6.645ns (75.025%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.568    -0.928    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X11Y38         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5]/Q
                         net (fo=2, routed)           1.135     0.663    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5][5]
    SLICE_X8Y39          LUT6 (Prop_lut6_I0_O)        0.124     0.787 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           0.416     1.203    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/eqOp__4
    SLICE_X8Y38          LUT3 (Prop_lut3_I2_O)        0.116     1.319 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          1.099     2.418    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_axi_wready[2]
    SLICE_X28Y41         LUT5 (Prop_lut5_I0_O)        0.328     2.746 r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.291     3.037    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_3_n_0
    SLICE_X29Y41         LUT5 (Prop_lut5_I4_O)        0.124     3.161 r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.348     3.509    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_2_n_0
    SLICE_X28Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.633 f  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.593     4.226    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1_n_5
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.118     4.344 r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.578     4.922    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_axi_wready[5]
    SLICE_X33Y40         LUT6 (Prop_lut6_I1_O)        0.326     5.248 r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.467     5.715    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_aready0__5
    SLICE_X33Y40         LUT3 (Prop_lut3_I2_O)        0.124     5.839 r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32_i_2/O
                         net (fo=7, routed)           0.534     6.373    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_aready__1
    SLICE_X32Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.497 f  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32_i_1/O
                         net (fo=7, routed)           0.431     6.928    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr_reg[1]_0
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.124     7.052 r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_3/O
                         net (fo=3, routed)           0.414     7.465    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_in5_out
    SLICE_X35Y39         LUT6 (Prop_lut6_I1_O)        0.124     7.589 r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.340     7.929    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i
    SLICE_X35Y40         FDRE                                         r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.445     8.466    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X35Y40         FDRE                                         r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.562     9.028    
                         clock uncertainty           -0.243     8.785    
    SLICE_X35Y40         FDRE (Setup_fdre_C_CE)      -0.205     8.580    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -7.929    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.857ns  (logic 2.212ns (24.975%)  route 6.645ns (75.025%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.568    -0.928    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X11Y38         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5]/Q
                         net (fo=2, routed)           1.135     0.663    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5][5]
    SLICE_X8Y39          LUT6 (Prop_lut6_I0_O)        0.124     0.787 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           0.416     1.203    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/eqOp__4
    SLICE_X8Y38          LUT3 (Prop_lut3_I2_O)        0.116     1.319 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          1.099     2.418    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_axi_wready[2]
    SLICE_X28Y41         LUT5 (Prop_lut5_I0_O)        0.328     2.746 r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.291     3.037    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_3_n_0
    SLICE_X29Y41         LUT5 (Prop_lut5_I4_O)        0.124     3.161 r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.348     3.509    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_2_n_0
    SLICE_X28Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.633 f  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.593     4.226    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1_n_5
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.118     4.344 r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.578     4.922    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_axi_wready[5]
    SLICE_X33Y40         LUT6 (Prop_lut6_I1_O)        0.326     5.248 r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.467     5.715    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_aready0__5
    SLICE_X33Y40         LUT3 (Prop_lut3_I2_O)        0.124     5.839 r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32_i_2/O
                         net (fo=7, routed)           0.534     6.373    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_aready__1
    SLICE_X32Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.497 f  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32_i_1/O
                         net (fo=7, routed)           0.431     6.928    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr_reg[1]_0
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.124     7.052 r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_3/O
                         net (fo=3, routed)           0.414     7.465    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_in5_out
    SLICE_X35Y39         LUT6 (Prop_lut6_I1_O)        0.124     7.589 r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.340     7.929    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i
    SLICE_X35Y40         FDRE                                         r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.445     8.466    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X35Y40         FDRE                                         r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                         clock pessimism              0.562     9.028    
                         clock uncertainty           -0.243     8.785    
    SLICE_X35Y40         FDRE (Setup_fdre_C_CE)      -0.205     8.580    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -7.929    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.857ns  (logic 2.212ns (24.975%)  route 6.645ns (75.025%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.568    -0.928    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X11Y38         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5]/Q
                         net (fo=2, routed)           1.135     0.663    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5][5]
    SLICE_X8Y39          LUT6 (Prop_lut6_I0_O)        0.124     0.787 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           0.416     1.203    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/eqOp__4
    SLICE_X8Y38          LUT3 (Prop_lut3_I2_O)        0.116     1.319 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          1.099     2.418    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_axi_wready[2]
    SLICE_X28Y41         LUT5 (Prop_lut5_I0_O)        0.328     2.746 r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.291     3.037    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_3_n_0
    SLICE_X29Y41         LUT5 (Prop_lut5_I4_O)        0.124     3.161 r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.348     3.509    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_2_n_0
    SLICE_X28Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.633 f  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.593     4.226    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1_n_5
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.118     4.344 r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.578     4.922    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_axi_wready[5]
    SLICE_X33Y40         LUT6 (Prop_lut6_I1_O)        0.326     5.248 r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.467     5.715    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_aready0__5
    SLICE_X33Y40         LUT3 (Prop_lut3_I2_O)        0.124     5.839 r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32_i_2/O
                         net (fo=7, routed)           0.534     6.373    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_aready__1
    SLICE_X32Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.497 f  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32_i_1/O
                         net (fo=7, routed)           0.431     6.928    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr_reg[1]_0
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.124     7.052 r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_3/O
                         net (fo=3, routed)           0.414     7.465    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_in5_out
    SLICE_X35Y39         LUT6 (Prop_lut6_I1_O)        0.124     7.589 r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.340     7.929    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i
    SLICE_X34Y40         FDRE                                         r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.445     8.466    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X34Y40         FDRE                                         r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.562     9.028    
                         clock uncertainty           -0.243     8.785    
    SLICE_X34Y40         FDRE (Setup_fdre_C_CE)      -0.169     8.616    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.616    
                         arrival time                          -7.929    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.857ns  (logic 2.212ns (24.975%)  route 6.645ns (75.025%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.568    -0.928    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X11Y38         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5]/Q
                         net (fo=2, routed)           1.135     0.663    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5][5]
    SLICE_X8Y39          LUT6 (Prop_lut6_I0_O)        0.124     0.787 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           0.416     1.203    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/eqOp__4
    SLICE_X8Y38          LUT3 (Prop_lut3_I2_O)        0.116     1.319 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          1.099     2.418    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_axi_wready[2]
    SLICE_X28Y41         LUT5 (Prop_lut5_I0_O)        0.328     2.746 r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.291     3.037    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_3_n_0
    SLICE_X29Y41         LUT5 (Prop_lut5_I4_O)        0.124     3.161 r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.348     3.509    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_2_n_0
    SLICE_X28Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.633 f  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.593     4.226    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1_n_5
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.118     4.344 r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.578     4.922    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_axi_wready[5]
    SLICE_X33Y40         LUT6 (Prop_lut6_I1_O)        0.326     5.248 r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.467     5.715    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_aready0__5
    SLICE_X33Y40         LUT3 (Prop_lut3_I2_O)        0.124     5.839 r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32_i_2/O
                         net (fo=7, routed)           0.534     6.373    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_aready__1
    SLICE_X32Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.497 f  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32_i_1/O
                         net (fo=7, routed)           0.431     6.928    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr_reg[1]_0
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.124     7.052 r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_3/O
                         net (fo=3, routed)           0.414     7.465    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_in5_out
    SLICE_X35Y39         LUT6 (Prop_lut6_I1_O)        0.124     7.589 r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.340     7.929    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i
    SLICE_X34Y40         FDSE                                         r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.445     8.466    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X34Y40         FDSE                                         r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.562     9.028    
                         clock uncertainty           -0.243     8.785    
    SLICE_X34Y40         FDSE (Setup_fdse_C_CE)      -0.169     8.616    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.616    
                         arrival time                          -7.929    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_3_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.416ns  (logic 2.643ns (31.406%)  route 5.773ns (68.594%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 8.517 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.640    -0.856    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/HCLK
    SLICE_X65Y5          FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_reg[0]/Q
                         net (fo=128, routed)         1.498     1.098    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex[0]
    SLICE_X49Y10         LUT6 (Prop_lut6_I4_O)        0.124     1.222 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_4/O
                         net (fo=1, routed)           0.000     1.222    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_4_n_0
    SLICE_X49Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     1.460 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     1.460    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_2_n_0
    SLICE_X49Y10         MUXF8 (Prop_muxf8_I0_O)      0.104     1.564 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_1/O
                         net (fo=8, routed)           0.457     2.021    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/a_reg_0[0]
    SLICE_X48Y9          LUT3 (Prop_lut3_I1_O)        0.316     2.337 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/mem_held_addr[3]_i_16/O
                         net (fo=2, routed)           0.459     2.796    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_dp/au_in_a[0]
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.124     2.920 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_alu_dec/u_adder/mem_held_addr[3]_i_10/O
                         net (fo=1, routed)           0.557     3.477    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/S[0]
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.114 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.231 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.231    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.463 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11]_i_1/O[0]
                         net (fo=6, routed)           0.741     5.204    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11][0]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.295     5.499 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/genblk3[1].ram_block_reg_0_0_i_7/O
                         net (fo=17, routed)          2.060     7.560    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[6]
    RAMB36_X1Y8          RAMB36E1                                     r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_3_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.497     8.517    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/HCLK
    RAMB36_X1Y8          RAMB36E1                                     r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_3_0/CLKARDCLK
                         clock pessimism              0.562     9.079    
                         clock uncertainty           -0.243     8.837    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     8.271    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_3_0
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                          -7.560    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_3_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.379ns  (logic 2.642ns (31.531%)  route 5.737ns (68.469%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 8.517 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.640    -0.856    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/HCLK
    SLICE_X65Y5          FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_reg[0]/Q
                         net (fo=128, routed)         1.498     1.098    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex[0]
    SLICE_X49Y10         LUT6 (Prop_lut6_I4_O)        0.124     1.222 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_4/O
                         net (fo=1, routed)           0.000     1.222    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_4_n_0
    SLICE_X49Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     1.460 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     1.460    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_2_n_0
    SLICE_X49Y10         MUXF8 (Prop_muxf8_I0_O)      0.104     1.564 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_1/O
                         net (fo=8, routed)           0.457     2.021    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/a_reg_0[0]
    SLICE_X48Y9          LUT3 (Prop_lut3_I1_O)        0.316     2.337 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/mem_held_addr[3]_i_16/O
                         net (fo=2, routed)           0.459     2.796    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_dp/au_in_a[0]
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.124     2.920 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_alu_dec/u_adder/mem_held_addr[3]_i_10/O
                         net (fo=1, routed)           0.557     3.477    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/S[0]
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.114 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.451 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1/O[1]
                         net (fo=5, routed)           0.736     5.187    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7][1]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.306     5.493 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/genblk3[1].ram_block_reg_0_0_i_10/O
                         net (fo=17, routed)          2.030     7.523    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[3]
    RAMB36_X1Y8          RAMB36E1                                     r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_3_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.497     8.517    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/HCLK
    RAMB36_X1Y8          RAMB36E1                                     r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_3_0/CLKARDCLK
                         clock pessimism              0.562     9.079    
                         clock uncertainty           -0.243     8.837    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     8.271    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_3_0
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                  0.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.153%)  route 0.235ns (58.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.557    -0.620    m1_for_arty_s7_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X34Y57         FDRE                                         r  m1_for_arty_s7_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  m1_for_arty_s7_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/Q
                         net (fo=1, routed)           0.235    -0.222    m1_for_arty_s7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X38Y53         SRLC32E                                      r  m1_for_arty_s7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.827    -0.857    m1_for_arty_s7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y53         SRLC32E                                      r  m1_for_arty_s7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism              0.502    -0.355    
    SLICE_X38Y53         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.240    m1_for_arty_s7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.148ns (35.402%)  route 0.270ns (64.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.568    -0.609    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X14Y45         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.148    -0.461 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/Q
                         net (fo=1, routed)           0.270    -0.191    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X14Y50         SRLC32E                                      r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.833    -0.852    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X14Y50         SRLC32E                                      r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism              0.507    -0.345    
    SLICE_X14Y50         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.215    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.018%)  route 0.115ns (44.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.568    -0.609    m1_for_arty_s7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X55Y43         FDRE                                         r  m1_for_arty_s7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  m1_for_arty_s7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/Q
                         net (fo=1, routed)           0.115    -0.353    m1_for_arty_s7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X56Y44         SRLC32E                                      r  m1_for_arty_s7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.839    -0.846    m1_for_arty_s7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X56Y44         SRLC32E                                      r  m1_for_arty_s7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism              0.273    -0.572    
    SLICE_X56Y44         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.389    m1_for_arty_s7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.350ns (79.739%)  route 0.089ns (20.261%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.569    -0.608    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X9Y49          FDRE                                         r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/Q
                         net (fo=8, routed)           0.088    -0.379    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/Q[6]
    SLICE_X8Y49          LUT2 (Prop_lut2_I0_O)        0.045    -0.334 r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.334    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i[7]_i_3_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.223 r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.222    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[7]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.169 r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.169    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gwdc.diff_wr_rd_pntr1_out[8]
    SLICE_X8Y50          FDRE                                         r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.833    -0.852    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X8Y50          FDRE                                         r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[8]/C
                         clock pessimism              0.507    -0.345    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.134    -0.211    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[8]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.579%)  route 0.234ns (62.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.560    -0.617    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X40Y33         FDRE                                         r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[42]/Q
                         net (fo=11, routed)          0.234    -0.242    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[63]_0[41]
    SLICE_X35Y34         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.827    -0.858    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X35Y34         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[42]/C
                         clock pessimism              0.502    -0.355    
    SLICE_X35Y34         FDRE (Hold_fdre_C_D)         0.072    -0.283    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[42]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.378%)  route 0.190ns (47.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.569    -0.608    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X8Y48          FDRE                                         r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[2]/Q
                         net (fo=4, routed)           0.190    -0.254    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/Tx_FIFO_occ_Reversed[2]
    SLICE_X9Y52          LUT6 (Prop_lut6_I0_O)        0.045    -0.209 r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/ip2Bus_Data_1[29]
    SLICE_X9Y52          FDRE                                         r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.833    -0.852    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X9Y52          FDRE                                         r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[29]/C
                         clock pessimism              0.507    -0.345    
    SLICE_X9Y52          FDRE (Hold_fdre_C_D)         0.092    -0.253    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[29]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/instr_de_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_m_ctl_ex_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.150%)  route 0.245ns (56.850%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.566    -0.611    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/HCLK
    SLICE_X33Y0          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/instr_de_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDCE (Prop_fdce_C_Q)         0.141    -0.470 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/instr_de_reg[0]/Q
                         net (fo=31, routed)          0.245    -0.225    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_decode/Q[0]
    SLICE_X42Y0          LUT4 (Prop_lut4_I2_O)        0.045    -0.180 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_m_ctl_ex[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_mask_ctl[2]
    SLICE_X42Y0          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_m_ctl_ex_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.836    -0.849    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_decode/HCLK
    SLICE_X42Y0          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_m_ctl_ex_reg[2]/C
                         clock pessimism              0.502    -0.346    
    SLICE_X42Y0          FDCE (Hold_fdce_C_D)         0.120    -0.226    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_m_ctl_ex_reg[2]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.484%)  route 0.214ns (53.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.565    -0.612    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X40Y44         FDRE                                         r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[33]/Q
                         net (fo=1, routed)           0.214    -0.257    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[33]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.045    -0.212 r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i[33]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.212    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer[33]
    SLICE_X35Y44         FDRE                                         r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.833    -0.852    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X35Y44         FDRE                                         r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[33]/C
                         clock pessimism              0.502    -0.349    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.091    -0.258    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[33]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.485%)  route 0.222ns (51.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.569    -0.608    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X8Y49          FDRE                                         r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[4]/Q
                         net (fo=3, routed)           0.222    -0.222    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/Tx_FIFO_occ_Reversed[4]
    SLICE_X10Y52         LUT6 (Prop_lut6_I0_O)        0.045    -0.177 r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/ip2Bus_Data_1[27]
    SLICE_X10Y52         FDRE                                         r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.833    -0.852    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X10Y52         FDRE                                         r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[27]/C
                         clock pessimism              0.507    -0.345    
    SLICE_X10Y52         FDRE (Hold_fdre_C_D)         0.121    -0.224    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[27]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.837%)  route 0.232ns (62.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.557    -0.620    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X36Y30         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[9]/Q
                         net (fo=3, routed)           0.232    -0.248    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_araddr[8]
    SLICE_X34Y30         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.823    -0.862    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X34Y30         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[8]/C
                         clock pessimism              0.502    -0.359    
    SLICE_X34Y30         FDRE (Hold_fdre_C_D)         0.064    -0.295    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y2      m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y2      m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_1_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4      m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4      m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_1_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y1      m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y1      m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_2_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y1      m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y1      m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_2_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7      m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7      m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y13     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y13     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y13     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y13     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y13     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y13     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y13     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y13     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y14     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y14     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y13     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y13     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y13     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y13     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y13     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y13     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y13     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y13     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y14     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y14     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  qspi_clk
  To Clock:  qspi_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.825ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.825ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.803ns  (logic 3.180ns (36.123%)  route 5.623ns (63.877%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 18.537 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.596    -0.901    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y8          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.553 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[9]
                         net (fo=7, routed)           1.563     3.117    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/douta[8]
    SLICE_X3Y21          LUT5 (Prop_lut5_I0_O)        0.124     3.241 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_4/O
                         net (fo=1, routed)           1.071     4.311    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/gen_rd_a.douta_reg_reg_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     4.435 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_2/O
                         net (fo=14, routed)          1.046     5.481    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_reg
    SLICE_X2Y17          LUT2 (Prop_lut2_I1_O)        0.150     5.631 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=12, routed)          1.381     7.013    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[4]
    SLICE_X0Y15          LUT3 (Prop_lut3_I1_O)        0.328     7.341 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[7]_i_1/O
                         net (fo=2, routed)           0.562     7.903    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/D[0]
    SLICE_X3Y15          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.516    18.537    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X3Y15          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[7]/C
                         clock pessimism              0.562    19.099    
                         clock uncertainty           -0.264    18.835    
    SLICE_X3Y15          FDRE (Setup_fdre_C_D)       -0.108    18.727    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[7]
  -------------------------------------------------------------------
                         required time                         18.727    
                         arrival time                          -7.903    
  -------------------------------------------------------------------
                         slack                                 10.825    

Slack (MET) :             10.898ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.809ns  (logic 3.180ns (36.100%)  route 5.629ns (63.900%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 18.536 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.596    -0.901    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y8          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.553 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[9]
                         net (fo=7, routed)           1.563     3.117    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/douta[8]
    SLICE_X3Y21          LUT5 (Prop_lut5_I0_O)        0.124     3.241 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_4/O
                         net (fo=1, routed)           1.071     4.311    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/gen_rd_a.douta_reg_reg_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     4.435 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_2/O
                         net (fo=14, routed)          1.046     5.481    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_reg
    SLICE_X2Y17          LUT2 (Prop_lut2_I1_O)        0.150     5.631 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=12, routed)          1.381     7.013    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[4]
    SLICE_X0Y15          LUT3 (Prop_lut3_I1_O)        0.328     7.341 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[7]_i_1/O
                         net (fo=2, routed)           0.568     7.908    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/D[0]
    SLICE_X2Y16          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.515    18.536    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X2Y16          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[7]/C
                         clock pessimism              0.562    19.098    
                         clock uncertainty           -0.264    18.834    
    SLICE_X2Y16          FDRE (Setup_fdre_C_D)       -0.028    18.806    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[7]
  -------------------------------------------------------------------
                         required time                         18.806    
                         arrival time                          -7.908    
  -------------------------------------------------------------------
                         slack                                 10.898    

Slack (MET) :             11.016ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.658ns  (logic 3.180ns (36.729%)  route 5.478ns (63.271%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 18.536 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.596    -0.901    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y8          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.553 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[9]
                         net (fo=7, routed)           1.563     3.117    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/douta[8]
    SLICE_X3Y21          LUT5 (Prop_lut5_I0_O)        0.124     3.241 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_4/O
                         net (fo=1, routed)           1.071     4.311    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/gen_rd_a.douta_reg_reg_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     4.435 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_2/O
                         net (fo=14, routed)          1.046     5.481    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_reg
    SLICE_X2Y17          LUT2 (Prop_lut2_I1_O)        0.150     5.631 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=12, routed)          1.178     6.810    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/p_31_out__0
    SLICE_X1Y15          LUT3 (Prop_lut3_I1_O)        0.328     7.138 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[6]_i_1/O
                         net (fo=2, routed)           0.620     7.758    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/rx_shft_reg_mode_0011[6]
    SLICE_X4Y14          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.515    18.536    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X4Y14          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[6]/C
                         clock pessimism              0.562    19.098    
                         clock uncertainty           -0.264    18.834    
    SLICE_X4Y14          FDRE (Setup_fdre_C_D)       -0.061    18.773    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[6]
  -------------------------------------------------------------------
                         required time                         18.773    
                         arrival time                          -7.757    
  -------------------------------------------------------------------
                         slack                                 11.016    

Slack (MET) :             11.020ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.613ns  (logic 3.180ns (36.923%)  route 5.433ns (63.077%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 18.537 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.596    -0.901    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y8          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.553 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[9]
                         net (fo=7, routed)           1.563     3.117    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/douta[8]
    SLICE_X3Y21          LUT5 (Prop_lut5_I0_O)        0.124     3.241 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_4/O
                         net (fo=1, routed)           1.071     4.311    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/gen_rd_a.douta_reg_reg_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     4.435 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_2/O
                         net (fo=14, routed)          1.046     5.481    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_reg
    SLICE_X2Y17          LUT2 (Prop_lut2_I1_O)        0.150     5.631 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=12, routed)          1.178     6.810    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/p_31_out__0
    SLICE_X1Y15          LUT3 (Prop_lut3_I1_O)        0.328     7.138 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[6]_i_1/O
                         net (fo=2, routed)           0.574     7.712    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/rx_shft_reg_mode_0011[6]
    SLICE_X3Y15          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.516    18.537    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X3Y15          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[6]/C
                         clock pessimism              0.562    19.099    
                         clock uncertainty           -0.264    18.835    
    SLICE_X3Y15          FDRE (Setup_fdre_C_D)       -0.103    18.732    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[6]
  -------------------------------------------------------------------
                         required time                         18.732    
                         arrival time                          -7.712    
  -------------------------------------------------------------------
                         slack                                 11.020    

Slack (MET) :             11.081ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Shift_Reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.449ns  (logic 2.950ns (34.916%)  route 5.499ns (65.084%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 18.536 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.596    -0.901    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y8          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.553 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[9]
                         net (fo=7, routed)           1.563     3.117    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/douta[8]
    SLICE_X3Y21          LUT5 (Prop_lut5_I0_O)        0.124     3.241 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_4/O
                         net (fo=1, routed)           1.071     4.311    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/gen_rd_a.douta_reg_reg_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     4.435 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_2/O
                         net (fo=14, routed)          1.046     5.481    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_reg
    SLICE_X2Y17          LUT2 (Prop_lut2_I0_O)        0.124     5.605 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           1.028     6.633    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_019_in
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.124     6.757 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.791     7.548    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Shift_Reg[0]_i_1_n_0
    SLICE_X0Y16          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Shift_Reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.515    18.536    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X0Y16          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Shift_Reg_reg[2]/C
                         clock pessimism              0.562    19.098    
                         clock uncertainty           -0.264    18.834    
    SLICE_X0Y16          FDRE (Setup_fdre_C_CE)      -0.205    18.629    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Shift_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                          -7.548    
  -------------------------------------------------------------------
                         slack                                 11.081    

Slack (MET) :             11.081ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Shift_Reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.449ns  (logic 2.950ns (34.916%)  route 5.499ns (65.084%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 18.536 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.596    -0.901    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y8          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.553 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[9]
                         net (fo=7, routed)           1.563     3.117    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/douta[8]
    SLICE_X3Y21          LUT5 (Prop_lut5_I0_O)        0.124     3.241 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_4/O
                         net (fo=1, routed)           1.071     4.311    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/gen_rd_a.douta_reg_reg_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     4.435 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_2/O
                         net (fo=14, routed)          1.046     5.481    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_reg
    SLICE_X2Y17          LUT2 (Prop_lut2_I0_O)        0.124     5.605 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           1.028     6.633    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_019_in
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.124     6.757 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.791     7.548    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Shift_Reg[0]_i_1_n_0
    SLICE_X0Y16          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Shift_Reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.515    18.536    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X0Y16          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Shift_Reg_reg[6]/C
                         clock pessimism              0.562    19.098    
                         clock uncertainty           -0.264    18.834    
    SLICE_X0Y16          FDRE (Setup_fdre_C_CE)      -0.205    18.629    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Shift_Reg_reg[6]
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                          -7.548    
  -------------------------------------------------------------------
                         slack                                 11.081    

Slack (MET) :             11.083ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.548ns  (logic 3.180ns (37.204%)  route 5.368ns (62.796%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 18.537 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.596    -0.901    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y8          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.553 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[9]
                         net (fo=7, routed)           1.563     3.117    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/douta[8]
    SLICE_X3Y21          LUT5 (Prop_lut5_I0_O)        0.124     3.241 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_4/O
                         net (fo=1, routed)           1.071     4.311    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/gen_rd_a.douta_reg_reg_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     4.435 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_2/O
                         net (fo=14, routed)          1.046     5.481    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_reg
    SLICE_X2Y17          LUT2 (Prop_lut2_I1_O)        0.150     5.631 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=12, routed)          0.872     6.503    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[4]
    SLICE_X3Y16          LUT5 (Prop_lut5_I3_O)        0.328     6.831 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[5]_i_1/O
                         net (fo=2, routed)           0.816     7.647    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/D[1]
    SLICE_X3Y15          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.516    18.537    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X3Y15          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[5]/C
                         clock pessimism              0.562    19.099    
                         clock uncertainty           -0.264    18.835    
    SLICE_X3Y15          FDRE (Setup_fdre_C_D)       -0.105    18.730    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[5]
  -------------------------------------------------------------------
                         required time                         18.730    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                 11.083    

Slack (MET) :             11.231ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.423ns  (logic 3.180ns (37.756%)  route 5.243ns (62.244%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 18.536 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.596    -0.901    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y8          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.553 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[9]
                         net (fo=7, routed)           1.563     3.117    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/douta[8]
    SLICE_X3Y21          LUT5 (Prop_lut5_I0_O)        0.124     3.241 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_4/O
                         net (fo=1, routed)           1.071     4.311    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/gen_rd_a.douta_reg_reg_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     4.435 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_2/O
                         net (fo=14, routed)          1.046     5.481    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_reg
    SLICE_X2Y17          LUT2 (Prop_lut2_I1_O)        0.150     5.631 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=12, routed)          0.872     6.503    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[4]
    SLICE_X3Y16          LUT5 (Prop_lut5_I3_O)        0.328     6.831 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[5]_i_1/O
                         net (fo=2, routed)           0.691     7.522    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/D[1]
    SLICE_X4Y14          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.515    18.536    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X4Y14          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/C
                         clock pessimism              0.562    19.098    
                         clock uncertainty           -0.264    18.834    
    SLICE_X4Y14          FDRE (Setup_fdre_C_D)       -0.081    18.753    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]
  -------------------------------------------------------------------
                         required time                         18.753    
                         arrival time                          -7.522    
  -------------------------------------------------------------------
                         slack                                 11.231    

Slack (MET) :             11.270ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Shift_Reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.260ns  (logic 2.950ns (35.716%)  route 5.310ns (64.284%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 18.536 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.596    -0.901    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y8          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.553 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[9]
                         net (fo=7, routed)           1.563     3.117    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/douta[8]
    SLICE_X3Y21          LUT5 (Prop_lut5_I0_O)        0.124     3.241 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_4/O
                         net (fo=1, routed)           1.071     4.311    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/gen_rd_a.douta_reg_reg_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     4.435 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_2/O
                         net (fo=14, routed)          1.046     5.481    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_reg
    SLICE_X2Y17          LUT2 (Prop_lut2_I0_O)        0.124     5.605 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           1.028     6.633    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_019_in
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.124     6.757 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.602     7.359    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Shift_Reg[0]_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Shift_Reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.515    18.536    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X1Y16          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Shift_Reg_reg[3]/C
                         clock pessimism              0.562    19.098    
                         clock uncertainty           -0.264    18.834    
    SLICE_X1Y16          FDRE (Setup_fdre_C_CE)      -0.205    18.629    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Shift_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                 11.270    

Slack (MET) :             11.272ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Shift_Reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.258ns  (logic 2.950ns (35.723%)  route 5.308ns (64.277%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 18.536 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.596    -0.901    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y8          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.553 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[9]
                         net (fo=7, routed)           1.563     3.117    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/douta[8]
    SLICE_X3Y21          LUT5 (Prop_lut5_I0_O)        0.124     3.241 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_4/O
                         net (fo=1, routed)           1.071     4.311    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/gen_rd_a.douta_reg_reg_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     4.435 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_2/O
                         net (fo=14, routed)          1.046     5.481    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_reg
    SLICE_X2Y17          LUT2 (Prop_lut2_I0_O)        0.124     5.605 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           1.028     6.633    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_019_in
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.124     6.757 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.600     7.357    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Shift_Reg[0]_i_1_n_0
    SLICE_X3Y16          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Shift_Reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.515    18.536    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X3Y16          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Shift_Reg_reg[0]/C
                         clock pessimism              0.562    19.098    
                         clock uncertainty           -0.264    18.834    
    SLICE_X3Y16          FDRE (Setup_fdre_C_CE)      -0.205    18.629    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Shift_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                          -7.357    
  -------------------------------------------------------------------
                         slack                                 11.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.531%)  route 0.306ns (68.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.591    -0.586    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X4Y14          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/Q
                         net (fo=1, routed)           0.306    -0.139    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[3]
    RAMB18_X0Y6          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.871    -0.813    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y6          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.273    -0.540    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.244    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.834%)  route 0.232ns (62.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.564    -0.613    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X11Y35         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/Q
                         net (fo=4, routed)           0.232    -0.241    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[5]
    RAMB18_X0Y14         RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.875    -0.809    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y14         RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.273    -0.536    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.353    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.234%)  route 0.325ns (69.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.585    -0.592    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X7Y22          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[4]/Q
                         net (fo=1, routed)           0.325    -0.126    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[3]
    RAMB18_X0Y7          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.871    -0.813    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y7          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.273    -0.540    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.244    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.565    -0.612    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X9Y37          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[15]/Q
                         net (fo=2, routed)           0.066    -0.405    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.BYTE_XFER_SYNC_AXI2SPI_CDC/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[31][7]
    SLICE_X8Y37          LUT5 (Prop_lut5_I0_O)        0.045    -0.360 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.BYTE_XFER_SYNC_AXI2SPI_CDC/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.360    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS_n_125
    SLICE_X8Y37          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.834    -0.851    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X8Y37          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[7]/C
                         clock pessimism              0.251    -0.599    
    SLICE_X8Y37          FDRE (Hold_fdre_C_D)         0.121    -0.478    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[7]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.554    -0.623    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
    SLICE_X35Y27         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/Q
                         net (fo=1, routed)           0.056    -0.427    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.RESET_SYNC_AXI_SPI_CLK_INST/Soft_Reset_frm_axi_d1
    SLICE_X35Y27         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.820    -0.865    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
    SLICE_X35Y27         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                         clock pessimism              0.241    -0.623    
    SLICE_X35Y27         FDRE (Hold_fdre_C_D)         0.078    -0.545    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.588    -0.589    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1/ext_spi_clk
    SLICE_X1Y20          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.393    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1/s_level_out_d1_cdc_to
    SLICE_X1Y20          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.857    -0.828    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1/ext_spi_clk
    SLICE_X1Y20          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.589    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.076    -0.513    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.WORD_XFER_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.WORD_XFER_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.560    -0.617    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.WORD_XFER_SYNC_AXI2SPI_CDC/ext_spi_clk
    SLICE_X15Y30         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.WORD_XFER_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.WORD_XFER_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.421    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.WORD_XFER_SYNC_AXI2SPI_CDC/s_level_out_d1_cdc_to
    SLICE_X15Y30         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.WORD_XFER_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.828    -0.857    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.WORD_XFER_SYNC_AXI2SPI_CDC/ext_spi_clk
    SLICE_X15Y30         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.WORD_XFER_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.239    -0.617    
    SLICE_X15Y30         FDRE (Hold_fdre_C_D)         0.076    -0.541    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.WORD_XFER_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.587    -0.590    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/ext_spi_clk
    SLICE_X3Y22          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.394    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/s_level_out_d1_cdc_to
    SLICE_X3Y22          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.855    -0.830    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/ext_spi_clk
    SLICE_X3Y22          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.239    -0.590    
    SLICE_X3Y22          FDRE (Hold_fdre_C_D)         0.075    -0.515    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SR_3_MODF_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SR_3_MODF_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.588    -0.589    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SR_3_MODF_AX2S_1/ext_spi_clk
    SLICE_X7Y18          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SR_3_MODF_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SR_3_MODF_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.393    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SR_3_MODF_AX2S_1/s_level_out_d1_cdc_to
    SLICE_X7Y18          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SR_3_MODF_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.857    -0.828    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SR_3_MODF_AX2S_1/ext_spi_clk
    SLICE_X7Y18          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SR_3_MODF_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.589    
    SLICE_X7Y18          FDRE (Hold_fdre_C_D)         0.075    -0.514    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SR_3_MODF_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[11].TRANS_ADDR_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[11].TRANS_ADDR_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.554    -0.623    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[11].TRANS_ADDR_SYNC_AXI2SPI_CDC/ext_spi_clk
    SLICE_X35Y27         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[11].TRANS_ADDR_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[11].TRANS_ADDR_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.427    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[11].TRANS_ADDR_SYNC_AXI2SPI_CDC/s_level_out_d1_cdc_to
    SLICE_X35Y27         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[11].TRANS_ADDR_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.820    -0.865    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[11].TRANS_ADDR_SYNC_AXI2SPI_CDC/ext_spi_clk
    SLICE_X35Y27         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[11].TRANS_ADDR_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.623    
    SLICE_X35Y27         FDRE (Hold_fdre_C_D)         0.075    -0.548    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[11].TRANS_ADDR_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         qspi_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y6      m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y2      m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y8      m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y7      m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y3      m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y14     m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         20.000      17.845     BUFHCE_X0Y13     m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf_en/I
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     ILOGIC_X0Y3      m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     OLOGIC_X0Y5      m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y33     m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.SS_SYNC_AXI_SPI_GEN_CDC[0].SS_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y33     m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.SS_SYNC_AXI_SPI_GEN_CDC[0].SS_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y33     m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.SS_SYNC_AXI_SPI_GEN_CDC[0].SS_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y33     m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y33     m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y33     m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y33     m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y33     m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y33     m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y33     m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y13      m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y13      m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y13      m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y13      m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y12     m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y12     m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y12     m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y9      m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y9      m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y13      m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  SWCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.857ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/Busabort_cdc_check_reg/CLR
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        5.738ns  (logic 0.456ns (7.948%)  route 5.282ns (92.052%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22                                      0.000     0.000 r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=853, routed)         5.282     5.738    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/FDRE_inst
    SLICE_X65Y28         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/Busabort_cdc_check_reg/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X65Y28         FDCE (Recov_fdce_C_CLR)     -0.405     7.595    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/Busabort_cdc_check_reg
  -------------------------------------------------------------------
                         required time                          7.595    
                         arrival time                          -5.738    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/Busreq_cdc_check_reg/CLR
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        5.738ns  (logic 0.456ns (7.948%)  route 5.282ns (92.052%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22                                      0.000     0.000 r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=853, routed)         5.282     5.738    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/FDRE_inst
    SLICE_X65Y28         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/Busreq_cdc_check_reg/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X65Y28         FDCE (Recov_fdce_C_CLR)     -0.405     7.595    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/Busreq_cdc_check_reg
  -------------------------------------------------------------------
                         required time                          7.595    
                         arrival time                          -5.738    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APabort_reg/CLR
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        5.738ns  (logic 0.456ns (7.948%)  route 5.282ns (92.052%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22                                      0.000     0.000 r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=853, routed)         5.282     5.738    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FDRE_inst_2
    SLICE_X65Y28         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APabort_reg/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X65Y28         FDCE (Recov_fdce_C_CLR)     -0.405     7.595    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APabort_reg
  -------------------------------------------------------------------
                         required time                          7.595    
                         arrival time                          -5.738    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Busreqi_reg/CLR
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        5.738ns  (logic 0.456ns (7.948%)  route 5.282ns (92.052%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22                                      0.000     0.000 r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=853, routed)         5.282     5.738    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FDRE_inst_2
    SLICE_X65Y28         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Busreqi_reg/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X65Y28         FDCE (Recov_fdce_C_CLR)     -0.405     7.595    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Busreqi_reg
  -------------------------------------------------------------------
                         required time                          7.595    
                         arrival time                          -5.738    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.943ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Iptr_reg/CLR
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        5.738ns  (logic 0.456ns (7.948%)  route 5.282ns (92.052%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22                                      0.000     0.000 r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=853, routed)         5.282     5.738    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FDRE_inst_0
    SLICE_X64Y28         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Iptr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X64Y28         FDCE (Recov_fdce_C_CLR)     -0.319     7.681    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Iptr_reg
  -------------------------------------------------------------------
                         required time                          7.681    
                         arrival time                          -5.738    
  -------------------------------------------------------------------
                         slack                                  1.943    

Slack (MET) :             1.943ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Optr_reg/CLR
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        5.738ns  (logic 0.456ns (7.948%)  route 5.282ns (92.052%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22                                      0.000     0.000 r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=853, routed)         5.282     5.738    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FDRE_inst_2
    SLICE_X64Y28         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Optr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X64Y28         FDCE (Recov_fdce_C_CLR)     -0.319     7.681    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Optr_reg
  -------------------------------------------------------------------
                         required time                          7.681    
                         arrival time                          -5.738    
  -------------------------------------------------------------------
                         slack                                  1.943    

Slack (MET) :             2.003ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/NCONTerr_reg/CLR
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        5.592ns  (logic 0.456ns (8.155%)  route 5.136ns (91.845%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22                                      0.000     0.000 r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=853, routed)         5.136     5.592    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FDRE_inst_2
    SLICE_X65Y27         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/NCONTerr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X65Y27         FDCE (Recov_fdce_C_CLR)     -0.405     7.595    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/NCONTerr_reg
  -------------------------------------------------------------------
                         required time                          7.595    
                         arrival time                          -5.592    
  -------------------------------------------------------------------
                         slack                                  2.003    

Slack (MET) :             2.152ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Transapdp_reg/CLR
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        5.443ns  (logic 0.456ns (8.377%)  route 4.987ns (91.623%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22                                      0.000     0.000 r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=853, routed)         4.987     5.443    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FDRE_inst_2
    SLICE_X65Y26         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Transapdp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X65Y26         FDCE (Recov_fdce_C_CLR)     -0.405     7.595    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Transapdp_reg
  -------------------------------------------------------------------
                         required time                          7.595    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                  2.152    

Slack (MET) :             2.238ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/DPaddr_reg[1]/CLR
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        5.443ns  (logic 0.456ns (8.377%)  route 4.987ns (91.623%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22                                      0.000     0.000 r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=853, routed)         4.987     5.443    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FDRE_inst_0
    SLICE_X64Y26         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/DPaddr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X64Y26         FDCE (Recov_fdce_C_CLR)     -0.319     7.681    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/DPaddr_reg[1]
  -------------------------------------------------------------------
                         required time                          7.681    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                  2.238    

Slack (MET) :             2.307ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg[2]/CLR
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        5.288ns  (logic 0.456ns (8.624%)  route 4.832ns (91.376%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22                                      0.000     0.000 r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=853, routed)         4.832     5.288    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FDRE_inst_0
    SLICE_X65Y25         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X65Y25         FDCE (Recov_fdce_C_CLR)     -0.405     7.595    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JTAGsdr_reg[2]
  -------------------------------------------------------------------
                         required time                          7.595    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                  2.307    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  slow_out_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.865ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.115ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAPLink_tri_o[11]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@90.000ns)
  Data Path Delay:        8.411ns  (logic 4.317ns (51.328%)  route 4.094ns (48.672%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 89.065 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   90.000    90.000 r  
    F14                                               0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458    91.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.691    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    85.741 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    87.407    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    87.503 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.561    89.065    m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X47Y33         FDSE                                         r  m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y33         FDSE (Prop_fdse_C_Q)         0.456    89.521 r  m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=2, routed)           2.288    91.809    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/uart_txd_axi
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.150    91.959 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[37]_INST_0/O
                         net (fo=1, routed)           1.805    93.764    DAPLink_tri_o_IBUF__0[11]
    U16                  OBUF (Prop_obuf_I_O)         3.711    97.475 r  DAPLink_tri_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000    97.475    DAPLink_tri_o[11]
    U16                                                               r  DAPLink_tri_o[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.910    99.090    
                         output delay                -0.500    98.590    
  -------------------------------------------------------------------
                         required time                         98.590    
                         arrival time                         -97.475    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_uart_txd
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@90.000ns)
  Data Path Delay:        8.293ns  (logic 4.056ns (48.905%)  route 4.237ns (51.095%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 89.065 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   90.000    90.000 r  
    F14                                               0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458    91.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.691    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    85.741 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    87.407    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    87.503 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.561    89.065    m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X47Y33         FDSE                                         r  m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y33         FDSE (Prop_fdse_C_Q)         0.456    89.521 r  m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=2, routed)           2.158    91.679    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/uart_txd_axi
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.124    91.803 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/uart_txd_arty_INST_0/O
                         net (fo=1, routed)           2.079    93.882    usb_uart_txd_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.476    97.358 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000    97.358    usb_uart_txd
    R12                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.910    99.090    
                         output delay                -0.500    98.590    
  -------------------------------------------------------------------
                         required time                         98.590    
                         arrival time                         -97.358    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             2.629ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_4bits_tri_io[2]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@90.000ns)
  Data Path Delay:        6.912ns  (logic 3.994ns (57.786%)  route 2.918ns (42.214%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 89.049 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   90.000    90.000 r  
    F14                                               0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458    91.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.691    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    85.741 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    87.407    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    87.503 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.546    89.049    m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y63         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDSE (Prop_fdse_C_Q)         0.456    89.505 f  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[1]/Q
                         net (fo=3, routed)           2.918    92.423    led_4bits_tri_iobuf_2/T
    E13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.538    95.961 r  led_4bits_tri_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000    95.961    led_4bits_tri_io[2]
    E13                                                               r  led_4bits_tri_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.910    99.090    
                         output delay                -0.500    98.590    
  -------------------------------------------------------------------
                         required time                         98.590    
                         arrival time                         -95.961    
  -------------------------------------------------------------------
                         slack                                  2.629    

Slack (MET) :             2.740ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[1]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@90.000ns)
  Data Path Delay:        6.800ns  (logic 4.128ns (60.701%)  route 2.672ns (39.299%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 89.051 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   90.000    90.000 r  
    F14                                               0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458    91.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.691    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    85.741 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    87.407    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    87.503 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.548    89.051    m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y62         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDSE (Prop_fdse_C_Q)         0.419    89.470 f  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[4]/Q
                         net (fo=3, routed)           2.672    92.142    rgb_led_tri_iobuf_1/T
    G17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.709    95.851 r  rgb_led_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000    95.851    rgb_led_tri_io[1]
    G17                                                               r  rgb_led_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.910    99.090    
                         output delay                -0.500    98.590    
  -------------------------------------------------------------------
                         required time                         98.590    
                         arrival time                         -95.851    
  -------------------------------------------------------------------
                         slack                                  2.740    

Slack (MET) :             2.756ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[0]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@90.000ns)
  Data Path Delay:        6.784ns  (logic 4.106ns (60.521%)  route 2.678ns (39.479%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.949ns = ( 89.050 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   90.000    90.000 r  
    F14                                               0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458    91.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.691    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    85.741 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    87.407    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    87.503 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.547    89.050    m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y63         FDRE                                         r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.419    89.469 r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=2, routed)           2.678    92.148    rgb_led_tri_iobuf_0/I
    J15                  OBUFT (Prop_obuft_I_O)       3.687    95.835 r  rgb_led_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000    95.835    rgb_led_tri_io[0]
    J15                                                               r  rgb_led_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.910    99.090    
                         output delay                -0.500    98.590    
  -------------------------------------------------------------------
                         required time                         98.590    
                         arrival time                         -95.835    
  -------------------------------------------------------------------
                         slack                                  2.756    

Slack (MET) :             2.769ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_4bits_tri_io[0]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@90.000ns)
  Data Path Delay:        6.772ns  (logic 3.994ns (58.983%)  route 2.778ns (41.017%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 89.049 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   90.000    90.000 r  
    F14                                               0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458    91.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.691    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    85.741 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    87.407    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    87.503 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.546    89.049    m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y63         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDSE (Prop_fdse_C_Q)         0.456    89.505 f  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[3]/Q
                         net (fo=3, routed)           2.778    92.283    led_4bits_tri_iobuf_0/T
    E18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.538    95.821 r  led_4bits_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000    95.821    led_4bits_tri_io[0]
    E18                                                               r  led_4bits_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.910    99.090    
                         output delay                -0.500    98.590    
  -------------------------------------------------------------------
                         required time                         98.590    
                         arrival time                         -95.821    
  -------------------------------------------------------------------
                         slack                                  2.769    

Slack (MET) :             2.887ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_4bits_tri_io[1]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@90.000ns)
  Data Path Delay:        6.655ns  (logic 3.981ns (59.815%)  route 2.674ns (40.185%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 89.049 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   90.000    90.000 r  
    F14                                               0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458    91.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.691    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    85.741 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    87.407    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    87.503 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.546    89.049    m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y63         FDRE                                         r  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.456    89.505 r  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           2.674    92.179    led_4bits_tri_iobuf_1/I
    F13                  OBUFT (Prop_obuft_I_O)       3.525    95.704 r  led_4bits_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000    95.704    led_4bits_tri_io[1]
    F13                                                               r  led_4bits_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.910    99.090    
                         output delay                -0.500    98.590    
  -------------------------------------------------------------------
                         required time                         98.590    
                         arrival time                         -95.704    
  -------------------------------------------------------------------
                         slack                                  2.887    

Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[4]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@90.000ns)
  Data Path Delay:        6.620ns  (logic 3.993ns (60.329%)  route 2.626ns (39.671%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 89.051 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   90.000    90.000 r  
    F14                                               0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458    91.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.691    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    85.741 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    87.407    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    87.503 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.548    89.051    m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y62         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDSE (Prop_fdse_C_Q)         0.456    89.507 f  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[1]/Q
                         net (fo=3, routed)           2.626    92.133    rgb_led_tri_iobuf_4/T
    F18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.537    95.671 r  rgb_led_tri_iobuf_4/OBUFT/O
                         net (fo=1, unset)            0.000    95.671    rgb_led_tri_io[4]
    F18                                                               r  rgb_led_tri_io[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.910    99.090    
                         output delay                -0.500    98.590    
  -------------------------------------------------------------------
                         required time                         98.590    
                         arrival time                         -95.671    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             2.923ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[3]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@90.000ns)
  Data Path Delay:        6.616ns  (logic 4.003ns (60.494%)  route 2.614ns (39.506%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 89.051 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   90.000    90.000 r  
    F14                                               0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458    91.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.691    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    85.741 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    87.407    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    87.503 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.548    89.051    m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y62         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDSE (Prop_fdse_C_Q)         0.456    89.507 f  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[2]/Q
                         net (fo=3, routed)           2.614    92.121    rgb_led_tri_iobuf_3/T
    E15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.547    95.668 r  rgb_led_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000    95.668    rgb_led_tri_io[3]
    E15                                                               r  rgb_led_tri_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.910    99.090    
                         output delay                -0.500    98.590    
  -------------------------------------------------------------------
                         required time                         98.590    
                         arrival time                         -95.668    
  -------------------------------------------------------------------
                         slack                                  2.923    

Slack (MET) :             2.961ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_4bits_tri_io[3]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@90.000ns)
  Data Path Delay:        6.581ns  (logic 3.989ns (60.622%)  route 2.591ns (39.378%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 89.049 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   90.000    90.000 r  
    F14                                               0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458    91.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.691    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    85.741 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    87.407    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    87.503 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.546    89.049    m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y63         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDSE (Prop_fdse_C_Q)         0.456    89.505 f  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[0]/Q
                         net (fo=3, routed)           2.591    92.096    led_4bits_tri_iobuf_3/T
    H15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.533    95.630 r  led_4bits_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000    95.630    led_4bits_tri_io[3]
    H15                                                               r  led_4bits_tri_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.910    99.090    
                         output delay                -0.500    98.590    
  -------------------------------------------------------------------
                         required time                         98.590    
                         arrival time                         -95.630    
  -------------------------------------------------------------------
                         slack                                  2.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[5]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.965ns (50.910%)  route 0.930ns (49.090%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.556    -0.621    m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y62         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDSE (Prop_fdse_C_Q)         0.141    -0.480 r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[0]/Q
                         net (fo=3, routed)           0.930     0.450    rgb_led_tri_iobuf_5/T
    E14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.274 r  rgb_led_tri_iobuf_5/OBUFT/O
                         net (fo=1, unset)            0.000     1.274    rgb_led_tri_io[5]
    E14                                                               r  rgb_led_tri_io[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.910     0.910    
                         output delay                -0.500     0.410    
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.963ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[0]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 1.005ns (50.409%)  route 0.989ns (49.591%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.556    -0.621    m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y62         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDSE (Prop_fdse_C_Q)         0.128    -0.493 r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[5]/Q
                         net (fo=3, routed)           0.989     0.495    rgb_led_tri_iobuf_0/T
    J15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.877     1.372 r  rgb_led_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     1.372    rgb_led_tri_io[0]
    J15                                                               r  rgb_led_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.910     0.910    
                         output delay                -0.500     0.410    
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[2]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.965ns (48.229%)  route 1.036ns (51.771%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.556    -0.621    m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y62         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDSE (Prop_fdse_C_Q)         0.141    -0.480 r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[3]/Q
                         net (fo=3, routed)           1.036     0.556    rgb_led_tri_iobuf_2/T
    F15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.380 r  rgb_led_tri_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000     1.380    rgb_led_tri_io[2]
    F15                                                               r  rgb_led_tri_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.910     0.910    
                         output delay                -0.500     0.410    
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.972ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[3]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.965ns (48.181%)  route 1.038ns (51.819%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.556    -0.621    m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y62         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDSE (Prop_fdse_C_Q)         0.141    -0.480 r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[2]/Q
                         net (fo=3, routed)           1.038     0.558    rgb_led_tri_iobuf_3/T
    E15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.382 r  rgb_led_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000     1.382    rgb_led_tri_io[3]
    E15                                                               r  rgb_led_tri_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.910     0.910    
                         output delay                -0.500     0.410    
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_4bits_tri_io[3]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.965ns (48.122%)  route 1.040ns (51.878%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.555    -0.622    m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y63         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDSE (Prop_fdse_C_Q)         0.141    -0.481 r  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[0]/Q
                         net (fo=3, routed)           1.040     0.559    led_4bits_tri_iobuf_3/T
    H15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.383 r  led_4bits_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000     1.383    led_4bits_tri_io[3]
    H15                                                               r  led_4bits_tri_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.910     0.910    
                         output delay                -0.500     0.410    
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.976ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_4bits_tri_io[1]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.965ns (48.055%)  route 1.043ns (51.945%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.555    -0.622    m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y63         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDSE (Prop_fdse_C_Q)         0.141    -0.481 r  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[2]/Q
                         net (fo=3, routed)           1.043     0.562    led_4bits_tri_iobuf_1/T
    F13                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.386 r  led_4bits_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000     1.386    led_4bits_tri_io[1]
    F13                                                               r  led_4bits_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.910     0.910    
                         output delay                -0.500     0.410    
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.978ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[4]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.965ns (48.033%)  route 1.044ns (51.967%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.556    -0.621    m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y62         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDSE (Prop_fdse_C_Q)         0.141    -0.480 r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[1]/Q
                         net (fo=3, routed)           1.044     0.564    rgb_led_tri_iobuf_4/T
    F18                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.388 r  rgb_led_tri_iobuf_4/OBUFT/O
                         net (fo=1, unset)            0.000     1.388    rgb_led_tri_io[4]
    F18                                                               r  rgb_led_tri_io[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.910     0.910    
                         output delay                -0.500     0.410    
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[1]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.005ns (48.757%)  route 1.056ns (51.243%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.556    -0.621    m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y62         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDSE (Prop_fdse_C_Q)         0.128    -0.493 r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[4]/Q
                         net (fo=3, routed)           1.056     0.563    rgb_led_tri_iobuf_1/T
    G17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.877     1.440 r  rgb_led_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000     1.440    rgb_led_tri_io[1]
    G17                                                               r  rgb_led_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.910     0.910    
                         output delay                -0.500     0.410    
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_4bits_tri_io[0]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.075ns  (logic 0.965ns (46.511%)  route 1.110ns (53.489%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.555    -0.622    m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y63         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDSE (Prop_fdse_C_Q)         0.141    -0.481 r  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[3]/Q
                         net (fo=3, routed)           1.110     0.628    led_4bits_tri_iobuf_0/T
    E18                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.452 r  led_4bits_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     1.452    led_4bits_tri_io[0]
    E18                                                               r  led_4bits_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.910     0.910    
                         output delay                -0.500     0.410    
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_4bits_tri_io[2]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 1.365ns (64.825%)  route 0.741ns (35.175%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.555    -0.622    m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y63         FDRE                                         r  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.741     0.259    led_4bits_tri_iobuf_2/I
    E13                  OBUFT (Prop_obuft_I_O)       1.224     1.483 r  led_4bits_tri_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000     1.483    led_4bits_tri_io[2]
    E13                                                               r  led_4bits_tri_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.910     0.910    
                         output delay                -0.500     0.410    
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  1.074    





---------------------------------------------------------------------------------------------------
From Clock:  SWCLK
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.376ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APsel_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        6.419ns  (logic 1.534ns (23.897%)  route 4.885ns (76.103%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24                                      0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APsel_reg[7]/C
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APsel_reg[7]/Q
                         net (fo=3, routed)           0.966     1.385    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JBusaddr[31]
    SLICE_X62Y22         LUT6 (Prop_lut6_I1_O)        0.299     1.684 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Rdbuff_cdc_check[27]_i_2/O
                         net (fo=29, routed)          0.631     2.315    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Rdbuff_cdc_check[27]_i_2_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I0_O)        0.118     2.433 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Rdbuff_cdc_check[31]_i_3/O
                         net (fo=39, routed)          0.726     3.159    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/AhbRdWr_cdc_check_reg_1
    SLICE_X61Y21         LUT6 (Prop_lut6_I1_O)        0.326     3.485 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_13/O
                         net (fo=2, routed)           0.646     4.131    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_13_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I1_O)        0.124     4.255 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_7/O
                         net (fo=3, routed)           0.780     5.036    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_7_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124     5.160 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=2, routed)           0.335     5.495    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Trnmode_cdc_check_reg[0]_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.124     5.619 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.800     6.419    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/BuscntEn
    SLICE_X65Y18         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X65Y18         FDCE (Setup_fdce_C_CE)      -0.205     7.795    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[0]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -6.419    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APsel_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        6.419ns  (logic 1.534ns (23.897%)  route 4.885ns (76.103%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24                                      0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APsel_reg[7]/C
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APsel_reg[7]/Q
                         net (fo=3, routed)           0.966     1.385    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JBusaddr[31]
    SLICE_X62Y22         LUT6 (Prop_lut6_I1_O)        0.299     1.684 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Rdbuff_cdc_check[27]_i_2/O
                         net (fo=29, routed)          0.631     2.315    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Rdbuff_cdc_check[27]_i_2_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I0_O)        0.118     2.433 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Rdbuff_cdc_check[31]_i_3/O
                         net (fo=39, routed)          0.726     3.159    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/AhbRdWr_cdc_check_reg_1
    SLICE_X61Y21         LUT6 (Prop_lut6_I1_O)        0.326     3.485 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_13/O
                         net (fo=2, routed)           0.646     4.131    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_13_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I1_O)        0.124     4.255 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_7/O
                         net (fo=3, routed)           0.780     5.036    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_7_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124     5.160 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=2, routed)           0.335     5.495    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Trnmode_cdc_check_reg[0]_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.124     5.619 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.800     6.419    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/BuscntEn
    SLICE_X65Y18         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X65Y18         FDCE (Setup_fdce_C_CE)      -0.205     7.795    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[1]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -6.419    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APsel_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        6.419ns  (logic 1.534ns (23.897%)  route 4.885ns (76.103%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24                                      0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APsel_reg[7]/C
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APsel_reg[7]/Q
                         net (fo=3, routed)           0.966     1.385    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JBusaddr[31]
    SLICE_X62Y22         LUT6 (Prop_lut6_I1_O)        0.299     1.684 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Rdbuff_cdc_check[27]_i_2/O
                         net (fo=29, routed)          0.631     2.315    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Rdbuff_cdc_check[27]_i_2_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I0_O)        0.118     2.433 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Rdbuff_cdc_check[31]_i_3/O
                         net (fo=39, routed)          0.726     3.159    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/AhbRdWr_cdc_check_reg_1
    SLICE_X61Y21         LUT6 (Prop_lut6_I1_O)        0.326     3.485 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_13/O
                         net (fo=2, routed)           0.646     4.131    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_13_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I1_O)        0.124     4.255 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_7/O
                         net (fo=3, routed)           0.780     5.036    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_7_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124     5.160 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=2, routed)           0.335     5.495    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Trnmode_cdc_check_reg[0]_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.124     5.619 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.800     6.419    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/BuscntEn
    SLICE_X65Y18         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X65Y18         FDCE (Setup_fdce_C_CE)      -0.205     7.795    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[2]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -6.419    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APsel_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        6.419ns  (logic 1.534ns (23.897%)  route 4.885ns (76.103%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24                                      0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APsel_reg[7]/C
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APsel_reg[7]/Q
                         net (fo=3, routed)           0.966     1.385    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JBusaddr[31]
    SLICE_X62Y22         LUT6 (Prop_lut6_I1_O)        0.299     1.684 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Rdbuff_cdc_check[27]_i_2/O
                         net (fo=29, routed)          0.631     2.315    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Rdbuff_cdc_check[27]_i_2_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I0_O)        0.118     2.433 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Rdbuff_cdc_check[31]_i_3/O
                         net (fo=39, routed)          0.726     3.159    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/AhbRdWr_cdc_check_reg_1
    SLICE_X61Y21         LUT6 (Prop_lut6_I1_O)        0.326     3.485 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_13/O
                         net (fo=2, routed)           0.646     4.131    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_13_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I1_O)        0.124     4.255 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_7/O
                         net (fo=3, routed)           0.780     5.036    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_7_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124     5.160 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=2, routed)           0.335     5.495    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Trnmode_cdc_check_reg[0]_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.124     5.619 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.800     6.419    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/BuscntEn
    SLICE_X65Y18         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X65Y18         FDCE (Setup_fdce_C_CE)      -0.205     7.795    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[4]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -6.419    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.519ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APsel_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        6.276ns  (logic 1.534ns (24.441%)  route 4.742ns (75.559%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24                                      0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APsel_reg[7]/C
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APsel_reg[7]/Q
                         net (fo=3, routed)           0.966     1.385    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JBusaddr[31]
    SLICE_X62Y22         LUT6 (Prop_lut6_I1_O)        0.299     1.684 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Rdbuff_cdc_check[27]_i_2/O
                         net (fo=29, routed)          0.631     2.315    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Rdbuff_cdc_check[27]_i_2_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I0_O)        0.118     2.433 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Rdbuff_cdc_check[31]_i_3/O
                         net (fo=39, routed)          0.726     3.159    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/AhbRdWr_cdc_check_reg_1
    SLICE_X61Y21         LUT6 (Prop_lut6_I1_O)        0.326     3.485 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_13/O
                         net (fo=2, routed)           0.646     4.131    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_13_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I1_O)        0.124     4.255 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_7/O
                         net (fo=3, routed)           0.780     5.036    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_7_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124     5.160 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=2, routed)           0.335     5.495    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Trnmode_cdc_check_reg[0]_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.124     5.619 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.657     6.276    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/BuscntEn
    SLICE_X65Y20         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X65Y20         FDCE (Setup_fdce_C_CE)      -0.205     7.795    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[11]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -6.276    
  -------------------------------------------------------------------
                         slack                                  1.519    

Slack (MET) :             1.519ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APsel_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        6.276ns  (logic 1.534ns (24.441%)  route 4.742ns (75.559%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24                                      0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APsel_reg[7]/C
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APsel_reg[7]/Q
                         net (fo=3, routed)           0.966     1.385    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JBusaddr[31]
    SLICE_X62Y22         LUT6 (Prop_lut6_I1_O)        0.299     1.684 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Rdbuff_cdc_check[27]_i_2/O
                         net (fo=29, routed)          0.631     2.315    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Rdbuff_cdc_check[27]_i_2_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I0_O)        0.118     2.433 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Rdbuff_cdc_check[31]_i_3/O
                         net (fo=39, routed)          0.726     3.159    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/AhbRdWr_cdc_check_reg_1
    SLICE_X61Y21         LUT6 (Prop_lut6_I1_O)        0.326     3.485 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_13/O
                         net (fo=2, routed)           0.646     4.131    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_13_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I1_O)        0.124     4.255 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_7/O
                         net (fo=3, routed)           0.780     5.036    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_7_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124     5.160 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=2, routed)           0.335     5.495    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Trnmode_cdc_check_reg[0]_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.124     5.619 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.657     6.276    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/BuscntEn
    SLICE_X65Y20         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X65Y20         FDCE (Setup_fdce_C_CE)      -0.205     7.795    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[7]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -6.276    
  -------------------------------------------------------------------
                         slack                                  1.519    

Slack (MET) :             1.519ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APsel_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        6.276ns  (logic 1.534ns (24.441%)  route 4.742ns (75.559%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24                                      0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APsel_reg[7]/C
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APsel_reg[7]/Q
                         net (fo=3, routed)           0.966     1.385    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JBusaddr[31]
    SLICE_X62Y22         LUT6 (Prop_lut6_I1_O)        0.299     1.684 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Rdbuff_cdc_check[27]_i_2/O
                         net (fo=29, routed)          0.631     2.315    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Rdbuff_cdc_check[27]_i_2_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I0_O)        0.118     2.433 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Rdbuff_cdc_check[31]_i_3/O
                         net (fo=39, routed)          0.726     3.159    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/AhbRdWr_cdc_check_reg_1
    SLICE_X61Y21         LUT6 (Prop_lut6_I1_O)        0.326     3.485 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_13/O
                         net (fo=2, routed)           0.646     4.131    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_13_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I1_O)        0.124     4.255 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_7/O
                         net (fo=3, routed)           0.780     5.036    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_7_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124     5.160 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=2, routed)           0.335     5.495    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Trnmode_cdc_check_reg[0]_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.124     5.619 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.657     6.276    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/BuscntEn
    SLICE_X65Y20         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X65Y20         FDCE (Setup_fdce_C_CE)      -0.205     7.795    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[8]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -6.276    
  -------------------------------------------------------------------
                         slack                                  1.519    

Slack (MET) :             1.519ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APsel_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        6.276ns  (logic 1.534ns (24.441%)  route 4.742ns (75.559%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24                                      0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APsel_reg[7]/C
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APsel_reg[7]/Q
                         net (fo=3, routed)           0.966     1.385    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JBusaddr[31]
    SLICE_X62Y22         LUT6 (Prop_lut6_I1_O)        0.299     1.684 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Rdbuff_cdc_check[27]_i_2/O
                         net (fo=29, routed)          0.631     2.315    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Rdbuff_cdc_check[27]_i_2_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I0_O)        0.118     2.433 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Rdbuff_cdc_check[31]_i_3/O
                         net (fo=39, routed)          0.726     3.159    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/AhbRdWr_cdc_check_reg_1
    SLICE_X61Y21         LUT6 (Prop_lut6_I1_O)        0.326     3.485 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_13/O
                         net (fo=2, routed)           0.646     4.131    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_13_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I1_O)        0.124     4.255 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_7/O
                         net (fo=3, routed)           0.780     5.036    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_7_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124     5.160 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=2, routed)           0.335     5.495    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Trnmode_cdc_check_reg[0]_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.124     5.619 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.657     6.276    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/BuscntEn
    SLICE_X65Y20         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X65Y20         FDCE (Setup_fdce_C_CE)      -0.205     7.795    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[9]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -6.276    
  -------------------------------------------------------------------
                         slack                                  1.519    

Slack (MET) :             1.530ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APsel_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        6.265ns  (logic 1.534ns (24.484%)  route 4.731ns (75.516%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24                                      0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APsel_reg[7]/C
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APsel_reg[7]/Q
                         net (fo=3, routed)           0.966     1.385    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JBusaddr[31]
    SLICE_X62Y22         LUT6 (Prop_lut6_I1_O)        0.299     1.684 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Rdbuff_cdc_check[27]_i_2/O
                         net (fo=29, routed)          0.631     2.315    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Rdbuff_cdc_check[27]_i_2_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I0_O)        0.118     2.433 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Rdbuff_cdc_check[31]_i_3/O
                         net (fo=39, routed)          0.726     3.159    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/AhbRdWr_cdc_check_reg_1
    SLICE_X61Y21         LUT6 (Prop_lut6_I1_O)        0.326     3.485 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_13/O
                         net (fo=2, routed)           0.646     4.131    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_13_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I1_O)        0.124     4.255 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_7/O
                         net (fo=3, routed)           0.780     5.036    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_7_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124     5.160 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=2, routed)           0.335     5.495    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Trnmode_cdc_check_reg[0]_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.124     5.619 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.646     6.265    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/BuscntEn
    SLICE_X63Y18         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X63Y18         FDCE (Setup_fdce_C_CE)      -0.205     7.795    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[3]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -6.265    
  -------------------------------------------------------------------
                         slack                                  1.530    

Slack (MET) :             1.530ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APsel_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        6.265ns  (logic 1.534ns (24.484%)  route 4.731ns (75.516%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24                                      0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APsel_reg[7]/C
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/APsel_reg[7]/Q
                         net (fo=3, routed)           0.966     1.385    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/JBusaddr[31]
    SLICE_X62Y22         LUT6 (Prop_lut6_I1_O)        0.299     1.684 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Rdbuff_cdc_check[27]_i_2/O
                         net (fo=29, routed)          0.631     2.315    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Rdbuff_cdc_check[27]_i_2_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I0_O)        0.118     2.433 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/Rdbuff_cdc_check[31]_i_3/O
                         net (fo=39, routed)          0.726     3.159    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/AhbRdWr_cdc_check_reg_1
    SLICE_X61Y21         LUT6 (Prop_lut6_I1_O)        0.326     3.485 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_13/O
                         net (fo=2, routed)           0.646     4.131    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_13_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I1_O)        0.124     4.255 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_7/O
                         net (fo=3, routed)           0.780     5.036    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_7_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124     5.160 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPJtagDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=2, routed)           0.335     5.495    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Trnmode_cdc_check_reg[0]_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.124     5.619 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.646     6.265    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/BuscntEn
    SLICE_X63Y18         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X63Y18         FDCE (Setup_fdce_C_CE)      -0.205     7.795    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[5]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -6.265    
  -------------------------------------------------------------------
                         slack                                  1.530    





---------------------------------------------------------------------------------------------------
From Clock:  slow_out_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.497ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.579ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/i_pend_state_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        4.553ns  (logic 1.700ns (37.331%)  route 2.853ns (62.669%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    V14                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    V14                  IBUF (Prop_ibuf_I_O)         1.452     1.952 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=7, routed)           2.688     4.640    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/IRQ[7]
    SLICE_X30Y13         LUT6 (Prop_lut6_I1_O)        0.124     4.764 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/i_pend_state[12]_i_5/O
                         net (fo=1, routed)           0.165     4.929    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/i_haddr_q_reg[8]
    SLICE_X30Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.053 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/i_pend_state[12]_i_1/O
                         net (fo=1, routed)           0.000     5.053    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/D[11]
    SLICE_X30Y13         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/i_pend_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.443     8.464    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/HCLK
    SLICE_X30Y13         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/i_pend_state_reg[12]/C
                         clock pessimism              0.000     8.464    
                         clock uncertainty           -0.910     7.554    
    SLICE_X30Y13         FDCE (Setup_fdce_C_D)        0.077     7.631    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/i_pend_state_reg[12]
  -------------------------------------------------------------------
                         required time                          7.631    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  2.579    

Slack (MET) :             3.568ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/irq_prev_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        3.470ns  (logic 1.452ns (41.829%)  route 2.019ns (58.171%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    V14                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    V14                  IBUF (Prop_ibuf_I_O)         1.452     1.952 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=7, routed)           2.019     3.970    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/IRQ[7]
    SLICE_X30Y13         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/irq_prev_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.443     8.464    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/HCLK
    SLICE_X30Y13         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/irq_prev_reg[7]/C
                         clock pessimism              0.000     8.464    
                         clock uncertainty           -0.910     7.554    
    SLICE_X30Y13         FDCE (Setup_fdce_C_D)       -0.016     7.538    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/irq_prev_reg[7]
  -------------------------------------------------------------------
                         required time                          7.538    
                         arrival time                          -3.970    
  -------------------------------------------------------------------
                         slack                                  3.568    

Slack (MET) :             3.584ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/cfgitcmen_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 1.452ns (42.424%)  route 1.970ns (57.576%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    V14                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    V14                  IBUF (Prop_ibuf_I_O)         1.452     1.952 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=7, routed)           1.970     3.921    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/CFGITCMEN[0]
    SLICE_X32Y16         FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/cfgitcmen_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.441     8.462    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/HCLK
    SLICE_X32Y16         FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/cfgitcmen_sync1_reg[0]/C
                         clock pessimism              0.000     8.462    
                         clock uncertainty           -0.910     7.552    
    SLICE_X32Y16         FDRE (Setup_fdre_C_D)       -0.047     7.505    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/cfgitcmen_sync1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.505    
                         arrival time                          -3.921    
  -------------------------------------------------------------------
                         slack                                  3.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.497ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/cfgitcmen_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.220ns (19.549%)  route 0.904ns (80.451%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    V14                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    V14                  IBUF (Prop_ibuf_I_O)         0.220     0.720 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=7, routed)           0.904     1.624    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/CFGITCMEN[0]
    SLICE_X32Y16         FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/cfgitcmen_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.827    -0.858    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/HCLK
    SLICE_X32Y16         FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/cfgitcmen_sync1_reg[0]/C
                         clock pessimism              0.000    -0.858    
                         clock uncertainty            0.910     0.052    
    SLICE_X32Y16         FDRE (Hold_fdre_C_D)         0.075     0.127    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/cfgitcmen_sync1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  1.497    

Slack (MET) :             1.529ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/irq_prev_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        1.143ns  (logic 0.220ns (19.212%)  route 0.924ns (80.788%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    V14                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    V14                  IBUF (Prop_ibuf_I_O)         0.220     0.720 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=7, routed)           0.924     1.643    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/IRQ[7]
    SLICE_X30Y13         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/irq_prev_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.829    -0.856    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/HCLK
    SLICE_X30Y13         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/irq_prev_reg[7]/C
                         clock pessimism              0.000    -0.856    
                         clock uncertainty            0.910     0.054    
    SLICE_X30Y13         FDCE (Hold_fdce_C_D)         0.060     0.114    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/irq_prev_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             1.621ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/i_pend_state_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.265ns (20.432%)  route 1.031ns (79.568%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    V14                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    V14                  IBUF (Prop_ibuf_I_O)         0.220     0.720 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=7, routed)           1.031     1.750    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/IRQ[7]
    SLICE_X30Y13         LUT6 (Prop_lut6_I4_O)        0.045     1.795 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/i_pend_state[12]_i_1/O
                         net (fo=1, routed)           0.000     1.795    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/D[11]
    SLICE_X30Y13         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/i_pend_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.829    -0.856    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/HCLK
    SLICE_X30Y13         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/i_pend_state_reg[12]/C
                         clock pessimism              0.000    -0.856    
                         clock uncertainty            0.910     0.054    
    SLICE_X30Y13         FDCE (Hold_fdce_C_D)         0.120     0.174    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/i_pend_state_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.174    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  1.621    





---------------------------------------------------------------------------------------------------
From Clock:  cclk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.524ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 qspi_flash_io0_io
                            (input port clocked by cclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (MaxDelay Path 9.500ns)
  Data Path Delay:        1.465ns  (logic 1.465ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.500ns
  Timing Exception:       MaxDelay Path 9.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  7.500     7.500    
    K17                                               0.000     7.500 r  qspi_flash_io0_io (INOUT)
                         net (fo=1, unset)            0.000     7.500    qspi_flash_io0_iobuf/IO
    K17                  IBUF (Prop_ibuf_I_O)         1.465     8.965 r  qspi_flash_io0_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     8.965    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    ILOGIC_X0Y48         FDRE                                         r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.500     9.500    
    ILOGIC_X0Y48         FDRE (Setup_fdre_C_D)       -0.011     9.489    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -8.965    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 qspi_flash_io1_io
                            (input port clocked by cclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (MaxDelay Path 9.500ns)
  Data Path Delay:        1.455ns  (logic 1.455ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.500ns
  Timing Exception:       MaxDelay Path 9.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  7.500     7.500    
    K18                                               0.000     7.500 r  qspi_flash_io1_io (INOUT)
                         net (fo=1, unset)            0.000     7.500    qspi_flash_io1_iobuf/IO
    K18                  IBUF (Prop_ibuf_I_O)         1.455     8.955 r  qspi_flash_io1_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     8.955    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y47         FDRE                                         r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.500     9.500    
    ILOGIC_X0Y47         FDRE (Setup_fdre_C_D)       -0.011     9.489    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -8.955    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 qspi_flash_io2_io
                            (input port clocked by cclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (MaxDelay Path 9.500ns)
  Data Path Delay:        1.437ns  (logic 1.437ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.500ns
  Timing Exception:       MaxDelay Path 9.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  7.500     7.500    
    L14                                               0.000     7.500 r  qspi_flash_io2_io (INOUT)
                         net (fo=1, unset)            0.000     7.500    qspi_flash_io2_iobuf/IO
    L14                  IBUF (Prop_ibuf_I_O)         1.437     8.937 r  qspi_flash_io2_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     8.937    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io2_i
    ILOGIC_X0Y46         FDRE                                         r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.500     9.500    
    ILOGIC_X0Y46         FDRE (Setup_fdre_C_D)       -0.011     9.489    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 qspi_flash_io3_io
                            (input port clocked by cclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (MaxDelay Path 9.500ns)
  Data Path Delay:        1.432ns  (logic 1.432ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.500ns
  Timing Exception:       MaxDelay Path 9.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  7.500     7.500    
    M15                                               0.000     7.500 r  qspi_flash_io3_io (INOUT)
                         net (fo=1, unset)            0.000     7.500    qspi_flash_io3_iobuf/IO
    M15                  IBUF (Prop_ibuf_I_O)         1.432     8.932 r  qspi_flash_io3_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     8.932    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io3_i
    ILOGIC_X0Y45         FDRE                                         r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.500     9.500    
    ILOGIC_X0Y45         FDRE (Setup_fdre_C_D)       -0.011     9.489    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                  0.557    





---------------------------------------------------------------------------------------------------
From Clock:  qspi_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack       18.514ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.514ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.253ns  (logic 0.419ns (33.445%)  route 0.834ns (66.554%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13                                       0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.834     1.253    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X8Y12          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X8Y12          FDRE (Setup_fdre_C_D)       -0.233    19.767    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.767    
                         arrival time                          -1.253    
  -------------------------------------------------------------------
                         slack                                 18.514    

Slack (MET) :             18.554ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.181ns  (logic 0.419ns (35.477%)  route 0.762ns (64.523%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2                                        0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.762     1.181    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X5Y2           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X5Y2           FDRE (Setup_fdre_C_D)       -0.265    19.735    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.735    
                         arrival time                          -1.181    
  -------------------------------------------------------------------
                         slack                                 18.554    

Slack (MET) :             18.627ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.280ns  (logic 0.518ns (40.483%)  route 0.762ns (59.517%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35                                      0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.762     1.280    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X13Y33         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X13Y33         FDRE (Setup_fdre_C_D)       -0.093    19.907    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                          -1.280    
  -------------------------------------------------------------------
                         slack                                 18.627    

Slack (MET) :             18.630ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.153ns  (logic 0.419ns (36.326%)  route 0.734ns (63.674%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13                                       0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.734     1.153    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X8Y13          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X8Y13          FDRE (Setup_fdre_C_D)       -0.217    19.783    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         19.783    
                         arrival time                          -1.153    
  -------------------------------------------------------------------
                         slack                                 18.630    

Slack (MET) :             18.641ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.093ns  (logic 0.478ns (43.722%)  route 0.615ns (56.278%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14                                      0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.615     1.093    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X13Y14         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X13Y14         FDRE (Setup_fdre_C_D)       -0.266    19.734    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         19.734    
                         arrival time                          -1.093    
  -------------------------------------------------------------------
                         slack                                 18.641    

Slack (MET) :             18.660ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.120ns  (logic 0.478ns (42.689%)  route 0.642ns (57.311%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14                                      0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.642     1.120    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X14Y12         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X14Y12         FDRE (Setup_fdre_C_D)       -0.220    19.780    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.780    
                         arrival time                          -1.120    
  -------------------------------------------------------------------
                         slack                                 18.660    

Slack (MET) :             18.664ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.118ns  (logic 0.478ns (42.752%)  route 0.640ns (57.248%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12                                      0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
    SLICE_X10Y12         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.640     1.118    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[7]
    SLICE_X10Y13         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X10Y13         FDRE (Setup_fdre_C_D)       -0.218    19.782    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         19.782    
                         arrival time                          -1.118    
  -------------------------------------------------------------------
                         slack                                 18.664    

Slack (MET) :             18.669ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.065ns  (logic 0.478ns (44.899%)  route 0.587ns (55.101%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15                                      0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X10Y15         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.587     1.065    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X11Y15         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X11Y15         FDRE (Setup_fdre_C_D)       -0.266    19.734    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.734    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                 18.669    

Slack (MET) :             18.678ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.108ns  (logic 0.478ns (43.141%)  route 0.630ns (56.859%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1                                       0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X12Y1          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.630     1.108    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[1]
    SLICE_X12Y0          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X12Y0          FDRE (Setup_fdre_C_D)       -0.214    19.786    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.786    
                         arrival time                          -1.108    
  -------------------------------------------------------------------
                         slack                                 18.678    

Slack (MET) :             18.680ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.101ns  (logic 0.419ns (38.053%)  route 0.682ns (61.947%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5                                        0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.682     1.101    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[4]
    SLICE_X10Y6          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X10Y6          FDRE (Setup_fdre_C_D)       -0.219    19.781    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         19.781    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                 18.680    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  cclk

Setup :            0  Failing Endpoints,  Worst Slack        1.078ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.078ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_1_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qspi_flash_io1_io
                            (output port clocked by cclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cclk
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (MaxDelay Path 9.500ns)
  Data Path Delay:        5.922ns  (logic 4.028ns (68.017%)  route 1.894ns (31.983%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.500ns
  Timing Exception:       MaxDelay Path 9.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44                                       0.000     0.000 r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_1_reg/C
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_1_reg/Q
                         net (fo=1, routed)           1.894     2.412    qspi_flash_io1_iobuf/I
    K18                  OBUFT (Prop_obuft_I_O)       3.510     5.922 r  qspi_flash_io1_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     5.922    qspi_flash_io1_io
    K18                                                               r  qspi_flash_io1_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    9.500     9.500    
                         output delay                -2.500     7.000    
  -------------------------------------------------------------------
                         required time                          7.000    
                         arrival time                          -5.922    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/SS_O_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qspi_flash_ss_io
                            (output port clocked by cclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cclk
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (MaxDelay Path 9.500ns)
  Data Path Delay:        5.883ns  (logic 3.960ns (67.318%)  route 1.923ns (32.682%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.500ns
  Timing Exception:       MaxDelay Path 9.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48                                       0.000     0.000 r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/SS_O_reg[0]/C
    SLICE_X1Y48          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/SS_O_reg[0]/Q
                         net (fo=1, routed)           1.923     2.379    qspi_flash_ss_iobuf/I
    M13                  OBUFT (Prop_obuft_I_O)       3.504     5.883 r  qspi_flash_ss_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     5.883    qspi_flash_ss_io
    M13                                                               r  qspi_flash_ss_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    9.500     9.500    
                         output delay                -2.500     7.000    
  -------------------------------------------------------------------
                         required time                          7.000    
                         arrival time                          -5.883    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.143ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_0_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qspi_flash_io0_io
                            (output port clocked by cclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cclk
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (MaxDelay Path 9.500ns)
  Data Path Delay:        5.857ns  (logic 4.038ns (68.939%)  route 1.819ns (31.061%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.500ns
  Timing Exception:       MaxDelay Path 9.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45                                       0.000     0.000 r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_0_reg/C
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_0_reg/Q
                         net (fo=1, routed)           1.819     2.337    qspi_flash_io0_iobuf/I
    K17                  OBUFT (Prop_obuft_I_O)       3.520     5.857 r  qspi_flash_io0_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     5.857    qspi_flash_io0_io
    K17                                                               r  qspi_flash_io0_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    9.500     9.500    
                         output delay                -2.500     7.000    
  -------------------------------------------------------------------
                         required time                          7.000    
                         arrival time                          -5.857    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.267ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO3_T/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qspi_flash_io3_io
                            (output port clocked by cclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cclk
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (MaxDelay Path 9.500ns)
  Data Path Delay:        5.733ns  (logic 3.958ns (69.030%)  route 1.776ns (30.970%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.500ns
  Timing Exception:       MaxDelay Path 9.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47                                       0.000     0.000 r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO3_T/C
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO3_T/Q
                         net (fo=1, routed)           1.776     2.232    qspi_flash_io3_iobuf/T
    M15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.502     5.733 r  qspi_flash_io3_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     5.733    qspi_flash_io3_io
    M15                                                               r  qspi_flash_io3_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    9.500     9.500    
                         output delay                -2.500     7.000    
  -------------------------------------------------------------------
                         required time                          7.000    
                         arrival time                          -5.733    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.381ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qspi_flash_io2_io
                            (output port clocked by cclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cclk
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (MaxDelay Path 9.500ns)
  Data Path Delay:        5.619ns  (logic 3.947ns (70.246%)  route 1.672ns (29.754%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.500ns
  Timing Exception:       MaxDelay Path 9.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45                                       0.000     0.000 r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_reg/C
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_reg/Q
                         net (fo=1, routed)           1.672     2.128    qspi_flash_io2_iobuf/I
    L14                  OBUFT (Prop_obuft_I_O)       3.491     5.619 r  qspi_flash_io2_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     5.619    qspi_flash_io2_io
    L14                                                               r  qspi_flash_io2_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    9.500     9.500    
                         output delay                -2.500     7.000    
  -------------------------------------------------------------------
                         required time                          7.000    
                         arrival time                          -5.619    
  -------------------------------------------------------------------
                         slack                                  1.381    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  qspi_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.326ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.326ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.442ns  (logic 0.478ns (33.137%)  route 0.964ns (66.863%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12                                      0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.964     1.442    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X14Y10         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X14Y10         FDRE (Setup_fdre_C_D)       -0.232     9.768    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.768    
                         arrival time                          -1.442    
  -------------------------------------------------------------------
                         slack                                  8.326    

Slack (MET) :             8.418ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.473ns  (logic 0.518ns (35.160%)  route 0.955ns (64.840%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5                                        0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X6Y5           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.955     1.473    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X5Y7           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y7           FDRE (Setup_fdre_C_D)       -0.109     9.891    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.891    
                         arrival time                          -1.473    
  -------------------------------------------------------------------
                         slack                                  8.418    

Slack (MET) :             8.490ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.246ns  (logic 0.478ns (38.363%)  route 0.768ns (61.637%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5                                        0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X6Y5           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.768     1.246    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X4Y4           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y4           FDRE (Setup_fdre_C_D)       -0.264     9.736    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -1.246    
  -------------------------------------------------------------------
                         slack                                  8.490    

Slack (MET) :             8.546ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.225ns  (logic 0.478ns (39.035%)  route 0.747ns (60.965%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34                                      0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X12Y34         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.747     1.225    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X10Y34         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X10Y34         FDRE (Setup_fdre_C_D)       -0.229     9.771    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.771    
                         arrival time                          -1.225    
  -------------------------------------------------------------------
                         slack                                  8.546    

Slack (MET) :             8.621ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.112ns  (logic 0.478ns (42.982%)  route 0.634ns (57.018%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5                                        0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X6Y5           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.634     1.112    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X5Y4           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y4           FDRE (Setup_fdre_C_D)       -0.267     9.733    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.112    
  -------------------------------------------------------------------
                         slack                                  8.621    

Slack (MET) :             8.640ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.255ns  (logic 0.456ns (36.334%)  route 0.799ns (63.666%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10                                       0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.799     1.255    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X4Y11          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y11          FDRE (Setup_fdre_C_D)       -0.105     9.895    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.255    
  -------------------------------------------------------------------
                         slack                                  8.640    

Slack (MET) :             8.674ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.056ns  (logic 0.478ns (45.247%)  route 0.578ns (54.753%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5                                        0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X6Y5           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.578     1.056    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X4Y4           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y4           FDRE (Setup_fdre_C_D)       -0.270     9.730    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  8.674    

Slack (MET) :             8.709ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.072ns  (logic 0.478ns (44.606%)  route 0.594ns (55.394%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2                                        0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.594     1.072    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X10Y0          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X10Y0          FDRE (Setup_fdre_C_D)       -0.219     9.781    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.781    
                         arrival time                          -1.072    
  -------------------------------------------------------------------
                         slack                                  8.709    

Slack (MET) :             8.711ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.069ns  (logic 0.478ns (44.718%)  route 0.591ns (55.282%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2                                        0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.591     1.069    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X8Y0           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X8Y0           FDRE (Setup_fdre_C_D)       -0.220     9.780    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -1.069    
  -------------------------------------------------------------------
                         slack                                  8.711    

Slack (MET) :             8.729ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.056ns  (logic 0.419ns (39.663%)  route 0.637ns (60.337%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34                                      0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X15Y34         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.637     1.056    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X14Y33         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X14Y33         FDRE (Setup_fdre_C_D)       -0.215     9.785    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.785    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  8.729    





---------------------------------------------------------------------------------------------------
From Clock:  dap_qspi_clk
  To Clock:  qspi_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.855ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[5]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 1.451ns (44.559%)  route 1.806ns (55.441%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -7.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 18.457 - 20.000 ) 
    Source Clock Delay      (SCD):    6.527ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.553    -0.943    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.780     1.293    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.150     1.443 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.917     3.360    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         3.167     6.527 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.527    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    15.027    
    V13                                               0.000    15.027 r  DAPLink_tri_o[5] (INOUT)
                         net (fo=1, unset)            0.000    15.027    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IO
    V13                  IBUF (Prop_ibuf_I_O)         1.451    16.478 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IBUF/O
                         net (fo=2, routed)           1.806    18.284    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    SLICE_X13Y25         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.436    18.457    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X13Y25         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.483    18.940    
                         clock uncertainty           -0.493    18.447    
    SLICE_X13Y25         FDRE (Setup_fdre_C_D)       -0.047    18.400    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         18.400    
                         arrival time                         -18.284    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[6]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 1.455ns (55.289%)  route 1.176ns (44.711%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -7.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 18.539 - 20.000 ) 
    Source Clock Delay      (SCD):    6.527ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.553    -0.943    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.780     1.293    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.150     1.443 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.917     3.360    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         3.167     6.527 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.527    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    15.027    
    U12                                               0.000    15.027 r  DAPLink_tri_o[6] (INOUT)
                         net (fo=1, unset)            0.000    15.027    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IO
    U12                  IBUF (Prop_ibuf_I_O)         1.455    16.482 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IBUF/O
                         net (fo=2, routed)           1.176    17.658    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io2_i
    SLICE_X5Y9           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.518    18.539    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X5Y9           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/C
                         clock pessimism              0.483    19.022    
                         clock uncertainty           -0.493    18.529    
    SLICE_X5Y9           FDRE (Setup_fdre_C_D)       -0.061    18.468    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG
  -------------------------------------------------------------------
                         required time                         18.468    
                         arrival time                         -17.658    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[4]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 1.437ns (58.139%)  route 1.035ns (41.861%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -7.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 18.541 - 20.000 ) 
    Source Clock Delay      (SCD):    6.527ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.553    -0.943    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.780     1.293    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.150     1.443 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.917     3.360    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         3.167     6.527 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.527    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    15.027    
    T12                                               0.000    15.027 r  DAPLink_tri_o[4] (INOUT)
                         net (fo=1, unset)            0.000    15.027    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IO
    T12                  IBUF (Prop_ibuf_I_O)         1.437    16.464 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IBUF/O
                         net (fo=2, routed)           1.035    17.499    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    SLICE_X4Y6           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.520    18.541    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X4Y6           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
                         clock pessimism              0.483    19.024    
                         clock uncertainty           -0.493    18.531    
    SLICE_X4Y6           FDRE (Setup_fdre_C_D)       -0.061    18.470    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG
  -------------------------------------------------------------------
                         required time                         18.470    
                         arrival time                         -17.499    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             1.035ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[7]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        2.399ns  (logic 1.451ns (60.499%)  route 0.948ns (39.501%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -7.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 18.538 - 20.000 ) 
    Source Clock Delay      (SCD):    6.527ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.553    -0.943    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.780     1.293    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.150     1.443 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.917     3.360    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         3.167     6.527 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.527    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    15.027    
    V15                                               0.000    15.027 r  DAPLink_tri_o[7] (INOUT)
                         net (fo=1, unset)            0.000    15.027    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IO
    V15                  IBUF (Prop_ibuf_I_O)         1.451    16.478 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IBUF/O
                         net (fo=2, routed)           0.948    17.426    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io3_i
    SLICE_X0Y14          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.517    18.538    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X0Y14          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/C
                         clock pessimism              0.483    19.021    
                         clock uncertainty           -0.493    18.528    
    SLICE_X0Y14          FDRE (Setup_fdre_C_D)       -0.067    18.461    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG
  -------------------------------------------------------------------
                         required time                         18.461    
                         arrival time                         -17.426    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             2.054ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[6]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 1.455ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -7.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 18.556 - 20.000 ) 
    Source Clock Delay      (SCD):    6.527ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.553    -0.943    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.780     1.293    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.150     1.443 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.917     3.360    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         3.167     6.527 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.527    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    15.027    
    U12                                               0.000    15.027 r  DAPLink_tri_o[6] (INOUT)
                         net (fo=1, unset)            0.000    15.027    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IO
    U12                  IBUF (Prop_ibuf_I_O)         1.455    16.482 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IBUF/O
                         net (fo=2, routed)           0.000    16.482    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io2_i
    ILOGIC_X0Y8          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.536    18.556    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y8          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/C
                         clock pessimism              0.483    19.039    
                         clock uncertainty           -0.493    18.546    
    ILOGIC_X0Y8          FDRE (Setup_fdre_C_D)       -0.011    18.535    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG
  -------------------------------------------------------------------
                         required time                         18.535    
                         arrival time                         -16.482    
  -------------------------------------------------------------------
                         slack                                  2.054    

Slack (MET) :             2.057ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[5]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 1.451ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -7.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 18.556 - 20.000 ) 
    Source Clock Delay      (SCD):    6.527ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.553    -0.943    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.780     1.293    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.150     1.443 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.917     3.360    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         3.167     6.527 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.527    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    15.027    
    V13                                               0.000    15.027 r  DAPLink_tri_o[5] (INOUT)
                         net (fo=1, unset)            0.000    15.027    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IO
    V13                  IBUF (Prop_ibuf_I_O)         1.451    16.478 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IBUF/O
                         net (fo=2, routed)           0.000    16.478    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y7          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.536    18.556    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y7          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.483    19.039    
                         clock uncertainty           -0.493    18.546    
    ILOGIC_X0Y7          FDRE (Setup_fdre_C_D)       -0.011    18.535    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         18.535    
                         arrival time                         -16.478    
  -------------------------------------------------------------------
                         slack                                  2.057    

Slack (MET) :             2.057ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[7]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 1.451ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -7.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 18.556 - 20.000 ) 
    Source Clock Delay      (SCD):    6.527ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.553    -0.943    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.780     1.293    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.150     1.443 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.917     3.360    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         3.167     6.527 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.527    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    15.027    
    V15                                               0.000    15.027 r  DAPLink_tri_o[7] (INOUT)
                         net (fo=1, unset)            0.000    15.027    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IO
    V15                  IBUF (Prop_ibuf_I_O)         1.451    16.478 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IBUF/O
                         net (fo=2, routed)           0.000    16.478    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io3_i
    ILOGIC_X0Y9          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.536    18.556    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y9          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/C
                         clock pessimism              0.483    19.039    
                         clock uncertainty           -0.493    18.546    
    ILOGIC_X0Y9          FDRE (Setup_fdre_C_D)       -0.011    18.535    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG
  -------------------------------------------------------------------
                         required time                         18.535    
                         arrival time                         -16.478    
  -------------------------------------------------------------------
                         slack                                  2.057    

Slack (MET) :             2.072ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[4]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 1.437ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -7.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 18.556 - 20.000 ) 
    Source Clock Delay      (SCD):    6.527ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.553    -0.943    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.780     1.293    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.150     1.443 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.917     3.360    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         3.167     6.527 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.527    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    15.027    
    T12                                               0.000    15.027 r  DAPLink_tri_o[4] (INOUT)
                         net (fo=1, unset)            0.000    15.027    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IO
    T12                  IBUF (Prop_ibuf_I_O)         1.437    16.464 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IBUF/O
                         net (fo=2, routed)           0.000    16.464    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    ILOGIC_X0Y6          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.536    18.556    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y6          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
                         clock pessimism              0.483    19.039    
                         clock uncertainty           -0.493    18.546    
    ILOGIC_X0Y6          FDRE (Setup_fdre_C_D)       -0.011    18.535    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG
  -------------------------------------------------------------------
                         required time                         18.535    
                         arrival time                         -16.464    
  -------------------------------------------------------------------
                         slack                                  2.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.855ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[4]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.205ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -2.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.556    -0.621    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.738     0.257    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.046     0.303 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.442     0.745    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         1.148     1.894 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.894    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     3.894    
    T12                                               0.000     3.894 r  DAPLink_tri_o[4] (INOUT)
                         net (fo=1, unset)            0.000     3.894    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IO
    T12                  IBUF (Prop_ibuf_I_O)         0.205     4.099 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IBUF/O
                         net (fo=2, routed)           0.000     4.099    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    ILOGIC_X0Y6          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.861    -0.824    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y6          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
                         clock pessimism              0.507    -0.316    
                         clock uncertainty            0.493     0.176    
    ILOGIC_X0Y6          FDRE (Hold_fdre_C_D)         0.068     0.244    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG
  -------------------------------------------------------------------
                         required time                         -0.244    
                         arrival time                           4.099    
  -------------------------------------------------------------------
                         slack                                  3.855    

Slack (MET) :             3.869ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[7]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.219ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -2.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.556    -0.621    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.738     0.257    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.046     0.303 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.442     0.745    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         1.148     1.894 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.894    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     3.894    
    V15                                               0.000     3.894 r  DAPLink_tri_o[7] (INOUT)
                         net (fo=1, unset)            0.000     3.894    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IO
    V15                  IBUF (Prop_ibuf_I_O)         0.219     4.113 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IBUF/O
                         net (fo=2, routed)           0.000     4.113    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io3_i
    ILOGIC_X0Y9          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.861    -0.824    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y9          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/C
                         clock pessimism              0.507    -0.316    
                         clock uncertainty            0.493     0.176    
    ILOGIC_X0Y9          FDRE (Hold_fdre_C_D)         0.068     0.244    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG
  -------------------------------------------------------------------
                         required time                         -0.244    
                         arrival time                           4.113    
  -------------------------------------------------------------------
                         slack                                  3.869    

Slack (MET) :             3.869ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[5]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.219ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -2.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.556    -0.621    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.738     0.257    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.046     0.303 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.442     0.745    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         1.148     1.894 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.894    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     3.894    
    V13                                               0.000     3.894 r  DAPLink_tri_o[5] (INOUT)
                         net (fo=1, unset)            0.000     3.894    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IO
    V13                  IBUF (Prop_ibuf_I_O)         0.219     4.113 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IBUF/O
                         net (fo=2, routed)           0.000     4.113    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y7          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.861    -0.824    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y7          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.507    -0.316    
                         clock uncertainty            0.493     0.176    
    ILOGIC_X0Y7          FDRE (Hold_fdre_C_D)         0.068     0.244    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         -0.244    
                         arrival time                           4.113    
  -------------------------------------------------------------------
                         slack                                  3.869    

Slack (MET) :             3.872ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[6]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.223ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -2.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.556    -0.621    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.738     0.257    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.046     0.303 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.442     0.745    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         1.148     1.894 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.894    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     3.894    
    U12                                               0.000     3.894 r  DAPLink_tri_o[6] (INOUT)
                         net (fo=1, unset)            0.000     3.894    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IO
    U12                  IBUF (Prop_ibuf_I_O)         0.223     4.117 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IBUF/O
                         net (fo=2, routed)           0.000     4.117    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io2_i
    ILOGIC_X0Y8          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.861    -0.824    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y8          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/C
                         clock pessimism              0.507    -0.316    
                         clock uncertainty            0.493     0.176    
    ILOGIC_X0Y8          FDRE (Hold_fdre_C_D)         0.068     0.244    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG
  -------------------------------------------------------------------
                         required time                         -0.244    
                         arrival time                           4.117    
  -------------------------------------------------------------------
                         slack                                  3.872    

Slack (MET) :             4.241ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[7]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.219ns (36.818%)  route 0.377ns (63.182%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -2.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.556    -0.621    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.738     0.257    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.046     0.303 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.442     0.745    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         1.148     1.894 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.894    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     3.894    
    V15                                               0.000     3.894 r  DAPLink_tri_o[7] (INOUT)
                         net (fo=1, unset)            0.000     3.894    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IO
    V15                  IBUF (Prop_ibuf_I_O)         0.219     4.113 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IBUF/O
                         net (fo=2, routed)           0.377     4.490    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io3_i
    SLICE_X0Y14          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.863    -0.822    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X0Y14          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/C
                         clock pessimism              0.507    -0.314    
                         clock uncertainty            0.493     0.178    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.070     0.248    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG
  -------------------------------------------------------------------
                         required time                         -0.248    
                         arrival time                           4.490    
  -------------------------------------------------------------------
                         slack                                  4.241    

Slack (MET) :             4.248ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[4]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.205ns (33.872%)  route 0.401ns (66.128%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -2.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.556    -0.621    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.738     0.257    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.046     0.303 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.442     0.745    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         1.148     1.894 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.894    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     3.894    
    T12                                               0.000     3.894 r  DAPLink_tri_o[4] (INOUT)
                         net (fo=1, unset)            0.000     3.894    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IO
    T12                  IBUF (Prop_ibuf_I_O)         0.205     4.099 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IBUF/O
                         net (fo=2, routed)           0.401     4.500    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    SLICE_X4Y6           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.866    -0.819    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X4Y6           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
                         clock pessimism              0.507    -0.311    
                         clock uncertainty            0.493     0.181    
    SLICE_X4Y6           FDRE (Hold_fdre_C_D)         0.070     0.251    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG
  -------------------------------------------------------------------
                         required time                         -0.251    
                         arrival time                           4.500    
  -------------------------------------------------------------------
                         slack                                  4.248    

Slack (MET) :             4.323ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[6]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.223ns (32.812%)  route 0.456ns (67.188%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -2.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.556    -0.621    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.738     0.257    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.046     0.303 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.442     0.745    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         1.148     1.894 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.894    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     3.894    
    U12                                               0.000     3.894 r  DAPLink_tri_o[6] (INOUT)
                         net (fo=1, unset)            0.000     3.894    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IO
    U12                  IBUF (Prop_ibuf_I_O)         0.223     4.117 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IBUF/O
                         net (fo=2, routed)           0.456     4.573    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io2_i
    SLICE_X5Y9           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.865    -0.820    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X5Y9           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/C
                         clock pessimism              0.507    -0.312    
                         clock uncertainty            0.493     0.180    
    SLICE_X5Y9           FDRE (Hold_fdre_C_D)         0.070     0.250    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG
  -------------------------------------------------------------------
                         required time                         -0.250    
                         arrival time                           4.573    
  -------------------------------------------------------------------
                         slack                                  4.323    

Slack (MET) :             4.703ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[5]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.219ns (21.492%)  route 0.802ns (78.508%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -2.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.556    -0.621    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.738     0.257    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.046     0.303 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.442     0.745    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         1.148     1.894 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.894    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     3.894    
    V13                                               0.000     3.894 r  DAPLink_tri_o[5] (INOUT)
                         net (fo=1, unset)            0.000     3.894    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IO
    V13                  IBUF (Prop_ibuf_I_O)         0.219     4.113 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IBUF/O
                         net (fo=2, routed)           0.802     4.915    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    SLICE_X13Y25         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.822    -0.863    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X13Y25         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.507    -0.355    
                         clock uncertainty            0.493     0.137    
    SLICE_X13Y25         FDRE (Hold_fdre_C_D)         0.075     0.212    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         -0.212    
                         arrival time                           4.915    
  -------------------------------------------------------------------
                         slack                                  4.703    





---------------------------------------------------------------------------------------------------
From Clock:  dap_spi_clk
  To Clock:  qspi_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.648ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[1]
                            (input port clocked by dap_spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_spi_clk rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 1.453ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -3.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 18.557 - 20.000 ) 
    Source Clock Delay      (SCD):    2.617ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_spi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.680    -0.817    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y5          FDRE (Prop_fdre_C_Q)         0.472    -0.345 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.344    DAPLink_tri_o_IBUF__0[3]
    T13                  OBUF (Prop_obuf_I_O)         2.961     2.617 r  DAPLink_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.617    DAPLink_tri_o[3]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    11.117    
    T11                                               0.000    11.117 r  DAPLink_tri_o[1] (INOUT)
                         net (fo=0)                   0.000    11.117    DAPLink_tri_o[1]
    T11                  IBUF (Prop_ibuf_I_O)         1.453    12.570 r  DAPLink_tri_o_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000    12.570    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y3          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.537    18.557    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y3          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.483    19.040    
                         clock uncertainty           -0.493    18.547    
    ILOGIC_X0Y3          FDRE (Setup_fdre_C_D)       -0.011    18.536    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         18.536    
                         arrival time                         -12.570    
  -------------------------------------------------------------------
                         slack                                  5.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.648ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[1]
                            (input port clocked by dap_spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_spi_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.221ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_spi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.589    -0.588    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y5          FDRE (Prop_fdre_C_Q)         0.177    -0.411 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.410    DAPLink_tri_o_IBUF__0[3]
    T13                  OBUF (Prop_obuf_I_O)         1.082     0.672 r  DAPLink_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     0.672    DAPLink_tri_o[3]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     2.672    
    T11                                               0.000     2.672 r  DAPLink_tri_o[1] (INOUT)
                         net (fo=0)                   0.000     2.672    DAPLink_tri_o[1]
    T11                  IBUF (Prop_ibuf_I_O)         0.221     2.893 r  DAPLink_tri_o_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000     2.893    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y3          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.862    -0.823    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y3          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.507    -0.315    
                         clock uncertainty            0.493     0.177    
    ILOGIC_X0Y3          FDRE (Hold_fdre_C_D)         0.068     0.245    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         -0.245    
                         arrival time                           2.893    
  -------------------------------------------------------------------
                         slack                                  2.648    





---------------------------------------------------------------------------------------------------
From Clock:  qspi_clk
  To Clock:  dap_qspi_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.510ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.267ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO3_T/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[7]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (dap_qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        17.744ns  (logic 4.239ns (23.893%)  route 13.504ns (76.107%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        6.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 25.068 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.623    -0.873    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X1Y22          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO3_T/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.419    -0.454 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO3_T/Q
                         net (fo=1, routed)           5.464     5.010    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/qspi_q3_t
    SLICE_X1Y22          LUT4 (Prop_lut4_I3_O)        0.299     5.309 f  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/shield_41_to_26_IOBUF[33]_inst_i_3/O
                         net (fo=1, routed)           8.040    13.349    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/T
    V15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.521    16.870 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.870    DAPLink_tri_o[7]
    V15                                                               r  DAPLink_tri_o[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.438    18.459    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.367    18.826 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.515    20.340    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.121    20.461 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.653    22.114    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         2.953    25.068 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000    25.068    DAPLink_tri_o[9]
    R13                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.562    25.630    
                         clock uncertainty           -0.493    25.137    
                         output delay                -2.000    23.137    
  -------------------------------------------------------------------
                         required time                         23.137    
                         arrival time                         -16.870    
  -------------------------------------------------------------------
                         slack                                  6.267    

Slack (MET) :             6.486ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO1_T/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[5]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (dap_qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        17.521ns  (logic 4.101ns (23.409%)  route 13.419ns (76.591%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        6.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 25.068 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.626    -0.870    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X0Y21          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO1_T/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.414 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO1_T/Q
                         net (fo=1, routed)           5.293     4.879    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/qspi_q1_t
    SLICE_X0Y22          LUT4 (Prop_lut4_I3_O)        0.124     5.003 f  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/shield_41_to_26_IOBUF[31]_inst_i_3/O
                         net (fo=1, routed)           8.127    13.129    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/T
    V13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.521    16.651 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.651    DAPLink_tri_o[5]
    V13                                                               r  DAPLink_tri_o[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.438    18.459    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.367    18.826 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.515    20.340    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.121    20.461 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.653    22.114    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         2.953    25.068 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000    25.068    DAPLink_tri_o[9]
    R13                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.562    25.630    
                         clock uncertainty           -0.493    25.137    
                         output delay                -2.000    23.137    
  -------------------------------------------------------------------
                         required time                         23.137    
                         arrival time                         -16.651    
  -------------------------------------------------------------------
                         slack                                  6.486    

Slack (MET) :             6.718ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/qspi_xip_t_drive_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[6]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (dap_qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        17.292ns  (logic 4.105ns (23.738%)  route 13.188ns (76.262%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        6.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 25.068 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.623    -0.873    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/ext_spi_clk
    SLICE_X0Y22          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/qspi_xip_t_drive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/qspi_xip_t_drive_reg/Q
                         net (fo=4, routed)           5.136     4.718    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/qspi_xip_t_drive
    SLICE_X1Y22          LUT4 (Prop_lut4_I0_O)        0.124     4.842 f  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/shield_41_to_26_IOBUF[32]_inst_i_3/O
                         net (fo=1, routed)           8.052    12.894    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/T
    U12                  OBUFT (TriStatE_obuft_T_O)
                                                      3.525    16.419 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.419    DAPLink_tri_o[6]
    U12                                                               r  DAPLink_tri_o[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.438    18.459    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.367    18.826 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.515    20.340    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.121    20.461 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.653    22.114    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         2.953    25.068 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000    25.068    DAPLink_tri_o[9]
    R13                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.562    25.630    
                         clock uncertainty           -0.493    25.137    
                         output delay                -2.000    23.137    
  -------------------------------------------------------------------
                         required time                         23.137    
                         arrival time                         -16.419    
  -------------------------------------------------------------------
                         slack                                  6.718    

Slack (MET) :             7.007ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_SP_MEM_DATA_CAP_GEN.Serial_Dout_0_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[4]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (dap_qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        17.075ns  (logic 4.302ns (25.193%)  route 12.773ns (74.807%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        6.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 25.068 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.551    -0.945    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X11Y25         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_SP_MEM_DATA_CAP_GEN.Serial_Dout_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_SP_MEM_DATA_CAP_GEN.Serial_Dout_0_reg/Q
                         net (fo=3, routed)           5.245     4.756    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_q0_o
    SLICE_X0Y18          LUT3 (Prop_lut3_I2_O)        0.152     4.908 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst_i_1/O
                         net (fo=1, routed)           7.528    12.436    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/I
    T12                  OBUFT (Prop_obuft_I_O)       3.694    16.130 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.130    DAPLink_tri_o[4]
    T12                                                               r  DAPLink_tri_o[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.438    18.459    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.367    18.826 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.515    20.340    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.121    20.461 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.653    22.114    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         2.953    25.068 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000    25.068    DAPLink_tri_o[9]
    R13                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.562    25.630    
                         clock uncertainty           -0.493    25.137    
                         output delay                -2.000    23.137    
  -------------------------------------------------------------------
                         required time                         23.137    
                         arrival time                         -16.130    
  -------------------------------------------------------------------
                         slack                                  7.007    

Slack (MET) :             7.034ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SS_O_24_BIT_ADDR_GEN.SS_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[10]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (dap_qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        17.046ns  (logic 4.081ns (23.943%)  route 12.965ns (76.057%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        6.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 25.068 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.553    -0.943    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X15Y23         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SS_O_24_BIT_ADDR_GEN.SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SS_O_24_BIT_ADDR_GEN.SS_O_reg[0]/Q
                         net (fo=16, routed)          5.237     4.750    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ss_o
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.124     4.874 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[36]_INST_0/O
                         net (fo=1, routed)           7.727    12.602    DAPLink_tri_o_IBUF__0[10]
    P13                  OBUF (Prop_obuf_I_O)         3.501    16.103 r  DAPLink_tri_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000    16.103    DAPLink_tri_o[10]
    P13                                                               r  DAPLink_tri_o[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.438    18.459    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.367    18.826 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.515    20.340    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.121    20.461 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.653    22.114    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         2.953    25.068 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000    25.068    DAPLink_tri_o[9]
    R13                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.562    25.630    
                         clock uncertainty           -0.493    25.137    
                         output delay                -2.000    23.137    
  -------------------------------------------------------------------
                         required time                         23.137    
                         arrival time                         -16.103    
  -------------------------------------------------------------------
                         slack                                  7.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_3_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[7]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (dap_qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        6.642ns  (logic 1.393ns (20.975%)  route 5.249ns (79.025%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.591    -0.586    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X3Y17          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_3_reg/Q
                         net (fo=2, routed)           2.239     1.794    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_q3_o
    SLICE_X3Y18          LUT3 (Prop_lut3_I0_O)        0.045     1.839 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst_i_1/O
                         net (fo=1, routed)           3.010     4.849    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/I
    V15                  OBUFT (Prop_obuft_I_O)       1.207     6.056 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.056    DAPLink_tri_o[7]
    V15                                                               r  DAPLink_tri_o[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.823    -0.862    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.175    -0.687 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.843     0.156    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.057     0.213 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.718     0.931    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         1.348     2.279 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.279    DAPLink_tri_o[9]
    R13                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.273     2.553    
                         clock uncertainty            0.493     3.046    
                         output delay                 2.500     5.546    
  -------------------------------------------------------------------
                         required time                         -5.546    
                         arrival time                           6.056    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[4]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (dap_qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        6.664ns  (logic 1.438ns (21.577%)  route 5.226ns (78.423%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.591    -0.586    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X0Y17          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_reg/Q
                         net (fo=2, routed)           2.198     1.753    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_q0_o
    SLICE_X0Y18          LUT3 (Prop_lut3_I0_O)        0.042     1.795 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst_i_1/O
                         net (fo=1, routed)           3.028     4.823    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/I
    T12                  OBUFT (Prop_obuft_I_O)       1.255     6.078 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.078    DAPLink_tri_o[4]
    T12                                                               r  DAPLink_tri_o[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.823    -0.862    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.175    -0.687 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.843     0.156    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.057     0.213 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.718     0.931    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         1.348     2.279 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.279    DAPLink_tri_o[9]
    R13                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.273     2.553    
                         clock uncertainty            0.493     3.046    
                         output delay                 2.500     5.546    
  -------------------------------------------------------------------
                         required time                         -5.546    
                         arrival time                           6.078    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_MODE_2_T_CONTROL.QSPI_IO2_T/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[6]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (dap_qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        6.680ns  (logic 1.010ns (15.119%)  route 5.670ns (84.881%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        3.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.587    -0.590    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X1Y22          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_MODE_2_T_CONTROL.QSPI_IO2_T/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_MODE_2_T_CONTROL.QSPI_IO2_T/Q
                         net (fo=1, routed)           2.216     1.767    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/qspi_xip_q2_t
    SLICE_X1Y22          LUT4 (Prop_lut4_I1_O)        0.045     1.812 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/shield_41_to_26_IOBUF[32]_inst_i_3/O
                         net (fo=1, routed)           3.454     5.266    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/T
    U12                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     6.090 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.090    DAPLink_tri_o[6]
    U12                                                               r  DAPLink_tri_o[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.823    -0.862    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.175    -0.687 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.843     0.156    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.057     0.213 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.718     0.931    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         1.348     2.279 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.279    DAPLink_tri_o[9]
    R13                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.273     2.553    
                         clock uncertainty            0.493     3.046    
                         output delay                 2.500     5.546    
  -------------------------------------------------------------------
                         required time                         -5.546    
                         arrival time                           6.090    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/SS_O_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[10]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (dap_qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        6.705ns  (logic 1.412ns (21.054%)  route 5.293ns (78.946%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        3.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.589    -0.588    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X2Y19          FDSE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.164    -0.424 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/SS_O_reg[0]/Q
                         net (fo=1, routed)           2.257     1.832    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_ss_o
    SLICE_X0Y19          LUT3 (Prop_lut3_I2_O)        0.045     1.877 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[36]_INST_0/O
                         net (fo=1, routed)           3.036     4.914    DAPLink_tri_o_IBUF__0[10]
    P13                  OBUF (Prop_obuf_I_O)         1.203     6.116 r  DAPLink_tri_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.116    DAPLink_tri_o[10]
    P13                                                               r  DAPLink_tri_o[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.823    -0.862    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.175    -0.687 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.843     0.156    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.057     0.213 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.718     0.931    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         1.348     2.279 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.279    DAPLink_tri_o[9]
    R13                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.273     2.553    
                         clock uncertainty            0.493     3.046    
                         output delay                 2.500     5.546    
  -------------------------------------------------------------------
                         required time                         -5.546    
                         arrival time                           6.116    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_IO1_T/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[5]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (dap_qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        6.781ns  (logic 1.010ns (14.895%)  route 5.771ns (85.105%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        3.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.587    -0.590    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X1Y22          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_IO1_T/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_IO1_T/Q
                         net (fo=1, routed)           2.159     1.710    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/qspi_xip_q1_t
    SLICE_X0Y22          LUT4 (Prop_lut4_I1_O)        0.045     1.755 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/shield_41_to_26_IOBUF[31]_inst_i_3/O
                         net (fo=1, routed)           3.612     5.366    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/T
    V13                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     6.190 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.190    DAPLink_tri_o[5]
    V13                                                               r  DAPLink_tri_o[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.823    -0.862    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.175    -0.687 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.843     0.156    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.057     0.213 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.718     0.931    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         1.348     2.279 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.279    DAPLink_tri_o[9]
    R13                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.273     2.553    
                         clock uncertainty            0.493     3.046    
                         output delay                 2.500     5.546    
  -------------------------------------------------------------------
                         required time                         -5.546    
                         arrival time                           6.190    
  -------------------------------------------------------------------
                         slack                                  0.645    





---------------------------------------------------------------------------------------------------
From Clock:  qspi_clk
  To Clock:  dap_spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.566ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
                            (rising edge-triggered cell FDSE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[2]
                            (output port clocked by dap_spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_spi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (dap_spi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        12.156ns  (logic 3.961ns (32.588%)  route 8.194ns (67.412%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        3.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.792ns = ( 21.792 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.636    -0.860    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X5Y8           FDSE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDSE (Prop_fdse_C_Q)         0.456    -0.404 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/Q
                         net (fo=3, routed)           8.194     7.790    DAPLink_tri_o_IBUF__0[2]
    R11                  OBUF (Prop_obuf_I_O)         3.505    11.296 r  DAPLink_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.296    DAPLink_tri_o[2]
    R11                                                               r  DAPLink_tri_o[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_spi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.536    18.556    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y5          FDRE (Prop_fdre_C_Q)         0.449    19.005 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    19.006    DAPLink_tri_o_IBUF__0[3]
    T13                  OBUF (Prop_obuf_I_O)         2.786    21.792 r  DAPLink_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.792    DAPLink_tri_o[3]
    T13                                                               r  DAPLink_tri_o[3] (INOUT)
                         clock pessimism              0.562    22.354    
                         clock uncertainty           -0.493    21.861    
                         output delay                -2.000    19.861    
  -------------------------------------------------------------------
                         required time                         19.861    
                         arrival time                         -11.296    
  -------------------------------------------------------------------
                         slack                                  8.566    

Slack (MET) :             8.690ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[0]
                            (output port clocked by dap_spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_spi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (dap_spi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        12.034ns  (logic 3.957ns (32.878%)  route 8.077ns (67.122%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        3.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.792ns = ( 21.792 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.633    -0.863    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X4Y12          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.407 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/Q
                         net (fo=1, routed)           8.077     7.670    DAPLink_tri_o_IBUF__0[0]
    U11                  OBUF (Prop_obuf_I_O)         3.501    11.171 r  DAPLink_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.171    DAPLink_tri_o[0]
    U11                                                               r  DAPLink_tri_o[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_spi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.536    18.556    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y5          FDRE (Prop_fdre_C_Q)         0.449    19.005 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    19.006    DAPLink_tri_o_IBUF__0[3]
    T13                  OBUF (Prop_obuf_I_O)         2.786    21.792 r  DAPLink_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.792    DAPLink_tri_o[3]
    T13                                                               r  DAPLink_tri_o[3] (INOUT)
                         clock pessimism              0.562    22.354    
                         clock uncertainty           -0.493    21.861    
                         output delay                -2.000    19.861    
  -------------------------------------------------------------------
                         required time                         19.861    
                         arrival time                         -11.171    
  -------------------------------------------------------------------
                         slack                                  8.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[0]
                            (output port clocked by dap_spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_spi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (dap_spi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 1.343ns (28.102%)  route 3.435ns (71.898%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        1.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.647ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.592    -0.585    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X4Y12          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/Q
                         net (fo=1, routed)           3.435     2.991    DAPLink_tri_o_IBUF__0[0]
    U11                  OBUF (Prop_obuf_I_O)         1.202     4.193 r  DAPLink_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.193    DAPLink_tri_o[0]
    U11                                                               r  DAPLink_tri_o[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_spi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.861    -0.824    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y5          FDRE (Prop_fdre_C_Q)         0.204    -0.620 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.619    DAPLink_tri_o_IBUF__0[3]
    T13                  OBUF (Prop_obuf_I_O)         1.266     0.647 r  DAPLink_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     0.647    DAPLink_tri_o[3]
    T13                                                               r  DAPLink_tri_o[3] (INOUT)
                         clock pessimism              0.273     0.921    
                         clock uncertainty            0.493     1.413    
                         output delay                 2.500     3.913    
  -------------------------------------------------------------------
                         required time                         -3.913    
                         arrival time                           4.193    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
                            (rising edge-triggered cell FDSE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[2]
                            (output port clocked by dap_spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_spi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (dap_spi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 1.348ns (27.568%)  route 3.540ns (72.432%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        1.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.647ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.594    -0.583    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X5Y8           FDSE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDSE (Prop_fdse_C_Q)         0.141    -0.442 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/Q
                         net (fo=3, routed)           3.540     3.098    DAPLink_tri_o_IBUF__0[2]
    R11                  OBUF (Prop_obuf_I_O)         1.207     4.305 r  DAPLink_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.305    DAPLink_tri_o[2]
    R11                                                               r  DAPLink_tri_o[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_spi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.861    -0.824    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y5          FDRE (Prop_fdre_C_Q)         0.204    -0.620 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.619    DAPLink_tri_o_IBUF__0[3]
    T13                  OBUF (Prop_obuf_I_O)         1.266     0.647 r  DAPLink_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     0.647    DAPLink_tri_o[3]
    T13                                                               r  DAPLink_tri_o[3] (INOUT)
                         clock pessimism              0.273     0.921    
                         clock uncertainty            0.493     1.413    
                         output delay                 2.500     3.913    
  -------------------------------------------------------------------
                         required time                         -3.913    
                         arrival time                           4.305    
  -------------------------------------------------------------------
                         slack                                  0.391    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.723ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.723ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_reg[16]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 0.580ns (10.342%)  route 5.028ns (89.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 8.542 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.550    -0.946    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X31Y22         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.490 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=853, routed)         1.034     0.544    m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Op1[0]
    SLICE_X37Y21         LUT2 (Prop_lut2_I0_O)        0.124     0.668 f  m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]_INST_0/O
                         net (fo=1083, routed)        3.994     4.662    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/FDRE_inst_0
    SLICE_X62Y8          FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.521     8.542    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/HCLK
    SLICE_X62Y8          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_reg[16]/C
                         clock pessimism              0.490     9.032    
                         clock uncertainty           -0.243     8.789    
    SLICE_X62Y8          FDCE (Recov_fdce_C_CLR)     -0.405     8.384    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_reg[16]
  -------------------------------------------------------------------
                         required time                          8.384    
                         arrival time                          -4.662    
  -------------------------------------------------------------------
                         slack                                  3.723    

Slack (MET) :             3.723ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_reg[4]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 0.580ns (10.342%)  route 5.028ns (89.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 8.542 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.550    -0.946    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X31Y22         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.490 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=853, routed)         1.034     0.544    m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Op1[0]
    SLICE_X37Y21         LUT2 (Prop_lut2_I0_O)        0.124     0.668 f  m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]_INST_0/O
                         net (fo=1083, routed)        3.994     4.662    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/FDRE_inst_0
    SLICE_X62Y8          FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.521     8.542    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/HCLK
    SLICE_X62Y8          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_reg[4]/C
                         clock pessimism              0.490     9.032    
                         clock uncertainty           -0.243     8.789    
    SLICE_X62Y8          FDCE (Recov_fdce_C_CLR)     -0.405     8.384    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_reg[4]
  -------------------------------------------------------------------
                         required time                          8.384    
                         arrival time                          -4.662    
  -------------------------------------------------------------------
                         slack                                  3.723    

Slack (MET) :             3.785ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_reg[2]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 0.580ns (10.438%)  route 4.976ns (89.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.550    -0.946    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X31Y22         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.490 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=853, routed)         1.034     0.544    m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Op1[0]
    SLICE_X37Y21         LUT2 (Prop_lut2_I0_O)        0.124     0.668 f  m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]_INST_0/O
                         net (fo=1083, routed)        3.942     4.610    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/SYSRESETn
    SLICE_X33Y11         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.445     8.466    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/HCLK
    SLICE_X33Y11         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_reg[2]/C
                         clock pessimism              0.577     9.043    
                         clock uncertainty           -0.243     8.800    
    SLICE_X33Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.395    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_reg[2]
  -------------------------------------------------------------------
                         required time                          8.395    
                         arrival time                          -4.610    
  -------------------------------------------------------------------
                         slack                                  3.785    

Slack (MET) :             3.827ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_tree/high_num2_reg[0]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 0.580ns (10.543%)  route 4.921ns (89.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.550    -0.946    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X31Y22         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.490 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=853, routed)         1.034     0.544    m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Op1[0]
    SLICE_X37Y21         LUT2 (Prop_lut2_I0_O)        0.124     0.668 f  m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]_INST_0/O
                         net (fo=1083, routed)        3.887     4.555    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_tree/FDRE_inst_1
    SLICE_X28Y11         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_tree/high_num2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.447     8.468    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_tree/HCLK
    SLICE_X28Y11         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_tree/high_num2_reg[0]/C
                         clock pessimism              0.562     9.030    
                         clock uncertainty           -0.243     8.787    
    SLICE_X28Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.382    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_tree/high_num2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.382    
                         arrival time                          -4.555    
  -------------------------------------------------------------------
                         slack                                  3.827    

Slack (MET) :             3.831ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_tree/pend_lvl_num_reg[1]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 0.580ns (10.551%)  route 4.917ns (89.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.550    -0.946    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X31Y22         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.490 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=853, routed)         1.034     0.544    m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Op1[0]
    SLICE_X37Y21         LUT2 (Prop_lut2_I0_O)        0.124     0.668 f  m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]_INST_0/O
                         net (fo=1083, routed)        3.883     4.551    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_tree/FDRE_inst_1
    SLICE_X29Y11         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_tree/pend_lvl_num_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.447     8.468    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_tree/HCLK
    SLICE_X29Y11         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_tree/pend_lvl_num_reg[1]/C
                         clock pessimism              0.562     9.030    
                         clock uncertainty           -0.243     8.787    
    SLICE_X29Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.382    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_tree/pend_lvl_num_reg[1]
  -------------------------------------------------------------------
                         required time                          8.382    
                         arrival time                          -4.551    
  -------------------------------------------------------------------
                         slack                                  3.831    

Slack (MET) :             3.831ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_tree/pend_lvl_num_reg[2]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 0.580ns (10.551%)  route 4.917ns (89.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.550    -0.946    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X31Y22         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.490 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=853, routed)         1.034     0.544    m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Op1[0]
    SLICE_X37Y21         LUT2 (Prop_lut2_I0_O)        0.124     0.668 f  m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]_INST_0/O
                         net (fo=1083, routed)        3.883     4.551    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_tree/FDRE_inst_1
    SLICE_X29Y11         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_tree/pend_lvl_num_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.447     8.468    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_tree/HCLK
    SLICE_X29Y11         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_tree/pend_lvl_num_reg[2]/C
                         clock pessimism              0.562     9.030    
                         clock uncertainty           -0.243     8.787    
    SLICE_X29Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.382    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_tree/pend_lvl_num_reg[2]
  -------------------------------------------------------------------
                         required time                          8.382    
                         arrival time                          -4.551    
  -------------------------------------------------------------------
                         slack                                  3.831    

Slack (MET) :             3.831ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_tree/pend_lvl_num_reg[4]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 0.580ns (10.551%)  route 4.917ns (89.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.550    -0.946    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X31Y22         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.490 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=853, routed)         1.034     0.544    m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Op1[0]
    SLICE_X37Y21         LUT2 (Prop_lut2_I0_O)        0.124     0.668 f  m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]_INST_0/O
                         net (fo=1083, routed)        3.883     4.551    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_tree/FDRE_inst_2
    SLICE_X29Y11         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_tree/pend_lvl_num_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.447     8.468    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_tree/HCLK
    SLICE_X29Y11         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_tree/pend_lvl_num_reg[4]/C
                         clock pessimism              0.562     9.030    
                         clock uncertainty           -0.243     8.787    
    SLICE_X29Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.382    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_tree/pend_lvl_num_reg[4]
  -------------------------------------------------------------------
                         required time                          8.382    
                         arrival time                          -4.551    
  -------------------------------------------------------------------
                         slack                                  3.831    

Slack (MET) :             3.877ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_tree/high_lvl1_reg[0]/PRE
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 0.580ns (10.551%)  route 4.917ns (89.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.550    -0.946    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X31Y22         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.490 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=853, routed)         1.034     0.544    m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Op1[0]
    SLICE_X37Y21         LUT2 (Prop_lut2_I0_O)        0.124     0.668 f  m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]_INST_0/O
                         net (fo=1083, routed)        3.883     4.551    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_tree/FDRE_inst_0
    SLICE_X29Y11         FDPE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_tree/high_lvl1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.447     8.468    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_tree/HCLK
    SLICE_X29Y11         FDPE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_tree/high_lvl1_reg[0]/C
                         clock pessimism              0.562     9.030    
                         clock uncertainty           -0.243     8.787    
    SLICE_X29Y11         FDPE (Recov_fdpe_C_PRE)     -0.359     8.428    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_tree/high_lvl1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.428    
                         arrival time                          -4.551    
  -------------------------------------------------------------------
                         slack                                  3.877    

Slack (MET) :             3.877ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_tree/pend_lvl_tree_reg[1]/PRE
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 0.580ns (10.551%)  route 4.917ns (89.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.550    -0.946    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X31Y22         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.490 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=853, routed)         1.034     0.544    m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Op1[0]
    SLICE_X37Y21         LUT2 (Prop_lut2_I0_O)        0.124     0.668 f  m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]_INST_0/O
                         net (fo=1083, routed)        3.883     4.551    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_tree/FDRE_inst
    SLICE_X29Y11         FDPE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_tree/pend_lvl_tree_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.447     8.468    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_tree/HCLK
    SLICE_X29Y11         FDPE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_tree/pend_lvl_tree_reg[1]/C
                         clock pessimism              0.562     9.030    
                         clock uncertainty           -0.243     8.787    
    SLICE_X29Y11         FDPE (Recov_fdpe_C_PRE)     -0.359     8.428    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_tree/pend_lvl_tree_reg[1]
  -------------------------------------------------------------------
                         required time                          8.428    
                         arrival time                          -4.551    
  -------------------------------------------------------------------
                         slack                                  3.877    

Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/cycle_count_ex_reg[0]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 0.580ns (10.820%)  route 4.780ns (89.180%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 8.543 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.550    -0.946    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X31Y22         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.490 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=853, routed)         1.034     0.544    m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Op1[0]
    SLICE_X37Y21         LUT2 (Prop_lut2_I0_O)        0.124     0.668 f  m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]_INST_0/O
                         net (fo=1083, routed)        3.746     4.414    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt_n_1
    SLICE_X58Y1          FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/cycle_count_ex_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        1.522     8.543    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/HCLK
    SLICE_X58Y1          FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/cycle_count_ex_reg[0]/C
                         clock pessimism              0.490     9.033    
                         clock uncertainty           -0.243     8.790    
    SLICE_X58Y1          FDCE (Recov_fdce_C_CLR)     -0.405     8.385    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/cycle_count_ex_reg[0]
  -------------------------------------------------------------------
                         required time                          8.385    
                         arrival time                          -4.414    
  -------------------------------------------------------------------
                         slack                                  3.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_dbg/en_itcm_dbg_reg[0]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.883%)  route 0.316ns (69.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.555    -0.622    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X31Y22         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=853, routed)         0.316    -0.166    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_dbg/FDRE_inst_0
    SLICE_X42Y21         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_dbg/en_itcm_dbg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.823    -0.862    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_dbg/HCLK
    SLICE_X42Y21         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_dbg/en_itcm_dbg_reg[0]/C
                         clock pessimism              0.502    -0.359    
    SLICE_X42Y21         FDCE (Remov_fdce_C_CLR)     -0.067    -0.426    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_dbg/en_itcm_dbg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_dbg/en_itcm_dbg_reg[1]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.883%)  route 0.316ns (69.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.555    -0.622    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X31Y22         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=853, routed)         0.316    -0.166    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_dbg/FDRE_inst_0
    SLICE_X42Y21         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_dbg/en_itcm_dbg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.823    -0.862    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_dbg/HCLK
    SLICE_X42Y21         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_dbg/en_itcm_dbg_reg[1]/C
                         clock pessimism              0.502    -0.359    
    SLICE_X42Y21         FDCE (Remov_fdce_C_CLR)     -0.067    -0.426    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_dbg/en_itcm_dbg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_dbg/haddr_dap_reg_reg[12]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.883%)  route 0.316ns (69.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.555    -0.622    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X31Y22         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=853, routed)         0.316    -0.166    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_dbg/FDRE_inst
    SLICE_X42Y21         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_dbg/haddr_dap_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.823    -0.862    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_dbg/HCLK
    SLICE_X42Y21         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_dbg/haddr_dap_reg_reg[12]/C
                         clock pessimism              0.502    -0.359    
    SLICE_X42Y21         FDCE (Remov_fdce_C_CLR)     -0.067    -0.426    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_dbg/haddr_dap_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_dbg/hwrite_dap_reg_reg/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.883%)  route 0.316ns (69.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.555    -0.622    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X31Y22         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=853, routed)         0.316    -0.166    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_dbg/FDRE_inst
    SLICE_X42Y21         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_dbg/hwrite_dap_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.823    -0.862    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_dbg/HCLK
    SLICE_X42Y21         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_dbg/hwrite_dap_reg_reg/C
                         clock pessimism              0.502    -0.359    
    SLICE_X42Y21         FDCE (Remov_fdce_C_CLR)     -0.067    -0.426    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_dbg/hwrite_dap_reg_reg
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/ahb_rd_en_reg/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.851%)  route 0.365ns (72.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.555    -0.622    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X31Y22         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=853, routed)         0.365    -0.116    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/FDRE_inst
    SLICE_X41Y21         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/ahb_rd_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.823    -0.862    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/HCLK
    SLICE_X41Y21         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/ahb_rd_en_reg/C
                         clock pessimism              0.502    -0.359    
    SLICE_X41Y21         FDCE (Remov_fdce_C_CLR)     -0.092    -0.451    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/ahb_rd_en_reg
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/haddr_q_reg[9]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.851%)  route 0.365ns (72.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.555    -0.622    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X31Y22         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=853, routed)         0.365    -0.116    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/FDRE_inst
    SLICE_X41Y21         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/haddr_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.823    -0.862    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/HCLK
    SLICE_X41Y21         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/haddr_q_reg[9]/C
                         clock pessimism              0.502    -0.359    
    SLICE_X41Y21         FDCE (Remov_fdce_C_CLR)     -0.092    -0.451    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/haddr_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_tcm/ahb_rd_en_reg/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.851%)  route 0.365ns (72.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.555    -0.622    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X31Y22         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=853, routed)         0.365    -0.116    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_tcm/FDRE_inst
    SLICE_X41Y21         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_tcm/ahb_rd_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.823    -0.862    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_tcm/HCLK
    SLICE_X41Y21         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_tcm/ahb_rd_en_reg/C
                         clock pessimism              0.502    -0.359    
    SLICE_X41Y21         FDCE (Remov_fdce_C_CLR)     -0.092    -0.451    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_tcm/ahb_rd_en_reg
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_tcm/haddr_q_reg[14]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.851%)  route 0.365ns (72.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.555    -0.622    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X31Y22         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=853, routed)         0.365    -0.116    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_tcm/FDRE_inst_0
    SLICE_X41Y21         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_tcm/haddr_q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.823    -0.862    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_tcm/HCLK
    SLICE_X41Y21         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_tcm/haddr_q_reg[14]/C
                         clock pessimism              0.502    -0.359    
    SLICE_X41Y21         FDCE (Remov_fdce_C_CLR)     -0.092    -0.451    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_tcm/haddr_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/ahb_wr_en_reg/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.141ns (27.613%)  route 0.370ns (72.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.555    -0.622    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X31Y22         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=853, routed)         0.370    -0.112    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/FDRE_inst
    SLICE_X40Y21         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/ahb_wr_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.823    -0.862    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/HCLK
    SLICE_X40Y21         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/ahb_wr_en_reg/C
                         clock pessimism              0.502    -0.359    
    SLICE_X40Y21         FDCE (Remov_fdce_C_CLR)     -0.092    -0.451    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/ahb_wr_en_reg
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/haddr_q_reg[4]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.141ns (27.613%)  route 0.370ns (72.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.555    -0.622    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X31Y22         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=853, routed)         0.370    -0.112    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/FDRE_inst
    SLICE_X40Y21         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/haddr_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8041, routed)        0.823    -0.862    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/HCLK
    SLICE_X40Y21         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/haddr_q_reg[4]/C
                         clock pessimism              0.502    -0.359    
    SLICE_X40Y21         FDCE (Remov_fdce_C_CLR)     -0.092    -0.451    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/haddr_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.340    





