{
  "module_name": "dw_hdmi.h",
  "hash_id": "e8be8aec0b828f0c5327630d9ebe268b3369aaa0f932575e093ad10ae9be32d9",
  "original_prompt": "Ingested from linux-6.6.14/include/drm/bridge/dw_hdmi.h",
  "human_readable_source": " \n \n\n#ifndef __DW_HDMI__\n#define __DW_HDMI__\n\n#include <sound/hdmi-codec.h>\n\nstruct drm_display_info;\nstruct drm_display_mode;\nstruct drm_encoder;\nstruct dw_hdmi;\nstruct platform_device;\n\n \n\nenum {\n\tDW_HDMI_RES_8,\n\tDW_HDMI_RES_10,\n\tDW_HDMI_RES_12,\n\tDW_HDMI_RES_MAX,\n};\n\nenum dw_hdmi_phy_type {\n\tDW_HDMI_PHY_DWC_HDMI_TX_PHY = 0x00,\n\tDW_HDMI_PHY_DWC_MHL_PHY_HEAC = 0xb2,\n\tDW_HDMI_PHY_DWC_MHL_PHY = 0xc2,\n\tDW_HDMI_PHY_DWC_HDMI_3D_TX_PHY_HEAC = 0xe2,\n\tDW_HDMI_PHY_DWC_HDMI_3D_TX_PHY = 0xf2,\n\tDW_HDMI_PHY_DWC_HDMI20_TX_PHY = 0xf3,\n\tDW_HDMI_PHY_VENDOR_PHY = 0xfe,\n};\n\nstruct dw_hdmi_mpll_config {\n\tunsigned long mpixelclock;\n\tstruct {\n\t\tu16 cpce;\n\t\tu16 gmp;\n\t} res[DW_HDMI_RES_MAX];\n};\n\nstruct dw_hdmi_curr_ctrl {\n\tunsigned long mpixelclock;\n\tu16 curr[DW_HDMI_RES_MAX];\n};\n\nstruct dw_hdmi_phy_config {\n\tunsigned long mpixelclock;\n\tu16 sym_ctr;     \n\tu16 term;        \n\tu16 vlev_ctr;    \n};\n\nstruct dw_hdmi_phy_ops {\n\tint (*init)(struct dw_hdmi *hdmi, void *data,\n\t\t    const struct drm_display_info *display,\n\t\t    const struct drm_display_mode *mode);\n\tvoid (*disable)(struct dw_hdmi *hdmi, void *data);\n\tenum drm_connector_status (*read_hpd)(struct dw_hdmi *hdmi, void *data);\n\tvoid (*update_hpd)(struct dw_hdmi *hdmi, void *data,\n\t\t\t   bool force, bool disabled, bool rxsense);\n\tvoid (*setup_hpd)(struct dw_hdmi *hdmi, void *data);\n};\n\nstruct dw_hdmi_plat_data {\n\tstruct regmap *regm;\n\n\tunsigned int output_port;\n\n\tunsigned long input_bus_encoding;\n\tbool use_drm_infoframe;\n\tbool ycbcr_420_allowed;\n\n\t \n\tvoid *priv_data;\n\n\t \n\tenum drm_mode_status (*mode_valid)(struct dw_hdmi *hdmi, void *data,\n\t\t\t\t\t   const struct drm_display_info *info,\n\t\t\t\t\t   const struct drm_display_mode *mode);\n\n\t \n\tvoid (*enable_audio)(struct dw_hdmi *hdmi, int channel,\n\t\t\t     int width, int rate, int non_pcm);\n\tvoid (*disable_audio)(struct dw_hdmi *hdmi);\n\n\t \n\tconst struct dw_hdmi_phy_ops *phy_ops;\n\tconst char *phy_name;\n\tvoid *phy_data;\n\tunsigned int phy_force_vendor;\n\n\t \n\tconst struct dw_hdmi_mpll_config *mpll_cfg;\n\tconst struct dw_hdmi_curr_ctrl *cur_ctr;\n\tconst struct dw_hdmi_phy_config *phy_config;\n\tint (*configure_phy)(struct dw_hdmi *hdmi, void *data,\n\t\t\t     unsigned long mpixelclock);\n\n\tunsigned int disable_cec : 1;\n};\n\nstruct dw_hdmi *dw_hdmi_probe(struct platform_device *pdev,\n\t\t\t      const struct dw_hdmi_plat_data *plat_data);\nvoid dw_hdmi_remove(struct dw_hdmi *hdmi);\nvoid dw_hdmi_unbind(struct dw_hdmi *hdmi);\nstruct dw_hdmi *dw_hdmi_bind(struct platform_device *pdev,\n\t\t\t     struct drm_encoder *encoder,\n\t\t\t     const struct dw_hdmi_plat_data *plat_data);\n\nvoid dw_hdmi_resume(struct dw_hdmi *hdmi);\n\nvoid dw_hdmi_setup_rx_sense(struct dw_hdmi *hdmi, bool hpd, bool rx_sense);\n\nint dw_hdmi_set_plugged_cb(struct dw_hdmi *hdmi, hdmi_codec_plugged_cb fn,\n\t\t\t   struct device *codec_dev);\nvoid dw_hdmi_set_sample_non_pcm(struct dw_hdmi *hdmi, unsigned int non_pcm);\nvoid dw_hdmi_set_sample_width(struct dw_hdmi *hdmi, unsigned int width);\nvoid dw_hdmi_set_sample_rate(struct dw_hdmi *hdmi, unsigned int rate);\nvoid dw_hdmi_set_channel_count(struct dw_hdmi *hdmi, unsigned int cnt);\nvoid dw_hdmi_set_channel_status(struct dw_hdmi *hdmi, u8 *channel_status);\nvoid dw_hdmi_set_channel_allocation(struct dw_hdmi *hdmi, unsigned int ca);\nvoid dw_hdmi_audio_enable(struct dw_hdmi *hdmi);\nvoid dw_hdmi_audio_disable(struct dw_hdmi *hdmi);\nvoid dw_hdmi_set_high_tmds_clock_ratio(struct dw_hdmi *hdmi,\n\t\t\t\t       const struct drm_display_info *display);\n\n \nvoid dw_hdmi_phy_i2c_set_addr(struct dw_hdmi *hdmi, u8 address);\nvoid dw_hdmi_phy_i2c_write(struct dw_hdmi *hdmi, unsigned short data,\n\t\t\t   unsigned char addr);\n\nvoid dw_hdmi_phy_gen1_reset(struct dw_hdmi *hdmi);\n\nvoid dw_hdmi_phy_gen2_pddq(struct dw_hdmi *hdmi, u8 enable);\nvoid dw_hdmi_phy_gen2_txpwron(struct dw_hdmi *hdmi, u8 enable);\nvoid dw_hdmi_phy_gen2_reset(struct dw_hdmi *hdmi);\n\nenum drm_connector_status dw_hdmi_phy_read_hpd(struct dw_hdmi *hdmi,\n\t\t\t\t\t       void *data);\nvoid dw_hdmi_phy_update_hpd(struct dw_hdmi *hdmi, void *data,\n\t\t\t    bool force, bool disabled, bool rxsense);\nvoid dw_hdmi_phy_setup_hpd(struct dw_hdmi *hdmi, void *data);\n\nbool dw_hdmi_bus_fmt_is_420(struct dw_hdmi *hdmi);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}