<category name="Memory configuration">

    <config id="DWC_DDRCTL_CINIT_MEMORY_DESCRIPTOR_TYPE"
            name="Memory configuration option"
            type="single_choice" var_type="uint8">
        <option id="DWC_DDRCTL_CINIT_SPD_STATIC_SPEED_GRADE"
                name="Speed Bin/Grade" value="0"/>
        <option id="DWC_DDRCTL_CINIT_SPD_DYNAMIC_JEDEC"
                name="SPD data" depends="@DDRCTL_DDR" value="1"/>
        <option id="DWC_DDRCTL_CINIT_SPD_STATIC_JEDEC"
                name="User input (Expert mode)" value="2"/>
        <default value="@DWC_DDRCTL_CINIT_SPD_STATIC_SPEED_GRADE"/>
    </config>

    <config id="DWC_DDRCTL_CINIT_SDRAM_PROTOCOL" name="SDRAM device type" type="single_choice" var_type="uint8">
        <option id="DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_DDR4"    name="DDR4"    value="1" depends="@DDRCTL_DDR"/>
        <option id="DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_DDR5"    name="DDR5"    value="2" depends="@DDRCTL_DDR"/>
        <option id="DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_LPDDR4"  name="LPDDR4"  value="3" depends="@DDRCTL_LPDDR"/>
        <option id="DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_LPDDR4X" name="LPDDR4X" value="4" depends="@DDRCTL_LPDDR"/>
        <option id="DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_LPDDR5"  name="LPDDR5"  value="5" depends="@DDRCTL_LPDDR"/>
        <option id="DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_LPDDR5X" name="LPDDR5X" value="6" depends="@DDRCTL_LPDDR"/>
        <default value="@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_DDR4" depends="@DDRCTL_DDR"/>
        <default value="@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_LPDDR4" depends="@DDRCTL_LPDDR"/>
    </config>

    <category name="Data Rate"
              depends="@DDRCTL_LPDDR and
                      (@DWC_DDRCTL_CINIT_MEMORY_DESCRIPTOR_TYPE==@DWC_DDRCTL_CINIT_SPD_STATIC_SPEED_GRADE)">
        <config id="DWC_DDRCTL_CINIT_LPDDR4_DATA_RATE" name="LPDDR4 data rate" type="single_choice" var_type="uint8"
                depends="(@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_LPDDR4) or
                         (@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_LPDDR4X)">
            <help>
                LPDDR4 SDRAM supported data rates in Mbps
            </help>
            <option id="DWC_DDRCTL_CINIT_LPDDR4_DATA_RATE_533"  name="533"  value="1"/>
            <option id="DWC_DDRCTL_CINIT_LPDDR4_DATA_RATE_1066" name="1066" value="2"/>
            <option id="DWC_DDRCTL_CINIT_LPDDR4_DATA_RATE_1600" name="1600" value="3"/>
            <option id="DWC_DDRCTL_CINIT_LPDDR4_DATA_RATE_2133" name="2133" value="4"/>
            <option id="DWC_DDRCTL_CINIT_LPDDR4_DATA_RATE_2667" name="2667" value="5"/>
            <option id="DWC_DDRCTL_CINIT_LPDDR4_DATA_RATE_3200" name="3200" value="6"/>
            <option id="DWC_DDRCTL_CINIT_LPDDR4_DATA_RATE_3733" name="3733" value="7"/>
            <option id="DWC_DDRCTL_CINIT_LPDDR4_DATA_RATE_4267" name="4267" value="8"/>
            <default value="@DWC_DDRCTL_CINIT_LPDDR4_DATA_RATE_3200"/>
        </config>
        <config id="DWC_DDRCTL_CINIT_LPDDR5_DATA_RATE" name="LPDDR5 Max data rate" type="single_choice"
            var_type="uint8" depends="(@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_LPDDR5) or
                                      (@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_LPDDR5X)">
            <help>
                LPDDR5 SDRAM supported data rates in Mbps
            </help>
            <option id="DWC_DDRCTL_CINIT_LPDDR5_DATA_RATE_533"  name="533"   value="1"/>
            <option id="DWC_DDRCTL_CINIT_LPDDR5_DATA_RATE_1067" name="1067"  value="2"/>
            <option id="DWC_DDRCTL_CINIT_LPDDR5_DATA_RATE_1600" name="1600"  value="3"/>
            <option id="DWC_DDRCTL_CINIT_LPDDR5_DATA_RATE_2133" name="2133"  value="4"/>
            <option id="DWC_DDRCTL_CINIT_LPDDR5_DATA_RATE_2750" name="2750"  value="5"/>
            <option id="DWC_DDRCTL_CINIT_LPDDR5_DATA_RATE_3200" name="3200"  value="6"/>
            <option id="DWC_DDRCTL_CINIT_LPDDR5_DATA_RATE_3733" name="3733"  value="7"/>
            <option id="DWC_DDRCTL_CINIT_LPDDR5_DATA_RATE_4267" name="4267"  value="8"/>
            <option id="DWC_DDRCTL_CINIT_LPDDR5_DATA_RATE_4800" name="4800"  value="9"/>
            <option id="DWC_DDRCTL_CINIT_LPDDR5_DATA_RATE_5500" name="5500"  value="10"/>
            <option id="DWC_DDRCTL_CINIT_LPDDR5_DATA_RATE_6000" name="6000"  value="11"/>
            <option id="DWC_DDRCTL_CINIT_LPDDR5_DATA_RATE_6400" name="6400"  value="12"/>
            <option id="DWC_DDRCTL_CINIT_LPDDR5_DATA_RATE_7500" name="7500"  value="13"/>
            <option id="DWC_DDRCTL_CINIT_LPDDR5_DATA_RATE_8533" name="8533"  value="14"/>
            <option id="DWC_DDRCTL_CINIT_LPDDR5_DATA_RATE_9600" name="9600"  value="15"/>
            <default value="@DWC_DDRCTL_CINIT_LPDDR5_DATA_RATE_4800"/>
        </config>
    </category>

    <category name="Memory Timings"
              depends="@DWC_DDRCTL_CINIT_MEMORY_DESCRIPTOR_TYPE==@DWC_DDRCTL_CINIT_SPD_STATIC_JEDEC">
        <category name="DDR4" depends="@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_DDR4">
            <category name="CAS Latency">
                <config id="DWC_DDRCTL_CINIT_SPD_STATIC_JEDEC_DDR4_CAS_LATENCY_SUPPORT_RANGE_CL_{cas_latency}"
                        name="DDR4 CAS Latency {cas_latency}" type="bool" var_type="uint8">
                    <param name="cas_latency" min="7" max="52"/>
                    <default value="0"/>
                </config>
            </category>

            <config id="DWC_DDRCTL_CINIT_SPD_STATIC_JEDEC_DDR4_TCK_MIN"
                    name="Minimum Clock Cycle Time (tCK min) (ps)" type="int" var_type="uint32">
                <default value="0"/>
            </config>
            <config id="DWC_DDRCTL_CINIT_SPD_STATIC_JEDEC_DDR4_TCK_MAX"
                    name="Maximum Clock Cycle Time (tCK max) (ps)" type="int" var_type="uint32">
                <default value="0"/>
            </config>
            <config id="DWC_DDRCTL_CINIT_SPD_STATIC_JEDEC_DDR4_TAA_MIN"
                    name="CAS# Latency Time (tAA min) (ps)" type="int" var_type="uint32">
                <default value="0"/>
            </config>
            <config id="DWC_DDRCTL_CINIT_SPD_STATIC_JEDEC_DDR4_TRCD_MIN"
                    name="RAS# to CAS# Delay Time (tRCD min) (ps)" type="int" var_type="uint32">
                <default value="0"/>
            </config>
            <config id="DWC_DDRCTL_CINIT_SPD_STATIC_JEDEC_DDR4_TRP_MIN"
                    name="Row Precharge Delay Time (tRP min) (ps)" type="int" var_type="uint32">
                <default value="0"/>
            </config>
            <config id="DWC_DDRCTL_CINIT_SPD_STATIC_JEDEC_DDR4_TRAS_MIN"
                    name="Active to Precharge Delay Time (tRAS min) (ps)" type="int" var_type="uint32">
                <default value="0"/>
            </config>
            <config id="DWC_DDRCTL_CINIT_SPD_STATIC_JEDEC_DDR4_TRC_MIN"
                    name="Act to Act/Refresh Delay Time (tRC min) (ps)" type="int" var_type="uint32">
                <default value="0"/>
            </config>
            <config id="DWC_DDRCTL_CINIT_SPD_STATIC_JEDEC_DDR4_TRFC1_MIN"
                    name="Normal Refresh Recovery Delay Time (tRFC1 min) (ps)" type="int" var_type="uint32">
                <default value="0"/>
            </config>
            <config id="DWC_DDRCTL_CINIT_SPD_STATIC_JEDEC_DDR4_TRFC2_MIN"
                    name="2x mode Refresh Recovery Delay Time (tRFC2 min) (ps)" type="int" var_type="uint32">
                <default value="0"/>
            </config>
            <config id="DWC_DDRCTL_CINIT_SPD_STATIC_JEDEC_DDR4_TRFC4_MIN"
                    name="4x mode Refresh Recovery Delay Time (tRFC4 min) (ps)" type="int" var_type="uint32">
                <default value="0"/>
            </config>
            <config id="DWC_DDRCTL_CINIT_SPD_STATIC_JEDEC_DDR4_TRRD_S_MIN"
                    name="Short Row Active to Row Active Delay (tRRD_S min) (ps)" type="int" var_type="uint32">
                <default value="0"/>
            </config>
            <config id="DWC_DDRCTL_CINIT_SPD_STATIC_JEDEC_DDR4_TRRD_L_MIN"
                    name="Long Row Active to Row Active Delay (tRRD_L min) (ps)" type="int" var_type="uint32">
                <default value="0"/>
            </config>
            <config id="DWC_DDRCTL_CINIT_SPD_STATIC_JEDEC_DDR4_TWR_MIN"
                    name="Write Recovery Time (tWR min) (ps)" type="int" var_type="uint32">
                <default value="15000"/>
            </config>
            <config id="DWC_DDRCTL_CINIT_SPD_STATIC_JEDEC_DDR4_TWTR_S_MIN"
                    name="Short Write to Read Command Delay (tWTR_S min) (ps)" type="int" var_type="uint32">
                <default value="2500"/>
            </config>
            <config id="DWC_DDRCTL_CINIT_SPD_STATIC_JEDEC_DDR4_TWTR_L_MIN"
                    name="Long Write to Read Command Delay (tWTR_L min) (ps)" type="int" var_type="uint32">
                <default value="7500"/>
            </config>
            <config id="DWC_DDRCTL_CINIT_SPD_STATIC_JEDEC_DDR4_TCCD_L_MIN"
                    name="Long CAS to CAS Delay Time (tCCD_L min) (ps)" type="int" var_type="uint32">
                <default value="0"/>
            </config>
            <config id="DWC_DDRCTL_CINIT_SPD_STATIC_JEDEC_DDR4_TFAW_MIN"
                    name="Four Active Windows Delay (tFAW min) (ps)" type="int" var_type="uint32">
                <default value="0"/>
            </config>
        </category>

        <category name="DDR5" depends="@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_DDR5">
            <config id="DWC_DDRCTL_CINIT_SPD_STATIC_JEDEC_DDR5_CAS_LATENCY_SUPPORT_RANGE_CL_{cas_latency}"
                    name="DDR5 CAS Latency {cas_latency}" type="bool" var_type="uint8">
                <param name="cas_latency" min="20" max="98" step="2"/>
                <default value="0"/>
            </config>
            <config id="DWC_DDRCTL_CINIT_SPD_STATIC_JEDEC_DDR5_TCK_MIN"
                    name="SDRAM Minimum Cycle Time (tCKAVGmin) (ps)" type="int" var_type="uint32">
                <default value="0"/>
            </config>
            <config id="DWC_DDRCTL_CINIT_SPD_STATIC_JEDEC_DDR5_TCK_MAX"
                    name="SDRAM Maximum Cycle Time (tCKAVGmax) (ps)" type="int" var_type="uint32">
                <default value="0"/>
            </config>
            <config id="DWC_DDRCTL_CINIT_SPD_STATIC_JEDEC_DDR5_TAA_MIN"
                    name="SDRAM Minimum CAS Latency Time (tAAmin) (ps)" type="int" var_type="uint32">
                <default value="0"/>
            </config>
            <config id="DWC_DDRCTL_CINIT_SPD_STATIC_JEDEC_DDR5_TRCD_MIN"
                    name="SDRAM Minimum RAS to CAS Delay Time (tRCDmin) (ps)" type="int" var_type="uint32">
                <default value="0"/>
            </config>
            <config id="DWC_DDRCTL_CINIT_SPD_STATIC_JEDEC_DDR5_TRP_MIN"
                    name="SDRAM Minimum Row Precharge Delay Time (tRPmin) (ps)" type="int" var_type="uint32">
                <default value="0"/>
            </config>
            <config id="DWC_DDRCTL_CINIT_SPD_STATIC_JEDEC_DDR5_TRAS_MIN"
                    name="SDRAM Minimum Active to Precharge Delay Time (tRASmin) (ps)" type="int" var_type="uint32">
                <default value="0"/>
            </config>
            <config id="DWC_DDRCTL_CINIT_SPD_STATIC_JEDEC_DDR5_TRC_MIN"
                    name="SDRAM Minimum Active to Active/Refresh Delay Time (tRCmin) (ps)"
                    type="int" var_type="uint32">
                <default value="0"/>
            </config>
            <config id="DWC_DDRCTL_CINIT_SPD_STATIC_JEDEC_DDR5_TWR_MIN"
                    name="SDRAM Minimum Write Recovery Time (tWRmin) (ps)" type="int" var_type="uint32">
                <default value="0"/>
            </config>
            <config id="DWC_DDRCTL_CINIT_SPD_STATIC_JEDEC_DDR5_TRFC1_SLR_MIN"
                    name="SDRAM Minimum Refresh Recovery Delay Time (tRFC1min, tRFC1_slr min) (ns)"
                    type="int" var_type="uint32">
                <default value="0"/>
            </config>
            <config id="DWC_DDRCTL_CINIT_SPD_STATIC_JEDEC_DDR5_TRFC2_SLR_MIN"
                    name="SDRAM Minimum Refresh Recovery Delay Time (tRFC2min, tRFC2_slr min) (ns)"
                    type="int" var_type="uint32">
                <default value="0"/>
            </config>
            <config id="DWC_DDRCTL_CINIT_SPD_STATIC_JEDEC_DDR5_TRFCSB_SLR_MIN"
                    name="SDRAM Minimum Refresh Recovery Delay Time (tRFCsbmin, tRFCsb_slr min) (ns)"
                    type="int" var_type="uint32">
                <default value="0"/>
            </config>
            <config id="DWC_DDRCTL_CINIT_SPD_STATIC_JEDEC_DDR5_TRFC1_DLR_MIN"
                    name="SDRAM Minimum Refresh Recovery Delay Time, 3DS Different Logical Rank (tRFC1_dlr min) (ns)"
                    type="int" var_type="uint32">
                <default value="0"/>
            </config>
            <config id="DWC_DDRCTL_CINIT_SPD_STATIC_JEDEC_DDR5_TRFC2_DLR_MIN"
                    name="SDRAM Minimum Refresh Recovery Delay Time, 3DS Different Logical Rank (tRFC2_dlr min) (ns)"
                    type="int" var_type="uint32">
                <default value="0"/>
            </config>
            <config id="DWC_DDRCTL_CINIT_SPD_STATIC_JEDEC_DDR5_TRFCSB_DLR_MIN"
                    name="SDRAM Minimum Refresh Recovery Delay Time, 3DS Different Logical Rank (tRFCsb_dlr min) (ns)"
                    type="int" var_type="uint32">
                <default value="0"/>
            </config>
        </category>
    </category>

    <category name="Main configurations"
              depends="(@DWC_DDRCTL_CINIT_MEMORY_DESCRIPTOR_TYPE==@DWC_DDRCTL_CINIT_SPD_STATIC_JEDEC) or
                       (@DWC_DDRCTL_CINIT_MEMORY_DESCRIPTOR_TYPE==@DWC_DDRCTL_CINIT_SPD_STATIC_SPEED_GRADE)">
        <config id="DWC_DDRCTL_CINIT_MODULE_TYPE" name="SDRAM module type" type="single_choice" var_type="uint8">
            <option id="DWC_DDRCTL_CINIT_MODULE_TYPE_NODIMM" value="1" name="NODIMM"/>
            <option id="DWC_DDRCTL_CINIT_MODULE_TYPE_RDIMM"  value="2" name="RDIMM"   depends="@DDRCTL_DDR"/>
            <option id="DWC_DDRCTL_CINIT_MODULE_TYPE_LRDIMM" value="3" name="LRDIMM"  depends="@DDRCTL_DDR"/>
            <option id="DWC_DDRCTL_CINIT_MODULE_TYPE_UDIMM"  value="4" name="UDIMM"   depends="@DDRCTL_DDR"/>
            <option id="DWC_DDRCTL_CINIT_MODULE_TYPE_SODIMM" value="5" name="SODIMM"  depends="@DDRCTL_DDR"/>
            <default value="@DWC_DDRCTL_CINIT_MODULE_TYPE_NODIMM"/>
        </config>
        <config id="DWC_DDRCTL_CINIT_NUM_RANKS" name="Number of ranks" type="single_choice" var_type="uint8">
            <option id="DWC_DDRCTL_CINIT_NUM_RANKS_1_RANK" name="1" value="1"/>
            <option id="DWC_DDRCTL_CINIT_NUM_RANKS_2_RANK" name="2" value="2"/>
            <option id="DWC_DDRCTL_CINIT_NUM_RANKS_4_RANK" name="4" value="4"/>
            <option id="DWC_DDRCTL_CINIT_NUM_RANKS_8_RANK" name="8" value="8"/>
            <default value="@DWC_DDRCTL_CINIT_NUM_RANKS_1_RANK"/>
        </config>
        <config id="DWC_DDRCTL_CINIT_NUM_RANKS_PER_DIMM"
                name="Number of ranks per dimm" type="single_choice" var_type="uint8">
            <option id="DWC_DDRCTL_CINIT_NUM_RANKS_PER_DIMM_1_RANK" name="1" value="1"/>
            <option id="DWC_DDRCTL_CINIT_NUM_RANKS_PER_DIMM_2_RANK" name="2" value="2"/>
            <option id="DWC_DDRCTL_CINIT_NUM_RANKS_PER_DIMM_4_RANK" name="4" value="4"/>
            <default value="@DWC_DDRCTL_CINIT_NUM_RANKS_PER_DIMM_1_RANK"/>
        </config>
    </category>

    <category name="Device {device} configuration"
              depends="((@DWC_DDRCTL_CINIT_MEMORY_DESCRIPTOR_TYPE==@DWC_DDRCTL_CINIT_SPD_STATIC_JEDEC) or
                        (@DWC_DDRCTL_CINIT_MEMORY_DESCRIPTOR_TYPE==@DWC_DDRCTL_CINIT_SPD_STATIC_SPEED_GRADE)) and
                         @DDRCTL_NUM_ADDR_MAP gt {device}">
        <param name="device" min="0" max="1"/>
        <config id="DWC_DDRCTL_CINIT_SDRAM_CAPACITY_MBITS_{device}"
                name="[Device {device}] SDRAM Density" type="single_choice" var_type="uint32">
            <option id="DWC_DDRCTL_CINIT_SDRAM_CAPACITY_MBIT_{device}_2_GB"   name="2 Gbits"  value="2048"
                    depends="@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_DDR4"/>
            <option id="DWC_DDRCTL_CINIT_SDRAM_CAPACITY_MBIT_{device}_4_GB"   name="4 Gbits"  value="4096"
                    depends="@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL!=@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_DDR5"/>
            <option id="DWC_DDRCTL_CINIT_SDRAM_CAPACITY_MBIT_{device}_8_GB"   name="8 Gbits"  value="8192"/>
            <option id="DWC_DDRCTL_CINIT_SDRAM_CAPACITY_MBIT_{device}_16_GB"  name="16 Gbits" value="16384"/>
            <option id="DWC_DDRCTL_CINIT_SDRAM_CAPACITY_MBIT_{device}_24_GB"  name="24 Gbits" value="24576"
                    depends="@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_DDR5"/>
            <option id="DWC_DDRCTL_CINIT_SDRAM_CAPACITY_MBIT_{device}_32_GB"  name="32 Gbits" value="32768"
                    depends="@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_DDR5 or
                             @DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_LPDDR5"/>
            <option id="DWC_DDRCTL_CINIT_SDRAM_CAPACITY_MBIT_{device}_64_GB"  name="64 Gbits" value="65536"
                    depends="@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_DDR5"/>
            <default value="@DWC_DDRCTL_CINIT_SDRAM_CAPACITY_MBIT_{device}_2_GB"
                     depends="@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_DDR4"/>
            <default value="@DWC_DDRCTL_CINIT_SDRAM_CAPACITY_MBIT_{device}_4_GB"
                     depends="@DDRCTL_LPDDR"/>
            <default value="@DWC_DDRCTL_CINIT_SDRAM_CAPACITY_MBIT_{device}_8_GB"
                     depends="@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_DDR5"/>
        </config>
        <config id="DWC_DDRCTL_CINIT_SDRAM_WIDTH_BITS_{device}" name="[Device {device}] SDRAM width"
                type="single_choice" var_type="uint8">
            <option id="DWC_DDRCTL_CINIT_SDRAM_WIDTH_BITS_{device}_4_BITS"  name="4 bits"  value="4"/>
            <option id="DWC_DDRCTL_CINIT_SDRAM_WIDTH_BITS_{device}_8_BITS"  name="8 bits"  value="8"/>
            <option id="DWC_DDRCTL_CINIT_SDRAM_WIDTH_BITS_{device}_16_BITS" name="16 bits" value="16"/>
            <option id="DWC_DDRCTL_CINIT_SDRAM_WIDTH_BITS_{device}_32_BITS" name="32 bits" value="32"/>
            <default value="@DWC_DDRCTL_CINIT_SDRAM_WIDTH_BITS_{device}_4_BITS"/>
        </config>
        <config id="DWC_DDRCTL_CINIT_CID_WIDTH_{device}"
                name="[Device {device}] SDRAM Die Per Package" type="single_choice" var_type="uint8">
            <option id="DWC_DDRCTL_CINIT_CID_WIDTH_{device}_NON_3DS" name="1, Monolithic SDRAM" value="0"/>
            <option id="DWC_DDRCTL_CINIT_CID_WIDTH_{device}_2H"      name="2, 2H 3DS"           value="1"/>
            <option id="DWC_DDRCTL_CINIT_CID_WIDTH_{device}_4H"      name="4, 4H 3DS"           value="2"/>
            <option id="DWC_DDRCTL_CINIT_CID_WIDTH_{device}_8H"      name="8, 8H 3DS"           value="3"
                    depends="@DWC_DDRCTL_NOT_SUPPORTED"/>
            <option id="DWC_DDRCTL_CINIT_CID_WIDTH_{device}_16H"     name="16, 16H 3DS"         value="4"
                    depends="@DWC_DDRCTL_NOT_SUPPORTED"/>
            <default value="@DWC_DDRCTL_CINIT_CID_WIDTH_{device}_NON_3DS"/>
        </config>
     </category>

     <category name="Device {device} Addressing"
              depends="@DDRCTL_NUM_ADDR_MAP gt {device}">
        <param name="device" min="0" max="1"/>
        <config id="DWC_DDRCTL_CINIT_ADDRESS_MODE_DEV{device}"
                name="[Device {device}] SDRAM Die Per Package" type="single_choice" var_type="uint8">
            <option id="DWC_DDRCTL_CINIT_ADDRESS_MODE_DEV{device}_AUTO" name="Automatic" value="0"/>
            <option id="DWC_DDRCTL_CINIT_ADDRESS_MODE_DEV{device}_CONFIG" name="Configuration COL/ROW bit size options" value="1"/>
            <option id="DWC_DDRCTL_CINIT_ADDRESS_MODE_DEV{device}_REGISTER_FIELD" name="Register Field reference" value="2"/>
            <default value="@DWC_DDRCTL_CINIT_ADDRESS_MODE_DEV{device}_AUTO"/>
        </config>
        <category name="Manual Addressing" depends="@DWC_DDRCTL_CINIT_ADDRESS_MODE_DEV{device}==@DWC_DDRCTL_CINIT_ADDRESS_MODE_DEV{device}_CONFIG">
            <config id="DWC_DDRCTL_CINIT_COL_ADDRESSES_{device}"
                    name="[Device {device}] SDRAM Column Address" type="single_choice" var_type="uint8">
                <option id="DWC_DDRCTL_CINIT_COL_ADDRESS_9_BITS_{device}"  name="9 bits"  value="9"
                        depends="@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_DDR4"/>
                <option id="DWC_DDRCTL_CINIT_COL_ADDRESS_10_BITS_{device}" name="10 bits" value="10"/>
                <option id="DWC_DDRCTL_CINIT_COL_ADDRESS_11_BITS_{device}" name="11 bits" value="11"/>
                <option id="DWC_DDRCTL_CINIT_COL_ADDRESS_12_BITS_{device}" name="12 bits" value="12"
                        depends="@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_DDR4"/>
                <default value="@DWC_DDRCTL_CINIT_COL_ADDRESS_9_BITS_{device}"
                         depends="@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_DDR4"/>
                <default value="@DWC_DDRCTL_CINIT_COL_ADDRESS_10_BITS_{device}" depends="@DDRCTL_LPDDR"/>
                <default value="@DWC_DDRCTL_CINIT_COL_ADDRESS_11_BITS_{device}"
                         depends="@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_DDR5"/>
            </config>
            <config id="DWC_DDRCTL_CINIT_ROW_ADDRESSES_{device}"
                    name="[Device {device}] SDRAM Row Address Bits" type="single_choice" var_type="uint8">
                <option id="DWC_DDRCTL_CINIT_ROW_ADDRESS_12_BITS_{device}" name="12 bits" value="12"
                        depends="(@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_DDR4) or
                                  @DDRCTL_LPDDR"/>
                <option id="DWC_DDRCTL_CINIT_ROW_ADDRESS_13_BITS_{device}" name="13 bits" value="13"
                        depends="(@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_DDR4) or
                                 @DDRCTL_LPDDR"/>
                <option id="DWC_DDRCTL_CINIT_ROW_ADDRESS_14_BITS_{device}" name="14 bits" value="14"
                        depends="(@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_DDR4) or
                                 @DDRCTL_LPDDR"/>
                <option id="DWC_DDRCTL_CINIT_ROW_ADDRESS_15_BITS_{device}" name="15 bits" value="15"
                        depends="(@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_DDR4) or
                                 @DDRCTL_LPDDR"/>
                <option id="DWC_DDRCTL_CINIT_ROW_ADDRESS_16_BITS_{device}" name="16 bits" value="16"/>
                <option id="DWC_DDRCTL_CINIT_ROW_ADDRESS_17_BITS_{device}" name="17 bits" value="17"/>
                <option id="DWC_DDRCTL_CINIT_ROW_ADDRESS_18_BITS_{device}" name="18 bits" value="18"/>
                <default value="@DWC_DDRCTL_CINIT_ROW_ADDRESS_12_BITS_{device}"
                         depends="@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_DDR4 or
                                  @DDRCTL_LPDDR"/>
                <default value="@DWC_DDRCTL_CINIT_ROW_ADDRESS_16_BITS_{device}"
                         depends="@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_DDR5"/>
            </config>
            <config id="DWC_DDRCTL_CINIT_BANK_ADDRESS_{device}"
                    name="[Device {device}] SDRAM Banks" type="single_choice" var_type="uint8">
                <option id="DWC_DDRCTL_CINIT_BANK_ADDRESS_2_BANK_{device}" name="2 banks (1 bit)" value="1"
                        depends="@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_DDR5"/>
                <option id="DWC_DDRCTL_CINIT_BANK_ADDRESS_4_BANK_{device}" name="4 banks (2 bits)" value="2"
                        depends="@DDRCTL_DDR or
                                (@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_LPDDR5) or
                                (@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_LPDDR5X)"/>
                <option id="DWC_DDRCTL_CINIT_BANK_ADDRESS_8_BANK_{device}" name="8 banks (3 bits)" value="3"/>
                <default value="@DWC_DDRCTL_CINIT_BANK_ADDRESS_4_BANK_{device}"
                         depends="@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_DDR4 or
                                 (@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_LPDDR5) or
                                 (@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_LPDDR5X)"/>
                <default value="@DWC_DDRCTL_CINIT_BANK_ADDRESS_2_BANK_{device}"
                         depends="@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_DDR5 or
                                  (@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_LPDDR4) or
                                  (@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_LPDDR4X)"/>
            </config>
            <config id="DWC_DDRCTL_CINIT_BANK_GROUP_ADDRESS_{device}"
                    name="[Device {device}] SDRAM Bank Groups" type="single_choice" var_type="uint8">
                <option id="DWC_DDRCTL_CINIT_BANK_GROUP_ADDRESS_0_BANKS_{device}" name="no bank groups" value="0"
                        depends="(@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_DDR4) or
                                  @DDRCTL_LPDDR"/>
                <option id="DWC_DDRCTL_CINIT_BANK_GROUP_ADDRESS_2_BANKS_{device}" name="2 banks groups" value="2"/>
                <option id="DWC_DDRCTL_CINIT_BANK_GROUP_ADDRESS_4_BANKS_{device}" name="4 banks groups" value="4"
                        depends="@DDRCTL_DDR or
                                (@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_LPDDR5) or
                                (@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_LPDDR5X)"/>
                <option id="DWC_DDRCTL_CINIT_BANK_GROUP_ADDRESS_8_BANKS_{device}" name="8 banks groups" value="8"
                        depends="@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_DDR5"/>
                <default value="@DWC_DDRCTL_CINIT_BANK_GROUP_ADDRESS_0_BANKS_{device}"
                         depends="@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_DDR4"/>
                <default value="@DWC_DDRCTL_CINIT_BANK_GROUP_ADDRESS_2_BANKS_{device}"
                         depends="@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL!=@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_DDR4"/>
            </config>
        </category>
     </category>

    <category name="DDR4"
              depends="(@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_DDR4) and
                       ((@DWC_DDRCTL_CINIT_MEMORY_DESCRIPTOR_TYPE==@DWC_DDRCTL_CINIT_SPD_STATIC_JEDEC) or
                        (@DWC_DDRCTL_CINIT_MEMORY_DESCRIPTOR_TYPE==@DWC_DDRCTL_CINIT_SPD_STATIC_SPEED_GRADE))">
        <config id="DWC_DDRCTL_CINIT_TAL" name="CAS additive latency" type="single_choice" var_type="uint8">
            <option id="DWC_DDRCTL_CINIT_TAL_0" value="0" name="0"/>
            <option id="DWC_DDRCTL_CINIT_TAL_1" value="1" name="CL-1"/>
            <option id="DWC_DDRCTL_CINIT_TAL_2" value="2" name="CL-2"/>
            <default value="@DWC_DDRCTL_CINIT_TAL_0"/>
        </config>
        <config id="DWC_DDRCTL_CINIT_USE_DDR4_TCWL1ST_SET"
                name="CAS write latency policy" type="single_choice" var_type="uint8">
            <help>When calculating CAS Write Latency Adjusted use the lower set of values for tcwl</help>
            <option id="DWC_DDRCTL_CINIT_USE_DDR4_TCWL1ST_SET_LOW_SET"   name="Use lower set" value="1"/>
            <option id="DWC_DDRCTL_CINIT_USE_DDR4_TCWL1ST_SET_UPPER_SET" name="Use upper set" value="0"/>
            <default value="@DWC_DDRCTL_CINIT_USE_DDR4_TCWL1ST_SET_LOW_SET"/>
        </config>
    </category>

    <category name="LPDDR5"
              depends="((@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_LPDDR5) or
                        (@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_LPDDR5X)) and
                       (@NUM_PSTATES gt {pstate})" >
        <param name="pstate" min="0" max="14"/>
        <config id="DWC_DDRCTL_CINIT_LPDDR5_PSTATE{pstate}_BK_BG"
                name="[pState {pstate}] Bank/Group organization" type="single_choice" var_type="uint8">
            <help>See JESD209-5A - 2.2.3 LPDDR5 Bank Architecture - for more information</help>
            <option id="DWC_DDRCTL_CINIT_LPDDR5_PSTATE{pstate}_BK_BG_4BK_4BG"
                    name="4 banks / 4 bank groups" value="0"/>
            <option id="DWC_DDRCTL_CINIT_LPDDR5_PSTATE{pstate}_BK_BG_8BK"
                    name="8 banks"  value="1"/>
            <option id="DWC_DDRCTL_CINIT_LPDDR5_PSTATE{pstate}_BK_BG_16BK"
                    name="16 banks" value="2"/>
            <default value="@DWC_DDRCTL_CINIT_LPDDR5_PSTATE{pstate}_BK_BG_4BK_4BG"/>
         </config>
    </category>
    <category name="Speed Bin"
              depends="@DDRCTL_DDR and
                       (@DWC_DDRCTL_CINIT_MEMORY_DESCRIPTOR_TYPE==@DWC_DDRCTL_CINIT_SPD_STATIC_SPEED_GRADE)">
        <!-- TODO: DWC_DDRCTL_CINIT_DDR4_SPEED_GRADE should be changed to DWC_DDRCTL_CINIT_DDR4_SPEED_BIN -->
        <config id="DWC_DDRCTL_CINIT_DDR4_SPEED_GRADE"
                name="DDR4 Speed Bin" type="single_choice" var_type="uint8"
                depends="@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_DDR4">
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_1600J"         name="1600J"         value="1" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_1600K"         name="1600K"         value="2" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_1600L"         name="1600L"         value="3" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_1866L"         name="1866L"         value="4" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_1866M"         name="1866M"         value="5" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_1866N"         name="1866N"         value="6" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_2133N"         name="2133N"         value="7" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_2133P"         name="2133P"         value="8" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_2133R"         name="2133R"         value="9" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_2400P"         name="2400P"         value="10" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_2400R"         name="2400R"         value="11" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_2400T"         name="2400T"         value="12" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_2400U"         name="2400U"         value="13" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_2666T"         name="2666T"         value="14" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_2666U"         name="2666U"         value="15" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_2666V"         name="2666V"         value="16" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_2666W"         name="2666W"         value="17" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_2933V"         name="2933V"         value="18" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_2933W"         name="2933W"         value="19" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_2933Y"         name="2933Y"         value="20" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_2933AA"        name="2933AA"        value="21" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_3200W"         name="3200W"         value="22" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_3200AA"        name="3200AA"        value="23" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_3200AC"        name="3200AC"        value="24" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_1600J_3DS2B"   name="1600J_3DS2B"   value="27" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_1600K_3DS2B"   name="1600K_3DS2B"   value="28" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_1600L_3DS2B"   name="1600L_3DS2B"   value="29" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_1866L_3DS2B"   name="1866L_3DS2B"   value="30" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_1866M_3DS2B"   name="1866M_3DS2B"   value="31" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_1866N_3DS2B"   name="1866N_3DS2B"   value="32" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_2133P_3DS2A"   name="2133P_3DS2A"   value="33" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_2133P_3DS3A"   name="2133P_3DS3A"   value="34" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_2133R_3DS4A"   name="2133R_3DS4A"   value="35" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_2400P_3DS3B"   name="2400P_3DS3B"   value="36" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_2400T_3DS2A"   name="2400T_3DS2A"   value="37" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_2400U_3DS2A"   name="2400U_3DS2A"   value="38" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_2400U_3DS4A"   name="2400U_3DS4A"   value="39" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_2666T_3DS3A"   name="2666T_3DS3A"   value="40" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_2666V_3DS3A"   name="2666V_3DS3A"   value="41" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_2666W_3DS4A"   name="2666W_3DS4A"   value="42" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_2933W_3DS3A"   name="2933W_3DS3A"   value="43" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_2933Y_3DS3A"   name="2933Y_3DS3A"   value="44" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_2933AA_3DS43A" name="2933AA_3DS43A" value="45" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_3200W_3DS4A"   name="3200W_3DS4A"   value="46" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_3200AA_3DS4A"  name="3200AA_3DS4A"  value="47" />
            <option id="DWC_DDRCTL_CINIT_DDR4_SG_3200AC_3DS4A"  name="3200AC_3DS4A"  value="48" />
            <default value="@DWC_DDRCTL_CINIT_DDR4_SG_3200AA"/>
        </config>
        <!-- TODO: DWC_DDRCTL_CINIT_DDR5_SPEED_GRADE_ should be changed to DWC_DDRCTL_CINIT_DDR5_SPEED_BIN_ -->
        <config id="DWC_DDRCTL_CINIT_DDR5_SPEED_GRADE_{device}" name="DDR5 Speed Bin Dev {device}"
                type="single_choice" var_type="uint8"
                depends="@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_DDR5 and
                         @DDRCTL_NUM_ADDR_MAP gt {device}">
            <param name="device" min="0" max="1"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_3200AN"     name="3200AN"     value="1"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_3200B"      name="3200B"      value="2"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_3200BN"     name="3200BN"     value="3"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_3200C"      name="3200C"      value="4"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_3600AN"     name="3600AN"     value="5"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_3600B"      name="3600B"      value="6"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_3600BN"     name="3600BN"     value="7"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_3600C"      name="3600C"      value="8"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_4000AN"     name="4000AN"     value="9"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_4000B"      name="4000B"      value="10"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_4000BN"     name="4000BN"     value="11"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_4000C"      name="4000C"      value="12"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_4400AN"     name="4400AN"     value="13"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_4400B"      name="4400B"      value="14"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_4400BN"     name="4400BN"     value="15"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_4400C"      name="4400C"      value="16"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_4800AN"     name="4800AN"     value="17"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_4800B"      name="4800B"      value="18"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_4800BN"     name="4800BN"     value="19"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_4800C"      name="4800C"      value="20"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_5200AN"     name="5200AN"     value="21"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_5200B"      name="5200B"      value="22"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_5200BN"     name="5200BN"     value="23"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_5200C"      name="5200C"      value="24"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_5600AN"     name="5600AN"     value="25"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_5600B"      name="5600B"      value="26"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_5600BN"     name="5600BN"     value="27"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_5600C"      name="5600C"      value="28"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_6000AN"     name="6000AN"     value="29"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_6000B"      name="6000B"      value="30"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_6000BN"     name="6000BN"     value="31"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_6000C"      name="6000C"      value="32"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_6400AN"     name="6400A"      value="33"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_6400B"      name="6400B"      value="34"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_6400BN"     name="6400BN"     value="35"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_6400C"      name="6400C"      value="36"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_6800AN"     name="6800AN"     value="37"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_6800B"      name="6800B"      value="38"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_6800BN"     name="6800BN"     value="39"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_6800C"      name="6800C"      value="40"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_7200AN"     name="7200AN"     value="41"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_7200B"      name="7200B"      value="42"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_7200BN"     name="7200BN"     value="43"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_7200C"      name="7200C"      value="44"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_7600AN"     name="7600AN"     value="45"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_7600B"      name="7600B"      value="46"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_7600BN"     name="7600BN"     value="47"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_7600C"      name="7600C"      value="48"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_8000AN"     name="8000AN"     value="49"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_8000B"      name="8000B"      value="50"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_8000BN"     name="8000BN"     value="51"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_8000C"      name="8000C"      value="52"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_8400AN"     name="8400AN"     value="53"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_8400B"      name="8400B"      value="54"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_8400BN"     name="8400BN"     value="55"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_8400C"      name="8400C"      value="56"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_8800AN"     name="8800AN"     value="57"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_8800B"      name="8800B"      value="58"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_8800BN"     name="8800BN"     value="59"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_8800C"      name="8800C"      value="60"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_3200AN_3DS" name="3200AN_3DS" value="63"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_3200B_3DS"  name="3200B_3DS"  value="64"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_3200BN_3DS" name="3200BN_3DS" value="65"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_3200C_3DS"  name="3200C_3DS"  value="66"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_3600AN_3DS" name="3600AN_3DS" value="67"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_3600B_3DS"  name="3600B_3DS"  value="68"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_3600BN_3DS" name="3600BN_3DS" value="69"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_3600C_3DS"  name="3600C_3DS"  value="70"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_4000AN_3DS" name="4000AN_3DS" value="71"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_4000B_3DS"  name="4000B_3DS"  value="72"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_4000BN_3DS" name="4000BN_3DS" value="73"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_4000C_3DS"  name="4000C_3DS"  value="74"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_4400AN_3DS" name="4400AN_3DS" value="75"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_4400B_3DS"  name="4400B_3DS"  value="76"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_4400BN_3DS" name="4400BN_3DS" value="77"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_4400C_3DS"  name="4400C_3DS"  value="78"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_4800AN_3DS" name="4800AN_3DS" value="79"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_4800B_3DS"  name="4800B_3DS"  value="80"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_4800BN_3DS" name="4800BN_3DS" value="81"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_4800C_3DS"  name="4800C_3DS"  value="82"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_5200AN_3DS" name="5200AN_3DS" value="83"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_5200B_3DS"  name="5200B_3DS"  value="84"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_5200BN_3DS" name="5200BN_3DS" value="85"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_5200C_3DS"  name="5200C_3DS"  value="86"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_5600AN_3DS" name="5600AN_3DS" value="87"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_5600B_3DS"  name="5600B_3DS"  value="88"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_5600BN_3DS" name="5600BN_3DS" value="89"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_5600C_3DS"  name="5600C_3DS"  value="90"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_6000AN_3DS" name="6000AN_3DS" value="91"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_6000B_3DS"  name="6000B_3DS"  value="92"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_6000BN_3DS" name="6000BN_3DS" value="93"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_6000C_3DS"  name="6000C_3DS"  value="94"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_6400AN_3DS" name="6400AN_3DS" value="95"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_6400B_3DS"  name="6400B_3DS"  value="96"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_6400BN_3DS" name="6400BN_3DS" value="97"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_6400C_3DS"  name="6400C_3DS"  value="98"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_680AN_3DS"  name="6800AN_3DS" value="99"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_6800B_3DS"  name="6800B_3DS"  value="100"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_6800BN_3DS" name="6800BN_3DS" value="101"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_6800C_3DS"  name="6800C_3DS"  value="102"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_7200AN_3DS" name="7200AN_3DS" value="103"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_7200B_3DS"  name="7200B_3DS"  value="104"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_7200BN_3DS" name="7200BN_3DS" value="105"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_7200C_3DS"  name="7200C_3DS"  value="106"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_7600AN_3DS" name="7600AN_3DS" value="107"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_7600B_3DS"  name="7600B_3DS"  value="108"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_7600BN_3DS" name="7600BN_3DS" value="109"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_7600C_3DS"  name="7600C_3DS"  value="110"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_8000AN_3DS" name="8000AN_3DS" value="111"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_8000B_3DS"  name="8000B_3DS"  value="112"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_8000BN_3DS" name="8000BN_3DS" value="113"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_8000C_3DS"  name="8000C_3DS"  value="114"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_8400AN_3DS" name="8400AN_3DS" value="115"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_8400B_3DS"  name="8400B_3DS"  value="116"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_8400BN_3DS" name="8400BN_3DS" value="117"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_8400C_3DS"  name="8400C_3DS"  value="118"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_8800AN_3DS" name="8800AN_3DS" value="119"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_8800B_3DS"  name="8800B_3DS"  value="120"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_8800BN_3DS" name="8800BN_3DS" value="121"/>
            <option id="DWC_DDRCTL_CINIT_DDR5_SG_{device}_8800C_3DS"  name="8800C_3DS"  value="122"/>
            <default value="@DWC_DDRCTL_CINIT_DDR5_SG_{device}_5600AN"/>
        </config>
    </category>
    <config id="DWC_DDRCTL_CINIT_CUSTOM_TCK" name="Custom tCK" type="bool" var_type="uint8">
        <default value="0"/>
    </config>
    <config id="DWC_DDRCTL_CINIT_TCK_PS_{pstate}"
            name="[pState {pstate}] Application tCK (ps)" type="int" var_type="uint32"
            depends="(@DWC_DDRCTL_CINIT_CUSTOM_TCK or
                     (@DWC_DDRCTL_CINIT_MEMORY_DESCRIPTOR_TYPE==@DWC_DDRCTL_CINIT_SPD_STATIC_JEDEC)) and
                     (@NUM_PSTATES gt {pstate})">
        <param name="pstate" min="0" max="14"/>
        <default value="0"/>
    </config>
    <config id="DDRCTL_PSTATE{pstate}_FREQUENCY_RATIO" name="[pState {pstate}] Phy clock frequency ratio"
            type="single_choice" var_type="uint8" depends="@NUM_PSTATES gt {pstate}">
        <param name="pstate" min="0" max="14"/>
        <help>
            Phy clock frequency ratio
                DDR4 : Is always 1:2
                DDR5 : 1:2, 1:4
                LPDDR4: 1:2, 1:4
                LPDDR5: WCK:CK 2:1, 4:1
        </help>
        <option id="DDRCTL_PSTATE{pstate}_FREQUENCY_RATIO_1_2" name="1:2" value="0"
            depends="@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_DDR4 or
                    (@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_DDR5 and @MEMC_FREQ_RATIO_2) or
                     @DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_LPDDR4 or
                     @DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_LPDDR4X"/>
        <option id="DDRCTL_PSTATE{pstate}_FREQUENCY_RATIO_1_4" name="1:4" value="1"
            depends="((@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_DDR5) or
                      (@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_LPDDR4) or
                      (@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_LPDDR4X)) and
                      (@MEMC_FREQ_RATIO == 4)"/>
        <option id="DDRCTL_PSTATE{pstate}_FREQUENCY_RATIO_2_1" name="2:1" value="2"
            depends="(@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_LPDDR5) or 
                     (@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_LPDDR5X)"/>
        <option id="DDRCTL_PSTATE{pstate}_FREQUENCY_RATIO_4_1" name="4:1" value="3"
            depends="((@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_LPDDR5) or 
                      (@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_LPDDR5X)) and
                      (@MEMC_FREQ_RATIO == 4)"/>
        <default value="@DDRCTL_PSTATE{pstate}_FREQUENCY_RATIO_1_2"
            depends="(@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_DDR4) or
                     (@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_LPDDR4) or
                     (@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_LPDDR4X) or
                     (@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_DDR5 and @MEMC_FREQ_RATIO_2)"/>
        <default value="@DDRCTL_PSTATE{pstate}_FREQUENCY_RATIO_1_4"
            depends="@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_DDR5 and @MEMC_FREQ_RATIO_4"/>
        <default value="@DDRCTL_PSTATE{pstate}_FREQUENCY_RATIO_2_1"
            depends="(@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_LPDDR5) or 
                     (@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL==@DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_LPDDR5X)"/>
    </config>
</category>
