

================================================================
== Vitis HLS Report for 'ofdm_receiver'
================================================================
* Date:           Fri Dec  5 12:43:14 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        ofdm_recvr.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+
        |                                                   |                                        |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
        |                      Instance                     |                 Module                 |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+
        |grp_ofdm_receiver_Pipeline_VITIS_LOOP_18_1_fu_96   |ofdm_receiver_Pipeline_VITIS_LOOP_18_1  |     2050|     2050|  20.500 us|  20.500 us|  2049|  2049|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_fft_fu_124                                     |fft                                     |        ?|        ?|          ?|          ?|     ?|     ?|                                       dataflow|
        |grp_ofdm_receiver_Pipeline_VITIS_LOOP_7_1_fu_164   |ofdm_receiver_Pipeline_VITIS_LOOP_7_1   |     1029|     1029|  10.290 us|  10.290 us|  1025|  1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_ofdm_receiver_Pipeline_VITIS_LOOP_28_2_fu_186  |ofdm_receiver_Pipeline_VITIS_LOOP_28_2  |     1033|     1033|  10.330 us|  10.330 us|  1025|  1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      4|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |      206|   36|    6612|  13774|    0|
|Memory           |       17|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|    697|    -|
|Register         |        -|    -|      16|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      223|   36|    6628|  14475|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       79|   16|       6|     27|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+------+-------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+------+-------+-----+
    |control_s_axi_U                                    |control_s_axi                           |        0|   0|    36|     40|    0|
    |grp_fft_fu_124                                     |fft                                     |      206|  36|  6223|  13283|    0|
    |grp_ofdm_receiver_Pipeline_VITIS_LOOP_18_1_fu_96   |ofdm_receiver_Pipeline_VITIS_LOOP_18_1  |        0|   0|    59|     76|    0|
    |grp_ofdm_receiver_Pipeline_VITIS_LOOP_28_2_fu_186  |ofdm_receiver_Pipeline_VITIS_LOOP_28_2  |        0|   0|   127|    119|    0|
    |grp_ofdm_receiver_Pipeline_VITIS_LOOP_7_1_fu_164   |ofdm_receiver_Pipeline_VITIS_LOOP_7_1   |        0|   0|   167|    256|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+-------+-----+
    |Total                                              |                                        |      206|  36|  6612|  13774|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |dout_U           |dout_RAM_AUTO_1R1W       |        1|  0|   0|    0|  1024|    2|     1|         2048|
    |p_ZL2xr_0_U      |p_ZL2xr_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |p_ZL2xi_0_U      |p_ZL2xr_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |p_ZL2xr_1_U      |p_ZL2xr_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |p_ZL2xi_1_U      |p_ZL2xr_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |p_ZL2xr_2_U      |p_ZL2xr_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |p_ZL2xi_2_U      |p_ZL2xr_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |p_ZL2xr_3_U      |p_ZL2xr_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |p_ZL2xi_3_U      |p_ZL2xr_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |p_ZL6xr_out_0_U  |p_ZL2xr_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |p_ZL6xi_out_0_U  |p_ZL2xr_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |p_ZL6xr_out_1_U  |p_ZL2xr_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |p_ZL6xi_out_1_U  |p_ZL2xr_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |p_ZL6xr_out_2_U  |p_ZL2xr_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |p_ZL6xi_out_2_U  |p_ZL2xr_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |p_ZL6xr_out_3_U  |p_ZL2xr_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |p_ZL6xi_out_3_U  |p_ZL2xr_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +-----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                         |       17|  0|   0|    0|  5120|  514|    17|       133120|
    +-----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                          Variable Name                          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_ofdm_receiver_Pipeline_VITIS_LOOP_28_2_fu_186_outptr_TREADY  |       and|   0|  0|   2|           1|           1|
    |ap_sync_grp_fft_fu_124_ap_ready                                  |        or|   0|  0|   2|           1|           1|
    +-----------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                            |          |   0|  0|   4|           2|           2|
    +-----------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  59|         11|    1|         11|
    |dout_address0              |  14|          3|   10|         30|
    |dout_ce0                   |  14|          3|    1|          3|
    |dout_we0                   |   9|          2|    1|          2|
    |inptr_TREADY_int_regslice  |   9|          2|    1|          2|
    |p_ZL2xi_0_address0         |  14|          3|    8|         24|
    |p_ZL2xi_0_ce0              |  14|          3|    1|          3|
    |p_ZL2xi_0_we0              |   9|          2|    1|          2|
    |p_ZL2xi_1_address0         |  14|          3|    8|         24|
    |p_ZL2xi_1_ce0              |  14|          3|    1|          3|
    |p_ZL2xi_1_we0              |   9|          2|    1|          2|
    |p_ZL2xi_2_address0         |  14|          3|    8|         24|
    |p_ZL2xi_2_ce0              |  14|          3|    1|          3|
    |p_ZL2xi_2_we0              |   9|          2|    1|          2|
    |p_ZL2xi_3_address0         |  14|          3|    8|         24|
    |p_ZL2xi_3_ce0              |  14|          3|    1|          3|
    |p_ZL2xi_3_we0              |   9|          2|    1|          2|
    |p_ZL2xr_0_address0         |  14|          3|    8|         24|
    |p_ZL2xr_0_ce0              |  14|          3|    1|          3|
    |p_ZL2xr_0_we0              |   9|          2|    1|          2|
    |p_ZL2xr_1_address0         |  14|          3|    8|         24|
    |p_ZL2xr_1_ce0              |  14|          3|    1|          3|
    |p_ZL2xr_1_we0              |   9|          2|    1|          2|
    |p_ZL2xr_2_address0         |  14|          3|    8|         24|
    |p_ZL2xr_2_ce0              |  14|          3|    1|          3|
    |p_ZL2xr_2_we0              |   9|          2|    1|          2|
    |p_ZL2xr_3_address0         |  14|          3|    8|         24|
    |p_ZL2xr_3_ce0              |  14|          3|    1|          3|
    |p_ZL2xr_3_we0              |   9|          2|    1|          2|
    |p_ZL6xi_out_0_address0     |  14|          3|    8|         24|
    |p_ZL6xi_out_0_ce0          |  14|          3|    1|          3|
    |p_ZL6xi_out_0_we0          |   9|          2|    1|          2|
    |p_ZL6xi_out_1_address0     |  14|          3|    8|         24|
    |p_ZL6xi_out_1_ce0          |  14|          3|    1|          3|
    |p_ZL6xi_out_1_we0          |   9|          2|    1|          2|
    |p_ZL6xi_out_2_address0     |  14|          3|    8|         24|
    |p_ZL6xi_out_2_ce0          |  14|          3|    1|          3|
    |p_ZL6xi_out_2_we0          |   9|          2|    1|          2|
    |p_ZL6xi_out_3_address0     |  14|          3|    8|         24|
    |p_ZL6xi_out_3_ce0          |  14|          3|    1|          3|
    |p_ZL6xi_out_3_we0          |   9|          2|    1|          2|
    |p_ZL6xr_out_0_address0     |  14|          3|    8|         24|
    |p_ZL6xr_out_0_ce0          |  14|          3|    1|          3|
    |p_ZL6xr_out_0_we0          |   9|          2|    1|          2|
    |p_ZL6xr_out_1_address0     |  14|          3|    8|         24|
    |p_ZL6xr_out_1_ce0          |  14|          3|    1|          3|
    |p_ZL6xr_out_1_we0          |   9|          2|    1|          2|
    |p_ZL6xr_out_2_address0     |  14|          3|    8|         24|
    |p_ZL6xr_out_2_ce0          |  14|          3|    1|          3|
    |p_ZL6xr_out_2_we0          |   9|          2|    1|          2|
    |p_ZL6xr_out_3_address0     |  14|          3|    8|         24|
    |p_ZL6xr_out_3_ce0          |  14|          3|    1|          3|
    |p_ZL6xr_out_3_we0          |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 697|        149|  174|        512|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                       |  10|   0|   10|          0|
    |ap_sync_reg_grp_fft_fu_124_ap_done                              |   1|   0|    1|          0|
    |ap_sync_reg_grp_fft_fu_124_ap_ready                             |   1|   0|    1|          0|
    |grp_fft_fu_124_ap_start_reg                                     |   1|   0|    1|          0|
    |grp_ofdm_receiver_Pipeline_VITIS_LOOP_18_1_fu_96_ap_start_reg   |   1|   0|    1|          0|
    |grp_ofdm_receiver_Pipeline_VITIS_LOOP_28_2_fu_186_ap_start_reg  |   1|   0|    1|          0|
    |grp_ofdm_receiver_Pipeline_VITIS_LOOP_7_1_fu_164_ap_start_reg   |   1|   0|    1|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           |  16|   0|   16|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------+-----+-----+------------+-----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|          control|   return void|
|s_axi_control_AWREADY  |  out|    1|       s_axi|          control|   return void|
|s_axi_control_AWADDR   |   in|    4|       s_axi|          control|   return void|
|s_axi_control_WVALID   |   in|    1|       s_axi|          control|   return void|
|s_axi_control_WREADY   |  out|    1|       s_axi|          control|   return void|
|s_axi_control_WDATA    |   in|   32|       s_axi|          control|   return void|
|s_axi_control_WSTRB    |   in|    4|       s_axi|          control|   return void|
|s_axi_control_ARVALID  |   in|    1|       s_axi|          control|   return void|
|s_axi_control_ARREADY  |  out|    1|       s_axi|          control|   return void|
|s_axi_control_ARADDR   |   in|    4|       s_axi|          control|   return void|
|s_axi_control_RVALID   |  out|    1|       s_axi|          control|   return void|
|s_axi_control_RREADY   |   in|    1|       s_axi|          control|   return void|
|s_axi_control_RDATA    |  out|   32|       s_axi|          control|   return void|
|s_axi_control_RRESP    |  out|    2|       s_axi|          control|   return void|
|s_axi_control_BVALID   |  out|    1|       s_axi|          control|   return void|
|s_axi_control_BREADY   |   in|    1|       s_axi|          control|   return void|
|s_axi_control_BRESP    |  out|    2|       s_axi|          control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|    ofdm_receiver|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|    ofdm_receiver|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|    ofdm_receiver|  return value|
|inptr_TDATA            |   in|   32|        axis|   inptr_V_data_V|       pointer|
|inptr_TVALID           |   in|    1|        axis|   inptr_V_last_V|       pointer|
|inptr_TREADY           |  out|    1|        axis|   inptr_V_last_V|       pointer|
|inptr_TLAST            |   in|    1|        axis|   inptr_V_last_V|       pointer|
|inptr_TKEEP            |   in|    4|        axis|   inptr_V_keep_V|       pointer|
|inptr_TSTRB            |   in|    4|        axis|   inptr_V_strb_V|       pointer|
|outptr_TDATA           |  out|   32|        axis|  outptr_V_data_V|       pointer|
|outptr_TVALID          |  out|    1|        axis|  outptr_V_last_V|       pointer|
|outptr_TREADY          |   in|    1|        axis|  outptr_V_last_V|       pointer|
|outptr_TLAST           |  out|    1|        axis|  outptr_V_last_V|       pointer|
|outptr_TKEEP           |  out|    4|        axis|  outptr_V_keep_V|       pointer|
|outptr_TSTRB           |  out|    4|        axis|  outptr_V_strb_V|       pointer|
+-----------------------+-----+-----+------------+-----------------+--------------+

