#ifndef __INSTR_DAT_H__
#define __INSTR_DAT_H__



#include "common.h"
struct  instr_rec instr_recs [] = {
	{"       add",  0x00,  0xFC,  0x00,  0x00,     1,     2,        0,     EvGv,      add,      alu,    true,    false , 0x40,    0x00  },
	{"       add",  0x04,  0xFE,  0x00,  0x00,     1,     0,        0,    accIv,      add,      alu,    true,    false , 0x11,    0x00  },
	{"      push",  0x06,  0xFF,  0x00,  0x00,     0,     0,        0, fmt_SREG,     push,      lsq,   false,    false , 0x01,    0x00  },
	{"      push",  0x0E,  0xFF,  0x00,  0x00,     0,     0,        0, fmt_SREG,     push,      lsq,   false,    false , 0x01,    0x00  },
	{"      push",  0x16,  0xF7,  0x00,  0x00,     0,     0,        0, fmt_SREG,     push,      lsq,   false,    false , 0x01,    0x00  },
	{"       pop",  0x07,  0xFF,  0x00,  0x00,     0,     0,        0, fmt_SREG,      pop,      lsq,   false,    false , 0x01,    0x00  },
	{"       pop",  0x17,  0xF7,  0x00,  0x00,     0,     0,        0, fmt_SREG,      pop,      lsq,   false,    false , 0x01,    0x00  },
	{"        or",  0x08,  0xFC,  0x00,  0x00,     1,     2,        0,     EvGv,       or,      alu,    true,    false , 0x40,    0x00  },
	{"        or",  0x0C,  0xFE,  0x00,  0x00,     1,     0,        0,    accIv,       or,      alu,    true,    false , 0x11,    0x00  },
	{"       adc",  0x10,  0xFC,  0x00,  0x00,     1,     2,        0,     EvGv,      adc,      alu,    true,    false , 0x40,    0x00  },
	{"       adc",  0x14,  0xFE,  0x00,  0x00,     1,     0,        0,    accIv,      adc,      alu,    true,    false , 0x11,    0x00  },
	{"      subb",  0x18,  0xFC,  0x00,  0x00,     1,     2,        0,     EvGv,     subb,      alu,    true,    false , 0x40,    0x00  },
	{"      subb",  0x1C,  0xFE,  0x00,  0x00,     1,     0,        0,    accIv,     subb,      alu,    true,    false , 0x11,    0x00  },
	{"       and",  0x20,  0xFC,  0x00,  0x00,     1,     2,        0,     EvGv,      and,      alu,    true,    false , 0x40,    0x00  },
	{"       and",  0x24,  0xFE,  0x00,  0x00,     1,     0,        0,    accIv,      and,      alu,    true,    false , 0x11,    0x00  },
	{"       daa",  0x27,  0xFF,  0x00,  0x00,     0,     0,        0, fmt_none,      daa,     mrom,   false,    false , 0x01,    0x00  },
	{"       sub",  0x28,  0xFC,  0x00,  0x00,     1,     2,        0,     EvGv,      sub,      alu,    true,    false , 0x40,    0x00  },
	{"       sub",  0x2C,  0xFE,  0x00,  0x00,     1,     0,        0,    accIv,      sub,      alu,    true,    false , 0x11,    0x00  },
	{"       das",  0x2F,  0xFF,  0x00,  0x00,     0,     0,        0, fmt_none,      das,     mrom,   false,    false , 0x01,    0x00  },
	{"       xor",  0x30,  0xFC,  0x00,  0x00,     1,     2,        0,     EvGv,      xor,      alu,    true,    false , 0x40,    0x00  },
	{"       xor",  0x34,  0xFE,  0x00,  0x00,     1,     0,        0,    accIv,      xor,      alu,    true,    false , 0x11,    0x00  },
	{"       aaa",  0x37,  0xFF,  0x00,  0x00,     0,     0,        0, fmt_none,      aaa,     mrom,   false,    false , 0x01,    0x00  },
	{"       cmp",  0x38,  0xFC,  0x00,  0x00,     1,     2,        0,     EvGv,      cmp,      alu,   false,    false , 0x40,    0x00  },
	{"       cmp",  0x3C,  0xFE,  0x00,  0x00,     1,     0,        0,    accIv,      cmp,      alu,   false,    false , 0x11,    0x00  },
	{"       aas",  0x3F,  0xFF,  0x00,  0x00,     0,     0,        0, fmt_none,      aas,     mrom,   false,    false , 0x01,    0x00  },
	{"       inc",  0x40,  0xF8,  0x00,  0x00,     0,     0,        0,  fmt_REG,      inc,      alu,   false,    false , 0x01,    0x00  },
	{"       dec",  0x48,  0xF8,  0x00,  0x00,     0,     0,        0,  fmt_REG,      dec,      alu,   false,    false , 0x01,    0x00  },
	{"      push",  0x50,  0xF8,  0x00,  0x00,     0,     0,        0,  fmt_REG,     push,      lsq,   false,    false , 0x01,    0x00  },
	{"       pop",  0x58,  0xF8,  0x00,  0x00,     0,     0,        0,  fmt_REG,      pop,      lsq,   false,    false , 0x01,    0x00  },
	{"     pusha",  0x60,  0xFF,  0x00,  0x00,     0,     0,        0, fmt_none,    pusha,      lsq,   false,    false , 0x01,    0x00  },
	{"      popa",  0x61,  0xFF,  0x00,  0x00,     0,     0,        0, fmt_none,     popa,      lsq,   false,    false , 0x01,    0x00  },
	{"     bound",  0x62,  0xFF,  0x00,  0x00,     0,     0,        0,     GvMp,    bound,     mrom,   false,    false , 0x40,   Monly  },
	{"      arpl",  0x63,  0xFF,  0x00,  0x00,     0,     0,        0,     EwGw,     arpl,     mrom,   false,    false , 0x40,    0x00  },
	{"      push",  0x68,  0xFF,  0x00,  0x00,     2,     0,        0,       Iv,     push,      lsq,   false,    false , 0x11,    0x00  },
	{"      imul",  0x69,  0xFD,  0x00,  0x00,     2,     0,        0,   EvGvIv,    imul3,     mult,   false,    false , 0x50,    0x00  },
	{"      push",  0x6A,  0xFF,  0x00,  0x00,     0,     0,        0,       Ib,     push,      lsq,   false,    false , 0x02,    0x00  },
	{"       ins",  0x6C,  0xFE,  0x00,  0x00,     1,     0,        0,     YvDX,      ins,     mrom,   false,     true , 0x01,    0x00  },
	{"      outs",  0x6E,  0xFE,  0x00,  0x00,     1,     0,        0,     DXXv,     outs,     mrom,   false,     true , 0x01,    0x00  },
	{"        JO",  0x70,  0xFF,  0x00,  0x00,     0,     0,        0,       Jb,       JO,   branch,   false,    false , 0x02,    0x00  },
	{"       JNO",  0x71,  0xFF,  0x00,  0x00,     0,     0,        0,       Jb,      JNO,   branch,   false,    false , 0x02,    0x00  },
	{"        JB",  0x72,  0xFF,  0x00,  0x00,     0,     0,        0,       Jb,       JB,   branch,   false,    false , 0x02,    0x00  },
	{"       JNB",  0x73,  0xFF,  0x00,  0x00,     0,     0,        0,       Jb,      JNB,   branch,   false,    false , 0x02,    0x00  },
	{"        JE",  0x74,  0xFF,  0x00,  0x00,     0,     0,        0,       Jb,       JE,   branch,   false,    false , 0x02,    0x00  },
	{"       JNE",  0x75,  0xFF,  0x00,  0x00,     0,     0,        0,       Jb,      JNE,   branch,   false,    false , 0x02,    0x00  },
	{"       JNA",  0x76,  0xFF,  0x00,  0x00,     0,     0,        0,       Jb,      JNA,   branch,   false,    false , 0x02,    0x00  },
	{"        JA",  0x77,  0xFF,  0x00,  0x00,     0,     0,        0,       Jb,       JA,   branch,   false,    false , 0x02,    0x00  },
	{"        JS",  0x78,  0xFF,  0x00,  0x00,     0,     0,        0,       Jb,       JS,   branch,   false,    false , 0x02,    0x00  },
	{"       JNS",  0x79,  0xFF,  0x00,  0x00,     0,     0,        0,       Jb,      JNS,   branch,   false,    false , 0x02,    0x00  },
	{"       JPE",  0x7A,  0xFF,  0x00,  0x00,     0,     0,        0,       Jb,      JPE,   branch,   false,    false , 0x02,    0x00  },
	{"       JPO",  0x7B,  0xFF,  0x00,  0x00,     0,     0,        0,       Jb,      JPO,   branch,   false,    false , 0x02,    0x00  },
	{"        JL",  0x7C,  0xFF,  0x00,  0x00,     0,     0,        0,       Jb,       JL,   branch,   false,    false , 0x02,    0x00  },
	{"       JNL",  0x7D,  0xFF,  0x00,  0x00,     0,     0,        0,       Jb,      JNL,   branch,   false,    false , 0x02,    0x00  },
	{"       JNG",  0x7E,  0xFF,  0x00,  0x00,     0,     0,        0,       Jb,      JNG,   branch,   false,    false , 0x02,    0x00  },
	{"        JG",  0x7F,  0xFF,  0x00,  0x00,     0,     0,        0,       Jb,       JG,   branch,   false,    false , 0x02,    0x00  },
	{"       adc",  0x80,  0xFC,  0x10,  0x38,     1,     0,        2,     EvIv,      adc,      alu,    true,    false , 0x50,    0x00  },
	{"       add",  0x80,  0xFC,  0x00,  0x38,     1,     0,        2,     EvIv,      add,      alu,    true,    false , 0x50,    0x00  },
	{"       and",  0x80,  0xFC,  0x20,  0x38,     1,     0,        2,     EvIv,      and,      alu,    true,    false , 0x50,    0x00  },
	{"       cmp",  0x80,  0xFC,  0x38,  0x38,     1,     0,        2,     EvIv,      cmp,      alu,   false,    false , 0x50,    0x00  },
	{"        or",  0x80,  0xFC,   0x8,  0x38,     1,     0,        2,     EvIv,       or,      alu,    true,    false , 0x50,    0x00  },
	{"       sub",  0x80,  0xFC,  0x28,  0x38,     1,     0,        2,     EvIv,      sub,      alu,    true,    false , 0x50,    0x00  },
	{"      subb",  0x80,  0xFC,  0x18,  0x38,     1,     0,        2,     EvIv,     subb,      alu,    true,    false , 0x50,    0x00  },
	{"       xor",  0x80,  0xFC,  0x30,  0x38,     1,     0,        2,     EvIv,      xor,      alu,    true,    false , 0x50,    0x00  },
	{"      test",  0x84,  0xFE,  0x00,  0x00,     1,     0,        0,     EvGv,     test,      alu,   false,    false , 0x40,    0x00  },
	{"      xchg",  0x86,  0xFE,  0x00,  0x00,     1,     0,        0,     EvGv,     xchg,     mrom,    true,    false , 0x40,    0x00  },
	{"       mov",  0x88,  0xFC,  0x00,  0x00,     1,     2,        0,     EvGv,      mov,      lsq,   false,    false , 0x40,    0x00  },
	{"       mov",  0x8C,  0xFD,  0x00,  0x00,     0,     2,        0,     SwEw,      mov,      lsq,   false,    false , 0x40,    0x00  },
	{"       lea",  0x8D,  0xFF,  0x00,  0x00,     0,     0,        0,     GvMv,      lea,      lsq,   false,    false , 0x40,   Monly  },
	{"       pop",  0x8F,  0xFF,  0x00,  0x00,     0,     0,        0,       Ev,      pop,      lsq,   false,    false , 0x40,    0x00  },
	{"       nop",  0x90,  0xFF,  0x00,  0x00,     0,     0,        0, fmt_none,      nop,     mrom,   false,    false , 0x01,    0x00  },
	{"      xchg",  0x90,  0xF8,  0x00,  0x00,     0,     0,        0,   accReg,     xchg,     mrom,    true,    false , 0x01,    0x00  },
	{"       cbw",  0x98,  0xFE,  0x00,  0x00,     1,     0,        0, fmt_none,      cbw,     mrom,   false,    false , 0x01,    0x00  },
	{"  call_far",  0x9A,  0xFF,  0x00,  0x00,     0,     0,        0,       Ap,    callf,   branch,   false,    false , 0x25,    0x00  },
	{"     FWAIT",  0x9B,  0xFF,  0x00,  0x00,     0,     0,        0, fmt_none,    FWAIT,      fpu,   false,    false , 0x01,    0x00  },
	{"     pushf",  0x9C,  0xFF,  0x00,  0x00,     0,     0,        0, fmt_none,    pushf,      lsq,   false,    false , 0x01,    0x00  },
	{"      popf",  0x9D,  0xFF,  0x00,  0x00,     0,     0,        0, fmt_none,     popf,      lsq,   false,    false , 0x01,    0x00  },
	{"      sahf",  0x9E,  0xFF,  0x00,  0x00,     0,     0,        0, fmt_none,     sahf,      lsq,   false,    false , 0x01,    0x00  },
	{"      lahf",  0x9F,  0xFF,  0x00,  0x00,     0,     0,        0, fmt_none,     lahf,      lsq,   false,    false , 0x01,    0x00  },
	{"       mov",  0xA0,  0xFC,  0x00,  0x00,     1,     2,        0,    Ovacc,      mov,      lsq,   false,    false , 0x83,    0x00  },
	{"      movs",  0xA4,  0xFE,  0x00,  0x00,     1,     0,        0,     XvYv,     movs,     mrom,   false,     true , 0x01,    0x00  },
	{"      cmps",  0xA6,  0xFE,  0x00,  0x00,     1,     0,        0,     XvYv,     cmps,     mrom,   false,     true , 0x01,    0x00  },
	{"      test",  0xA8,  0xFE,  0x00,  0x00,     1,     0,        0,    accIv,     test,      alu,   false,    false , 0x11,    0x00  },
	{"      stos",  0xAA,  0xFE,  0x00,  0x00,     1,     0,        0,    Yvacc,     stos,     mrom,   false,     true , 0x01,    0x00  },
	{"      lods",  0xAC,  0xFE,  0x00,  0x00,     1,     0,        0,    accXv,     lods,     mrom,   false,     true , 0x01,    0x00  },
	{"      scas",  0xAE,  0xFE,  0x00,  0x00,     1,     0,        0,    accXv,     scas,     mrom,   false,     true , 0x01,    0x00  },
	{"       mov",  0xB0,  0xF0,  0x00,  0x00,     8,     0,        0,    regIv,      mov,      lsq,   false,    false , 0x11,    0x00  },
	{"       rcl",  0xC0,  0xFE,  0x10,  0x38,     1,     0,        0,     EvIb,      rcl,      alu,   false,    false , 0x41,    0x00  },
	{"       rcr",  0xC0,  0xFE,  0x18,  0x38,     1,     0,        0,     EvIb,      rcr,      alu,   false,    false , 0x41,    0x00  },
	{"       rol",  0xC0,  0xFE,  0x00,  0x38,     1,     0,        0,     EvIb,      rol,      alu,   false,    false , 0x41,    0x00  },
	{"       ror",  0xC0,  0xFE,   0x8,  0x38,     1,     0,        0,     EvIb,      ror,      alu,   false,    false , 0x41,    0x00  },
	{"       sal",  0xC0,  0xFE,  0x20,  0x38,     1,     0,        0,     EvIb,      sal,      alu,   false,    false , 0x41,    0x00  },
	{"       shr",  0xC0,  0xFE,  0x28,  0x38,     1,     0,        0,     EvIb,      shr,      alu,   false,    false , 0x41,    0x00  },
	{"    unused",  0xC0,  0xFE,  0x30,  0x38,     1,     0,        0,     EvIb,   unused,     misc,   false,    false , 0x41,    0x00  },
	{"       sar",  0xC0,  0xFE,  0x38,  0x38,     1,     0,        0,     EvIb,      sar,      alu,   false,    false , 0x41,    0x00  },
	{"      retn",  0xC2,  0xFF,  0x00,  0x00,     0,     0,        0,       Iw,     retn,   branch,   false,    false , 0x03,    0x00  },
	{"       ret",  0xC3,  0xFF,  0x00,  0x00,     0,     0,        0, fmt_none,      ret,   branch,   false,    false , 0x01,    0x00  },
	{"       les",  0xC4,  0xFF,  0x00,  0x00,     0,     0,        0,     GvMp,      les,     mrom,   false,    false , 0x40,   Monly  },
	{"       lds",  0xC5,  0xFF,  0x00,  0x00,     0,     0,        0,     GvMp,      lds,     mrom,   false,    false , 0x40,   Monly  },
	{"       mov",  0xC6,  0xFE,  0x00,  0x00,     1,     0,        0,     EvIv,      mov,      lsq,   false,    false , 0x50,    0x00  },
	{"     enter",  0xC8,  0xFF,  0x00,  0x00,     0,     0,        0,     IwIb,    enter,     mrom,   false,    false , 0x04,    0x00  },
	{"     leave",  0xC9,  0xFF,  0x00,  0x00,     0,     0,        0, fmt_none,    leave,     mrom,   false,    false , 0x01,    0x00  },
	{"      retf",  0xCA,  0xFF,  0x00,  0x00,     0,     0,        0,       Iw,    retfn,   branch,   false,    false , 0x03,    0x00  },
	{"      retf",  0xCB,  0xFF,  0x00,  0x00,     0,     0,        0, fmt_none,     retf,   branch,   false,    false , 0x01,    0x00  },
	{"      intx",  0xCC,  0xFF,  0x00,  0x00,     0,     0,        0,     int3,     intx,     mrom,   false,    false , 0x01,    0x00  },
	{"      intx",  0xCD,  0xFF,  0x00,  0x00,     0,     0,        0,       Ib,     intx,     mrom,   false,    false , 0x02,    0x00  },
	{"      into",  0xCE,  0xFF,  0x00,  0x00,     0,     0,        0, fmt_none,     into,     mrom,   false,    false , 0x01,    0x00  },
	{"      iret",  0xCF,  0xFF,  0x00,  0x00,     0,     0,        0, fmt_none,     iret,     mrom,   false,    false , 0x01,    0x00  },
	{"       rol",  0xD0,  0xFE,  0x00,  0x38,     1,     0,        0,      Ev1,      rol,      alu,   false,    false , 0x40,    0x00  },
	{"       ror",  0xD0,  0xFE,   0x8,  0x38,     1,     0,        0,      Ev1,      ror,      alu,   false,    false , 0x40,    0x00  },
	{"       rcl",  0xD0,  0xFE,  0x10,  0x38,     1,     0,        0,      Ev1,      rcl,      alu,   false,    false , 0x40,    0x00  },
	{"       rcr",  0xD0,  0xFE,  0x18,  0x38,     1,     0,        0,      Ev1,      rcr,      alu,   false,    false , 0x40,    0x00  },
	{"       sal",  0xD0,  0xFE,  0x20,  0x38,     1,     0,        0,      Ev1,      sal,      alu,   false,    false , 0x40,    0x00  },
	{"       shr",  0xD0,  0xFE,  0x28,  0x38,     1,     0,        0,      Ev1,      shr,      alu,   false,    false , 0x40,    0x00  },
	{"    unused",  0xD0,  0xFE,  0x30,  0x38,     1,     0,        0,      Ev1,   unused,      alu,   false,    false , 0x40,    0x00  },
	{"       sar",  0xD0,  0xFE,  0x38,  0x38,     1,     0,        0,      Ev1,      sar,      alu,   false,    false , 0x40,    0x00  },
	{"       rol",  0xD2,  0xFE,  0x00,  0x38,     1,     0,        0,     EvCL,      rol,      alu,   false,    false , 0x40,    0x00  },
	{"       ror",  0xD2,  0xFE,   0x8,  0x38,     1,     0,        0,     EvCL,      ror,      alu,   false,    false , 0x40,    0x00  },
	{"       rcl",  0xD2,  0xFE,  0x10,  0x38,     1,     0,        0,     EvCL,      rcl,      alu,   false,    false , 0x40,    0x00  },
	{"       rcr",  0xD2,  0xFE,  0x18,  0x38,     1,     0,        0,     EvCL,      rcr,      alu,   false,    false , 0x40,    0x00  },
	{"       sal",  0xD2,  0xFE,  0x20,  0x38,     1,     0,        0,     EvCL,      sal,      alu,   false,    false , 0x40,    0x00  },
	{"       shr",  0xD2,  0xFE,  0x28,  0x38,     1,     0,        0,     EvCL,      shr,      alu,   false,    false , 0x40,    0x00  },
	{"    unused",  0xD2,  0xFE,  0x30,  0x38,     1,     0,        0,     EvCL,   unused,      alu,   false,    false , 0x40,    0x00  },
	{"       sar",  0xD2,  0xFE,  0x38,  0x38,     1,     0,        0,     EvCL,      sar,      alu,   false,    false , 0x40,    0x00  },
	{"       aam",  0xD4,  0xFF,  0x00,  0x00,     0,     0,        0,       Ib,      aam,     mrom,   false,    false , 0x02,    0x00  },
	{"       aad",  0xD5,  0xFF,  0x00,  0x00,     0,     0,        0,       Ib,      aad,     mrom,   false,    false , 0x02,    0x00  },
	{"      xlat",  0xD7,  0xFF,  0x00,  0x00,     0,     0,        0, fmt_none,     xlat,      lsq,   false,    false , 0x01,    0x00  },
	{"    loopnz",  0xE0,  0xFF,  0x00,  0x00,     0,     0,        0,       Jb,   loopnz,   branch,   false,    false , 0x02,    0x00  },
	{"     loopz",  0xE1,  0xFF,  0x00,  0x00,     0,     0,        0,       Jb,    loopz,   branch,   false,    false , 0x02,    0x00  },
	{"      loop",  0xE2,  0xFF,  0x00,  0x00,     0,     0,        0,       Jb,     loop,   branch,   false,    false , 0x02,    0x00  },
	{"      jcxz",  0xE3,  0xFF,  0x00,  0x00,     0,     0,        0,       Jb,     jcxz,   branch,   false,    false , 0x02,    0x00  },
	{"        in",  0xE4,  0xFE,  0x00,  0x00,     1,     0,        0,    accIb,       in,     mrom,   false,    false , 0x02,    0x00  },
	{"       out",  0xE6,  0xFE,  0x00,  0x00,     1,     0,        0,    Ibacc,      out,     mrom,   false,    false , 0x02,    0x00  },
	{"      call",  0xE8,  0xFF,  0x00,  0x00,     0,     0,        0,       Jv,    callr,   branch,   false,    false , 0x23,    0x00  },
	{"       jmp",  0xE9,  0xFF,  0x00,  0x00,     0,     0,        0,       Jv,     jmpr,   branch,   false,    false , 0x23,    0x00  },
	{"       jmp",  0xEA,  0xFF,  0x00,  0x00,     0,     0,        0,       Ap,     jmpf,   branch,   false,    false , 0x25,    0x00  },
	{"       jmp",  0xEB,  0xFF,  0x00,  0x00,     0,     0,        0,       Jb,     jmpr,   branch,   false,    false , 0x02,    0x00  },
	{"        in",  0xEC,  0xFE,  0x00,  0x00,     1,     0,        0,   acc_dx,       in,     mrom,   false,    false , 0x01,    0x00  },
	{"       out",  0xEE,  0xFE,  0x00,  0x00,     1,     0,        0,   dx_acc,      out,     mrom,   false,    false , 0x01,    0x00  },
	{"       hlt",  0xF4,  0xFF,  0x00,  0x00,     0,     0,        0, fmt_none,      hlt,     misc,   false,    false , 0x01,    0x00  },
	{"       cmc",  0xF5,  0xFF,  0x00,  0x00,     0,     0,        0, fmt_none,      cmc,      alu,   false,    false , 0x01,    0x00  },
	{"      udiv",  0xF6,  0xFE,  0x30,  0x38,     1,     0,        0,       Ev,     udiv,     mult,   false,    false , 0x40,    0x00  },
	{"      idiv",  0xF6,  0xFE,  0x38,  0x38,     1,     0,        0,       Ev,     idiv,     mult,   false,    false , 0x40,    0x00  },
	{"      imul",  0xF6,  0xFE,  0x28,  0x38,     1,     0,        0,       Ev,    imul1,     mult,   false,    false , 0x40,    0x00  },
	{"       mul",  0xF6,  0xFE,  0x20,  0x38,     1,     0,        0,       Ev,      mul,     mult,   false,    false , 0x40,    0x00  },
	{"       neg",  0xF6,  0xFE,  0x18,  0x38,     1,     0,        0,       Ev,      neg,      alu,    true,    false , 0x40,    0x00  },
	{"       not",  0xF6,  0xFE,  0x10,  0x38,     1,     0,        0,       Ev,      not,      alu,    true,    false , 0x40,    0x00  },
	{"      test",  0xF6,  0xFE,  0x00,  0x38,     1,     0,        0,     EvIv,     test,      alu,   false,    false , 0x50,    0x00  },
	{"    unused",  0xF6,  0xFE,   0x8,  0x38,     1,     0,        0,     EvGv,   unused,     misc,   false,    false , 0x40,    0x00  },
	{"       clc",  0xF8,  0xFF,  0x00,  0x00,     0,     0,        0,       Fv,      clc,      alu,   false,    false , 0x01,    0x00  },
	{"       stc",  0xF9,  0xFF,  0x00,  0x00,     0,     0,        0,       Fv,      stc,      alu,   false,    false , 0x01,    0x00  },
	{"       cli",  0xFA,  0xFF,  0x00,  0x00,     0,     0,        0,       Fv,      cli,      alu,   false,    false , 0x01,    0x00  },
	{"       sti",  0xFB,  0xFF,  0x00,  0x00,     0,     0,        0,       Fv,      sti,      alu,   false,    false , 0x01,    0x00  },
	{"       cld",  0xFC,  0xFF,  0x00,  0x00,     0,     0,        0,       Fv,      cld,      alu,   false,    false , 0x01,    0x00  },
	{"      std_",  0xFD,  0xFF,  0x00,  0x00,     0,     0,        0,       Fv,     std_,      alu,   false,    false , 0x01,    0x00  },
	{"       dec",  0xFE,  0xFE,   0x8,  0x38,     1,     0,        0,       Ev,      dec,      alu,   false,    false , 0x40,    0x00  },
	{"       inc",  0xFE,  0xFE,  0x00,  0x38,     1,     0,        0,       Ev,      inc,      alu,   false,    false , 0x40,    0x00  },
	{"      call",  0xFF,  0xFF,  0x10,  0x38,     0,     0,        0,       Ev,     call,   branch,   false,    false , 0x40,    0x00  },
	{"      call",  0xFF,  0xFF,  0x18,  0x38,     0,     0,        0,       Ep,   callfp,   branch,   false,    false , 0x40,   Monly  },
	{"       jmp",  0xFF,  0xFF,  0x20,  0x38,     0,     0,        0,       Ev,      jmp,   branch,   false,    false , 0x40,    0x00  },
	{"       jmp",  0xFF,  0xFF,  0x28,  0x38,     0,     0,        0,       Ep,    jmpfp,   branch,   false,    false , 0x40,   Monly  },
	{"      push",  0xFF,  0xFF,  0x30,  0x38,     0,     0,        0,       Ev,     push,      lsq,   false,    false , 0x40,    0x00  } 
};

struct  instr_rec ext_instr_recs [] = {
	{"  prefetch",  0x0d,  0xFF,  0x00,  0x00,     0,     0,        0,       Ev, prefetch,      lsq,   false,    false , 0x41,   Monly  },
	{"      lldt",  0x00,  0xFF,  0x10,  0x38,     0,     0,        0,       Ew,     lldt,     mrom,   false,    false , 0x41,    0x00  },
	{"       ltr",  0x00,  0xFF,  0x18,  0x38,     0,     0,        0,       Ew,      ltr,     mrom,   false,    false , 0x41,    0x00  },
	{"      sldt",  0x00,  0xFF,  0x00,  0x38,     0,     0,        0,       Ew,     sldt,     mrom,   false,    false , 0x41,    0x00  },
	{"       str",  0x00,  0xFF,   0x8,  0x38,     0,     0,        0,       Ew,      str,     mrom,   false,    false , 0x41,    0x00  },
	{"    unused",  0x00,  0xFF,  0x30,  0x38,     0,     0,        0,     EvGv,   unused,     misc,   false,    false , 0x41,    0x00  },
	{"    unused",  0x00,  0xFF,  0x38,  0x38,     0,     0,        0,     EvGv,   unused,     misc,   false,    false , 0x41,    0x00  },
	{"      verw",  0x00,  0xFF,  0x28,  0x38,     0,     0,        0,       Ew,     verw,     mrom,   false,    false , 0x41,    0x00  },
	{"      verr",  0x00,  0xFF,  0x20,  0x38,     0,     0,        0,       Ew,     verr,     mrom,   false,    false , 0x41,    0x00  },
	{"    invplg",  0x01,  0xFF,  0x38,  0x38,     0,     0,        0,     EvGv,   invplg,     mrom,   false,    false , 0x41,    0x00  },
	{"      lgdt",  0x01,  0xFF,  0x10,  0x38,     0,     0,        0,       Ms,     lgdt,     mrom,   false,    false , 0x41,   Monly  },
	{"      lidt",  0x01,  0xFF,  0x18,  0x38,     0,     0,        0,       Ms,     lidt,     mrom,   false,    false , 0x41,   Monly  },
	{"      lmsw",  0x01,  0xFF,  0x30,  0x38,     0,     0,        0,       Ev,     lmsw,     mrom,   false,    false , 0x41,    0x00  },
	{"      sgdt",  0x01,  0xFF,  0x00,  0x38,     0,     0,        0,       Ms,     sgdt,     mrom,   false,    false , 0x41,   Monly  },
	{"      sidt",  0x01,  0xFF,   0x8,  0x38,     0,     0,        0,       Ms,     sidt,     mrom,   false,    false , 0x41,   Monly  },
	{"      smsw",  0x01,  0xFF,  0x20,  0x38,     0,     0,        0,       Ew,     smsw,     mrom,   false,    false , 0x41,    0x00  },
	{"    unused",  0x01,  0xFF,  0x28,  0x38,     0,     0,        0,     EvGv,   unused,     misc,   false,    false , 0x41,    0x00  },
	{"    swapgs",  0x01,  0xff,  0x38,  0x38,     0,     0,        0, fmt_none,   swapgs,     mrom,   false,    false , 0x03,    0x00  },
	{"   monitor",  0x01,  0xff,  0xc8,  0xFF,     0,     0,        0, fmt_none,  monitor,     mrom,   false,    false , 0x03,    0x00  },
	{"     mwait",  0x01,  0xff,  0xc9,  0xFF,     0,     0,        0, fmt_none,    mwait,     mrom,   false,    false , 0x03,    0x00  },
	{"       lar",  0x02,  0xFF,  0x00,  0x00,     0,     0,        0,     EvGv,      lar,     mrom,   false,    false , 0x41,    0x00  },
	{"       lsl",  0x03,  0xFF,  0x00,  0x00,     0,     0,        0,     EvGv,      lsl,     mrom,   false,    false , 0x41,    0x00  },
	{"   SYSCALL",  0x05,  0xFF,  0x00,  0x00,     0,     0,        0, fmt_none,  SYSCALL,     mrom,   false,    false , 0x02,    0x00  },
	{"      clts",  0x06,  0xFF,  0x00,  0x00,     0,     0,        0, fmt_none,     clts,     mrom,   false,    false , 0x02,    0x00  },
	{"    SYSRET",  0x07,  0xFF,  0x00,  0x00,     0,     0,        0, fmt_none,   SYSRET,     mrom,   false,    false , 0x02,    0x00  },
	{"      invd",  0x08,  0xFF,  0x00,  0x00,     0,     0,        0, fmt_none,     invd,     mrom,   false,    false , 0x02,    0x00  },
	{"    wbinvd",  0x09,  0xFF,  0x00,  0x00,     0,     0,        0, fmt_none,   wbinvd,     mrom,   false,    false , 0x02,    0x00  },
	{"       ud2",  0x0b,  0xFF,  0x00,  0x00,     0,     0,        0, fmt_none,      ud2,     mrom,   false,    false , 0x02,    0x00  },
	{"       mov",  0x20,  0xFD,  0xc0,  0xc0,     0,     2,        0,     RdCd,      mov,     mrom,   false,    false , 0x41,   Ronly  },
	{"       mov",  0x21,  0xFD,  0xc0,  0xc0,     0,     2,        0,     RdDd,      mov,     mrom,   false,    false , 0x41,   Ronly  },
	{"       mov",  0x24,  0xFD,  0xc0,  0xc0,     0,     2,        0,     RdTd,      mov,     mrom,   false,    false , 0x41,   Ronly  },
	{"     wrmsr",  0x30,  0xFF,  0x00,  0x00,     0,     0,        0, fmt_none,    wrmsr,     mrom,   false,    false , 0x02,    0x00  },
	{"     RDTSC",  0x31,  0xFF,  0x00,  0x00,     0,     0,        0, fmt_none,    RDTSC,     mrom,   false,    false , 0x02,    0x00  },
	{"     rdmsr",  0x32,  0xFF,  0x00,  0x00,     0,     0,        0, fmt_none,    rdmsr,     mrom,   false,    false , 0x02,    0x00  },
	{"     RDPMC",  0x33,  0xFF,  0x00,  0x00,     0,     0,        0, fmt_none,    RDPMC,     mrom,   false,    false , 0x02,    0x00  },
	{"  SYSENTER",  0x34,  0xFF,  0x00,  0x00,     0,     0,        0, fmt_none, SYSENTER,     mrom,   false,    false , 0x02,    0x00  },
	{"   SYSEXIT",  0x35,  0xFF,  0x00,  0x00,     0,     0,        0, fmt_none,  SYSEXIT,     mrom,   false,    false , 0x02,    0x00  },
	{"     crc32",  0x38,  0xff,  0xf0,  0xFE,     0,     0,        0, fmt_none,    crc32,     mrom,   false,    false , 0x03,    0x00  },
	{"     CMOVO",  0x40,  0xFF,  0x00,  0x00,     0,     0,        0,     EvGv,    CMOVO,      lsq,    true,    false , 0x41,    0x00  },
	{"    CMOVNO",  0x41,  0xFF,  0x00,  0x00,     0,     0,        0,     EvGv,   CMOVNO,      lsq,   false,    false , 0x41,    0x00  },
	{"     CMOVB",  0x42,  0xFF,  0x00,  0x00,     0,     0,        0,     EvGv,    CMOVB,      lsq,   false,    false , 0x41,    0x00  },
	{"    CMOVNB",  0x43,  0xFF,  0x00,  0x00,     0,     0,        0,     EvGv,   CMOVNB,      lsq,   false,    false , 0x41,    0x00  },
	{"     CMOVE",  0x44,  0xFF,  0x00,  0x00,     0,     0,        0,     EvGv,    CMOVE,      lsq,   false,    false , 0x41,    0x00  },
	{"    CMOVNE",  0x45,  0xFF,  0x00,  0x00,     0,     0,        0,     EvGv,   CMOVNE,      lsq,   false,    false , 0x41,    0x00  },
	{"    CMOVNA",  0x46,  0xFF,  0x00,  0x00,     0,     0,        0,     EvGv,   CMOVNA,      lsq,   false,    false , 0x41,    0x00  },
	{"     CMOVA",  0x47,  0xFF,  0x00,  0x00,     0,     0,        0,     EvGv,    CMOVA,      lsq,   false,    false , 0x41,    0x00  },
	{"     CMOVS",  0x48,  0xFF,  0x00,  0x00,     0,     0,        0,     EvGv,    CMOVS,      lsq,   false,    false , 0x41,    0x00  },
	{"    CMOVNS",  0x49,  0xFF,  0x00,  0x00,     0,     0,        0,     EvGv,   CMOVNS,      lsq,   false,    false , 0x41,    0x00  },
	{"    CMOVPE",  0x4A,  0xFF,  0x00,  0x00,     0,     0,        0,     EvGv,   CMOVPE,      lsq,   false,    false , 0x41,    0x00  },
	{"    CMOVPO",  0x4B,  0xFF,  0x00,  0x00,     0,     0,        0,     EvGv,   CMOVPO,      lsq,   false,    false , 0x41,    0x00  },
	{"     CMOVL",  0x4C,  0xFF,  0x00,  0x00,     0,     0,        0,     EvGv,    CMOVL,      lsq,   false,    false , 0x41,    0x00  },
	{"    CMOVNL",  0x4D,  0xFF,  0x00,  0x00,     0,     0,        0,     EvGv,   CMOVNL,      lsq,   false,    false , 0x41,    0x00  },
	{"    CMOVNG",  0x4E,  0xFF,  0x00,  0x00,     0,     0,        0,     EvGv,   CMOVNG,      lsq,   false,    false , 0x41,    0x00  },
	{"     CMOVG",  0x4F,  0xFF,  0x00,  0x00,     0,     0,        0,     EvGv,    CMOVG,      lsq,   false,    false , 0x41,    0x00  },
	{"      emms",  0x77,  0xFF,  0x00,  0x00,     0,     0,        0, fmt_none,     emms,     mrom,   false,    false , 0x02,    0x00  },
	{"        JO",  0x80,  0xFF,  0x00,  0x00,     0,     0,        0,       Jv,       JO,   branch,   false,    false , 0x24,    0x00  },
	{"       JNO",  0x81,  0xFF,  0x00,  0x00,     0,     0,        0,       Jv,      JNO,   branch,   false,    false , 0x24,    0x00  },
	{"        JB",  0x82,  0xFF,  0x00,  0x00,     0,     0,        0,       Jv,       JB,   branch,   false,    false , 0x24,    0x00  },
	{"       JNB",  0x83,  0xFF,  0x00,  0x00,     0,     0,        0,       Jv,      JNB,   branch,   false,    false , 0x24,    0x00  },
	{"        JE",  0x84,  0xFF,  0x00,  0x00,     0,     0,        0,       Jv,       JE,   branch,   false,    false , 0x24,    0x00  },
	{"       JNE",  0x85,  0xFF,  0x00,  0x00,     0,     0,        0,       Jv,      JNE,   branch,   false,    false , 0x24,    0x00  },
	{"       JNA",  0x86,  0xFF,  0x00,  0x00,     0,     0,        0,       Jv,      JNA,   branch,   false,    false , 0x24,    0x00  },
	{"        JA",  0x87,  0xFF,  0x00,  0x00,     0,     0,        0,       Jv,       JA,   branch,   false,    false , 0x24,    0x00  },
	{"        JS",  0x88,  0xFF,  0x00,  0x00,     0,     0,        0,       Jv,       JS,   branch,   false,    false , 0x24,    0x00  },
	{"       JNS",  0x89,  0xFF,  0x00,  0x00,     0,     0,        0,       Jv,      JNS,   branch,   false,    false , 0x24,    0x00  },
	{"       JPE",  0x8A,  0xFF,  0x00,  0x00,     0,     0,        0,       Jv,      JPE,   branch,   false,    false , 0x24,    0x00  },
	{"       JPO",  0x8B,  0xFF,  0x00,  0x00,     0,     0,        0,       Jv,      JPO,   branch,   false,    false , 0x24,    0x00  },
	{"        JL",  0x8C,  0xFF,  0x00,  0x00,     0,     0,        0,       Jv,       JL,   branch,   false,    false , 0x24,    0x00  },
	{"       JNL",  0x8D,  0xFF,  0x00,  0x00,     0,     0,        0,       Jv,      JNL,   branch,   false,    false , 0x24,    0x00  },
	{"       JNG",  0x8E,  0xFF,  0x00,  0x00,     0,     0,        0,       Jv,      JNG,   branch,   false,    false , 0x24,    0x00  },
	{"        JG",  0x8F,  0xFF,  0x00,  0x00,     0,     0,        0,       Jv,       JG,   branch,   false,    false , 0x24,    0x00  },
	{"      SETO",  0x90,  0xFF,  0x00,  0x00,     0,     0,        0,       Eb,     SETO,      alu,   false,    false , 0x41,    0x00  },
	{"     SETNO",  0x91,  0xFF,  0x00,  0x00,     0,     0,        0,       Eb,    SETNO,      alu,   false,    false , 0x41,    0x00  },
	{"      SETB",  0x92,  0xFF,  0x00,  0x00,     0,     0,        0,       Eb,     SETB,      alu,   false,    false , 0x41,    0x00  },
	{"     SETNB",  0x93,  0xFF,  0x00,  0x00,     0,     0,        0,       Eb,    SETNB,      alu,   false,    false , 0x41,    0x00  },
	{"      SETE",  0x94,  0xFF,  0x00,  0x00,     0,     0,        0,       Eb,     SETE,      alu,   false,    false , 0x41,    0x00  },
	{"     SETNE",  0x95,  0xFF,  0x00,  0x00,     0,     0,        0,       Eb,    SETNE,      alu,   false,    false , 0x41,    0x00  },
	{"     SETNA",  0x96,  0xFF,  0x00,  0x00,     0,     0,        0,       Eb,    SETNA,      alu,   false,    false , 0x41,    0x00  },
	{"      SETA",  0x97,  0xFF,  0x00,  0x00,     0,     0,        0,       Eb,     SETA,      alu,   false,    false , 0x41,    0x00  },
	{"      SETS",  0x98,  0xFF,  0x00,  0x00,     0,     0,        0,       Eb,     SETS,      alu,   false,    false , 0x41,    0x00  },
	{"     SETNS",  0x99,  0xFF,  0x00,  0x00,     0,     0,        0,       Eb,    SETNS,      alu,   false,    false , 0x41,    0x00  },
	{"     SETPE",  0x9A,  0xFF,  0x00,  0x00,     0,     0,        0,       Eb,    SETPE,      alu,   false,    false , 0x41,    0x00  },
	{"     SETPO",  0x9B,  0xFF,  0x00,  0x00,     0,     0,        0,       Eb,    SETPO,      alu,   false,    false , 0x41,    0x00  },
	{"      SETL",  0x9C,  0xFF,  0x00,  0x00,     0,     0,        0,       Eb,     SETL,      alu,   false,    false , 0x41,    0x00  },
	{"     SETNL",  0x9D,  0xFF,  0x00,  0x00,     0,     0,        0,       Eb,    SETNL,      alu,   false,    false , 0x41,    0x00  },
	{"     SETNG",  0x9E,  0xFF,  0x00,  0x00,     0,     0,        0,       Eb,    SETNG,      alu,   false,    false , 0x41,    0x00  },
	{"      SETG",  0x9F,  0xFF,  0x00,  0x00,     0,     0,        0,       Eb,     SETG,      alu,   false,    false , 0x41,    0x00  },
	{"      push",  0xA0,  0xF7,  0x00,  0x00,     0,     0,        0,     FSGS,     push,      lsq,   false,    false , 0x02,    0x00  },
	{"       pop",  0xA1,  0xF7,  0x00,  0x00,     0,     0,        0,     FSGS,      pop,      lsq,   false,    false , 0x02,    0x00  },
	{"     cpuid",  0xA2,  0xFF,  0x00,  0x00,     0,     0,        0, fmt_none,    cpuid,     mrom,   false,    false , 0x02,    0x00  },
	{"        bt",  0xA3,  0xFF,  0x00,  0x00,     0, ~0xa3,        0,     EvGv,       bt,    bitop,   false,    false , 0x41,    0x00  },
	{"      shld",  0xA4,  0xFF,  0x00,  0x00,     0, ~0xa4,        0,   EvGvIb,     shld,     mrom,   false,    false , 0x42,    0x00  },
	{"      shld",  0xA5,  0xFF,  0x00,  0x00,     0, ~0xa5,        0,   EvGvCL,     shld,     mrom,   false,    false , 0x41,    0x00  },
	{"CMPXCHG486",  0xA6,  0xFE,  0x00,  0x00,     1,     0,        0,     EvGv, CMPXCHG486,     mrom,    true,    false , 0x41,    0x00  },
	{"       rsm",  0xAA,  0xFF,  0x00,  0x00,     0,     0,        0, fmt_none,      rsm,     mrom,   false,    false , 0x02,    0x00  },
	{"       bts",  0xAB,  0xFF,  0x00,  0x00,     0, ~0xb3,        0,     EvGv,      bts,    bitop,    true,    false , 0x41,    0x00  },
	{"      shrd",  0xAC,  0xFF,  0x00,  0x00,     0, ~0xac,        0,   EvGvIb,     shrd,     mrom,   false,    false , 0x42,    0x00  },
	{"      shrd",  0xAD,  0xFF,  0x00,  0x00,     0, ~0xad,        0,   EvGvCL,     shrd,     mrom,   false,    false , 0x41,    0x00  },
	{"   ldmxcsr",  0xae,  0xFF,  0x10,  0x38,     0,     0,        0,    mem32,  ldmxcsr,     mrom,   false,    false , 0x41,   Monly  },
	{"   stmxcsr",  0xae,  0xFF,  0x18,  0x38,     0,     0,        0,    mem32,  stmxcsr,     mrom,   false,    false , 0x41,   Monly  },
	{"    lfence",  0xae,  0xFF,  0x28,  0x38,     0,     0,        0, fmt_none,   lfence,     mrom,   false,    false , 0x03,    0x00  },
	{"    mfence",  0xae,  0xFF,  0x30,  0x38,     0,     0,        0, fmt_none,   mfence,     mrom,   false,    false , 0x03,    0x00  },
	{"    sfence",  0xae,  0xFF,  0x38,  0x38,     0,     0,        0, fmt_none,   sfence,     mrom,   false,    false , 0x03,    0x00  },
	{"      imul",  0xAF,  0xFF,  0x00,  0x00,     0,     0,        0,     EvGv,    imul2,     mult,   false,    false , 0x41,    0x00  },
	{"   cmpxchg",  0xB0,  0xFE,  0x00,  0x00,     1,     0,        0,     EvGv,  cmpxchg,     mrom,    true,    false , 0x41,    0x00  },
	{"       lss",  0xB2,  0xFF,  0x00,  0x00,     0,     0,        0,     GvMp,      lss,     mrom,   false,    false , 0x41,   Monly  },
	{"       btr",  0xB3,  0xFF,  0x00,  0x00,     0, ~0xb3,        0,     EvGv,      btr,    bitop,   false,    false , 0x41,    0x00  },
	{"       lfs",  0xB4,  0xFF,  0x00,  0x00,     0,     0,        0,     GvMp,      lfs,     mrom,   false,    false , 0x41,   Monly  },
	{"       lgs",  0xB5,  0xFF,  0x00,  0x00,     0,     0,        0,     GvMp,      lgs,     mrom,   false,    false , 0x41,   Monly  },
	{"     movzx",  0xB6,  0xFE,  0x00,  0x00,     1,     0,        0,    EvvGv,    movzx,      alu,   false,    false , 0x41,    0x00  },
	{"        bt",  0xBA,  0xFF,  0x20,  0x38,     0, ~0xba,        0,     EvIb,       bt,    bitop,    true,    false , 0x42,    0x00  },
	{"       btc",  0xBA,  0xFF,  0x38,  0x38,     0, ~0xba,        0,     EvIb,      btc,    bitop,    true,    false , 0x42,    0x00  },
	{"       btr",  0xBA,  0xFF,  0x30,  0x38,     0, ~0xba,        0,     EvIb,      btr,    bitop,    true,    false , 0x42,    0x00  },
	{"       bts",  0xBA,  0xFF,  0x28,  0x38,     0, ~0xba,        0,     EvIb,      bts,    bitop,    true,    false , 0x42,    0x00  },
	{"    unused",  0xBA,  0xFF,  0x00,  0x38,     0, ~0xba,        0,     EvIb,   unused,     misc,   false,    false , 0x42,    0x00  },
	{"    unused",  0xBA,  0xFF,   0x8,  0x38,     0,     0,        0,     EvIb,   unused,     misc,   false,    false , 0x42,    0x00  },
	{"    unused",  0xBA,  0xFF,  0x10,  0x38,     0,     0,        0,     EvIb,   unused,     misc,   false,    false , 0x42,    0x00  },
	{"    unused",  0xBA,  0xFF,  0x18,  0x38,     0,     0,        0,     EvIb,   unused,     misc,   false,    false , 0x42,    0x00  },
	{"       btc",  0xBB,  0xFF,  0x00,  0x00,     0, ~0xbb,        0,     EvGv,      btc,    bitop,    true,    false , 0x41,    0x00  },
	{"       bsr",  0xBD,  0xFF,  0x00,  0x00,     0, ~0xbd,        0,     EvGv,      bsr,      alu,    true,    false , 0x41,    0x00  },
	{"       bsf",  0xBC,  0xFF,  0x00,  0x00,     0, ~0xbc,        0,     EvGv,      bsf,      alu,    true,    false , 0x41,    0x00  },
	{"     movsx",  0xBE,  0xFE,  0x00,  0x00,     1,     0,        0,    EvvGv,    movsx,      alu,   false,    false , 0x41,    0x00  },
	{"      xadd",  0xC0,  0xFE,  0x00,  0x00,     1,     0,        0,     EvGv,     xadd,     mrom,   false,    false , 0x41,    0x00  },
	{" cmpxchg8b",  0xC7,  0xFF,  0x00,  0x00,     0,     0,        0,     EvGv, cmpxchg8b,     mrom,   false,    false , 0x41,    0x00  },
	{"     bswap",  0xC8,  0xF8,  0x00,  0x00,     0,     0,        0,  fmt_REG,    bswap,     mrom,   false,    false , 0x02,    0x00  } 
};

struct instr_rec x87_instr_recs [] = {
	{ "     F2XM1",  0xD9,  0xFF,  0xF0,  0xFF, 0x00, 0x00, 0x00, fmt_none,    F2XM1,fpu, false,false,0x02,     0x00   },
	{ "      FABS",  0xD9,  0xFF,  0xE1,  0xFF, 0x00, 0x00, 0x00, fmt_none,     FABS,fpu, false,false,0x02,     0x00   },
	{ "      FADD",  0xDC,  0xFF,  0xC0,  0xFF, 0x00, 0x00, 0x00,     STi0,     FADD,fpu, false,false,0x02,     0x00   },
	{ "      FADD",  0xD8,  0xFF,  0xC0,  0xF8, 0x00, 0x00, 0x00,     ST0i,     FADD,fpu, false,false,0x02,     0x00   },
	{ "      FADD",  0xD8,  0xFF,     0,  0x38, 0x00, 0x00, 0x00,    mem4r,     FADD,fpu, false,false,0x40,    Monly   },
	{ "      FADD",  0xDC,  0xFF,     0,  0x38, 0x00, 0x00, 0x00,    mem8r,     FADD,fpu, false,false,0x40,    Monly   },
	{ "     FADDP",  0xDE,  0xFF,  0xC0,  0xFF, 0x00, 0x00, 0x00,     STi0,    FADDP,fpu, false,false,0x02,     0x00   },
	{ "     FIADD",  0xDE,  0xFF,     0,  0x38, 0x00, 0x00, 0x00,    mem2i,    FIADD,fpu, false,false,0x40,    Monly   },
	{ "     FIADD",  0xDA,  0xFF,     0,  0x38, 0x00, 0x00, 0x00,    mem4i,    FIADD,fpu, false,false,0x40,    Monly   },
	{ "      FBLD",  0xDF,  0xFF,  0x20,  0x38, 0x00, 0x00, 0x00,   mem10d,     FBLD,fpu, false,false,0x40,    Monly   },
	{ "     FBSTP",  0xDF,  0xFF,  0x30,  0x38, 0x00, 0x00, 0x00,   mem10d,    FBSTP,fpu, false,false,0x40,    Monly   },
	{ "      FCHS",  0xD9,  0xFF,  0xE0,  0xFF, 0x00, 0x00, 0x00, fmt_none,     FCHS,fpu, false,false,0x02,     0x00   },
	{ "     FCLEX",  0xDB,  0xFF,  0xE2,  0xFF, 0x00, 0x00, 0x00, fmt_none,    FCLEX,fpu, false,false,0x02,     0x00   },
	{ "    FCMOVB",  0xDA,  0xFF,  0xC0,  0xF8, 0x00, 0x00, 0x00,     ST0i,   FCMOVB,fpu, false,false,0x02,     0x00   },
	{ "    FCMOVE",  0xDA,  0xFF,  0xC8,  0xF8, 0x00, 0x00, 0x00,     ST0i,   FCMOVE,fpu, false,false,0x02,     0x00   },
	{ "   FCMOVBE",  0xDA,  0xFF,  0xD0,  0xF8, 0x00, 0x00, 0x00,     ST0i,  FCMOVBE,fpu, false,false,0x02,     0x00   },
	{ "    FCMOVU",  0xDA,  0xFF,  0xD8,  0xF8, 0x00, 0x00, 0x00,     ST0i,   FCMOVU,fpu, false,false,0x02,     0x00   },
	{ "   FCMOVNB",  0xDB,  0xFF,  0xC0,  0xF8, 0x00, 0x00, 0x00,     ST0i,  FCMOVNB,fpu, false,false,0x02,     0x00   },
	{ "   FCMOVNE",  0xDB,  0xFF,  0xC8,  0xF8, 0x00, 0x00, 0x00,     ST0i,  FCMOVNE,fpu, false,false,0x02,     0x00   },
	{ "  FCMOVNBE",  0xDB,  0xFF,  0xD0,  0xF8, 0x00, 0x00, 0x00,     ST0i, FCMOVNBE,fpu, false,false,0x02,     0x00   },
	{ "   FCMOVNU",  0xDB,  0xFF,  0xD8,  0xF8, 0x00, 0x00, 0x00,     ST0i,  FCMOVNU,fpu, false,false,0x02,     0x00   },
	{ "     FCOMI",  0xDB,  0xFF,  0xF0,  0xF8, 0x00, 0x00, 0x00,     ST0i,    FCOMI,fpu, false,false,0x02,     0x00   },
	{ "    FCOMIP",  0xDF,  0xFF,  0xF0,  0xF8, 0x00, 0x00, 0x00,     ST0i,   FCOMIP,fpu, false,false,0x02,     0x00   },
	{ "    FUCOMI",  0xDB,  0xFF,  0xE8,  0xF8, 0x00, 0x00, 0x00,     ST0i,   FUCOMI,fpu, false,false,0x02,     0x00   },
	{ "   FUCOMIP",  0xDF,  0xFF,  0xE8,  0xF8, 0x00, 0x00, 0x00,     ST0i,  FUCOMIP,fpu, false,false,0x02,     0x00   },
	{ "      FCOS",  0xD9,  0xFF,  0xFF,  0xFF, 0x00, 0x00, 0x00, fmt_none,     FCOS,fpu, false,false,0x02,     0x00   },
	{ "   FDECSTP",  0xD9,  0xFF,  0xF6,  0xFF, 0x00, 0x00, 0x00, fmt_none,  FDECSTP,fpu, false,false,0x02,     0x00   },
	{ "     FDIVR",  0xD8,  0xFF,  0x38,  0x38, 0x00, 0x00, 0x00,    mem4r,    FDIVR,fpu, false,false,0x40,    Monly   },
	{ "     FDIVR",  0xDC,  0xFF,  0x38,  0x38, 0x00, 0x00, 0x00,    mem8r,    FDIVR,fpu, false,false,0x40,    Monly   },
	{ "     FDIVR",  0xD8,  0xFF,  0xF8,  0xF8, 0x00, 0x00, 0x00,     ST0i,    FDIVR,fpu, false,false,0x02,     0x00   },
	{ "     FDIVR",  0xDC,  0xFF,  0xF0,  0xF8, 0x00, 0x00, 0x00,     STi0,    FDIVR,fpu, false,false,0x02,     0x00   },
	{ "    FDIVRP",  0xDE,  0xFF,  0xF0,  0xF8, 0x00, 0x00, 0x00,     STi0,   FDIVRP,fpu, false,false,0x02,     0x00   },
	{ "    FIDIVR",  0xDE,  0xFF,  0x38,  0x38, 0x00, 0x00, 0x00,    mem2i,   FIDIVR,fpu, false,false,0x40,    Monly   },
	{ "    FIDIVR",  0xDA,  0xFF,  0x38,  0x38, 0x00, 0x00, 0x00,    mem4i,   FIDIVR,fpu, false,false,0x40,    Monly   },
	{ "     FIDIV",  0xDE,  0xFF,  0x30,  0x38, 0x00, 0x00, 0x00,    mem2i,    FIDIV,fpu, false,false,0x40,    Monly   },
	{ "     FIDIV",  0xDA,  0xFF,  0x30,  0x38, 0x00, 0x00, 0x00,    mem4i,    FIDIV,fpu, false,false,0x40,    Monly   },
	{ "     FFREE",  0xDD,  0xFF,  0xC0,  0xF8, 0x00, 0x00, 0x00,      STi,    FFREE,fpu, false,false,0x02,     0x00   },
	{ "     FICOM",  0xDE,  0xFF,  0x10,  0x38, 0x00, 0x00, 0x00,    mem2i,    FICOM,fpu, false,false,0x40,    Monly   },
	{ "     FICOM",  0xDA,  0xFF,  0x10,  0x38, 0x00, 0x00, 0x00,    mem4i,    FICOM,fpu, false,false,0x40,    Monly   },
	{ "    FICOMP",  0xDE,  0xFF,  0x18,  0x38, 0x00, 0x00, 0x00,    mem2i,   FICOMP,fpu, false,false,0x40,    Monly   },
	{ "    FICOMP",  0xDA,  0xFF,  0x18,  0x38, 0x00, 0x00, 0x00,    mem4i,   FICOMP,fpu, false,false,0x40,    Monly   },
	{ "      FILD",  0xDF,  0xFF,     0,  0x38, 0x00, 0x00, 0x00,    mem2i,     FILD,fpu, false,false,0x40,    Monly   },
	{ "      FILD",  0xDB,  0xFF,     0,  0x38, 0x00, 0x00, 0x00,    mem4i,     FILD,fpu, false,false,0x40,    Monly   },
	{ "      FILD",  0xDF,  0xFF,  0x28,  0x38, 0x00, 0x00, 0x00,    mem8i,     FILD,fpu, false,false,0x40,    Monly   },
	{ "   FINCSTP",  0xD9,  0xFF,  0xF7,  0xFF, 0x00, 0x00, 0x00, fmt_none,  FINCSTP,fpu, false,false,0x02,     0x00   },
	{ "      FIST",  0xDF,  0xFF,  0x10,  0xF8, 0x00, 0x00, 0x00,    mem2i,     FIST,fpu, false,false,0x40,    Monly   },
	{ "      FIST",  0xDB,  0xFF,  0x10,  0xF8, 0x00, 0x00, 0x00,    mem4i,     FIST,fpu, false,false,0x40,    Monly   },
	{ "     FISTP",  0xDF,  0xFF,  0x18,  0xF8, 0x00, 0x00, 0x00,    mem2i,    FISTP,fpu, false,false,0x40,    Monly   },
	{ "     FISTP",  0xDF,  0xFF,  0x18,  0xF8, 0x00, 0x00, 0x00,    mem4i,    FISTP,fpu, false,false,0x40,    Monly   },
	{ "     FISTP",  0xDF,  0xFF,  0x38,  0xF8, 0x00, 0x00, 0x00,    mem8i,    FISTP,fpu, false,false,0x40,    Monly   },
	{ "    FISTTP",  0xDB,  0xFF,     8,  0xF8, 0x00, 0x00, 0x00,    mem2i,   FISTTP,fpu, false,false,0x40,    Monly   },
	{ "    FISTTP",  0xDF,  0xFF,     8,  0xF8, 0x00, 0x00, 0x00,    mem4i,   FISTTP,fpu, false,false,0x40,    Monly   },
	{ "    FISTTP",  0xDD,  0xFF,     8,  0xF8, 0x00, 0x00, 0x00,    mem8i,   FISTTP,fpu, false,false,0x40,    Monly   },
	{ "       FLD",  0xD9,  0xFF,  0xC0,  0xF8, 0x00, 0x00, 0x00,      STi,      FLD,fpu, false,false,0x02,     0x00   },
	{ "       FLD",  0xDB,  0xFF,  0x28,  0x38, 0x00, 0x00, 0x00,   mem10r,      FLD,fpu, false,false,0x40,    Monly   },
	{ "       FLD",  0xD9,  0xFF,     0,  0x38, 0x00, 0x00, 0x00,    mem4r,      FLD,fpu, false,false,0x40,    Monly   },
	{ "       FLD",  0xDD,  0xFF,     0,  0x38, 0x00, 0x00, 0x00,    mem8r,      FLD,fpu, false,false,0x40,    Monly   },
	{ "      FLD1",  0xD9,  0xFF,  0xE8,  0xFF, 0x00, 0x00, 0x00, fmt_none,     FLD1,fpu, false,false,0x02,     0x00   },
	{ "    FLDL2T",  0xD9,  0xFF,  0xE9,  0xFF, 0x00, 0x00, 0x00, fmt_none,   FLDL2T,fpu, false,false,0x02,     0x00   },
	{ "    FLDL2E",  0xD9,  0xFF,  0xEA,  0xFF, 0x00, 0x00, 0x00, fmt_none,   FLDL2E,fpu, false,false,0x02,     0x00   },
	{ "     FLDPI",  0xD9,  0xFF,  0xEB,  0xFF, 0x00, 0x00, 0x00, fmt_none,    FLDPI,fpu, false,false,0x02,     0x00   },
	{ "    FLDLG2",  0xD9,  0xFF,  0xEC,  0xFF, 0x00, 0x00, 0x00, fmt_none,   FLDLG2,fpu, false,false,0x02,     0x00   },
	{ "    FLDLN2",  0xD9,  0xFF,  0xED,  0xFF, 0x00, 0x00, 0x00, fmt_none,   FLDLN2,fpu, false,false,0x02,     0x00   },
	{ "      FLDZ",  0xD9,  0xFF,  0xEE,  0xFF, 0x00, 0x00, 0x00, fmt_none,     FLDZ,fpu, false,false,0x02,     0x00   },
	{ "     FLDCW",  0xD9,  0xFF,  0x28,  0x38, 0x00, 0x00, 0x00,    mem2i,    FLDCW,fpu, false,false,0x40,    Monly   },
	{ "    FLDENV",  0xD9,  0xFF,  0x20,  0x38, 0x00, 0x00, 0x00,    mem14,   FLDENV,fpu, false,false,0x40,    Monly   },
	{ "      FMUL",  0xD8,  0xFF,  0x08,  0x38, 0x00, 0x00, 0x00,    mem8r,     FMUL,fpu, false,false,0x40,    Monly   },
	{ "      FMUL",  0xDC,  0xFF,  0x08,  0x38, 0x00, 0x00, 0x00,   mem10r,     FMUL,fpu, false,false,0x40,    Monly   },
	{ "      FMUL",  0xD8,  0xFF,  0xC8,  0xF8, 0x00, 0x00, 0x00,     ST0i,     FMUL,fpu, false,false,0x02,     0x00   },
	{ "      FMUL",  0xDC,  0xFF,  0xC8,  0xF8, 0x00, 0x00, 0x00,     STi0,     FMUL,fpu, false,false,0x02,     0x00   },
	{ "     FMULP",  0xDE,  0xFF,  0xC8,  0xF8, 0x00, 0x00, 0x00,     STi0,    FMULP,fpu, false,false,0x02,     0x00   },
	{ "     FIMUL",  0xDE,  0xFF,  0x08,  0xFF, 0x00, 0x00, 0x00,    mem2i,    FIMUL,fpu, false,false,0x40,    Monly   },
	{ "     FIMUL",  0xDA,  0xFF,  0x08,  0xFF, 0x00, 0x00, 0x00,    mem4i,    FIMUL,fpu, false,false,0x40,    Monly   },
	{ "      FNOP",  0xD9,  0xFF,  0xD0,  0xFF, 0x00, 0x00, 0x00, fmt_none,     FNOP,fpu, false,false,0x02,     0x00   },
	{ "    FNINIT",  0xDB,  0xFF,  0xE3,  0xFF, 0x00, 0x00, 0x00, fmt_none,   FNINIT,fpu, false,false,0x02,     0x00   },
	{ "    FPATAN",  0xD9,  0xFF,  0xF3,  0xFF, 0x00, 0x00, 0x00, fmt_none,   FPATAN,fpu, false,false,0x02,     0x00   },
	{ "     FPREM",  0xD9,  0xFF,  0xF8,  0xFF, 0x00, 0x00, 0x00, fmt_none,    FPREM,fpu, false,false,0x02,     0x00   },
	{ "    FPREM1",  0xD9,  0xFF,  0xF5,  0xFF, 0x00, 0x00, 0x00, fmt_none,   FPREM1,fpu, false,false,0x02,     0x00   },
	{ "     FPTAN",  0xD9,  0xFF,  0xF2,  0xFF, 0x00, 0x00, 0x00, fmt_none,    FPTAN,fpu, false,false,0x02,     0x00   },
	{ "   FRNDINT",  0xD9,  0xFF,  0xFC,  0xFF, 0x00, 0x00, 0x00, fmt_none,  FRNDINT,fpu, false,false,0x02,     0x00   },
	{ "    FRSTOR",  0xDD,  0xFF,  0x20,  0x38, 0x00, 0x00, 0x00,   mem108,   FRSTOR,fpu, false,false,0x40,    Monly   },
	{ "     FSAVE",  0xDD,  0xFF,  0x30,  0x38, 0x00, 0x00, 0x00,   mem108,    FSAVE,fpu, false,false,0x40,    Monly   },
	{ "    FSCALE",  0xD9,  0xFF,  0xFD,  0xFF, 0x00, 0x00, 0x00, fmt_none,   FSCALE,fpu, false,false,0x02,     0x00   },
	{ "      FSIN",  0xD9,  0xFF,  0xFE,  0xFF, 0x00, 0x00, 0x00, fmt_none,     FSIN,fpu, false,false,0x02,     0x00   },
	{ "   FSINCOS",  0xD9,  0xFF,  0xFB,  0xFF, 0x00, 0x00, 0x00, fmt_none,  FSINCOS,fpu, false,false,0x02,     0x00   },
	{ "     FSQRT",  0xD9,  0xFF,  0xFA,  0xFF, 0x00, 0x00, 0x00, fmt_none,    FSQRT,fpu, false,false,0x02,     0x00   },
	{ "       FST",  0xD9,  0xFF,  0x10,  0x38, 0x00, 0x00, 0x00,    mem4r,      FST,fpu, false,false,0x40,    Monly   },
	{ "       FST",  0xDD,  0xFF,  0x10,  0x38, 0x00, 0x00, 0x00,    mem8r,      FST,fpu, false,false,0x40,    Monly   },
	{ "       FST",  0xDD,  0xFF,  0xD0,  0xF8, 0x00, 0x00, 0x00,      STi,      FST,fpu, false,false,0x02,     0x00   },
	{ "      FSTP",  0xDD,  0xFF,  0x18,  0x38, 0x00, 0x00, 0x00,    mem4r,     FSTP,fpu, false,false,0x40,    Monly   },
	{ "      FSTP",  0xDD,  0xFF,  0x18,  0x38, 0x00, 0x00, 0x00,    mem8r,     FSTP,fpu, false,false,0x40,    Monly   },
	{ "      FSTP",  0xDB,  0xFF,  0x38,  0x38, 0x00, 0x00, 0x00,   mem10r,     FSTP,fpu, false,false,0x40,    Monly   },
	{ "      FSTP",  0xDD,  0xFF,  0xD8,  0xF8, 0x00, 0x00, 0x00,      STi,     FSTP,fpu, false,false,0x02,     0x00   },
	{ "    FNSTCW",  0xD9,  0xFF,  0x38,  0x38, 0x00, 0x00, 0x00,    mem2i,   FNSTCW,fpu, false,false,0x40,    Monly   },
	{ "   FNSTENV",  0xD9,  0xFF,  0x38,  0x38, 0x00, 0x00, 0x00,    mem14,  FNSTENV,fpu, false,false,0x40,    Monly   },
	{ "    FNSTSW",  0xDD,  0xFF,  0x30,  0x38, 0x00, 0x00, 0x00,    mem2i,   FNSTSW,fpu, false,false,0x40,    Monly   },
	{ "    FNSTSW",  0xDf,  0xFF,  0xe0,  0xff, 0x00, 0x00, 0x00,   fmt_AX,   FNSTSW,fpu, false,false,0x02,     0x00   },
	{ "      FSUB",  0xDC,  0xFF,  0x20,  0x38, 0x00, 0x00, 0x00,    mem8r,     FSUB,fpu, false,false,0x40,    Monly   },
	{ "      FSUB",  0xD8,  0xFF,  0x20,  0x38, 0x00, 0x00, 0x00,    mem4r,     FSUB,fpu, false,false,0x40,    Monly   },
	{ "      FSUB",  0xDC,  0xFF,  0xE0,  0xF8, 0x00, 0x00, 0x00,     ST0i,     FSUB,fpu, false,false,0x02,     0x00   },
	{ "      FSUB",  0xDC,  0xFF,  0xE8,  0xF8, 0x00, 0x00, 0x00,     STi0,     FSUB,fpu, false,false,0x02,     0x00   },
	{ "     FSUBP",  0xDE,  0xFF,  0xE8,  0xF8, 0x00, 0x00, 0x00,     STi0,    FSUBP,fpu, false,false,0x02,     0x00   },
	{ "     FISUB",  0xDA,  0xFF,  0x20,  0x38, 0x00, 0x00, 0x00,    mem4i,    FISUB,fpu, false,false,0x40,    Monly   },
	{ "     FISUB",  0xDE,  0xFF,  0x20,  0x38, 0x00, 0x00, 0x00,    mem2i,    FISUB,fpu, false,false,0x40,    Monly   },
	{ "      FTST",  0xD9,  0xFF,  0XE4,  0xFF, 0x00, 0x00, 0x00, fmt_none,     FTST,fpu, false,false,0x02,     0x00   },
	{ "     FUCOM",  0xDD,  0xFF,  0xE0,  0xF8, 0x00, 0x00, 0x00,      STi,    FUCOM,fpu, false,false,0x02,     0x00   },
	{ "    FUCOMP",  0xDD,  0xFF,  0xE8,  0xF8, 0x00, 0x00, 0x00,      STi,   FUCOMP,fpu, false,false,0x02,     0x00   },
	{ "      FXAM",  0xD9,  0xFF,  0XE5,  0xFF, 0x00, 0x00, 0x00, fmt_none,     FXAM,fpu, false,false,0x02,     0x00   },
	{ "      FXCH",  0xD9,  0xFF,  0XC8,  0xF8, 0x00, 0x00, 0x00,      STi,     FXCH,fpu, false,false,0x02,     0x00   },
	{ "   FXRSTOR",  0xae,  0xFF,   0x8,  0x38, 0x00, 0x00, 0x00,   mem512,  FXRSTOR,fpu, false,false,0x40,    Monly   },
	{ "    FXSAVE",  0xae,  0xFF,     0,  0x38, 0x00, 0x00, 0x00,   mem512,   FXSAVE,fpu, false,false,0x40,    Monly   },
	{ "   FXTRACT",  0xD9,  0xFF,  0xF4,  0xFF, 0x00, 0x00, 0x00, fmt_none,  FXTRACT,fpu, false,false,0x02,     0x00   },
	{ "     FYL2X",  0xD9,  0xFF,  0xF1,  0xFF, 0x00, 0x00, 0x00, fmt_none,    FYL2X,fpu, false,false,0x02,     0x00   },
	{ "   FYL2XP1",  0xD9,  0xFF,  0xF9,  0xFF, 0x00, 0x00, 0x00, fmt_none,  FYL2XP1,fpu, false,false,0x02,     0x00   } 
};

struct instr_rec sse_instr_recs [] = {
	{"     addpd",  0x58,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     addpd, sse, false,false,0x41,     0x00,PREFIX_66 ,    0x00  },
	{"     addps",  0x58,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     addps, sse, false,false,0x41,     0x00,    0x00 ,    0x00  },
	{"     addsd",  0x58,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     addsd, sse, false,false,0x41,     0x00,PREFIX_F2 ,    0x00  },
	{"     addss",  0x58,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     addss, sse, false,false,0x41,     0x00,PREFIX_F3 ,    0x00  },
	{"  addsubpd",  0xd0,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  addsubpd, sse, false,false,0x41,     0x00,PREFIX_66 ,    0x00  },
	{"  addsubps",  0xd0,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  addsubps, sse, false,false,0x41,     0x00,PREFIX_F2 ,    0x00  },
	{"     andpd",  0x54,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     andpd, sse, false,false,0x41,     0x00,PREFIX_66 ,    0x00  },
	{"     andps",  0x54,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     andps, sse, false,false,0x41,     0x00,    0x00 ,    0x00  },
	{"    andnpd",  0x55,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,    andnpd, sse, false,false,0x41,     0x00,PREFIX_66 ,    0x00  },
	{"    andnps",  0x55,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,    andnps, sse, false,false,0x41,     0x00,    0x00 ,    0x00  },
	{"   blendpd",  0x3a,  0xff,  0x0d, 0xff,0x00,  0x00, 0x00,    VWIb,   blendpd, sse, false,false,0x42,     0x00,PREFIX_66 ,    0x00  },
	{"   blendps",  0x3a,  0xff,  0x0c, 0xff,0x00,  0x00, 0x00,    VWIb,   blendps, sse, false,false,0x42,     0x00,    0x00 ,    0x00  },
	{"  blendvpd",  0x38,  0xff,  0x15, 0xff,0x00,  0x00, 0x00,      VW,  blendvpd, sse, false,false,0x41,     0x00,PREFIX_66 ,    0x00  },
	{"  blendvps",  0x38,  0xff,  0x14, 0xff,0x00,  0x00, 0x00,      VW,  blendvps, sse, false,false,0x41,     0x00,    0x00 ,    0x00  },
	{"     cmppd",  0xc2,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,    VWIb,     cmppd, sse, false,false,0x42,     0x00,PREFIX_66 ,    0x00  },
	{"     cmpps",  0xc2,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,    VWIb,     cmpps, sse, false,false,0x42,     0x00,    0x00 ,    0x00  },
	{"     cmpsd",  0xc2,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,    VWIb,     cmppd, sse, false,false,0x42,     0x00,PREFIX_F2 ,    0x00  },
	{"     cmpss",  0xc2,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,    VWIb,     cmpps, sse, false,false,0x42,     0x00,PREFIX_F3 ,    0x00  },
	{"    comisd",  0x2f,  0xff,  0x00, 0x00,0x00,  0x01, 0x00,      VW,    comisd, sse, false,false,0x41,     0x00,PREFIX_66 ,    0x00  },
	{"    comiss",  0x2f,  0xff,  0x00, 0x00,0x00,  0x01, 0x00,      VW,    comiss, sse, false,false,0x41,     0x00,    0x00 ,    0x00  },
	{"  cvtdq2ps",  0x5b,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  cvtdq2ps, sse, false,false,0x41,     0x00,    0x00 ,    0x00  },
	{"  cvtpd2dq",  0xe6,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  cvtpd2dq, sse, false,false,0x41,     0x00,PREFIX_F2 ,    0x00  },
	{"  cvtpd2pi",  0x2d,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  cvtpd2pi, sse, false,false,0x41,     0x00,PREFIX_66 ,    0x00  },
	{"  cvtpd2ps",  0x5a,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  cvtpd2ps, sse, false,false,0x41,     0x00,PREFIX_66 ,    0x00  },
	{"  cvtpi2pd",  0x2a,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  cvtpi2pd, sse, false,false,0x41,     0x00,PREFIX_66 ,    0x00  },
	{"  cvtpi2ps",  0x2a,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  cvtpi2ps, sse, false,false,0x41,     0x00,    0x00 ,    0x00  },
	{"  cvtps2dq",  0x5b,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  cvtps2dq, sse, false,false,0x41,     0x00,PREFIX_66 ,    0x00  },
	{"  cvtps2pd",  0x5a,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  cvtps2pd, sse, false,false,0x41,     0x00,    0x00 ,    0x00  },
	{"  cvtps2pi",  0x2d,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  cvtps2pi, sse, false,false,0x41,     0x00,    0x00 ,    0x00  },
	{"  cvtsd2si",  0x2d,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,     GPW,  cvtsd2si, sse, false,false,0x41,     0x00,PREFIX_F2 ,PREFIX_REXW  },
	{"  cvtsd2ss",  0x5a,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  cvtsd2ss, sse, false,false,0x41,     0x00,PREFIX_F2 ,PREFIX_F2  },
	{"  cvtsi2sd",  0x2a,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  cvtsi2sd, sse, false,false,0x41,     0x00,PREFIX_F2 ,PREFIX_REXW  },
	{"  cvtsi2ss",  0x2a,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  cvtsi2ss, sse, false,false,0x41,     0x00,PREFIX_F3 ,PREFIX_REXW  },
	{"  cvtss2sd",  0x52,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  cvtss2sd, sse, false,false,0x41,     0x00,PREFIX_F3 ,    0x00  },
	{"  cvtss2si",  0x2d,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,     GPW,  cvtss2si, sse, false,false,0x41,     0x00,PREFIX_F3 ,PREFIX_REXW  },
	{" cvttpd2pi",  0x2c,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  cvttpd2pi, sse, false,false,0x41,     0x00,PREFIX_66 ,PREFIX_66  },
	{" cvttpd2dq",  0xe6,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  cvttpd2dq, sse, false,false,0x41,     0x00,PREFIX_66 ,PREFIX_66  },
	{" cvttps2dq",  0x5b,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  cvttps2dq, sse, false,false,0x41,     0x00,PREFIX_F3 ,PREFIX_F3  },
	{" cvttps2pi",  0x2c,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  cvttps2pi, sse, false,false,0x41,     0x00,    0x00 ,    0x00  },
	{" cvttsd2si",  0x2c,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,     GPW,  cvttsd2si, sse, false,false,0x41,     0x00,PREFIX_F2 ,PREFIX_REXW  },
	{" cvttss2si",  0x2c,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,     GPW,  cvttss2si, sse, false,false,0x41,     0x00,PREFIX_F3 ,PREFIX_REXW  },
	{"     divpd",  0x5e,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     divpd, sse, false,false,0x41,     0x00,PREFIX_66 ,    0x00  },
	{"     divps",  0x5e,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     divps, sse, false,false,0x41,     0x00,    0x00 ,    0x00  },
	{"     divsd",  0x5e,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     divsd, sse, false,false,0x41,     0x00,PREFIX_F2 ,    0x00  },
	{"     divss",  0x5e,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     divss, sse, false,false,0x41,     0x00,PREFIX_F3 ,    0x00  },
	{"      dppd",  0x3a,  0xff,  0x41, 0xff,0x00,  0x00, 0x00,    VWIb,      dppd, sse, false,false,0x42,     0x00,PREFIX_66 ,    0x00  },
	{"      dpps",  0x3a,  0xff,  0x40, 0xff,0x00,  0x00, 0x00,    VWIb,      dpps, sse, false,false,0x42,     0x00,PREFIX_66 ,    0x00  },
	{" extractps",  0x3a,  0xff,  0x17, 0xff,0x00,  0x00, 0x00,    VWIb,  extractps, sse, false,false,0x42,     0x00,PREFIX_66 ,PREFIX_REXW  },
	{"    haddpd",  0x7c,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,    haddpd, sse, false,false,0x41,     0x00,PREFIX_66 ,    0x00  },
	{"    haddps",  0x7c,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,    haddps, sse, false,false,0x41,     0x00,PREFIX_F2 ,    0x00  },
	{"    hsubpd",  0x7d,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,    hsubpd, sse, false,false,0x41,     0x00,PREFIX_66 ,    0x00  },
	{"    hsubps",  0x7d,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,    hsubps, sse, false,false,0x41,     0x00,PREFIX_F2 ,    0x00  },
	{"  insertps",  0x3a,  0xff,  0x21, 0xff,0x00,  0x00, 0x00,    VWIb,  insertps, sse, false,false,0x42,     0x00,PREFIX_66 ,    0x00  },
	{"     lddqu",  0xf0,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     lddqu, sse, false,false,0x41,     0x00,PREFIX_F2 ,    0x00  },
	{"maskmovdqu",  0xf7,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  maskmovdqu, sse, false,false,0x41,     0x00,PREFIX_66 ,    0x00  },
	{"  maskmovq",  0xf7,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  maskmovq, sse, false,false,0x41,     0x00,    0x00 ,    0x00  },
	{"     maxpd",  0x5f,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     maxpd, sse, false,false,0x41,     0x00,PREFIX_66 ,    0x00  },
	{"     maxps",  0x5f,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     maxps, sse, false,false,0x41,     0x00,    0x00 ,    0x00  },
	{"     maxsd",  0x5f,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     maxsd, sse, false,false,0x41,     0x00,PREFIX_F2 ,    0x00  },
	{"     maxss",  0x5f,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     maxss, sse, false,false,0x41,     0x00,PREFIX_F3 ,    0x00  },
	{"     minpd",  0x5d,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     minpd, sse, false,false,0x41,     0x00,PREFIX_66 ,    0x00  },
	{"     minps",  0x5d,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     minps, sse, false,false,0x41,     0x00,    0x00 ,    0x00  },
	{"     minsd",  0x5d,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     minsd, sse, false,false,0x41,     0x00,PREFIX_F2 ,    0x00  },
	{"     minss",  0x5d,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     minss, sse, false,false,0x41,     0x00,PREFIX_F3 ,    0x00  },
	{"    movapd",  0x28,  0xfe,  0x00, 0x00,0x00,  0x01, 0x00,      VW,    movapd, sse, false,false,0x41,     0x00,PREFIX_66 ,    0x00  },
	{"    movaps",  0x28,  0xfe,  0x00, 0x00,0x00,  0x01, 0x00,      VW,    movaps, sse, false,false,0x41,     0x00,    0x00 ,    0x00  },
	{"      movq",  0x6e,  0xef,  0x00, 0x00,0x00,  0x10, 0x00,    PQVM,      movq, sse, false,false,0x41,     0x00,PREFIX_REXW ,PREFIX_66  },
	{"      movd",  0x6e,  0xef,  0x00, 0x00,0x00,  0x10, 0x00,    EdPV,      movd, sse, false,false,0x41,     0x00,    0x00 ,    0x00  },
	{"   movddup",  0x12,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,   movddup, sse, false,false,0x41,     0x00,PREFIX_F2 ,    0x00  },
	{"    movdqa",  0x6f,  0xef,  0x00, 0x00,0x00,  0x10, 0x00,      VW,    movdqa, sse, false,false,0x41,     0x00,PREFIX_66 ,    0x00  },
	{"    movdqu",  0x6f,  0xef,  0x00, 0x00,0x00,  0x10, 0x00,      VW,    movdqu, sse, false,false,0x41,     0x00,PREFIX_F3 ,    0x00  },
	{"   movdq2q",  0xd6,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,   movdq2q, sse, false,false,0x41,     0x00,PREFIX_F2 ,PREFIX_F2  },
	{"   movlhpd",  0x16,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,   movlhpd, sse, false,false,0x41,     0x00,    0x00 ,    0x00  },
	{"   movhlps",  0x12,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,   movhlps, sse, false,false,0x41,     0x00,    0x00 ,    0x00  },
	{"    movhpd",  0x16,  0xfe,  0x00, 0x00,0x00,  0x01, 0x00,      VW,    movhpd, sse, false,false,0x41,     0x00,PREFIX_66 ,    0x00  },
	{"    movhps",  0x16,  0xfe,  0x00, 0x00,0x00,  0x00, 0x00,      VW,    movhps, sse, false,false,0x41,     0x00,    0x00 ,    0x00  },
	{"   movlhps",  0x16,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,   movlhps, sse, false,false,0x41,     0x00,    0x00 ,    0x00  },
	{"    movlpd",  0x12,  0xfe,  0x00, 0x00,0x00,  0x01, 0x00,      VM,    movlpd, sse, false,false,0x41,     0x00,PREFIX_66 ,    0x00  },
	{"    movlps",  0x12,  0xfe,  0x00, 0x00,0x00,  0x01, 0x00,      VM,    movlps, sse, false,false,0x41,     0x00,    0x00 ,    0x00  },
	{"  movmskpd",  0x50,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,     GdV,  movmskpd, sse, false,false,0x41,     0x00,PREFIX_REXW ,PREFIX_REXW  },
	{"  movmskps",  0x50,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,     GdV,  movmskps, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_REXW  },
	{"  movntdqa",  0x38,  0xff,  0x2a, 0xff,0x00,  0x00, 0x00,      VW,  movntdqa, sse, false,false,0x41,     0x00,PREFIX_66 ,    0x00  },
	{"    movndq",  0xe7,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,    movndq, sse, false,false,0x41,     0x00,PREFIX_66 ,    0x00  },
	{"    movnti",  0xc3,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      MG,    movnti, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_REXW  },
	{"   movntpd",  0x2b,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,   movntpd, sse, false,false,0x41,     0x00,PREFIX_66 ,    0x00  },
	{"   movntps",  0x2b,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,   movntps, sse, false,false,0x41,     0x00,    0x00 ,    0x00  },
	{"    movntq",  0xe7,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,    movntq, sse, false,false,0x41,     0x00,    0x00 ,    0x00  },
	{"      movq",  0x6f,  0xef,  0x00, 0x00,0x00,  0x10, 0x00,      VW,      movq, sse, false,false,0x41,     0x00,    0x00 ,    0x00  },
	{"      movq",  0x7e,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,      movq, sse, false,false,0x41,     0x00,PREFIX_F3 ,    0x00  },
	{"      movq",  0xd6,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,      movq, sse, false,false,0x41,     0x00,PREFIX_66 ,    0x00  },
	{"   movq2dq",  0xd6,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,   movq2dq, sse, false,false,0x41,     0x00,PREFIX_F3 ,    0x00  },
	{"  movshdup",  0x16,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  movshdup, sse, false,false,0x41,     0x00,PREFIX_F3 ,    0x00  },
	{"  movsldup",  0x12,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  movsldup, sse, false,false,0x41,     0x00,PREFIX_F3 ,    0x00  },
	{"     movsd",  0x10,  0xfe,  0x00, 0x00,0x00,  0x01, 0x00,      VW,     movsd, sse, false,false,0x41,     0x00,PREFIX_F3 ,    0x00  },
	{"     movss",  0x10,  0xfe,  0x00, 0x00,0x00,  0x01, 0x00,      VW,     movss, sse, false,false,0x41,     0x00,PREFIX_F2 ,    0x00  },
	{"    movupd",  0x10,  0xfe,  0x00, 0x00,0x00,  0x01, 0x00,      VW,    movupd, sse, false,false,0x41,     0x00,PREFIX_66 ,    0x00  },
	{"    movups",  0x10,  0xfe,  0x00, 0x00,0x00,  0x01, 0x00,      VW,    movups, sse, false,false,0x41,     0x00,    0x00 ,    0x00  },
	{"   mpsadbw",  0x3a,  0xff,  0x42, 0xff,0x00,  0x00, 0x00,    VWIb,   mpsadbw, sse, false,false,0x42,     0x00,PREFIX_66 ,    0x00  },
	{"     mulpd",  0x59,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     mulpd, sse, false,false,0x41,     0x00,PREFIX_66 ,    0x00  },
	{"     mulps",  0x59,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     mulps, sse, false,false,0x41,     0x00,    0x00 ,    0x00  },
	{"     mulss",  0x59,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     mulss, sse, false,false,0x41,     0x00,PREFIX_F2 ,    0x00  },
	{"     mulsd",  0x59,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     mulsd, sse, false,false,0x41,     0x00,PREFIX_F3 ,    0x00  },
	{"      orpd",  0x56,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,      orpd, sse, false,false,0x41,     0x00,PREFIX_66 ,    0x00  },
	{"      orps",  0x56,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,      orps, sse, false,false,0x41,     0x00,    0x00 ,    0x00  },
	{"  packsswb",  0x63,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  packsswb, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"  packsswb",  0x63,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  packsswb, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"  packssdw",  0x6b,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  packssdw, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"  packssdw",  0x6b,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  packssdw, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"  packuswb",  0x67,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  packuswb, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"  packuswb",  0x67,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  packuswb, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"     paddb",  0xfc,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     paddb, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"     paddb",  0xfc,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     paddb, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"     paddw",  0xfd,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     paddw, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"     paddw",  0xfd,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     paddw, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"     paddd",  0xfe,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     paddd, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"     paddd",  0xfe,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     paddd, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"     paddq",  0xd4,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     paddq, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"     paddq",  0xd4,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     paddq, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"    paddsb",  0xec,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,    paddsb, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"    paddsb",  0xec,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,    paddsb, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"    paddsw",  0xed,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,    paddsw, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"    paddsw",  0xed,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,    paddsw, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"   paddusb",  0xdc,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,   paddusb, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"   paddusb",  0xdc,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,   paddusb, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"   paddusw",  0xdd,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,   paddusw, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"   paddusw",  0xdd,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,   paddusw, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"      pand",  0xdb,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,      pand, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"      pand",  0xdb,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,      pand, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"     pandn",  0xdb,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     pandn, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"     pandn",  0xdb,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     pandn, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"     pavgb",  0xe0,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     pavgb, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"     pavgb",  0xe0,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     pavgb, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"     pavgw",  0xe3,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     pavgw, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"     pavgw",  0xe3,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     pavgw, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"   pcmpeqb",  0x74,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,   pcmpeqb, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"   pcmpeqb",  0x74,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,   pcmpeqb, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"   pcmpeqw",  0x75,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,   pcmpeqw, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"   pcmpeqw",  0x75,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,   pcmpeqw, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"   pcmpeqd",  0x76,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,   pcmpeqd, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"   pcmpeqd",  0x76,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,   pcmpeqd, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"   pcmpgtb",  0x64,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,   pcmpgtb, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"   pcmpgtb",  0x64,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,   pcmpgtb, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"   pcmpgtw",  0x65,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,   pcmpgtw, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"   pcmpgtw",  0x65,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,   pcmpgtw, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"   pcmpgtd",  0x66,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,   pcmpgtd, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"   pcmpgtd",  0x66,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,   pcmpgtd, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"    pextrw",  0xc5,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,    VWIb,    pextrw, sse, false,false,0x42,     0x00,    0x00 ,PREFIX_REXW|PREFIX_66  },
	{"    pinsrw",  0xc4,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,    VWIb,    pinsrw, sse, false,false,0x42,     0x00,    0x00 ,PREFIX_REXW|PREFIX_66  },
	{"   pmaddwd",  0xf5,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,   pmaddwd, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"    pmaxsw",  0xee,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,    pmaxsw, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"    pmaxub",  0xde,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,    pmaxub, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"    pminsw",  0xea,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,    pminsw, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"    PMINUB",  0xda,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,    PMINUB, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"  pmovmskb",  0xd7,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  pmovmskb, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_REXW|PREFIX_66  },
	{"   pmulhuw",  0xe4,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,   pmulhuw, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"   pmullhw",  0xe5,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VM,   pmullhw, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"    pmullw",  0xd5,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VM,    pmullw, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"  pmulludq",  0xd5,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VM,  pmulludq, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"       por",  0xeb,  0xff,  0x00, 0xf8,0x00,  0x00, 0x00,      VW,       por, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"PREFETCHT0",  0x18,  0xff,  0x08, 0xf8,0x00,  0x00, 0x00,fmt_none,  PREFETCHT0, sse, false,false,0x03,     0x00,    0x00 ,    0x00  },
	{"PREFETCHT1",  0x18,  0xff,  0x10, 0xf8,0x00,  0x00, 0x00,fmt_none,  PREFETCHT1, sse, false,false,0x03,     0x00,    0x00 ,    0x00  },
	{"PREFETCHT2",  0x18,  0xff,  0x18, 0xf8,0x00,  0x00, 0x00,fmt_none,  PREFETCHT2, sse, false,false,0x03,     0x00,    0x00 ,    0x00  },
	{"PREFETCHTA",  0x18,  0xff,  0x00, 0xf8,0x00,  0x00, 0x00,fmt_none,  PREFETCHTA, sse, false,false,0x03,     0x00,    0x00 ,    0x00  },
	{"    psadbw",  0xf6,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VM,    psadbw, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"    ppushd",  0x70,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VM,    ppushd, sse, false,false,0x41,     0x00,PREFIX_66 ,    0x00  },
	{"   pshufhw",  0x70,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,    VWIb,   pshufhw, sse, false,false,0x42,     0x00,PREFIX_F3 ,    0x00  },
	{"   pshuflw",  0x70,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,    VWIb,   pshuflw, sse, false,false,0x42,     0x00,PREFIX_F2 ,    0x00  },
	{"    pshufw",  0x70,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,    VWIb,    pshufw, sse, false,false,0x42,     0x00,    0x00 ,    0x00  },
	{"     psllw",  0xf1,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VM,     psllw, sse, false,false,0x41,     0x00,PREFIX_66 ,PREFIX_66  },
	{"     psllw",  0x71,  0xff,  0x30, 0x38,0x00,  0x00, 0x00,    VWIb,     psllw, sse, false,false,0x42,     0x00,PREFIX_66 ,PREFIX_66  },
	{"     pslld",  0xf2,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VM,     pslld, sse, false,false,0x41,     0x00,PREFIX_66 ,PREFIX_66  },
	{"     pslld",  0x72,  0xff,  0x30, 0x38,0x00,  0x00, 0x00,    VWIb,     pslld, sse, false,false,0x42,     0x00,PREFIX_66 ,PREFIX_66  },
	{"     psllq",  0xf3,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VM,     psllq, sse, false,false,0x41,     0x00,PREFIX_66 ,PREFIX_66  },
	{"     psllq",  0x73,  0xff,  0x30, 0x38,0x00,  0x00, 0x00,    VWIb,     psllq, sse, false,false,0x42,     0x00,PREFIX_66 ,PREFIX_66  },
	{"    pslldq",  0x73,  0xff,  0x38, 0x00,0x00,  0x00, 0x00,    VWIb,    pslldq, sse, false,false,0x42,     0x00,PREFIX_66 ,PREFIX_66  },
	{"     psraw",  0xe1,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VM,     psraw, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"     psrad",  0xe2,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VM,     psrad, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"     psraw",  0x71,  0xff,  0x20, 0x38,0x00,  0x00, 0x00,    VWIb,     psraw, sse, false,false,0x42,     0x00,    0x00 ,    0x00  },
	{"     psrad",  0x72,  0xff,  0x20, 0x38,0x00,  0x00, 0x00,    VWIb,     psrad, sse, false,false,0x42,     0x00,    0x00 ,    0x00  },
	{"    psrldq",  0x73,  0xff,  0x18, 0x38,0x00,  0x00, 0x00,    VWIb,    psrldq, sse, false,false,0x42,     0x00,    0x00 ,    0x00  },
	{"     psubb",  0xf8,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     psubb, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"     psubw",  0xf9,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     psubw, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"     psubd",  0xfa,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     psubd, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"     psubq",  0xfb,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     psubq, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"    psubsb",  0xe8,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,    psubsb, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"    psubsw",  0xe9,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,    psubsw, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"   psubusb",  0xd8,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,   psubusb, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"   psubusw",  0xd9,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,   psubusw, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{" punpckhbw",  0x68,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  punpckhbw, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{" punpckhbw",  0x68,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  punpckhbw, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{" punpckhwd",  0x69,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  punpckhwd, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{" punpckhwd",  0x69,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  punpckhwd, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{" punpckhdq",  0x6a,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  punpckhdq, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{" punpckhdq",  0x6a,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  punpckhdq, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"punpckhqdq",  0x6d,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  punpckhqdq, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{" punpcklbw",  0x60,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  punpcklbw, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{" punpcklbw",  0x60,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  punpcklbw, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{" punpcklwd",  0x61,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  punpcklwd, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{" punpcklwd",  0x61,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  punpcklwd, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{" punpckldq",  0x62,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  punpckldq, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{" punpckldq",  0x62,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  punpckldq, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"punpcklqdq",  0x6c,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  punpcklqdq, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"      pxor",  0xef,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VM,      pxor, sse, false,false,0x41,     0x00,    0x00 ,PREFIX_66  },
	{"      pxor",  0xef,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,      pxor, sse, false,false,0x41,     0x00,    0x00 ,    0x00  },
	{"     rcpps",  0x53,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     rcpps, sse, false,false,0x41,     0x00,    0x00 ,    0x00  },
	{"     rcpss",  0x53,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     rcpss, sse, false,false,0x41,     0x00,PREFIX_F3 ,    0x00  },
	{"   rsqrtps",  0x52,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,   rsqrtps, sse, false,false,0x41,     0x00,    0x00 ,    0x00  },
	{"   rsqrtss",  0x52,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,   rsqrtss, sse, false,false,0x41,     0x00,PREFIX_F3 ,PREFIX_F3  },
	{"    shufpd",  0xc6,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,    VWIb,    shufpd, sse, false,false,0x42,     0x00,PREFIX_66 ,    0x00  },
	{"    shufps",  0xc6,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,    VWIb,    shufps, sse, false,false,0x42,     0x00,    0x00 ,    0x00  },
	{"    sqrtps",  0x51,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,    sqrtps, sse, false,false,0x41,     0x00,    0x00 ,    0x00  },
	{"    sqrtsd",  0x51,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VM,    sqrtsd, sse, false,false,0x41,     0x00,PREFIX_F2 ,    0x00  },
	{"    sqrtss",  0x51,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VM,    sqrtss, sse, false,false,0x41,     0x00,PREFIX_F3 ,    0x00  },
	{"     subpd",  0x53,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     subpd, sse, false,false,0x41,     0x00,PREFIX_66 ,    0x00  },
	{"     subps",  0x53,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     subps, sse, false,false,0x41,     0x00,    0x00 ,    0x00  },
	{"     subsd",  0x53,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VM,     subsd, sse, false,false,0x41,     0x00,PREFIX_F2 ,    0x00  },
	{"     subss",  0x53,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VM,     subss, sse, false,false,0x41,     0x00,PREFIX_F3 ,    0x00  },
	{"   ucomisd",  0x2e,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,   ucomisd, sse, false,false,0x41,     0x00,PREFIX_66 ,    0x00  },
	{"   ucomiss",  0x2e,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,   ucomiss, sse, false,false,0x41,     0x00,PREFIX_66 ,    0x00  },
	{"  unpckhpd",  0x15,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  unpckhpd, sse, false,false,0x41,     0x00,PREFIX_66 ,    0x00  },
	{"  unpckhps",  0x15,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  unpckhps, sse, false,false,0x41,     0x00,    0x00 ,    0x00  },
	{"  unpcklpd",  0x14,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  unpcklpd, sse, false,false,0x41,     0x00,PREFIX_66 ,    0x00  },
	{"  unpcklps",  0x14,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,  unpcklps, sse, false,false,0x41,     0x00,    0x00 ,    0x00  },
	{"     xorpd",  0x57,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     xorpd, sse, false,false,0x41,     0x00,PREFIX_66 ,    0x00  },
	{"     xorps",  0x57,  0xff,  0x00, 0x00,0x00,  0x00, 0x00,      VW,     xorps, sse, false,false,0x41,     0x00,    0x00 ,    0x00  } 
};

#endif    /*__INSTR_DAT_H__*/