// Seed: 278551064
module module_0;
endmodule
module module_1 #(
    parameter id_4 = 32'd41
) (
    output tri id_0,
    input wor id_1,
    output supply0 id_2
);
  wire _id_4;
  wire [id_4 : -1] id_5;
  wire id_6;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output uwire id_0,
    output tri0  id_1,
    output uwire id_2,
    output tri1  id_3,
    input  wand  id_4,
    output wire  id_5
);
  xor primCall (id_0, id_4, id_7);
  wire id_7;
  module_0 modCall_1 ();
  wire id_8;
endmodule
module module_3 #(
    parameter id_0 = 32'd7
) (
    input supply0 _id_0,
    input supply1 id_1,
    input supply1 id_2,
    output tri1 id_3,
    input tri1 id_4,
    output tri1 id_5,
    input supply0 id_6,
    input tri0 id_7
);
  logic id_9 = -1'b0;
  wire [1 'b0 : id_0] id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
  assign id_12 = id_2;
  module_0 modCall_1 ();
endmodule
