$date
	Wed Jul 16 16:02:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_half_subtractor $end
$var wire 1 ! Borrow $end
$var wire 1 " Diff $end
$var reg 1 # A $end
$var reg 1 $ B $end
$scope module uut $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 ! Borrow $end
$var wire 1 " Diff $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#10000
1"
1!
1$
1&
#20000
0!
0$
0&
1#
1%
#30000
0"
1$
1&
#40000
