
*** Running vivado
    with args -log pc.vds -m64 -mode batch -messageDb vivado.pb -notrace -source pc.tcl


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source pc.tcl -notrace
Command: synth_design -top pc -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2017.03' and will expire in -278 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 264.645 ; gain = 86.973
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pc' [D:/chy/Digital design/project_1/project_1.srcs/sources_1/new/pc.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/chy/Digital design/project_1/project_1.srcs/sources_1/new/pc.v:5]
INFO: [Synth 8-638] synthesizing module 'cpu' [D:/chy/Digital design/project_1/cpu.v:1]
INFO: [Synth 8-638] synthesizing module 'progcounter' [D:/chy/Digital design/project_1/progcounter.v:1]
INFO: [Synth 8-256] done synthesizing module 'progcounter' (1#1) [D:/chy/Digital design/project_1/progcounter.v:1]
INFO: [Synth 8-638] synthesizing module 'sign_extension' [D:/chy/Digital design/project_1/sign_extension.v:1]
	Parameter INPUT_DWIDTH bound to: 16 - type: integer 
	Parameter OUTPUT_DWIDTH bound to: 32 - type: integer 
	Parameter SIGN_BIT_LOCATION bound to: 15 - type: integer 
	Parameter SIGN_BIT_REPLICATION_COUNT bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sign_extension' (2#1) [D:/chy/Digital design/project_1/sign_extension.v:1]
INFO: [Synth 8-638] synthesizing module 'instmem' [D:/chy/Digital design/project_1/instmem.v:1]
INFO: [Synth 8-3876] $readmem data file 'prog.mips' is read successfully [D:/chy/Digital design/project_1/instmem.v:14]
INFO: [Synth 8-256] done synthesizing module 'instmem' (3#1) [D:/chy/Digital design/project_1/instmem.v:1]
INFO: [Synth 8-638] synthesizing module 'ctrlunit' [D:/chy/Digital design/project_1/ctrlunit.v:1]
WARNING: [Synth 8-567] referenced signal 'op' should be on the sensitivity list [D:/chy/Digital design/project_1/ctrlunit.v:45]
WARNING: [Synth 8-567] referenced signal 'alu_zero' should be on the sensitivity list [D:/chy/Digital design/project_1/ctrlunit.v:45]
INFO: [Synth 8-256] done synthesizing module 'ctrlunit' (4#1) [D:/chy/Digital design/project_1/ctrlunit.v:1]
INFO: [Synth 8-638] synthesizing module 'mux_2to1' [D:/chy/Digital design/project_1/mux_2to1.v:1]
	Parameter DWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_2to1' (5#1) [D:/chy/Digital design/project_1/mux_2to1.v:1]
INFO: [Synth 8-638] synthesizing module 'regfile' [D:/chy/Digital design/project_1/regfile.v:1]
INFO: [Synth 8-256] done synthesizing module 'regfile' (6#1) [D:/chy/Digital design/project_1/regfile.v:1]
INFO: [Synth 8-638] synthesizing module 'mux_2to1__parameterized0' [D:/chy/Digital design/project_1/mux_2to1.v:1]
	Parameter DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_2to1__parameterized0' (6#1) [D:/chy/Digital design/project_1/mux_2to1.v:1]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/chy/Digital design/project_1/alu.v:1]
WARNING: [Synth 8-567] referenced signal 'operand0' should be on the sensitivity list [D:/chy/Digital design/project_1/alu.v:21]
WARNING: [Synth 8-567] referenced signal 'operand1' should be on the sensitivity list [D:/chy/Digital design/project_1/alu.v:21]
INFO: [Synth 8-256] done synthesizing module 'alu' (7#1) [D:/chy/Digital design/project_1/alu.v:1]
INFO: [Synth 8-638] synthesizing module 'mux_2to1__parameterized1' [D:/chy/Digital design/project_1/mux_2to1.v:1]
	Parameter DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_2to1__parameterized1' (7#1) [D:/chy/Digital design/project_1/mux_2to1.v:1]
INFO: [Synth 8-638] synthesizing module 'datamem' [D:/chy/Digital design/project_1/datamem.v:1]
INFO: [Synth 8-256] done synthesizing module 'datamem' (8#1) [D:/chy/Digital design/project_1/datamem.v:1]
INFO: [Synth 8-256] done synthesizing module 'cpu' (9#1) [D:/chy/Digital design/project_1/cpu.v:1]
WARNING: [Synth 8-85] always block has no event control specified [D:/chy/Digital design/project_1/project_1.srcs/sources_1/new/pc.v:9]
INFO: [Synth 8-256] done synthesizing module 'pc' (10#1) [D:/chy/Digital design/project_1/project_1.srcs/sources_1/new/pc.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 303.637 ; gain = 125.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 303.637 ; gain = 125.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 303.637 ; gain = 125.965
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-5544] ROM "instmem" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "datamem_wren" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_rmux" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "datamem_wren" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_rmux" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
WARNING: [Synth 8-327] inferring latch for variable 'ret_reg' [D:/chy/Digital design/project_1/alu.v:26]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 339.434 ; gain = 161.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	  16 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module progcounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
Module instmem 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input     32 Bit        Muxes := 1     
Module ctrlunit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2to1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module mux_2to1__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  13 Input      1 Bit        Muxes := 1     
Module mux_2to1__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 444.684 ; gain = 267.012
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 445.949 ; gain = 268.277
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 445.949 ; gain = 268.277

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+------------+--------------------------+-----------+----------------------+--------------------+-------------------+
|Module Name | RTL Object               | Inference | Size (Depth x Width) | Primitives         | Hierarchical Name | 
+------------+--------------------------+-----------+----------------------+--------------------+-------------------+
|pc          | U0/regfile/regfile_reg   | Implied   | 32 x 32              | RAM32M x 12        | pc/ram__10        | 
|pc          | U0/datamem/mem_lane0_reg | Implied   | 64 K x 8             | RAM256X1S x 2048   | pc/ram__12        | 
|pc          | U0/datamem/mem_lane1_reg | Implied   | 64 K x 8             | RAM256X1S x 2048   | pc/ram__14        | 
|pc          | U0/datamem/mem_lane2_reg | Implied   | 64 K x 8             | RAM256X1S x 2048   | pc/ram__16        | 
|pc          | U0/datamem/mem_lane3_reg | Implied   | 64 K x 8             | RAM256X1S x 2048   | pc/ram__18        | 
+------------+--------------------------+-----------+----------------------+--------------------+-------------------+

Note: The table shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the Distributed RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
WARNING: [Synth 8-3332] Sequential element (\U0/progcounter/pc_reg[31] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/progcounter/pc_reg[30] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/progcounter/pc_reg[29] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/progcounter/pc_reg[28] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/progcounter/pc_reg[27] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/progcounter/pc_reg[26] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/progcounter/pc_reg[25] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/progcounter/pc_reg[24] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/progcounter/pc_reg[23] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/progcounter/pc_reg[22] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/progcounter/pc_reg[21] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/progcounter/pc_reg[20] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/progcounter/pc_reg[19] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/progcounter/pc_reg[18] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/progcounter/pc_reg[17] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/progcounter/pc_reg[16] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/progcounter/pc_reg[15] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/progcounter/pc_reg[14] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/progcounter/pc_reg[13] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/progcounter/pc_reg[12] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/progcounter/pc_reg[11] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/progcounter/pc_reg[10] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/progcounter/pc_reg[9] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/progcounter/pc_reg[8] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/progcounter/pc_reg[7] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/progcounter/pc_reg[6] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/progcounter/pc_reg[5] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/progcounter/pc_reg[4] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/progcounter/pc_reg[3] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/progcounter/pc_reg[2] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/progcounter/pc_reg[1] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/progcounter/pc_reg[0] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/alu/ret_reg[31] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/alu/ret_reg[30] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/alu/ret_reg[29] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/alu/ret_reg[28] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/alu/ret_reg[27] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/alu/ret_reg[26] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/alu/ret_reg[25] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/alu/ret_reg[24] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/alu/ret_reg[23] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/alu/ret_reg[22] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/alu/ret_reg[21] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/alu/ret_reg[20] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/alu/ret_reg[19] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/alu/ret_reg[18] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/alu/ret_reg[17] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/alu/ret_reg[16] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/alu/ret_reg[15] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/alu/ret_reg[14] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/alu/ret_reg[13] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/alu/ret_reg[12] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/alu/ret_reg[11] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/alu/ret_reg[10] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/alu/ret_reg[9] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/alu/ret_reg[8] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/alu/ret_reg[7] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/alu/ret_reg[6] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/alu/ret_reg[5] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/alu/ret_reg[4] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/alu/ret_reg[3] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/alu/ret_reg[2] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/alu/ret_reg[1] ) is unused and will be removed from module pc.
WARNING: [Synth 8-3332] Sequential element (\U0/alu/ret_reg[0] ) is unused and will be removed from module pc.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 456.793 ; gain = 279.121
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 456.793 ; gain = 279.121

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 456.793 ; gain = 279.121
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 456.793 ; gain = 279.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 456.793 ; gain = 279.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 456.793 ; gain = 279.121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 456.793 ; gain = 279.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 456.793 ; gain = 279.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 456.793 ; gain = 279.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 456.793 ; gain = 279.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 456.793 ; gain = 279.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 71 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 456.793 ; gain = 246.129
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 456.793 ; gain = 279.121
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 71 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 511.621 ; gain = 301.188
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 511.621 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jan 03 15:11:32 2018...
