 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: S-2021.06-SP2
Date   : Fri Dec  9 15:04:32 2022
****************************************

Operating Conditions: TT   Library: PPDK_Standard_Library_1.0V_25C_TYP_X1
Wire Load Model Mode: top

  Startpoint: inp[13] (input port clocked by clk)
  Endpoint: out[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  inp[13] (in)                            0.000      0.000 r
  U113/Y (AND2X1)                      2207109.000
                                                  2207109.000 r
  U114/Y (INVX1)                       705440.500 2912549.500 f
  U374/Y (NAND2X1)                     918764.250 3831313.750 r
  U253/Y (AND2X1)                      2174743.250
                                                  6006057.000 r
  U254/Y (INVX1)                       715730.500 6721787.500 f
  U64/Y (AND2X1)                       2034886.500
                                                  8756674.000 f
  U65/Y (INVX1)                        -1173032.000
                                                  7583642.000 r
  U281/Y (AND2X1)                      1888549.000
                                                  9472191.000 r
  U213/Y (AND2X1)                      2181483.000
                                                  11653674.000 r
  U214/Y (INVX1)                       713536.000 12367210.000 f
  U389/Y (NAND2X1)                     1291577.000
                                                  13658787.000 r
  U55/Y (XOR2X1)                       4329297.000
                                                  17988084.000 f
  U397/Y (OR2X1)                       2061164.000
                                                  20049248.000 f
  U183/Y (AND2X1)                      2434342.000
                                                  22483590.000 f
  U184/Y (INVX1)                       -1328238.000
                                                  21155352.000 r
  U235/Y (XNOR2X1)                     5939196.000
                                                  27094548.000 r
  U236/Y (INVX1)                       820424.000 27914972.000 f
  U123/Y (NAND2X1)                     1285536.000
                                                  29200508.000 r
  U239/Y (AND2X1)                      1842178.000
                                                  31042686.000 r
  U240/Y (INVX1)                       717850.000 31760536.000 f
  U116/Y (NAND2X1)                     1285596.000
                                                  33046132.000 r
  U259/Y (AND2X1)                      1818784.000
                                                  34864916.000 r
  U260/Y (INVX1)                       708600.000 35573516.000 f
  U411/Y (OR2X1)                       2117900.000
                                                  37691416.000 f
  U415/Y (AND2X1)                      2244368.000
                                                  39935784.000 f
  U416/Y (XOR2X1)                      5227516.000
                                                  45163300.000 r
  U173/Y (AND2X1)                      1816988.000
                                                  46980288.000 r
  U174/Y (INVX1)                       716016.000 47696304.000 f
  U432/Y (NOR2X1)                      1157596.000
                                                  48853900.000 r
  U179/Y (AND2X1)                      2182268.000
                                                  51036168.000 r
  U180/Y (INVX1)                       713060.000 51749228.000 f
  U115/Y (NAND2X1)                     918872.000 52668100.000 r
  U165/Y (AND2X1)                      2174568.000
                                                  54842668.000 r
  U166/Y (INVX1)                       715568.000 55558236.000 f
  U120/Y (NAND2X1)                     1285604.000
                                                  56843840.000 r
  U181/Y (AND2X1)                      1818784.000
                                                  58662624.000 r
  U182/Y (INVX1)                       708316.000 59370940.000 f
  U437/Y (NAND2X1)                     1285644.000
                                                  60656584.000 r
  U438/Y (AND2X1)                      2578344.000
                                                  63234928.000 r
  out[0] (out)                            0.000   63234928.000 r
  data arrival time                               63234928.000

  clock clk (rise edge)                200000000.000
                                                  200000000.000
  clock network delay (ideal)             0.000   200000000.000
  output external delay                   0.000   200000000.000
  data required time                              200000000.000
  -----------------------------------------------------------
  data required time                              200000000.000
  data arrival time                               -63234928.000
  -----------------------------------------------------------
  slack (MET)                                     136765072.000


1
