--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml mips_top.twx mips_top.ncd -o mips_top.twr mips_top.pcf
-ucf mips_top.ucf

Design file:              mips_top.ncd
Physical constraint file: mips_top.pcf
Device,package,speed:     xc7k325t,fbg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 3.929ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" 
TS_CLKIN / 0.05 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 41358399 paths analyzed, 4332 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.065ns.
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_addr_id_18 (SLICE_X90Y71.CE), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_SCAN/result_16 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_id_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.020ns (Levels of Logic = 1)
  Clock Path Skew:      -0.578ns (3.849 - 4.427)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: BTN_SCAN/result_16 to MIPS/MIPS_CORE/DATAPATH/inst_addr_id_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y14.AQ     Tcko                  0.259   BTN_X_4_OBUF
                                                       BTN_SCAN/result_16
    SLICE_X102Y64.A4     net (fanout=5)        2.258   btn<16>
    SLICE_X102Y64.A      Tilo                  0.043   MIPS/MIPS_CORE/is_load_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_if_en11
    SLICE_X90Y71.CE      net (fanout=37)       1.282   MIPS/MIPS_CORE/id_en
    SLICE_X90Y71.CLK     Tceck                 0.178   MIPS/MIPS_CORE/DATAPATH/inst_addr_id<21>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_id_18
    -------------------------------------------------  ---------------------------
    Total                                      4.020ns (0.480ns logic, 3.540ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_data_id_22 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_id_18 (FF)
  Requirement:          100.000ns
  Data Path Delay:      5.233ns (Levels of Logic = 7)
  Clock Path Skew:      -0.051ns (0.546 - 0.597)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_data_id_22 to MIPS/MIPS_CORE/DATAPATH/inst_addr_id_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y65.BQ      Tcko                  0.223   MIPS/MIPS_CORE/inst_data_ctrl<24>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_id_22
    SLICE_X103Y66.D6     net (fanout=56)       0.629   MIPS/MIPS_CORE/inst_data_ctrl<22>
    SLICE_X103Y66.D      Tilo                  0.043   MIPS/MIPS_CORE/regw_addr_exe<4>
                                                       MIPS/MIPS_CORE/CONTROLLER/n00595_SW0
    SLICE_X104Y66.B2     net (fanout=1)        0.576   MIPS/MIPS_CORE/CONTROLLER/N01
    SLICE_X104Y66.B      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/N8
                                                       MIPS/MIPS_CORE/CONTROLLER/n00595
    SLICE_X101Y66.B6     net (fanout=5)        0.449   MIPS/MIPS_CORE/CONTROLLER/n0059
    SLICE_X101Y66.B      Tilo                  0.043   MIPS/MIPS_CORE/regw_addr_wb<3>
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_load_stall12
    SLICE_X101Y66.A4     net (fanout=1)        0.232   MIPS/MIPS_CORE/CONTROLLER/Mmux_load_stall12
    SLICE_X101Y66.A      Tilo                  0.043   MIPS/MIPS_CORE/regw_addr_wb<3>
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_load_stall13
    SLICE_X104Y66.A6     net (fanout=1)        0.327   MIPS/MIPS_CORE/CONTROLLER/Mmux_load_stall13
    SLICE_X104Y66.A      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/N8
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_load_stall14
    SLICE_X102Y64.B1     net (fanout=1)        0.582   MIPS/MIPS_CORE/CONTROLLER/Mmux_load_stall14
    SLICE_X102Y64.BMUX   Tilo                  0.146   MIPS/MIPS_CORE/is_load_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_load_stall15
    SLICE_X102Y64.A5     net (fanout=1)        0.351   MIPS/MIPS_CORE/CONTROLLER/load_stall
    SLICE_X102Y64.A      Tilo                  0.043   MIPS/MIPS_CORE/is_load_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_if_en11
    SLICE_X90Y71.CE      net (fanout=37)       1.282   MIPS/MIPS_CORE/id_en
    SLICE_X90Y71.CLK     Tceck                 0.178   MIPS/MIPS_CORE/DATAPATH/inst_addr_id<21>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_id_18
    -------------------------------------------------  ---------------------------
    Total                                      5.233ns (0.805ns logic, 4.428ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_data_id_23 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_id_18 (FF)
  Requirement:          100.000ns
  Data Path Delay:      5.220ns (Levels of Logic = 7)
  Clock Path Skew:      -0.051ns (0.546 - 0.597)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_data_id_23 to MIPS/MIPS_CORE/DATAPATH/inst_addr_id_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y65.CQ      Tcko                  0.223   MIPS/MIPS_CORE/inst_data_ctrl<24>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_id_23
    SLICE_X103Y66.D2     net (fanout=56)       0.616   MIPS/MIPS_CORE/inst_data_ctrl<23>
    SLICE_X103Y66.D      Tilo                  0.043   MIPS/MIPS_CORE/regw_addr_exe<4>
                                                       MIPS/MIPS_CORE/CONTROLLER/n00595_SW0
    SLICE_X104Y66.B2     net (fanout=1)        0.576   MIPS/MIPS_CORE/CONTROLLER/N01
    SLICE_X104Y66.B      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/N8
                                                       MIPS/MIPS_CORE/CONTROLLER/n00595
    SLICE_X101Y66.B6     net (fanout=5)        0.449   MIPS/MIPS_CORE/CONTROLLER/n0059
    SLICE_X101Y66.B      Tilo                  0.043   MIPS/MIPS_CORE/regw_addr_wb<3>
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_load_stall12
    SLICE_X101Y66.A4     net (fanout=1)        0.232   MIPS/MIPS_CORE/CONTROLLER/Mmux_load_stall12
    SLICE_X101Y66.A      Tilo                  0.043   MIPS/MIPS_CORE/regw_addr_wb<3>
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_load_stall13
    SLICE_X104Y66.A6     net (fanout=1)        0.327   MIPS/MIPS_CORE/CONTROLLER/Mmux_load_stall13
    SLICE_X104Y66.A      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/N8
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_load_stall14
    SLICE_X102Y64.B1     net (fanout=1)        0.582   MIPS/MIPS_CORE/CONTROLLER/Mmux_load_stall14
    SLICE_X102Y64.BMUX   Tilo                  0.146   MIPS/MIPS_CORE/is_load_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_load_stall15
    SLICE_X102Y64.A5     net (fanout=1)        0.351   MIPS/MIPS_CORE/CONTROLLER/load_stall
    SLICE_X102Y64.A      Tilo                  0.043   MIPS/MIPS_CORE/is_load_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_if_en11
    SLICE_X90Y71.CE      net (fanout=37)       1.282   MIPS/MIPS_CORE/id_en
    SLICE_X90Y71.CLK     Tceck                 0.178   MIPS/MIPS_CORE/DATAPATH/inst_addr_id<21>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_id_18
    -------------------------------------------------  ---------------------------
    Total                                      5.220ns (0.805ns logic, 4.415ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_addr_id_19 (SLICE_X90Y71.CE), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_SCAN/result_16 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_id_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.020ns (Levels of Logic = 1)
  Clock Path Skew:      -0.578ns (3.849 - 4.427)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: BTN_SCAN/result_16 to MIPS/MIPS_CORE/DATAPATH/inst_addr_id_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y14.AQ     Tcko                  0.259   BTN_X_4_OBUF
                                                       BTN_SCAN/result_16
    SLICE_X102Y64.A4     net (fanout=5)        2.258   btn<16>
    SLICE_X102Y64.A      Tilo                  0.043   MIPS/MIPS_CORE/is_load_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_if_en11
    SLICE_X90Y71.CE      net (fanout=37)       1.282   MIPS/MIPS_CORE/id_en
    SLICE_X90Y71.CLK     Tceck                 0.178   MIPS/MIPS_CORE/DATAPATH/inst_addr_id<21>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_id_19
    -------------------------------------------------  ---------------------------
    Total                                      4.020ns (0.480ns logic, 3.540ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_data_id_22 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_id_19 (FF)
  Requirement:          100.000ns
  Data Path Delay:      5.233ns (Levels of Logic = 7)
  Clock Path Skew:      -0.051ns (0.546 - 0.597)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_data_id_22 to MIPS/MIPS_CORE/DATAPATH/inst_addr_id_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y65.BQ      Tcko                  0.223   MIPS/MIPS_CORE/inst_data_ctrl<24>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_id_22
    SLICE_X103Y66.D6     net (fanout=56)       0.629   MIPS/MIPS_CORE/inst_data_ctrl<22>
    SLICE_X103Y66.D      Tilo                  0.043   MIPS/MIPS_CORE/regw_addr_exe<4>
                                                       MIPS/MIPS_CORE/CONTROLLER/n00595_SW0
    SLICE_X104Y66.B2     net (fanout=1)        0.576   MIPS/MIPS_CORE/CONTROLLER/N01
    SLICE_X104Y66.B      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/N8
                                                       MIPS/MIPS_CORE/CONTROLLER/n00595
    SLICE_X101Y66.B6     net (fanout=5)        0.449   MIPS/MIPS_CORE/CONTROLLER/n0059
    SLICE_X101Y66.B      Tilo                  0.043   MIPS/MIPS_CORE/regw_addr_wb<3>
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_load_stall12
    SLICE_X101Y66.A4     net (fanout=1)        0.232   MIPS/MIPS_CORE/CONTROLLER/Mmux_load_stall12
    SLICE_X101Y66.A      Tilo                  0.043   MIPS/MIPS_CORE/regw_addr_wb<3>
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_load_stall13
    SLICE_X104Y66.A6     net (fanout=1)        0.327   MIPS/MIPS_CORE/CONTROLLER/Mmux_load_stall13
    SLICE_X104Y66.A      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/N8
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_load_stall14
    SLICE_X102Y64.B1     net (fanout=1)        0.582   MIPS/MIPS_CORE/CONTROLLER/Mmux_load_stall14
    SLICE_X102Y64.BMUX   Tilo                  0.146   MIPS/MIPS_CORE/is_load_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_load_stall15
    SLICE_X102Y64.A5     net (fanout=1)        0.351   MIPS/MIPS_CORE/CONTROLLER/load_stall
    SLICE_X102Y64.A      Tilo                  0.043   MIPS/MIPS_CORE/is_load_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_if_en11
    SLICE_X90Y71.CE      net (fanout=37)       1.282   MIPS/MIPS_CORE/id_en
    SLICE_X90Y71.CLK     Tceck                 0.178   MIPS/MIPS_CORE/DATAPATH/inst_addr_id<21>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_id_19
    -------------------------------------------------  ---------------------------
    Total                                      5.233ns (0.805ns logic, 4.428ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_data_id_23 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_id_19 (FF)
  Requirement:          100.000ns
  Data Path Delay:      5.220ns (Levels of Logic = 7)
  Clock Path Skew:      -0.051ns (0.546 - 0.597)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_data_id_23 to MIPS/MIPS_CORE/DATAPATH/inst_addr_id_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y65.CQ      Tcko                  0.223   MIPS/MIPS_CORE/inst_data_ctrl<24>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_id_23
    SLICE_X103Y66.D2     net (fanout=56)       0.616   MIPS/MIPS_CORE/inst_data_ctrl<23>
    SLICE_X103Y66.D      Tilo                  0.043   MIPS/MIPS_CORE/regw_addr_exe<4>
                                                       MIPS/MIPS_CORE/CONTROLLER/n00595_SW0
    SLICE_X104Y66.B2     net (fanout=1)        0.576   MIPS/MIPS_CORE/CONTROLLER/N01
    SLICE_X104Y66.B      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/N8
                                                       MIPS/MIPS_CORE/CONTROLLER/n00595
    SLICE_X101Y66.B6     net (fanout=5)        0.449   MIPS/MIPS_CORE/CONTROLLER/n0059
    SLICE_X101Y66.B      Tilo                  0.043   MIPS/MIPS_CORE/regw_addr_wb<3>
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_load_stall12
    SLICE_X101Y66.A4     net (fanout=1)        0.232   MIPS/MIPS_CORE/CONTROLLER/Mmux_load_stall12
    SLICE_X101Y66.A      Tilo                  0.043   MIPS/MIPS_CORE/regw_addr_wb<3>
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_load_stall13
    SLICE_X104Y66.A6     net (fanout=1)        0.327   MIPS/MIPS_CORE/CONTROLLER/Mmux_load_stall13
    SLICE_X104Y66.A      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/N8
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_load_stall14
    SLICE_X102Y64.B1     net (fanout=1)        0.582   MIPS/MIPS_CORE/CONTROLLER/Mmux_load_stall14
    SLICE_X102Y64.BMUX   Tilo                  0.146   MIPS/MIPS_CORE/is_load_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_load_stall15
    SLICE_X102Y64.A5     net (fanout=1)        0.351   MIPS/MIPS_CORE/CONTROLLER/load_stall
    SLICE_X102Y64.A      Tilo                  0.043   MIPS/MIPS_CORE/is_load_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_if_en11
    SLICE_X90Y71.CE      net (fanout=37)       1.282   MIPS/MIPS_CORE/id_en
    SLICE_X90Y71.CLK     Tceck                 0.178   MIPS/MIPS_CORE/DATAPATH/inst_addr_id<21>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_id_19
    -------------------------------------------------  ---------------------------
    Total                                      5.220ns (0.805ns logic, 4.415ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_addr_id_20 (SLICE_X90Y71.CE), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_SCAN/result_16 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_id_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.020ns (Levels of Logic = 1)
  Clock Path Skew:      -0.578ns (3.849 - 4.427)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: BTN_SCAN/result_16 to MIPS/MIPS_CORE/DATAPATH/inst_addr_id_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y14.AQ     Tcko                  0.259   BTN_X_4_OBUF
                                                       BTN_SCAN/result_16
    SLICE_X102Y64.A4     net (fanout=5)        2.258   btn<16>
    SLICE_X102Y64.A      Tilo                  0.043   MIPS/MIPS_CORE/is_load_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_if_en11
    SLICE_X90Y71.CE      net (fanout=37)       1.282   MIPS/MIPS_CORE/id_en
    SLICE_X90Y71.CLK     Tceck                 0.178   MIPS/MIPS_CORE/DATAPATH/inst_addr_id<21>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_id_20
    -------------------------------------------------  ---------------------------
    Total                                      4.020ns (0.480ns logic, 3.540ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_data_id_22 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_id_20 (FF)
  Requirement:          100.000ns
  Data Path Delay:      5.233ns (Levels of Logic = 7)
  Clock Path Skew:      -0.051ns (0.546 - 0.597)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_data_id_22 to MIPS/MIPS_CORE/DATAPATH/inst_addr_id_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y65.BQ      Tcko                  0.223   MIPS/MIPS_CORE/inst_data_ctrl<24>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_id_22
    SLICE_X103Y66.D6     net (fanout=56)       0.629   MIPS/MIPS_CORE/inst_data_ctrl<22>
    SLICE_X103Y66.D      Tilo                  0.043   MIPS/MIPS_CORE/regw_addr_exe<4>
                                                       MIPS/MIPS_CORE/CONTROLLER/n00595_SW0
    SLICE_X104Y66.B2     net (fanout=1)        0.576   MIPS/MIPS_CORE/CONTROLLER/N01
    SLICE_X104Y66.B      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/N8
                                                       MIPS/MIPS_CORE/CONTROLLER/n00595
    SLICE_X101Y66.B6     net (fanout=5)        0.449   MIPS/MIPS_CORE/CONTROLLER/n0059
    SLICE_X101Y66.B      Tilo                  0.043   MIPS/MIPS_CORE/regw_addr_wb<3>
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_load_stall12
    SLICE_X101Y66.A4     net (fanout=1)        0.232   MIPS/MIPS_CORE/CONTROLLER/Mmux_load_stall12
    SLICE_X101Y66.A      Tilo                  0.043   MIPS/MIPS_CORE/regw_addr_wb<3>
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_load_stall13
    SLICE_X104Y66.A6     net (fanout=1)        0.327   MIPS/MIPS_CORE/CONTROLLER/Mmux_load_stall13
    SLICE_X104Y66.A      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/N8
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_load_stall14
    SLICE_X102Y64.B1     net (fanout=1)        0.582   MIPS/MIPS_CORE/CONTROLLER/Mmux_load_stall14
    SLICE_X102Y64.BMUX   Tilo                  0.146   MIPS/MIPS_CORE/is_load_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_load_stall15
    SLICE_X102Y64.A5     net (fanout=1)        0.351   MIPS/MIPS_CORE/CONTROLLER/load_stall
    SLICE_X102Y64.A      Tilo                  0.043   MIPS/MIPS_CORE/is_load_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_if_en11
    SLICE_X90Y71.CE      net (fanout=37)       1.282   MIPS/MIPS_CORE/id_en
    SLICE_X90Y71.CLK     Tceck                 0.178   MIPS/MIPS_CORE/DATAPATH/inst_addr_id<21>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_id_20
    -------------------------------------------------  ---------------------------
    Total                                      5.233ns (0.805ns logic, 4.428ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_data_id_23 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_id_20 (FF)
  Requirement:          100.000ns
  Data Path Delay:      5.220ns (Levels of Logic = 7)
  Clock Path Skew:      -0.051ns (0.546 - 0.597)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_data_id_23 to MIPS/MIPS_CORE/DATAPATH/inst_addr_id_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y65.CQ      Tcko                  0.223   MIPS/MIPS_CORE/inst_data_ctrl<24>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_id_23
    SLICE_X103Y66.D2     net (fanout=56)       0.616   MIPS/MIPS_CORE/inst_data_ctrl<23>
    SLICE_X103Y66.D      Tilo                  0.043   MIPS/MIPS_CORE/regw_addr_exe<4>
                                                       MIPS/MIPS_CORE/CONTROLLER/n00595_SW0
    SLICE_X104Y66.B2     net (fanout=1)        0.576   MIPS/MIPS_CORE/CONTROLLER/N01
    SLICE_X104Y66.B      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/N8
                                                       MIPS/MIPS_CORE/CONTROLLER/n00595
    SLICE_X101Y66.B6     net (fanout=5)        0.449   MIPS/MIPS_CORE/CONTROLLER/n0059
    SLICE_X101Y66.B      Tilo                  0.043   MIPS/MIPS_CORE/regw_addr_wb<3>
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_load_stall12
    SLICE_X101Y66.A4     net (fanout=1)        0.232   MIPS/MIPS_CORE/CONTROLLER/Mmux_load_stall12
    SLICE_X101Y66.A      Tilo                  0.043   MIPS/MIPS_CORE/regw_addr_wb<3>
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_load_stall13
    SLICE_X104Y66.A6     net (fanout=1)        0.327   MIPS/MIPS_CORE/CONTROLLER/Mmux_load_stall13
    SLICE_X104Y66.A      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/N8
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_load_stall14
    SLICE_X102Y64.B1     net (fanout=1)        0.582   MIPS/MIPS_CORE/CONTROLLER/Mmux_load_stall14
    SLICE_X102Y64.BMUX   Tilo                  0.146   MIPS/MIPS_CORE/is_load_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_load_stall15
    SLICE_X102Y64.A5     net (fanout=1)        0.351   MIPS/MIPS_CORE/CONTROLLER/load_stall
    SLICE_X102Y64.A      Tilo                  0.043   MIPS/MIPS_CORE/is_load_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_if_en11
    SLICE_X90Y71.CE      net (fanout=37)       1.282   MIPS/MIPS_CORE/id_en
    SLICE_X90Y71.CLK     Tceck                 0.178   MIPS/MIPS_CORE/DATAPATH/inst_addr_id<21>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_id_20
    -------------------------------------------------  ---------------------------
    Total                                      5.220ns (0.805ns logic, 4.415ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/data_rs_exe_8 (SLICE_X97Y63.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/alu_out_mem_8 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/data_rs_exe_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.134ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/alu_out_mem_8 to MIPS/MIPS_CORE/DATAPATH/data_rs_exe_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y63.BQ      Tcko                  0.100   MIPS/mem_addr<9>
                                                       MIPS/MIPS_CORE/DATAPATH/alu_out_mem_8
    SLICE_X97Y63.C6      net (fanout=5)        0.067   MIPS/mem_addr<8>
    SLICE_X97Y63.CLK     Tah         (-Th)     0.033   MIPS/MIPS_CORE/DATAPATH/data_rs_exe<8>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_data_rs_id311
                                                       MIPS/MIPS_CORE/DATAPATH/data_rs_exe_8
    -------------------------------------------------  ---------------------------
    Total                                      0.134ns (0.067ns logic, 0.067ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/data_rs_exe_6 (SLICE_X97Y62.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/alu_out_mem_6 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/data_rs_exe_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.135ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/alu_out_mem_6 to MIPS/MIPS_CORE/DATAPATH/data_rs_exe_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y62.BQ      Tcko                  0.100   MIPS/mem_addr<7>
                                                       MIPS/MIPS_CORE/DATAPATH/alu_out_mem_6
    SLICE_X97Y62.C6      net (fanout=6)        0.068   MIPS/mem_addr<6>
    SLICE_X97Y62.CLK     Tah         (-Th)     0.033   MIPS/MIPS_CORE/DATAPATH/data_rs_exe<6>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_data_rs_id291
                                                       MIPS/MIPS_CORE/DATAPATH/data_rs_exe_6
    -------------------------------------------------  ---------------------------
    Total                                      0.135ns (0.067ns logic, 0.068ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/mem_wen_mem (SLICE_X99Y65.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.134ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/mem_wen_exe (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/mem_wen_mem (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.162ns (Levels of Logic = 0)
  Clock Path Skew:      0.028ns (0.323 - 0.295)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/mem_wen_exe to MIPS/MIPS_CORE/DATAPATH/mem_wen_mem
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y64.DQ     Tcko                  0.100   MIPS/MIPS_CORE/DATAPATH/mem_wen_exe
                                                       MIPS/MIPS_CORE/DATAPATH/mem_wen_exe
    SLICE_X99Y65.AX      net (fanout=1)        0.102   MIPS/MIPS_CORE/DATAPATH/mem_wen_exe
    SLICE_X99Y65.CLK     Tckdi       (-Th)     0.040   MIPS/mem_wen
                                                       MIPS/MIPS_CORE/DATAPATH/mem_wen_mem
    -------------------------------------------------  ---------------------------
    Total                                      0.162ns (0.060ns logic, 0.102ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Location pin: RAMB18_X3Y27.CLKARDCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Location pin: RAMB18_X3Y27.CLKBWRCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>/CLK
  Logical resource: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMA/CLK
  Location pin: SLICE_X82Y63.CLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" 
TS_CLKIN / 0.125 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 29497 paths analyzed, 1316 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.336ns.
--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf5_RAMC_D1 (SLICE_X58Y74.CX), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile25_RAMC_D1 (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf5_RAMC_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.831ns (Levels of Logic = 2)
  Clock Path Skew:      -0.288ns (3.835 - 4.123)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile25_RAMC_D1 to VGA_DEBUG/Mram_data_buf5_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y76.C       Tshcko                0.700   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<29>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile25_RAMC_D1
    SLICE_X83Y72.A1      net (fanout=1)        0.684   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<29>
    SLICE_X83Y72.A       Tilo                  0.043   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data221
    SLICE_X83Y72.C1      net (fanout=1)        0.355   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<29>
    SLICE_X83Y72.CMUX    Tilo                  0.139   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data221
    SLICE_X58Y74.CX      net (fanout=1)        0.763   debug_data<29>
    SLICE_X58Y74.CLK     Tds                   0.147   VGA_DEBUG/Sh57
                                                       VGA_DEBUG/Mram_data_buf5_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.831ns (1.029ns logic, 1.802ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_29 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf5_RAMC_D1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.862ns (Levels of Logic = 1)
  Clock Path Skew:      -0.292ns (3.835 - 4.127)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_29 to VGA_DEBUG/Mram_data_buf5_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y77.CQ      Tcko                  0.223   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<29>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_29
    SLICE_X83Y72.C4      net (fanout=1)        0.588   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<29>
    SLICE_X83Y72.CMUX    Tilo                  0.141   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data221
    SLICE_X58Y74.CX      net (fanout=1)        0.763   debug_data<29>
    SLICE_X58Y74.CLK     Tds                   0.147   VGA_DEBUG/Sh57
                                                       VGA_DEBUG/Mram_data_buf5_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      1.862ns (0.511ns logic, 1.351ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_0 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf5_RAMC_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      5.037ns (Levels of Logic = 4)
  Clock Path Skew:      -0.047ns (0.532 - 0.579)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_0 to VGA_DEBUG/Mram_data_buf5_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y70.AQ      Tcko                  0.259   vga_v_count<3>
                                                       VGA/v_count_0
    SLICE_X49Y72.D1      net (fanout=11)       0.728   vga_v_count<0>
    SLICE_X49Y72.DMUX    Tilo                  0.143   VGA_DEBUG/strdata<48>
                                                       VGA_DEBUG/Msub_row_addr_xor<4>11
    SLICE_X94Y76.C3      net (fanout=179)      1.733   debug_addr<2>
    SLICE_X94Y76.C       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<29>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile25_RAMC_D1
    SLICE_X83Y72.A1      net (fanout=1)        0.684   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<29>
    SLICE_X83Y72.A       Tilo                  0.043   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data221
    SLICE_X83Y72.C1      net (fanout=1)        0.355   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<29>
    SLICE_X83Y72.CMUX    Tilo                  0.139   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data221
    SLICE_X58Y74.CX      net (fanout=1)        0.763   debug_data<29>
    SLICE_X58Y74.CLK     Tds                   0.147   VGA_DEBUG/Sh57
                                                       VGA_DEBUG/Mram_data_buf5_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      5.037ns (0.774ns logic, 4.263ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf1_RAMC_D1 (SLICE_X58Y72.CX), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMC_D1 (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMC_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.619ns (Levels of Logic = 2)
  Clock Path Skew:      -0.293ns (3.837 - 4.130)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMC_D1 to VGA_DEBUG/Mram_data_buf1_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y63.C       Tshcko                0.700   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMC_D1
    SLICE_X83Y63.A1      net (fanout=1)        0.466   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
    SLICE_X83Y63.A       Tilo                  0.043   debug_data<6>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data281
    SLICE_X83Y63.C1      net (fanout=1)        0.355   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<5>
    SLICE_X83Y63.CMUX    Tilo                  0.139   debug_data<6>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data281
    SLICE_X58Y72.CX      net (fanout=1)        0.769   debug_data<5>
    SLICE_X58Y72.CLK     Tds                   0.147   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.619ns (1.029ns logic, 1.590ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMC_D1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.794ns (Levels of Logic = 1)
  Clock Path Skew:      -0.298ns (3.837 - 4.135)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5 to VGA_DEBUG/Mram_data_buf1_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y61.AQ      Tcko                  0.223   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<11>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    SLICE_X83Y63.C4      net (fanout=1)        0.514   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<5>
    SLICE_X83Y63.CMUX    Tilo                  0.141   debug_data<6>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data281
    SLICE_X58Y72.CX      net (fanout=1)        0.769   debug_data<5>
    SLICE_X58Y72.CLK     Tds                   0.147   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      1.794ns (0.511ns logic, 1.283ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_0 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMC_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.627ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.534 - 0.579)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_0 to VGA_DEBUG/Mram_data_buf1_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y70.AQ      Tcko                  0.259   vga_v_count<3>
                                                       VGA/v_count_0
    SLICE_X49Y72.D1      net (fanout=11)       0.728   vga_v_count<0>
    SLICE_X49Y72.DMUX    Tilo                  0.143   VGA_DEBUG/strdata<48>
                                                       VGA_DEBUG/Msub_row_addr_xor<4>11
    SLICE_X82Y63.C3      net (fanout=179)      1.535   debug_addr<2>
    SLICE_X82Y63.C       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMC_D1
    SLICE_X83Y63.A1      net (fanout=1)        0.466   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
    SLICE_X83Y63.A       Tilo                  0.043   debug_data<6>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data281
    SLICE_X83Y63.C1      net (fanout=1)        0.355   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<5>
    SLICE_X83Y63.CMUX    Tilo                  0.139   debug_data<6>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data281
    SLICE_X58Y72.CX      net (fanout=1)        0.769   debug_data<5>
    SLICE_X58Y72.CLK     Tds                   0.147   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.627ns (0.774ns logic, 3.853ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf4_RAMC_D1 (SLICE_X66Y71.CX), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile24_RAMC_D1 (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf4_RAMC_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.612ns (Levels of Logic = 2)
  Clock Path Skew:      -0.287ns (3.836 - 4.123)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile24_RAMC_D1 to VGA_DEBUG/Mram_data_buf4_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y72.C       Tshcko                0.700   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<23>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile24_RAMC_D1
    SLICE_X88Y74.A1      net (fanout=1)        0.536   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<23>
    SLICE_X88Y74.A       Tilo                  0.043   debug_data<24>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data161
    SLICE_X88Y74.C1      net (fanout=1)        0.359   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<23>
    SLICE_X88Y74.CMUX    Tilo                  0.139   debug_data<24>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data161
    SLICE_X66Y71.CX      net (fanout=1)        0.688   debug_data<23>
    SLICE_X66Y71.CLK     Tds                   0.147   VGA_DEBUG/Sh51
                                                       VGA_DEBUG/Mram_data_buf4_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.612ns (1.029ns logic, 1.583ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_23 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf4_RAMC_D1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.753ns (Levels of Logic = 1)
  Clock Path Skew:      -0.286ns (3.836 - 4.122)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_23 to VGA_DEBUG/Mram_data_buf4_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y74.CQ      Tcko                  0.223   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<23>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_23
    SLICE_X88Y74.C2      net (fanout=1)        0.556   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<23>
    SLICE_X88Y74.CMUX    Tilo                  0.139   debug_data<24>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data161
    SLICE_X66Y71.CX      net (fanout=1)        0.688   debug_data<23>
    SLICE_X66Y71.CLK     Tds                   0.147   VGA_DEBUG/Sh51
                                                       VGA_DEBUG/Mram_data_buf4_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      1.753ns (0.509ns logic, 1.244ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_5 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf4_RAMC_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.566ns (Levels of Logic = 5)
  Clock Path Skew:      -0.044ns (0.533 - 0.577)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_5 to VGA_DEBUG/Mram_data_buf4_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y71.BQ      Tcko                  0.259   vga_v_count<7>
                                                       VGA/v_count_5
    SLICE_X46Y70.B1      net (fanout=9)        0.724   vga_v_count<5>
    SLICE_X46Y70.B       Tilo                  0.043   VGA_DEBUG/strdata<30>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X51Y69.C6      net (fanout=32)       0.402   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X51Y69.C       Tilo                  0.043   VGA_DEBUG/Msub_char_index_row_cy<1>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X90Y72.C5      net (fanout=126)      1.140   debug_addr<4>
    SLICE_X90Y72.C       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<23>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile24_RAMC_D1
    SLICE_X88Y74.A1      net (fanout=1)        0.536   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<23>
    SLICE_X88Y74.A       Tilo                  0.043   debug_data<24>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data161
    SLICE_X88Y74.C1      net (fanout=1)        0.359   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<23>
    SLICE_X88Y74.CMUX    Tilo                  0.139   debug_data<24>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data161
    SLICE_X66Y71.CX      net (fanout=1)        0.688   debug_data<23>
    SLICE_X66Y71.CLK     Tds                   0.147   VGA_DEBUG/Sh51
                                                       VGA_DEBUG/Mram_data_buf4_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.566ns (0.717ns logic, 3.849ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAMB18_X2Y29.ADDRARDADDR9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA_DEBUG/ascii_code_2 (FF)
  Destination:          VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 0)
  Clock Path Skew:      0.026ns (0.337 - 0.311)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA_DEBUG/ascii_code_2 to VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X49Y73.CQ           Tcko                  0.100   VGA_DEBUG/ascii_code<2>
                                                            VGA_DEBUG/ascii_code_2
    RAMB18_X2Y29.ADDRARDADDR9 net (fanout=1)        0.196   VGA_DEBUG/ascii_code<2>
    RAMB18_X2Y29.CLKARDCLK    Trckc_ADDRA (-Th)     0.183   VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
                                                            VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    ------------------------------------------------------  ---------------------------
    Total                                           0.113ns (-0.083ns logic, 0.196ns route)
                                                            (-73.5% logic, 173.5% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAMB18_X2Y29.ADDRARDADDR13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA_DEBUG/ascii_code_6 (FF)
  Destination:          VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.163ns (Levels of Logic = 0)
  Clock Path Skew:      0.026ns (0.337 - 0.311)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA_DEBUG/ascii_code_6 to VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X47Y73.CQ            Tcko                  0.100   VGA_DEBUG/ascii_code<6>
                                                             VGA_DEBUG/ascii_code_6
    RAMB18_X2Y29.ADDRARDADDR13 net (fanout=1)        0.246   VGA_DEBUG/ascii_code<6>
    RAMB18_X2Y29.CLKARDCLK     Trckc_ADDRA (-Th)     0.183   VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
                                                             VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    -------------------------------------------------------  ---------------------------
    Total                                            0.163ns (-0.083ns logic, 0.246ns route)
                                                             (-50.9% logic, 150.9% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAMB18_X2Y29.ADDRARDADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA_DEBUG/ascii_code_1 (FF)
  Destination:          VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.164ns (Levels of Logic = 0)
  Clock Path Skew:      0.026ns (0.337 - 0.311)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA_DEBUG/ascii_code_1 to VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X49Y73.BQ           Tcko                  0.100   VGA_DEBUG/ascii_code<2>
                                                            VGA_DEBUG/ascii_code_1
    RAMB18_X2Y29.ADDRARDADDR8 net (fanout=1)        0.247   VGA_DEBUG/ascii_code<1>
    RAMB18_X2Y29.CLKARDCLK    Trckc_ADDRA (-Th)     0.183   VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
                                                            VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    ------------------------------------------------------  ---------------------------
    Total                                           0.164ns (-0.083ns logic, 0.247ns route)
                                                            (-50.6% logic, 150.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 38.161ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Logical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Location pin: RAMB18_X2Y29.CLKARDCLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh33/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf1_RAMA/CLK
  Location pin: SLICE_X58Y72.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh33/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf1_RAMA/CLK
  Location pin: SLICE_X58Y72.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLKIN
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLKIN                       |      5.000ns|      2.800ns|      1.667ns|            0|            0|            0|     41387896|
| TS_CLK_GEN_clkout3            |    100.000ns|     24.065ns|          N/A|            0|            0|     41358399|            0|
| TS_CLK_GEN_clkout2            |     40.000ns|     13.336ns|          N/A|            0|            0|        29497|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_200M_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |    8.876|    7.262|    2.726|         |
CLK_200M_P     |    8.876|    7.262|    2.726|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_200M_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |    8.876|    7.262|    2.726|         |
CLK_200M_P     |    8.876|    7.262|    2.726|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 41387896 paths, 0 nets, and 7306 connections

Design statistics:
   Minimum period:  24.065ns{1}   (Maximum frequency:  41.554MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 28 16:17:32 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 990 MB



