Setting aliases for /data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_0/proton_t0.root
NumberBranches = 20
BranchName[0] = RandEnergy
BranchName[1] = Xgen
BranchName[2] = Ygen
BranchName[3] = Zgen
BranchName[4] = pDirX
BranchName[5] = pDirY
BranchName[6] = pDirZ
BranchName[7] = Ed_LV_Veto_bottom
BranchName[8] = Ed_LV_Veto_top
BranchName[9] = Ed_LV_Plastic_calo
BranchName[10] = Ed_LV_Silicon_Thin_0
BranchName[11] = Ed_LV_Silicon_Thin_1
BranchName[12] = Ed_LV_Silicon_Thin_2
BranchName[13] = Ed_LV_Silicon_Thin_3
BranchName[14] = Ed_LV_Silicon_Thin_4
BranchName[15] = Ed_LV_Silicon_Thick_0
BranchName[16] = Ed_LV_Silicon_Thick_1
BranchName[17] = Ed_LV_Silicon_Thick_2
BranchName[18] = Ed_LV_Silicon_Thick_3
BranchName[19] = Ed_LV_Silicon_Thick_4
File /data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_0/proton_t0.root opened
File structure:
Key 0 = Edep
TTree structure:
Branch 0 = RandEnergy
Branch 1 = Xgen
Branch 2 = Ygen
Branch 3 = Zgen
Branch 4 = pDirX
Branch 5 = pDirY
Branch 6 = pDirZ
Branch 7 = Ed_LV_Silicon_Thick_1
Branch 8 = Ed_LV_Silicon_Thick_4
Branch 9 = Ed_LV_Silicon_Thick_3
Branch 10 = Ed_LV_Silicon_Thick_2
Branch 11 = Ed_LV_Silicon_Thick_0
Branch 12 = Ed_LV_Silicon_Thin_1
Branch 13 = Ed_LV_Plastic_calo
Branch 14 = Ed_LV_Veto_top
Branch 15 = Ed_LV_Veto_bottom
Branch 16 = Ed_LV_Silicon_Thin_0
Branch 17 = Ed_LV_Silicon_Thin_4
Branch 18 = Ed_LV_Silicon_Thin_3
Branch 19 = Ed_LV_Silicon_Thin_2
Branch 20 = EventID
