{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710631638547 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710631638547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 16 19:27:18 2024 " "Processing started: Sat Mar 16 19:27:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710631638547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1710631638547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPUPhase3 -c CPUPhase3 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPUPhase3 -c CPUPhase3 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1710631638547 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1710631639183 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1710631639183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file register32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register32bit " "Found entity 1: Register32bit" {  } { { "register32bit.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/register32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710631645860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710631645860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r0.v 1 1 " "Found 1 design units, including 1 entities, in source file r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 R0 " "Found entity 1: R0" {  } { { "R0.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/R0.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710631645863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710631645863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/MDR.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710631645866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710631645866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.v 1 1 " "Found 1 design units, including 1 entities, in source file mar.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/MAR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710631645868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710631645868 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "InPort.v(13) " "Verilog HDL information at InPort.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "InPort.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/InPort.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1710631645871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inport.v 1 1 " "Found 1 design units, including 1 entities, in source file inport.v" { { "Info" "ISGN_ENTITY_NAME" "1 InPort " "Found entity 1: InPort" {  } { { "InPort.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/InPort.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710631645872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710631645872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710631645874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710631645874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710631645877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710631645877 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SelectEncode.v(39) " "Verilog HDL information at SelectEncode.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "SelectEncode.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/SelectEncode.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1710631645880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectencode.v 1 1 " "Found 1 design units, including 1 entities, in source file selectencode.v" { { "Info" "ISGN_ENTITY_NAME" "1 SelectEncode " "Found entity 1: SelectEncode" {  } { { "SelectEncode.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/SelectEncode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710631645880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710631645880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "confflogic.v 1 1 " "Found 1 design units, including 1 entities, in source file confflogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConFFLogic " "Found entity 1: ConFFLogic" {  } { { "ConFFLogic.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ConFFLogic.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710631645882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710631645882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710631645886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710631645886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ControlUnit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710631645889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710631645889 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ConFFOut Datapath.v(185) " "Verilog HDL Implicit Net warning at Datapath.v(185): created implicit net for \"ConFFOut\"" {  } { { "Datapath.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/Datapath.v" 185 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1710631645889 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1710631645932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R0 R0:R0 " "Elaborating entity \"R0\" for hierarchy \"R0:R0\"" {  } { { "Datapath.v" "R0" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/Datapath.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710631645963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register32bit Register32bit:R1 " "Elaborating entity \"Register32bit\" for hierarchy \"Register32bit:R1\"" {  } { { "Datapath.v" "R1" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/Datapath.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710631645971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:MDR " "Elaborating entity \"MDR\" for hierarchy \"MDR:MDR\"" {  } { { "Datapath.v" "MDR" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/Datapath.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710631645980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:MAR " "Elaborating entity \"MAR\" for hierarchy \"MAR:MAR\"" {  } { { "Datapath.v" "MAR" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/Datapath.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710631645987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InPort InPort:InPort " "Elaborating entity \"InPort\" for hierarchy \"InPort:InPort\"" {  } { { "Datapath.v" "InPort" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/Datapath.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710631645992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU\"" {  } { { "Datapath.v" "ALU" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/Datapath.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710631646018 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADD_cout ALU.v(39) " "Verilog HDL or VHDL warning at ALU.v(39): object \"ADD_cout\" assigned a value but never read" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1710631646019 "|Datapath|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ALU.v(365) " "Verilog HDL assignment warning at ALU.v(365): truncated value with size 32 to match size of target (5)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1710631646089 "|Datapath|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ALU.v(409) " "Verilog HDL assignment warning at ALU.v(409): truncated value with size 32 to match size of target (5)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1710631646090 "|Datapath|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C ALU.v(68) " "Verilog HDL Always Construct warning at ALU.v(68): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710631646096 "|Datapath|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j ALU.v(68) " "Verilog HDL Always Construct warning at ALU.v(68): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710631646096 "|Datapath|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FAs ALU.v(68) " "Verilog HDL Always Construct warning at ALU.v(68): inferring latch(es) for variable \"FAs\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710631646096 "|Datapath|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FAc ALU.v(68) " "Verilog HDL Always Construct warning at ALU.v(68): inferring latch(es) for variable \"FAc\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710631646096 "|Datapath|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ADD_sum ALU.v(68) " "Verilog HDL Always Construct warning at ALU.v(68): inferring latch(es) for variable \"ADD_sum\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710631646096 "|Datapath|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RCAc ALU.v(68) " "Verilog HDL Always Construct warning at ALU.v(68): inferring latch(es) for variable \"RCAc\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710631646096 "|Datapath|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i ALU.v(68) " "Verilog HDL Always Construct warning at ALU.v(68): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710631646096 "|Datapath|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_Result ALU.v(68) " "Verilog HDL Always Construct warning at ALU.v(68): inferring latch(es) for variable \"ALU_Result\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710631646096 "|Datapath|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SUB_temp ALU.v(68) " "Verilog HDL Always Construct warning at ALU.v(68): inferring latch(es) for variable \"SUB_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710631646097 "|Datapath|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MUL_X ALU.v(68) " "Verilog HDL Always Construct warning at ALU.v(68): inferring latch(es) for variable \"MUL_X\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710631646097 "|Datapath|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DIV_A ALU.v(68) " "Verilog HDL Always Construct warning at ALU.v(68): inferring latch(es) for variable \"DIV_A\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710631646097 "|Datapath|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q ALU.v(68) " "Verilog HDL Always Construct warning at ALU.v(68): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710631646097 "|Datapath|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M ALU.v(68) " "Verilog HDL Always Construct warning at ALU.v(68): inferring latch(es) for variable \"M\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710631646097 "|Datapath|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rotate ALU.v(68) " "Verilog HDL Always Construct warning at ALU.v(68): inferring latch(es) for variable \"Rotate\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710631646098 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[32\] ALU.v(95) " "Inferred latch for \"MUL_X\[32\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646117 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[33\] ALU.v(95) " "Inferred latch for \"MUL_X\[33\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646117 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[34\] ALU.v(95) " "Inferred latch for \"MUL_X\[34\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646117 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[35\] ALU.v(95) " "Inferred latch for \"MUL_X\[35\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646117 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[36\] ALU.v(95) " "Inferred latch for \"MUL_X\[36\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646117 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[37\] ALU.v(95) " "Inferred latch for \"MUL_X\[37\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646117 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[38\] ALU.v(95) " "Inferred latch for \"MUL_X\[38\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646117 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[39\] ALU.v(95) " "Inferred latch for \"MUL_X\[39\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646117 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[40\] ALU.v(95) " "Inferred latch for \"MUL_X\[40\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646117 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[41\] ALU.v(95) " "Inferred latch for \"MUL_X\[41\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646117 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[42\] ALU.v(95) " "Inferred latch for \"MUL_X\[42\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646117 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[43\] ALU.v(95) " "Inferred latch for \"MUL_X\[43\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646117 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[44\] ALU.v(95) " "Inferred latch for \"MUL_X\[44\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646117 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[45\] ALU.v(95) " "Inferred latch for \"MUL_X\[45\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646117 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[46\] ALU.v(95) " "Inferred latch for \"MUL_X\[46\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646117 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[47\] ALU.v(95) " "Inferred latch for \"MUL_X\[47\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646117 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[48\] ALU.v(95) " "Inferred latch for \"MUL_X\[48\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646117 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[49\] ALU.v(95) " "Inferred latch for \"MUL_X\[49\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646117 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[50\] ALU.v(95) " "Inferred latch for \"MUL_X\[50\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646117 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[51\] ALU.v(95) " "Inferred latch for \"MUL_X\[51\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646118 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[52\] ALU.v(95) " "Inferred latch for \"MUL_X\[52\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646118 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[53\] ALU.v(95) " "Inferred latch for \"MUL_X\[53\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646118 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[54\] ALU.v(95) " "Inferred latch for \"MUL_X\[54\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646118 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[55\] ALU.v(95) " "Inferred latch for \"MUL_X\[55\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646118 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[56\] ALU.v(95) " "Inferred latch for \"MUL_X\[56\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646118 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[57\] ALU.v(95) " "Inferred latch for \"MUL_X\[57\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646118 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[58\] ALU.v(95) " "Inferred latch for \"MUL_X\[58\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646118 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[59\] ALU.v(95) " "Inferred latch for \"MUL_X\[59\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646118 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[60\] ALU.v(95) " "Inferred latch for \"MUL_X\[60\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646118 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[61\] ALU.v(95) " "Inferred latch for \"MUL_X\[61\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646118 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[62\] ALU.v(95) " "Inferred latch for \"MUL_X\[62\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646118 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_X\[63\] ALU.v(95) " "Inferred latch for \"MUL_X\[63\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646118 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[0\] ALU.v(95) " "Inferred latch for \"ALU_Result\[0\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646118 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[1\] ALU.v(95) " "Inferred latch for \"ALU_Result\[1\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646118 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[2\] ALU.v(95) " "Inferred latch for \"ALU_Result\[2\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646118 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[3\] ALU.v(95) " "Inferred latch for \"ALU_Result\[3\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646118 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[4\] ALU.v(95) " "Inferred latch for \"ALU_Result\[4\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646119 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[5\] ALU.v(95) " "Inferred latch for \"ALU_Result\[5\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646119 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[6\] ALU.v(95) " "Inferred latch for \"ALU_Result\[6\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646119 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[7\] ALU.v(95) " "Inferred latch for \"ALU_Result\[7\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646119 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[8\] ALU.v(95) " "Inferred latch for \"ALU_Result\[8\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646119 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[9\] ALU.v(95) " "Inferred latch for \"ALU_Result\[9\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646119 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[10\] ALU.v(95) " "Inferred latch for \"ALU_Result\[10\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646119 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[11\] ALU.v(95) " "Inferred latch for \"ALU_Result\[11\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646120 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[12\] ALU.v(95) " "Inferred latch for \"ALU_Result\[12\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646120 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[13\] ALU.v(95) " "Inferred latch for \"ALU_Result\[13\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646120 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[14\] ALU.v(95) " "Inferred latch for \"ALU_Result\[14\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646120 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[15\] ALU.v(95) " "Inferred latch for \"ALU_Result\[15\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646120 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[16\] ALU.v(95) " "Inferred latch for \"ALU_Result\[16\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646120 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[17\] ALU.v(95) " "Inferred latch for \"ALU_Result\[17\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646120 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[18\] ALU.v(95) " "Inferred latch for \"ALU_Result\[18\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646120 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[19\] ALU.v(95) " "Inferred latch for \"ALU_Result\[19\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646121 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[20\] ALU.v(95) " "Inferred latch for \"ALU_Result\[20\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646121 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[21\] ALU.v(95) " "Inferred latch for \"ALU_Result\[21\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646121 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[22\] ALU.v(95) " "Inferred latch for \"ALU_Result\[22\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646121 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[23\] ALU.v(95) " "Inferred latch for \"ALU_Result\[23\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646121 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[24\] ALU.v(95) " "Inferred latch for \"ALU_Result\[24\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646121 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[25\] ALU.v(95) " "Inferred latch for \"ALU_Result\[25\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646121 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[26\] ALU.v(95) " "Inferred latch for \"ALU_Result\[26\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646121 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[27\] ALU.v(95) " "Inferred latch for \"ALU_Result\[27\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646122 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[28\] ALU.v(95) " "Inferred latch for \"ALU_Result\[28\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646122 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[29\] ALU.v(95) " "Inferred latch for \"ALU_Result\[29\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646122 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[30\] ALU.v(95) " "Inferred latch for \"ALU_Result\[30\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646122 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[31\] ALU.v(95) " "Inferred latch for \"ALU_Result\[31\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646122 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[32\] ALU.v(95) " "Inferred latch for \"ALU_Result\[32\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646122 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[33\] ALU.v(95) " "Inferred latch for \"ALU_Result\[33\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646122 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[34\] ALU.v(95) " "Inferred latch for \"ALU_Result\[34\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646122 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[35\] ALU.v(95) " "Inferred latch for \"ALU_Result\[35\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646123 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[36\] ALU.v(95) " "Inferred latch for \"ALU_Result\[36\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646123 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[37\] ALU.v(95) " "Inferred latch for \"ALU_Result\[37\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646123 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[38\] ALU.v(95) " "Inferred latch for \"ALU_Result\[38\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646123 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[39\] ALU.v(95) " "Inferred latch for \"ALU_Result\[39\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646123 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[40\] ALU.v(95) " "Inferred latch for \"ALU_Result\[40\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646123 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[41\] ALU.v(95) " "Inferred latch for \"ALU_Result\[41\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646123 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[42\] ALU.v(95) " "Inferred latch for \"ALU_Result\[42\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646123 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[43\] ALU.v(95) " "Inferred latch for \"ALU_Result\[43\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646124 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[44\] ALU.v(95) " "Inferred latch for \"ALU_Result\[44\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646124 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[45\] ALU.v(95) " "Inferred latch for \"ALU_Result\[45\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646124 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[46\] ALU.v(95) " "Inferred latch for \"ALU_Result\[46\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646124 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[47\] ALU.v(95) " "Inferred latch for \"ALU_Result\[47\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646124 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[48\] ALU.v(95) " "Inferred latch for \"ALU_Result\[48\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646124 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[49\] ALU.v(95) " "Inferred latch for \"ALU_Result\[49\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646124 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[50\] ALU.v(95) " "Inferred latch for \"ALU_Result\[50\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646124 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[51\] ALU.v(95) " "Inferred latch for \"ALU_Result\[51\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646125 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[52\] ALU.v(95) " "Inferred latch for \"ALU_Result\[52\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646125 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[53\] ALU.v(95) " "Inferred latch for \"ALU_Result\[53\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646125 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[54\] ALU.v(95) " "Inferred latch for \"ALU_Result\[54\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646125 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[55\] ALU.v(95) " "Inferred latch for \"ALU_Result\[55\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646125 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[56\] ALU.v(95) " "Inferred latch for \"ALU_Result\[56\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646126 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[57\] ALU.v(95) " "Inferred latch for \"ALU_Result\[57\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646126 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[58\] ALU.v(95) " "Inferred latch for \"ALU_Result\[58\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646126 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[59\] ALU.v(95) " "Inferred latch for \"ALU_Result\[59\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646126 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[60\] ALU.v(95) " "Inferred latch for \"ALU_Result\[60\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646126 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[61\] ALU.v(95) " "Inferred latch for \"ALU_Result\[61\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646126 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[62\] ALU.v(95) " "Inferred latch for \"ALU_Result\[62\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646127 "|Datapath|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[63\] ALU.v(95) " "Inferred latch for \"ALU_Result\[63\]\" at ALU.v(95)" {  } { { "ALU.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ALU.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646127 "|Datapath|ALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM\"" {  } { { "Datapath.v" "RAM" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/Datapath.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710631646238 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "RAM.v(42) " "Verilog HDL warning at RAM.v(42): ignoring unsupported system task" {  } { { "RAM.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/RAM.v" 42 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1710631646241 "|Datapath|RAM:RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SelectEncode SelectEncode:SELogic " "Elaborating entity \"SelectEncode\" for hierarchy \"SelectEncode:SELogic\"" {  } { { "Datapath.v" "SELogic" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/Datapath.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710631646251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConFFLogic ConFFLogic:ConFF " "Elaborating entity \"ConFFLogic\" for hierarchy \"ConFFLogic:ConFF\"" {  } { { "Datapath.v" "ConFF" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/Datapath.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710631646263 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q ConFFLogic.v(32) " "Verilog HDL Always Construct warning at ConFFLogic.v(32): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "ConFFLogic.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ConFFLogic.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710631646264 "|Datapath|ConFFLogic:ConFF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q ConFFLogic.v(32) " "Inferred latch for \"Q\" at ConFFLogic.v(32)" {  } { { "ConFFLogic.v" "" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/ConFFLogic.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710631646264 "|Datapath|ConFFLogic:ConFF"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "BUS Bus " "Node instance \"BUS\" instantiates undefined entity \"Bus\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Datapath.v" "BUS" { Text "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/Datapath.v" 154 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1710631646270 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Allan/Desktop/Verilog-Code-374-TEST/output_files/CPUPhase3.map.smsg " "Generated suppressed messages file C:/Users/Allan/Desktop/Verilog-Code-374-TEST/output_files/CPUPhase3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1710631646301 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  21 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 21 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710631646307 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 16 19:27:26 2024 " "Processing ended: Sat Mar 16 19:27:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710631646307 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710631646307 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710631646307 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1710631646307 ""}
