- Ratio of PLL power to chip as a whole?
- How big is analog chip bottom in RD53?
- Target timeline for submission?
- Use knowledge to build time based FEs
- Al's Hans about CERN PLL!



Code and diagram of layout
Know synthesis types
It work: nfs/backup, ldap users, PDK, Fedora linux, containerized cadence, doccumentation
Bag workflow diagram

0.1-0.7w /cm2 typical


Obelix has no pll, what is ddr design for driver?