
---------- Begin Simulation Statistics ----------
host_inst_rate                                 180061                       # Simulator instruction rate (inst/s)
host_mem_usage                                 404832                       # Number of bytes of host memory used
host_seconds                                   111.07                       # Real time elapsed on the host
host_tick_rate                              390218177                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.043343                       # Number of seconds simulated
sim_ticks                                 43343080500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            7235206                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 29524.925075                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 21050.751082                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                6186824                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    30953400000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.144900                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              1048382                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            454571                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  12500146500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.082072                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          593810                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1244859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 87763.321884                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 81979.744630                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                836318                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   35854915286                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.328183                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              408541                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           160137                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  20364096485                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.199544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         248404                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 56678.053201                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  12.659694                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           82780                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4691809244                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             8480065                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 45855.762649                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 39021.249926                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7023142                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     66808315286                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.171806                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1456923                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             614708                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  32864242985                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.099317                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           842214                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997174                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.106512                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            8480065                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 45855.762649                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 39021.249926                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7023142                       # number of overall hits
system.cpu.dcache.overall_miss_latency    66808315286                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.171806                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1456923                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            614708                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  32864242985                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.099317                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          842214                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 592798                       # number of replacements
system.cpu.dcache.sampled_refs                 593822                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.106512                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7517605                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501296958000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   248402                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13075159                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 33105.643994                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 28375.198728                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13074468                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       22876000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000053                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  691                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                60                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     17848000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             629                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 48687.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               20720.234548                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       389500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13075159                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 33105.643994                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 28375.198728                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13074468                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        22876000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000053                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   691                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 60                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     17848000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              629                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.716585                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            366.891538                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13075159                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 33105.643994                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 28375.198728                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13074468                       # number of overall hits
system.cpu.icache.overall_miss_latency       22876000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000053                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  691                       # number of overall misses
system.cpu.icache.overall_mshr_hits                60                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     17848000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             629                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                    119                       # number of replacements
system.cpu.icache.sampled_refs                    631                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                366.891538                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13074468                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle           541689680000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 66907.588701                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     38299911000                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                572430                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                       11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     98666.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 83166.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                            8                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency               296000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.272727                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                          3                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          249500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.272727                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                     3                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     594442                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       89086.413954                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  105058.300395                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         520999                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             6542773500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.123549                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        73443                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     37514                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        3774324500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.060437                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   35926                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  248393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    80933.264995                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 65468.002303                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         20103256492                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    248393                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    16261793496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               248393                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   248402                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       248402                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.264759                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      594453                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        89086.805272                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   105056.472487                       # average overall mshr miss latency
system.l2.demand_hits                          521007                       # number of demand (read+write) hits
system.l2.demand_miss_latency              6543069500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.123552                       # miss rate for demand accesses
system.l2.demand_misses                         73446                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      37514                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         3774574000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.060440                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    35929                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.386323                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.300214                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   6329.524068                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4918.712119                       # Average occupied blocks per context
system.l2.overall_accesses                     594453                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       89086.805272                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  69160.618977                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         521007                       # number of overall hits
system.l2.overall_miss_latency             6543069500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.123552                       # miss rate for overall accesses
system.l2.overall_misses                        73446                       # number of overall misses
system.l2.overall_mshr_hits                     37514                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       42074485000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.023393                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  608359                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.909837                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        520818                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher       826183                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified      1609284                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           746585                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        36510                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         591962                       # number of replacements
system.l2.sampled_refs                         608346                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11248.236187                       # Cycle average of tags in use
system.l2.total_refs                           769411                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   542654960000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           248402                       # number of writebacks
system.switch_cpus.dtb.data_accesses          4326978                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              4306851                       # DTB hits
system.switch_cpus.dtb.data_misses              20127                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          3637064                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              3616995                       # DTB read hits
system.switch_cpus.dtb.read_misses              20069                       # DTB read misses
system.switch_cpus.dtb.write_accesses          689914                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              689856                       # DTB write hits
system.switch_cpus.dtb.write_misses                58                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10020134                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10020129                       # ITB hits
system.switch_cpus.itb.fetch_misses                 5                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 67735859                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4821338                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         106014                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       154797                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        13723                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       202175                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         214418                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS             20                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       149702                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       675033                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     15676554                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.640434                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.891367                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     13563707     86.52%     86.52% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       276849      1.77%     88.29% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       291056      1.86%     90.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       298336      1.90%     92.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       227684      1.45%     93.50% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       154242      0.98%     94.48% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       123912      0.79%     95.27% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        65735      0.42%     95.69% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       675033      4.31%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     15676554                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10039796                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3597948                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4152951                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        13720                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10039796                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      9181251                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.895029                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.895029                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      5463727                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            3                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        12214                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     31032620                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      6014815                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4138042                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1442749                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           12                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        59969                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        7331703                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            7300671                       # DTB hits
system.switch_cpus_1.dtb.data_misses            31032                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        6649901                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            6618893                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            31008                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        681802                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            681778                       # DTB write hits
system.switch_cpus_1.dtb.write_misses              24                       # DTB write misses
system.switch_cpus_1.fetch.Branches            214418                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3055029                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7292728                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       355838                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             31337932                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        816768                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.011315                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3055031                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       106034                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.653690                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     17119303                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.830561                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.279615                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       12881624     75.25%     75.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          37772      0.22%     75.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         103668      0.61%     76.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         101422      0.59%     76.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         107930      0.63%     77.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          51909      0.30%     77.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         204270      1.19%     78.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         173991      1.02%     79.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3456717     20.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     17119303                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               1830998                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         158821                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               41331                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.781583                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            7447151                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           681802                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6777949                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11753374                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.850227                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5762794                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.620221                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11788116                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        18622                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       2586362                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      7829764                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2538389                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       832963                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     19295325                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      6765349                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      2152603                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14811239                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        40169                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         2658                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1442749                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        77263                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      3019116                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1966                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         2464                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      4231792                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       277959                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         2464                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         9029                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect         9593                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.527696                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.527696                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu       874165      5.15%      5.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         8175      0.05%      5.20% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%      5.20% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      4836360     28.51%     33.71% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     33.71% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     33.71% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      3369698     19.86%     53.58% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     53.58% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     53.58% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      7173320     42.29%     95.86% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       702126      4.14%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     16963844                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       208583                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.012296                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           22      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          176      0.08%      0.09% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        56640     27.15%     27.25% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     27.25% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     27.25% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       149184     71.52%     98.77% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         2561      1.23%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     17119303                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.990919                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.682343                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     10845173     63.35%     63.35% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1882211     10.99%     74.35% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1691463      9.88%     84.23% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1118189      6.53%     90.76% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       614881      3.59%     94.35% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       310071      1.81%     96.16% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       378130      2.21%     98.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       167999      0.98%     99.35% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8       111186      0.65%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     17119303                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.895175                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         19253994                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        16963844                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      9250781                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       973189                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7371538                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3055055                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3055029                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              26                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       326837                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores        84633                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      7829764                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       832963                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               18950301                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      4458406                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      9193394                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        75291                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6581585                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       956821                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        22103                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     42962867                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27593713                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     26045833                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3605035                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1442749                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1031527                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     16852359                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      2814400                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 28514                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
