
---------- Begin Simulation Statistics ----------
final_tick                                20900395000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61366                       # Simulator instruction rate (inst/s)
host_mem_usage                                 948320                       # Number of bytes of host memory used
host_op_rate                                   122575                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   488.87                       # Real time elapsed on the host
host_tick_rate                               42752492                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000002                       # Number of instructions simulated
sim_ops                                      59923262                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020900                       # Number of seconds simulated
sim_ticks                                 20900395000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  30537050                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 18081365                       # number of cc regfile writes
system.cpu.committedInsts                    30000002                       # Number of Instructions Simulated
system.cpu.committedOps                      59923262                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.393360                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.393360                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1712212                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   838411                       # number of floating regfile writes
system.cpu.idleCycles                         2310890                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               256213                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  6605856                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.564141                       # Inst execution rate
system.cpu.iew.exec_refs                     13857218                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    5185233                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1550998                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               8962356                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1214                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              9317                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              5468666                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            67883172                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               8671985                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            353669                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              65382351                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  15962                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                989989                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 236632                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1011123                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           5110                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       189243                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          66970                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  74091429                       # num instructions consuming a value
system.cpu.iew.wb_count                      65095062                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.619671                       # average fanout of values written-back
system.cpu.iew.wb_producers                  45912277                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.557269                       # insts written-back per cycle
system.cpu.iew.wb_sent                       65245277                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                100096462                       # number of integer regfile reads
system.cpu.int_regfile_writes                52009563                       # number of integer regfile writes
system.cpu.ipc                               0.717690                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.717690                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            967934      1.47%      1.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              50018366     76.09%     77.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               118767      0.18%     77.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 76755      0.12%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               47067      0.07%     77.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     77.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                20039      0.03%     77.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               239170      0.36%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   74      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                95779      0.15%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              170050      0.26%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               8722      0.01%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               5      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             108      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             53      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              8429674     12.82%     91.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4650394      7.07%     98.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          316602      0.48%     99.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         576356      0.88%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               65736020                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1594477                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             3106103                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1466283                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2079199                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1041025                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015836                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  866627     83.25%     83.25% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     83.25% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     83.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     83.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      6      0.00%     83.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  19638      1.89%     85.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     85.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    438      0.04%     85.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   904      0.09%     85.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     85.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     85.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  265      0.03%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     85.29% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  49530      4.76%     90.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 39704      3.81%     93.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             33447      3.21%     97.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            30466      2.93%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               64214634                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          168935863                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     63628779                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          73768876                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   67870885                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  65736020                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               12287                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         7959887                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             39000                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           9110                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      8790494                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      39489901                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.664629                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.265361                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            21651221     54.83%     54.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2866375      7.26%     62.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3131288      7.93%     70.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3029917      7.67%     77.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2717582      6.88%     84.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2176902      5.51%     90.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2205654      5.59%     95.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1159140      2.94%     98.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              551822      1.40%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        39489901                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.572602                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            287720                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           510855                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              8962356                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5468666                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                27504131                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         41800791                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          316615                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    95                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        86789                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        181767                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         3036                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       947835                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1500                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1896808                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1502                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 7396299                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5240681                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            305009                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3187366                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2987811                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             93.739188                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  660188                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               5558                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          332387                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             212579                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           119808                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        58176                       # Number of mispredicted indirect branches.
system.cpu.branchPred.loop_predictor.correct      3697273                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong       733942                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect      1779155                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect        13931                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         3257                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect      2549298                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong        54274                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong         8514                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong         1780                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong        15181                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit        22029                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit         6675                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1       374400                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2       298467                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3       371419                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4       235176                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5       168178                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6       172221                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7        88527                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8        60627                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9        42809                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10        29600                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11         7553                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12         6897                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0       884605                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1       172403                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2       168026                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3       207147                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4       136997                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5        99521                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6        87840                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7        42380                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8        29704                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9        16637                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10         5284                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11         5330                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.commit.commitSquashedInsts         7656414                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            3177                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            222541                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     38375172                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.561511                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.536203                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        23063430     60.10%     60.10% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         3428475      8.93%     69.03% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         2305888      6.01%     75.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3439843      8.96%     84.01% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          989653      2.58%     86.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          660149      1.72%     88.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          607398      1.58%     89.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          382951      1.00%     90.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         3497385      9.11%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     38375172                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000002                       # Number of instructions committed
system.cpu.commit.opsCommitted               59923262                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    12596804                       # Number of memory references committed
system.cpu.commit.loads                       7867876                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        1584                       # Number of memory barriers committed
system.cpu.commit.branches                    6210706                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    1192933                       # Number of committed floating point instructions.
system.cpu.commit.integer                    58730374                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                572664                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       718544      1.20%      1.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     45877833     76.56%     77.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       116091      0.19%     77.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        73694      0.12%     78.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        42397      0.07%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        17886      0.03%     78.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       221136      0.37%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        89042      0.15%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       163779      0.27%     78.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         5737      0.01%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           99      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      7682438     12.82%     91.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      4295092      7.17%     98.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       185438      0.31%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       433836      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     59923262                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       3497385                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     12010584                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12010584                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     12038994                       # number of overall hits
system.cpu.dcache.overall_hits::total        12038994                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       386526                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         386526                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       388094                       # number of overall misses
system.cpu.dcache.overall_misses::total        388094                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  14813517995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14813517995                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  14813517995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14813517995                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     12397110                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12397110                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     12427088                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     12427088                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.031179                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031179                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.031230                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031230                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38324.764686                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38324.764686                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 38169.922738                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38169.922738                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       144474                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          326                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3495                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.337339                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    81.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       133332                       # number of writebacks
system.cpu.dcache.writebacks::total            133332                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       167172                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       167172                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       167172                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       167172                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       219354                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       219354                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       220299                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       220299                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7785804995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7785804995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7813360495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7813360495                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017694                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017694                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017727                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017727                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35494.246720                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35494.246720                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35467.072002                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35467.072002                       # average overall mshr miss latency
system.cpu.dcache.replacements                 219711                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7352944                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7352944                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       311055                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        311055                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10596950500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10596950500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      7663999                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7663999                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.040587                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.040587                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34067.770973                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34067.770973                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       166657                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       166657                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       144398                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       144398                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3658043500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3658043500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018841                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018841                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25333.062092                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25333.062092                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4657640                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4657640                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        75471                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        75471                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4216567495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4216567495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4733111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4733111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015945                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015945                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55870.036107                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55870.036107                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          515                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          515                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        74956                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        74956                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4127761495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4127761495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015837                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015837                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55069.127155                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55069.127155                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        28410                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         28410                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1568                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1568                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        29978                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        29978                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.052305                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.052305                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          945                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          945                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     27555500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     27555500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.031523                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031523                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 29159.259259                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 29159.259259                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  20900395000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.238884                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12259307                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            220223                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             55.667696                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.238884                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998513                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998513                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          221                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          207                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          25074399                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         25074399                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20900395000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 19526972                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               8947865                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  10213968                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                564464                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 236632                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2995318                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 84249                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               69714833                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                420840                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     8673436                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5189480                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         61798                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         15307                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20900395000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20900395000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20900395000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           20488138                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       35989709                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     7396299                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3860578                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      18668230                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  640624                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         50                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 1438                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         11462                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          245                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   5448687                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                171857                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           39489901                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.814707                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.106191                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 28091912     71.14%     71.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   610474      1.55%     72.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   676085      1.71%     74.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   596818      1.51%     75.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   823631      2.09%     77.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   843538      2.14%     80.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   803312      2.03%     82.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   775636      1.96%     84.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  6268495     15.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             39489901                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.176942                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.860982                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      4687161                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4687161                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4687161                       # number of overall hits
system.cpu.icache.overall_hits::total         4687161                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       761524                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         761524                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       761524                       # number of overall misses
system.cpu.icache.overall_misses::total        761524                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  10997268490                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  10997268490                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  10997268490                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  10997268490                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      5448685                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5448685                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5448685                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5448685                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.139763                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.139763                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.139763                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.139763                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14441.131849                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14441.131849                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14441.131849                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14441.131849                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         5782                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               187                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    30.919786                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       728105                       # number of writebacks
system.cpu.icache.writebacks::total            728105                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        32832                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        32832                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        32832                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        32832                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       728692                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       728692                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       728692                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       728692                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   9856376494                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   9856376494                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   9856376494                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   9856376494                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.133737                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.133737                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.133737                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.133737                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13526.121453                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13526.121453                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13526.121453                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13526.121453                       # average overall mshr miss latency
system.cpu.icache.replacements                 728105                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4687161                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4687161                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       761524                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        761524                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  10997268490                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  10997268490                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5448685                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5448685                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.139763                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.139763                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14441.131849                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14441.131849                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        32832                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        32832                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       728692                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       728692                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   9856376494                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   9856376494                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.133737                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.133737                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13526.121453                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13526.121453                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  20900395000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.434665                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5415853                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            728692                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.432294                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.434665                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996943                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996943                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          247                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          254                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          11626062                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         11626062                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20900395000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     5450476                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         67791                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20900395000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20900395000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20900395000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      964509                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1094479                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 2030                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                5110                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 739738                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                11847                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   2667                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  20900395000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 236632                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 19863804                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 3277283                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3828                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  10407684                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               5700670                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               69059159                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 57239                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 398638                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 152623                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                5027619                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents               6                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            75378751                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   171129663                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                106863441                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1924625                       # Number of floating rename lookups
system.cpu.rename.committedMaps              65521355                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  9857353                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      89                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  68                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2555761                       # count of insts added to the skid buffer
system.cpu.rob.reads                        102329608                       # The number of ROB reads
system.cpu.rob.writes                       136279893                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000002                       # Number of Instructions committed
system.cpu.thread_0.numOps                   59923262                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               713118                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               140674                       # number of demand (read+write) hits
system.l2.demand_hits::total                   853792                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              713118                       # number of overall hits
system.l2.overall_hits::.cpu.data              140674                       # number of overall hits
system.l2.overall_hits::total                  853792                       # number of overall hits
system.l2.demand_misses::.cpu.inst              15446                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              79549                       # number of demand (read+write) misses
system.l2.demand_misses::total                  94995                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             15446                       # number of overall misses
system.l2.overall_misses::.cpu.data             79549                       # number of overall misses
system.l2.overall_misses::total                 94995                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   1202279000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5977977000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7180256000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   1202279000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5977977000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7180256000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           728564                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           220223                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               948787                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          728564                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          220223                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              948787                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.021201                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.361220                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.100123                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.021201                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.361220                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.100123                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77837.563123                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75148.361387                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75585.620296                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77837.563123                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75148.361387                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75585.620296                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               53511                       # number of writebacks
system.l2.writebacks::total                     53511                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  13                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 13                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         15433                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         79549                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             94982                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        15433                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        79549                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            94982                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   1043606250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5166812000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6210418250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   1043606250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5166812000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6210418250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.021183                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.361220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.100109                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.021183                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.361220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.100109                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67621.735891                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64951.313027                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65385.212461                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67621.735891                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64951.313027                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65385.212461                       # average overall mshr miss latency
system.l2.replacements                          88196                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       133332                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           133332                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       133332                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       133332                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       727466                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           727466                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       727466                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       727466                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           69                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            69                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data               76                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   76                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data           77                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               77                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.012987                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.012987                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.012987                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.012987                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             23437                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 23437                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           51571                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               51571                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3760721500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3760721500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         75008                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             75008                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.687540                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.687540                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72923.183572                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72923.183572                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        51571                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          51571                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3234386000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3234386000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.687540                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.687540                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62717.147234                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62717.147234                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         713118                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             713118                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        15446                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            15446                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   1202279000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1202279000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       728564                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         728564                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.021201                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.021201                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77837.563123                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77837.563123                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        15433                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        15433                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   1043606250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1043606250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.021183                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.021183                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67621.735891                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67621.735891                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        117237                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            117237                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        27978                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           27978                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2217255500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2217255500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       145215                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        145215                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.192666                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.192666                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79249.964258                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79249.964258                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        27978                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        27978                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1932426000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1932426000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.192666                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.192666                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69069.483165                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69069.483165                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  20900395000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8121.304400                       # Cycle average of tags in use
system.l2.tags.total_refs                     1895234                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     96388                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.662551                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     211.999477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2292.991207                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5616.313717                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.025879                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.279906                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.685585                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991370                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          989                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          943                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  15258924                       # Number of tag accesses
system.l2.tags.data_accesses                 15258924                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20900395000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     53511.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     15433.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     79504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000504179750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3213                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3213                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              242742                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              50331                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       94982                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      53511                       # Number of write requests accepted
system.mem_ctrls.readBursts                     94982                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    53511                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     45                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.67                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 94982                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                53511                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   73440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     750                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         3213                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.544662                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.593495                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    134.490648                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3211     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3213                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3213                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.647681                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.618858                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.001116                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2212     68.85%     68.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               41      1.28%     70.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              869     27.05%     97.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               71      2.21%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               15      0.47%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.06%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3213                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 6078848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3424704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    290.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    163.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   20898775000                       # Total gap between requests
system.mem_ctrls.avgGap                     140739.13                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       987712                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      5088256                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      3423296                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 47258054.213807925582                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 243452623.742278575897                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 163790971.414655089378                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        15433                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        79549                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        53511                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    534290000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   2542083000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 494402300750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34619.97                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31956.19                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   9239264.84                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       987712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      5091136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       6078848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       987712                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       987712                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      3424704                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      3424704                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        15433                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        79549                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          94982                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        53511                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         53511                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     47258054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    243590420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        290848474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     47258054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     47258054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    163858339                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       163858339                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    163858339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     47258054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    243590420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       454706813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                94937                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               53489                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         6379                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         6037                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         6015                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         5865                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         5704                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         6237                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         5884                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         6398                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         5913                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         5848                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         6005                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         5942                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         5462                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5421                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         5863                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         5964                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         3624                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3419                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3277                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         3208                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         3040                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         3507                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         3435                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         3578                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         3384                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3589                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3519                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         3347                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2894                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         3041                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         3128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         3499                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1296304250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             474685000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         3076373000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13654.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32404.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               65910                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              31635                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            69.42                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           59.14                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        50880                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   186.698113                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   122.915219                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   225.477648                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        25684     50.48%     50.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        14300     28.11%     78.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4623      9.09%     87.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1876      3.69%     91.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1017      2.00%     93.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          629      1.24%     94.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          408      0.80%     95.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          267      0.52%     95.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2076      4.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        50880                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               6075968                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            3423296                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              290.710678                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              163.790971                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.55                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               65.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  20900395000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       187010880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        99398640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      346425660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     141399360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1649693760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   7482493170                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1724704800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   11631126270                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   556.502701                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4409579250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    697840000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  15792975750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       176279460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        93690960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      331424520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     137813220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1649693760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   7321179750                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1860547680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   11570629350                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   553.608166                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   4759312000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    697840000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  15443243000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  20900395000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              43411                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        53511                       # Transaction distribution
system.membus.trans_dist::CleanEvict            33273                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             51571                       # Transaction distribution
system.membus.trans_dist::ReadExResp            51571                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         43411                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       276749                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       276749                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 276749                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      9503552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      9503552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 9503552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             94983                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   94983    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               94983                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  20900395000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            98952750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          118727500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            873907                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       186843                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       728105                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          121064                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              77                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             77                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            75008                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           75008                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        728692                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       145215                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2185361                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       660311                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2845672                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     93226816                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     22627520                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              115854336                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           88324                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3432896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1037188                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004388                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.066124                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1032639     99.56%     99.56% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4547      0.44%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1037188                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  20900395000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1809841499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1093229616                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         330573099                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
