
ExtraFeatures.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b804  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a4  0800b8c8  0800b8c8  0001b8c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bd6c  0800bd6c  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800bd6c  0800bd6c  0001bd6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bd74  0800bd74  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bd74  0800bd74  0001bd74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bd78  0800bd78  0001bd78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800bd7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000048c  200001d4  0800bf50  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000660  0800bf50  00020660  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013c7d  00000000  00000000  0002023f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002d70  00000000  00000000  00033ebc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001238  00000000  00000000  00036c30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e34  00000000  00000000  00037e68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000460e  00000000  00000000  00038c9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000174db  00000000  00000000  0003d2aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00078892  00000000  00000000  00054785  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000053dc  00000000  00000000  000cd018  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  000d23f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001d4 	.word	0x200001d4
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800b8ac 	.word	0x0800b8ac

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001d8 	.word	0x200001d8
 8000104:	0800b8ac 	.word	0x0800b8ac

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 fa8f 	bl	8001960 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 f9df 	bl	8001810 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 fa81 	bl	8001960 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 fa77 	bl	8001960 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 fa07 	bl	8001894 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 f9fd 	bl	8001894 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_cfrcmple>:
 80004a8:	4684      	mov	ip, r0
 80004aa:	0008      	movs	r0, r1
 80004ac:	4661      	mov	r1, ip
 80004ae:	e7ff      	b.n	80004b0 <__aeabi_cfcmpeq>

080004b0 <__aeabi_cfcmpeq>:
 80004b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004b2:	f000 fad3 	bl	8000a5c <__lesf2>
 80004b6:	2800      	cmp	r0, #0
 80004b8:	d401      	bmi.n	80004be <__aeabi_cfcmpeq+0xe>
 80004ba:	2100      	movs	r1, #0
 80004bc:	42c8      	cmn	r0, r1
 80004be:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004c0 <__aeabi_fcmpeq>:
 80004c0:	b510      	push	{r4, lr}
 80004c2:	f000 fa5f 	bl	8000984 <__eqsf2>
 80004c6:	4240      	negs	r0, r0
 80004c8:	3001      	adds	r0, #1
 80004ca:	bd10      	pop	{r4, pc}

080004cc <__aeabi_fcmplt>:
 80004cc:	b510      	push	{r4, lr}
 80004ce:	f000 fac5 	bl	8000a5c <__lesf2>
 80004d2:	2800      	cmp	r0, #0
 80004d4:	db01      	blt.n	80004da <__aeabi_fcmplt+0xe>
 80004d6:	2000      	movs	r0, #0
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	2001      	movs	r0, #1
 80004dc:	bd10      	pop	{r4, pc}
 80004de:	46c0      	nop			; (mov r8, r8)

080004e0 <__aeabi_fcmple>:
 80004e0:	b510      	push	{r4, lr}
 80004e2:	f000 fabb 	bl	8000a5c <__lesf2>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	dd01      	ble.n	80004ee <__aeabi_fcmple+0xe>
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	2001      	movs	r0, #1
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	46c0      	nop			; (mov r8, r8)

080004f4 <__aeabi_fcmpgt>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	f000 fa6b 	bl	80009d0 <__gesf2>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	dc01      	bgt.n	8000502 <__aeabi_fcmpgt+0xe>
 80004fe:	2000      	movs	r0, #0
 8000500:	bd10      	pop	{r4, pc}
 8000502:	2001      	movs	r0, #1
 8000504:	bd10      	pop	{r4, pc}
 8000506:	46c0      	nop			; (mov r8, r8)

08000508 <__aeabi_fcmpge>:
 8000508:	b510      	push	{r4, lr}
 800050a:	f000 fa61 	bl	80009d0 <__gesf2>
 800050e:	2800      	cmp	r0, #0
 8000510:	da01      	bge.n	8000516 <__aeabi_fcmpge+0xe>
 8000512:	2000      	movs	r0, #0
 8000514:	bd10      	pop	{r4, pc}
 8000516:	2001      	movs	r0, #1
 8000518:	bd10      	pop	{r4, pc}
 800051a:	46c0      	nop			; (mov r8, r8)

0800051c <__aeabi_uldivmod>:
 800051c:	2b00      	cmp	r3, #0
 800051e:	d111      	bne.n	8000544 <__aeabi_uldivmod+0x28>
 8000520:	2a00      	cmp	r2, #0
 8000522:	d10f      	bne.n	8000544 <__aeabi_uldivmod+0x28>
 8000524:	2900      	cmp	r1, #0
 8000526:	d100      	bne.n	800052a <__aeabi_uldivmod+0xe>
 8000528:	2800      	cmp	r0, #0
 800052a:	d002      	beq.n	8000532 <__aeabi_uldivmod+0x16>
 800052c:	2100      	movs	r1, #0
 800052e:	43c9      	mvns	r1, r1
 8000530:	0008      	movs	r0, r1
 8000532:	b407      	push	{r0, r1, r2}
 8000534:	4802      	ldr	r0, [pc, #8]	; (8000540 <__aeabi_uldivmod+0x24>)
 8000536:	a102      	add	r1, pc, #8	; (adr r1, 8000540 <__aeabi_uldivmod+0x24>)
 8000538:	1840      	adds	r0, r0, r1
 800053a:	9002      	str	r0, [sp, #8]
 800053c:	bd03      	pop	{r0, r1, pc}
 800053e:	46c0      	nop			; (mov r8, r8)
 8000540:	fffffee9 	.word	0xfffffee9
 8000544:	b403      	push	{r0, r1}
 8000546:	4668      	mov	r0, sp
 8000548:	b501      	push	{r0, lr}
 800054a:	9802      	ldr	r0, [sp, #8]
 800054c:	f000 f834 	bl	80005b8 <__udivmoddi4>
 8000550:	9b01      	ldr	r3, [sp, #4]
 8000552:	469e      	mov	lr, r3
 8000554:	b002      	add	sp, #8
 8000556:	bc0c      	pop	{r2, r3}
 8000558:	4770      	bx	lr
 800055a:	46c0      	nop			; (mov r8, r8)

0800055c <__aeabi_lmul>:
 800055c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800055e:	46ce      	mov	lr, r9
 8000560:	4699      	mov	r9, r3
 8000562:	0c03      	lsrs	r3, r0, #16
 8000564:	469c      	mov	ip, r3
 8000566:	0413      	lsls	r3, r2, #16
 8000568:	4647      	mov	r7, r8
 800056a:	0c1b      	lsrs	r3, r3, #16
 800056c:	001d      	movs	r5, r3
 800056e:	000e      	movs	r6, r1
 8000570:	4661      	mov	r1, ip
 8000572:	0404      	lsls	r4, r0, #16
 8000574:	0c24      	lsrs	r4, r4, #16
 8000576:	b580      	push	{r7, lr}
 8000578:	0007      	movs	r7, r0
 800057a:	0c10      	lsrs	r0, r2, #16
 800057c:	434b      	muls	r3, r1
 800057e:	4365      	muls	r5, r4
 8000580:	4341      	muls	r1, r0
 8000582:	4360      	muls	r0, r4
 8000584:	0c2c      	lsrs	r4, r5, #16
 8000586:	18c0      	adds	r0, r0, r3
 8000588:	1820      	adds	r0, r4, r0
 800058a:	468c      	mov	ip, r1
 800058c:	4283      	cmp	r3, r0
 800058e:	d903      	bls.n	8000598 <__aeabi_lmul+0x3c>
 8000590:	2380      	movs	r3, #128	; 0x80
 8000592:	025b      	lsls	r3, r3, #9
 8000594:	4698      	mov	r8, r3
 8000596:	44c4      	add	ip, r8
 8000598:	4649      	mov	r1, r9
 800059a:	4379      	muls	r1, r7
 800059c:	4356      	muls	r6, r2
 800059e:	0c03      	lsrs	r3, r0, #16
 80005a0:	042d      	lsls	r5, r5, #16
 80005a2:	0c2d      	lsrs	r5, r5, #16
 80005a4:	1989      	adds	r1, r1, r6
 80005a6:	4463      	add	r3, ip
 80005a8:	0400      	lsls	r0, r0, #16
 80005aa:	1940      	adds	r0, r0, r5
 80005ac:	18c9      	adds	r1, r1, r3
 80005ae:	bcc0      	pop	{r6, r7}
 80005b0:	46b9      	mov	r9, r7
 80005b2:	46b0      	mov	r8, r6
 80005b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005b6:	46c0      	nop			; (mov r8, r8)

080005b8 <__udivmoddi4>:
 80005b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005ba:	4657      	mov	r7, sl
 80005bc:	464e      	mov	r6, r9
 80005be:	4645      	mov	r5, r8
 80005c0:	46de      	mov	lr, fp
 80005c2:	b5e0      	push	{r5, r6, r7, lr}
 80005c4:	0004      	movs	r4, r0
 80005c6:	000d      	movs	r5, r1
 80005c8:	4692      	mov	sl, r2
 80005ca:	4699      	mov	r9, r3
 80005cc:	b083      	sub	sp, #12
 80005ce:	428b      	cmp	r3, r1
 80005d0:	d830      	bhi.n	8000634 <__udivmoddi4+0x7c>
 80005d2:	d02d      	beq.n	8000630 <__udivmoddi4+0x78>
 80005d4:	4649      	mov	r1, r9
 80005d6:	4650      	mov	r0, sl
 80005d8:	f002 f932 	bl	8002840 <__clzdi2>
 80005dc:	0029      	movs	r1, r5
 80005de:	0006      	movs	r6, r0
 80005e0:	0020      	movs	r0, r4
 80005e2:	f002 f92d 	bl	8002840 <__clzdi2>
 80005e6:	1a33      	subs	r3, r6, r0
 80005e8:	4698      	mov	r8, r3
 80005ea:	3b20      	subs	r3, #32
 80005ec:	d434      	bmi.n	8000658 <__udivmoddi4+0xa0>
 80005ee:	469b      	mov	fp, r3
 80005f0:	4653      	mov	r3, sl
 80005f2:	465a      	mov	r2, fp
 80005f4:	4093      	lsls	r3, r2
 80005f6:	4642      	mov	r2, r8
 80005f8:	001f      	movs	r7, r3
 80005fa:	4653      	mov	r3, sl
 80005fc:	4093      	lsls	r3, r2
 80005fe:	001e      	movs	r6, r3
 8000600:	42af      	cmp	r7, r5
 8000602:	d83b      	bhi.n	800067c <__udivmoddi4+0xc4>
 8000604:	42af      	cmp	r7, r5
 8000606:	d100      	bne.n	800060a <__udivmoddi4+0x52>
 8000608:	e079      	b.n	80006fe <__udivmoddi4+0x146>
 800060a:	465b      	mov	r3, fp
 800060c:	1ba4      	subs	r4, r4, r6
 800060e:	41bd      	sbcs	r5, r7
 8000610:	2b00      	cmp	r3, #0
 8000612:	da00      	bge.n	8000616 <__udivmoddi4+0x5e>
 8000614:	e076      	b.n	8000704 <__udivmoddi4+0x14c>
 8000616:	2200      	movs	r2, #0
 8000618:	2300      	movs	r3, #0
 800061a:	9200      	str	r2, [sp, #0]
 800061c:	9301      	str	r3, [sp, #4]
 800061e:	2301      	movs	r3, #1
 8000620:	465a      	mov	r2, fp
 8000622:	4093      	lsls	r3, r2
 8000624:	9301      	str	r3, [sp, #4]
 8000626:	2301      	movs	r3, #1
 8000628:	4642      	mov	r2, r8
 800062a:	4093      	lsls	r3, r2
 800062c:	9300      	str	r3, [sp, #0]
 800062e:	e029      	b.n	8000684 <__udivmoddi4+0xcc>
 8000630:	4282      	cmp	r2, r0
 8000632:	d9cf      	bls.n	80005d4 <__udivmoddi4+0x1c>
 8000634:	2200      	movs	r2, #0
 8000636:	2300      	movs	r3, #0
 8000638:	9200      	str	r2, [sp, #0]
 800063a:	9301      	str	r3, [sp, #4]
 800063c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800063e:	2b00      	cmp	r3, #0
 8000640:	d001      	beq.n	8000646 <__udivmoddi4+0x8e>
 8000642:	601c      	str	r4, [r3, #0]
 8000644:	605d      	str	r5, [r3, #4]
 8000646:	9800      	ldr	r0, [sp, #0]
 8000648:	9901      	ldr	r1, [sp, #4]
 800064a:	b003      	add	sp, #12
 800064c:	bcf0      	pop	{r4, r5, r6, r7}
 800064e:	46bb      	mov	fp, r7
 8000650:	46b2      	mov	sl, r6
 8000652:	46a9      	mov	r9, r5
 8000654:	46a0      	mov	r8, r4
 8000656:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000658:	4642      	mov	r2, r8
 800065a:	469b      	mov	fp, r3
 800065c:	2320      	movs	r3, #32
 800065e:	1a9b      	subs	r3, r3, r2
 8000660:	4652      	mov	r2, sl
 8000662:	40da      	lsrs	r2, r3
 8000664:	4641      	mov	r1, r8
 8000666:	0013      	movs	r3, r2
 8000668:	464a      	mov	r2, r9
 800066a:	408a      	lsls	r2, r1
 800066c:	0017      	movs	r7, r2
 800066e:	4642      	mov	r2, r8
 8000670:	431f      	orrs	r7, r3
 8000672:	4653      	mov	r3, sl
 8000674:	4093      	lsls	r3, r2
 8000676:	001e      	movs	r6, r3
 8000678:	42af      	cmp	r7, r5
 800067a:	d9c3      	bls.n	8000604 <__udivmoddi4+0x4c>
 800067c:	2200      	movs	r2, #0
 800067e:	2300      	movs	r3, #0
 8000680:	9200      	str	r2, [sp, #0]
 8000682:	9301      	str	r3, [sp, #4]
 8000684:	4643      	mov	r3, r8
 8000686:	2b00      	cmp	r3, #0
 8000688:	d0d8      	beq.n	800063c <__udivmoddi4+0x84>
 800068a:	07fb      	lsls	r3, r7, #31
 800068c:	0872      	lsrs	r2, r6, #1
 800068e:	431a      	orrs	r2, r3
 8000690:	4646      	mov	r6, r8
 8000692:	087b      	lsrs	r3, r7, #1
 8000694:	e00e      	b.n	80006b4 <__udivmoddi4+0xfc>
 8000696:	42ab      	cmp	r3, r5
 8000698:	d101      	bne.n	800069e <__udivmoddi4+0xe6>
 800069a:	42a2      	cmp	r2, r4
 800069c:	d80c      	bhi.n	80006b8 <__udivmoddi4+0x100>
 800069e:	1aa4      	subs	r4, r4, r2
 80006a0:	419d      	sbcs	r5, r3
 80006a2:	2001      	movs	r0, #1
 80006a4:	1924      	adds	r4, r4, r4
 80006a6:	416d      	adcs	r5, r5
 80006a8:	2100      	movs	r1, #0
 80006aa:	3e01      	subs	r6, #1
 80006ac:	1824      	adds	r4, r4, r0
 80006ae:	414d      	adcs	r5, r1
 80006b0:	2e00      	cmp	r6, #0
 80006b2:	d006      	beq.n	80006c2 <__udivmoddi4+0x10a>
 80006b4:	42ab      	cmp	r3, r5
 80006b6:	d9ee      	bls.n	8000696 <__udivmoddi4+0xde>
 80006b8:	3e01      	subs	r6, #1
 80006ba:	1924      	adds	r4, r4, r4
 80006bc:	416d      	adcs	r5, r5
 80006be:	2e00      	cmp	r6, #0
 80006c0:	d1f8      	bne.n	80006b4 <__udivmoddi4+0xfc>
 80006c2:	9800      	ldr	r0, [sp, #0]
 80006c4:	9901      	ldr	r1, [sp, #4]
 80006c6:	465b      	mov	r3, fp
 80006c8:	1900      	adds	r0, r0, r4
 80006ca:	4169      	adcs	r1, r5
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	db24      	blt.n	800071a <__udivmoddi4+0x162>
 80006d0:	002b      	movs	r3, r5
 80006d2:	465a      	mov	r2, fp
 80006d4:	4644      	mov	r4, r8
 80006d6:	40d3      	lsrs	r3, r2
 80006d8:	002a      	movs	r2, r5
 80006da:	40e2      	lsrs	r2, r4
 80006dc:	001c      	movs	r4, r3
 80006de:	465b      	mov	r3, fp
 80006e0:	0015      	movs	r5, r2
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	db2a      	blt.n	800073c <__udivmoddi4+0x184>
 80006e6:	0026      	movs	r6, r4
 80006e8:	409e      	lsls	r6, r3
 80006ea:	0033      	movs	r3, r6
 80006ec:	0026      	movs	r6, r4
 80006ee:	4647      	mov	r7, r8
 80006f0:	40be      	lsls	r6, r7
 80006f2:	0032      	movs	r2, r6
 80006f4:	1a80      	subs	r0, r0, r2
 80006f6:	4199      	sbcs	r1, r3
 80006f8:	9000      	str	r0, [sp, #0]
 80006fa:	9101      	str	r1, [sp, #4]
 80006fc:	e79e      	b.n	800063c <__udivmoddi4+0x84>
 80006fe:	42a3      	cmp	r3, r4
 8000700:	d8bc      	bhi.n	800067c <__udivmoddi4+0xc4>
 8000702:	e782      	b.n	800060a <__udivmoddi4+0x52>
 8000704:	4642      	mov	r2, r8
 8000706:	2320      	movs	r3, #32
 8000708:	2100      	movs	r1, #0
 800070a:	1a9b      	subs	r3, r3, r2
 800070c:	2200      	movs	r2, #0
 800070e:	9100      	str	r1, [sp, #0]
 8000710:	9201      	str	r2, [sp, #4]
 8000712:	2201      	movs	r2, #1
 8000714:	40da      	lsrs	r2, r3
 8000716:	9201      	str	r2, [sp, #4]
 8000718:	e785      	b.n	8000626 <__udivmoddi4+0x6e>
 800071a:	4642      	mov	r2, r8
 800071c:	2320      	movs	r3, #32
 800071e:	1a9b      	subs	r3, r3, r2
 8000720:	002a      	movs	r2, r5
 8000722:	4646      	mov	r6, r8
 8000724:	409a      	lsls	r2, r3
 8000726:	0023      	movs	r3, r4
 8000728:	40f3      	lsrs	r3, r6
 800072a:	4644      	mov	r4, r8
 800072c:	4313      	orrs	r3, r2
 800072e:	002a      	movs	r2, r5
 8000730:	40e2      	lsrs	r2, r4
 8000732:	001c      	movs	r4, r3
 8000734:	465b      	mov	r3, fp
 8000736:	0015      	movs	r5, r2
 8000738:	2b00      	cmp	r3, #0
 800073a:	dad4      	bge.n	80006e6 <__udivmoddi4+0x12e>
 800073c:	4642      	mov	r2, r8
 800073e:	002f      	movs	r7, r5
 8000740:	2320      	movs	r3, #32
 8000742:	0026      	movs	r6, r4
 8000744:	4097      	lsls	r7, r2
 8000746:	1a9b      	subs	r3, r3, r2
 8000748:	40de      	lsrs	r6, r3
 800074a:	003b      	movs	r3, r7
 800074c:	4333      	orrs	r3, r6
 800074e:	e7cd      	b.n	80006ec <__udivmoddi4+0x134>

08000750 <__aeabi_fdiv>:
 8000750:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000752:	464f      	mov	r7, r9
 8000754:	4646      	mov	r6, r8
 8000756:	46d6      	mov	lr, sl
 8000758:	0245      	lsls	r5, r0, #9
 800075a:	b5c0      	push	{r6, r7, lr}
 800075c:	0047      	lsls	r7, r0, #1
 800075e:	1c0c      	adds	r4, r1, #0
 8000760:	0a6d      	lsrs	r5, r5, #9
 8000762:	0e3f      	lsrs	r7, r7, #24
 8000764:	0fc6      	lsrs	r6, r0, #31
 8000766:	2f00      	cmp	r7, #0
 8000768:	d100      	bne.n	800076c <__aeabi_fdiv+0x1c>
 800076a:	e06f      	b.n	800084c <__aeabi_fdiv+0xfc>
 800076c:	2fff      	cmp	r7, #255	; 0xff
 800076e:	d100      	bne.n	8000772 <__aeabi_fdiv+0x22>
 8000770:	e074      	b.n	800085c <__aeabi_fdiv+0x10c>
 8000772:	2300      	movs	r3, #0
 8000774:	2280      	movs	r2, #128	; 0x80
 8000776:	4699      	mov	r9, r3
 8000778:	469a      	mov	sl, r3
 800077a:	00ed      	lsls	r5, r5, #3
 800077c:	04d2      	lsls	r2, r2, #19
 800077e:	4315      	orrs	r5, r2
 8000780:	3f7f      	subs	r7, #127	; 0x7f
 8000782:	0263      	lsls	r3, r4, #9
 8000784:	0a5b      	lsrs	r3, r3, #9
 8000786:	4698      	mov	r8, r3
 8000788:	0063      	lsls	r3, r4, #1
 800078a:	0e1b      	lsrs	r3, r3, #24
 800078c:	0fe4      	lsrs	r4, r4, #31
 800078e:	2b00      	cmp	r3, #0
 8000790:	d04d      	beq.n	800082e <__aeabi_fdiv+0xde>
 8000792:	2bff      	cmp	r3, #255	; 0xff
 8000794:	d045      	beq.n	8000822 <__aeabi_fdiv+0xd2>
 8000796:	4642      	mov	r2, r8
 8000798:	2180      	movs	r1, #128	; 0x80
 800079a:	00d2      	lsls	r2, r2, #3
 800079c:	04c9      	lsls	r1, r1, #19
 800079e:	4311      	orrs	r1, r2
 80007a0:	4688      	mov	r8, r1
 80007a2:	2200      	movs	r2, #0
 80007a4:	3b7f      	subs	r3, #127	; 0x7f
 80007a6:	0031      	movs	r1, r6
 80007a8:	1aff      	subs	r7, r7, r3
 80007aa:	464b      	mov	r3, r9
 80007ac:	4061      	eors	r1, r4
 80007ae:	b2c9      	uxtb	r1, r1
 80007b0:	2b0f      	cmp	r3, #15
 80007b2:	d900      	bls.n	80007b6 <__aeabi_fdiv+0x66>
 80007b4:	e0b8      	b.n	8000928 <__aeabi_fdiv+0x1d8>
 80007b6:	4870      	ldr	r0, [pc, #448]	; (8000978 <__aeabi_fdiv+0x228>)
 80007b8:	009b      	lsls	r3, r3, #2
 80007ba:	58c3      	ldr	r3, [r0, r3]
 80007bc:	469f      	mov	pc, r3
 80007be:	2300      	movs	r3, #0
 80007c0:	4698      	mov	r8, r3
 80007c2:	0026      	movs	r6, r4
 80007c4:	4645      	mov	r5, r8
 80007c6:	4692      	mov	sl, r2
 80007c8:	4653      	mov	r3, sl
 80007ca:	2b02      	cmp	r3, #2
 80007cc:	d100      	bne.n	80007d0 <__aeabi_fdiv+0x80>
 80007ce:	e08d      	b.n	80008ec <__aeabi_fdiv+0x19c>
 80007d0:	2b03      	cmp	r3, #3
 80007d2:	d100      	bne.n	80007d6 <__aeabi_fdiv+0x86>
 80007d4:	e0a1      	b.n	800091a <__aeabi_fdiv+0x1ca>
 80007d6:	2b01      	cmp	r3, #1
 80007d8:	d018      	beq.n	800080c <__aeabi_fdiv+0xbc>
 80007da:	003b      	movs	r3, r7
 80007dc:	337f      	adds	r3, #127	; 0x7f
 80007de:	2b00      	cmp	r3, #0
 80007e0:	dd6d      	ble.n	80008be <__aeabi_fdiv+0x16e>
 80007e2:	076a      	lsls	r2, r5, #29
 80007e4:	d004      	beq.n	80007f0 <__aeabi_fdiv+0xa0>
 80007e6:	220f      	movs	r2, #15
 80007e8:	402a      	ands	r2, r5
 80007ea:	2a04      	cmp	r2, #4
 80007ec:	d000      	beq.n	80007f0 <__aeabi_fdiv+0xa0>
 80007ee:	3504      	adds	r5, #4
 80007f0:	012a      	lsls	r2, r5, #4
 80007f2:	d503      	bpl.n	80007fc <__aeabi_fdiv+0xac>
 80007f4:	4b61      	ldr	r3, [pc, #388]	; (800097c <__aeabi_fdiv+0x22c>)
 80007f6:	401d      	ands	r5, r3
 80007f8:	003b      	movs	r3, r7
 80007fa:	3380      	adds	r3, #128	; 0x80
 80007fc:	2bfe      	cmp	r3, #254	; 0xfe
 80007fe:	dd00      	ble.n	8000802 <__aeabi_fdiv+0xb2>
 8000800:	e074      	b.n	80008ec <__aeabi_fdiv+0x19c>
 8000802:	01aa      	lsls	r2, r5, #6
 8000804:	0a52      	lsrs	r2, r2, #9
 8000806:	b2d8      	uxtb	r0, r3
 8000808:	e002      	b.n	8000810 <__aeabi_fdiv+0xc0>
 800080a:	000e      	movs	r6, r1
 800080c:	2000      	movs	r0, #0
 800080e:	2200      	movs	r2, #0
 8000810:	05c0      	lsls	r0, r0, #23
 8000812:	07f6      	lsls	r6, r6, #31
 8000814:	4310      	orrs	r0, r2
 8000816:	4330      	orrs	r0, r6
 8000818:	bce0      	pop	{r5, r6, r7}
 800081a:	46ba      	mov	sl, r7
 800081c:	46b1      	mov	r9, r6
 800081e:	46a8      	mov	r8, r5
 8000820:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000822:	4643      	mov	r3, r8
 8000824:	2b00      	cmp	r3, #0
 8000826:	d13f      	bne.n	80008a8 <__aeabi_fdiv+0x158>
 8000828:	2202      	movs	r2, #2
 800082a:	3fff      	subs	r7, #255	; 0xff
 800082c:	e003      	b.n	8000836 <__aeabi_fdiv+0xe6>
 800082e:	4643      	mov	r3, r8
 8000830:	2b00      	cmp	r3, #0
 8000832:	d12d      	bne.n	8000890 <__aeabi_fdiv+0x140>
 8000834:	2201      	movs	r2, #1
 8000836:	0031      	movs	r1, r6
 8000838:	464b      	mov	r3, r9
 800083a:	4061      	eors	r1, r4
 800083c:	b2c9      	uxtb	r1, r1
 800083e:	4313      	orrs	r3, r2
 8000840:	2b0f      	cmp	r3, #15
 8000842:	d838      	bhi.n	80008b6 <__aeabi_fdiv+0x166>
 8000844:	484e      	ldr	r0, [pc, #312]	; (8000980 <__aeabi_fdiv+0x230>)
 8000846:	009b      	lsls	r3, r3, #2
 8000848:	58c3      	ldr	r3, [r0, r3]
 800084a:	469f      	mov	pc, r3
 800084c:	2d00      	cmp	r5, #0
 800084e:	d113      	bne.n	8000878 <__aeabi_fdiv+0x128>
 8000850:	2304      	movs	r3, #4
 8000852:	4699      	mov	r9, r3
 8000854:	3b03      	subs	r3, #3
 8000856:	2700      	movs	r7, #0
 8000858:	469a      	mov	sl, r3
 800085a:	e792      	b.n	8000782 <__aeabi_fdiv+0x32>
 800085c:	2d00      	cmp	r5, #0
 800085e:	d105      	bne.n	800086c <__aeabi_fdiv+0x11c>
 8000860:	2308      	movs	r3, #8
 8000862:	4699      	mov	r9, r3
 8000864:	3b06      	subs	r3, #6
 8000866:	27ff      	movs	r7, #255	; 0xff
 8000868:	469a      	mov	sl, r3
 800086a:	e78a      	b.n	8000782 <__aeabi_fdiv+0x32>
 800086c:	230c      	movs	r3, #12
 800086e:	4699      	mov	r9, r3
 8000870:	3b09      	subs	r3, #9
 8000872:	27ff      	movs	r7, #255	; 0xff
 8000874:	469a      	mov	sl, r3
 8000876:	e784      	b.n	8000782 <__aeabi_fdiv+0x32>
 8000878:	0028      	movs	r0, r5
 800087a:	f001 ffc3 	bl	8002804 <__clzsi2>
 800087e:	2776      	movs	r7, #118	; 0x76
 8000880:	1f43      	subs	r3, r0, #5
 8000882:	409d      	lsls	r5, r3
 8000884:	2300      	movs	r3, #0
 8000886:	427f      	negs	r7, r7
 8000888:	4699      	mov	r9, r3
 800088a:	469a      	mov	sl, r3
 800088c:	1a3f      	subs	r7, r7, r0
 800088e:	e778      	b.n	8000782 <__aeabi_fdiv+0x32>
 8000890:	4640      	mov	r0, r8
 8000892:	f001 ffb7 	bl	8002804 <__clzsi2>
 8000896:	4642      	mov	r2, r8
 8000898:	1f43      	subs	r3, r0, #5
 800089a:	409a      	lsls	r2, r3
 800089c:	2376      	movs	r3, #118	; 0x76
 800089e:	425b      	negs	r3, r3
 80008a0:	4690      	mov	r8, r2
 80008a2:	1a1b      	subs	r3, r3, r0
 80008a4:	2200      	movs	r2, #0
 80008a6:	e77e      	b.n	80007a6 <__aeabi_fdiv+0x56>
 80008a8:	2303      	movs	r3, #3
 80008aa:	464a      	mov	r2, r9
 80008ac:	431a      	orrs	r2, r3
 80008ae:	4691      	mov	r9, r2
 80008b0:	33fc      	adds	r3, #252	; 0xfc
 80008b2:	2203      	movs	r2, #3
 80008b4:	e777      	b.n	80007a6 <__aeabi_fdiv+0x56>
 80008b6:	000e      	movs	r6, r1
 80008b8:	20ff      	movs	r0, #255	; 0xff
 80008ba:	2200      	movs	r2, #0
 80008bc:	e7a8      	b.n	8000810 <__aeabi_fdiv+0xc0>
 80008be:	2201      	movs	r2, #1
 80008c0:	1ad3      	subs	r3, r2, r3
 80008c2:	2b1b      	cmp	r3, #27
 80008c4:	dca2      	bgt.n	800080c <__aeabi_fdiv+0xbc>
 80008c6:	379e      	adds	r7, #158	; 0x9e
 80008c8:	002a      	movs	r2, r5
 80008ca:	40bd      	lsls	r5, r7
 80008cc:	40da      	lsrs	r2, r3
 80008ce:	1e6b      	subs	r3, r5, #1
 80008d0:	419d      	sbcs	r5, r3
 80008d2:	4315      	orrs	r5, r2
 80008d4:	076a      	lsls	r2, r5, #29
 80008d6:	d004      	beq.n	80008e2 <__aeabi_fdiv+0x192>
 80008d8:	220f      	movs	r2, #15
 80008da:	402a      	ands	r2, r5
 80008dc:	2a04      	cmp	r2, #4
 80008de:	d000      	beq.n	80008e2 <__aeabi_fdiv+0x192>
 80008e0:	3504      	adds	r5, #4
 80008e2:	016a      	lsls	r2, r5, #5
 80008e4:	d544      	bpl.n	8000970 <__aeabi_fdiv+0x220>
 80008e6:	2001      	movs	r0, #1
 80008e8:	2200      	movs	r2, #0
 80008ea:	e791      	b.n	8000810 <__aeabi_fdiv+0xc0>
 80008ec:	20ff      	movs	r0, #255	; 0xff
 80008ee:	2200      	movs	r2, #0
 80008f0:	e78e      	b.n	8000810 <__aeabi_fdiv+0xc0>
 80008f2:	2280      	movs	r2, #128	; 0x80
 80008f4:	2600      	movs	r6, #0
 80008f6:	20ff      	movs	r0, #255	; 0xff
 80008f8:	03d2      	lsls	r2, r2, #15
 80008fa:	e789      	b.n	8000810 <__aeabi_fdiv+0xc0>
 80008fc:	2300      	movs	r3, #0
 80008fe:	4698      	mov	r8, r3
 8000900:	2280      	movs	r2, #128	; 0x80
 8000902:	03d2      	lsls	r2, r2, #15
 8000904:	4215      	tst	r5, r2
 8000906:	d008      	beq.n	800091a <__aeabi_fdiv+0x1ca>
 8000908:	4643      	mov	r3, r8
 800090a:	4213      	tst	r3, r2
 800090c:	d105      	bne.n	800091a <__aeabi_fdiv+0x1ca>
 800090e:	431a      	orrs	r2, r3
 8000910:	0252      	lsls	r2, r2, #9
 8000912:	0026      	movs	r6, r4
 8000914:	20ff      	movs	r0, #255	; 0xff
 8000916:	0a52      	lsrs	r2, r2, #9
 8000918:	e77a      	b.n	8000810 <__aeabi_fdiv+0xc0>
 800091a:	2280      	movs	r2, #128	; 0x80
 800091c:	03d2      	lsls	r2, r2, #15
 800091e:	432a      	orrs	r2, r5
 8000920:	0252      	lsls	r2, r2, #9
 8000922:	20ff      	movs	r0, #255	; 0xff
 8000924:	0a52      	lsrs	r2, r2, #9
 8000926:	e773      	b.n	8000810 <__aeabi_fdiv+0xc0>
 8000928:	4642      	mov	r2, r8
 800092a:	016b      	lsls	r3, r5, #5
 800092c:	0155      	lsls	r5, r2, #5
 800092e:	42ab      	cmp	r3, r5
 8000930:	d21a      	bcs.n	8000968 <__aeabi_fdiv+0x218>
 8000932:	201b      	movs	r0, #27
 8000934:	2200      	movs	r2, #0
 8000936:	3f01      	subs	r7, #1
 8000938:	2601      	movs	r6, #1
 800093a:	001c      	movs	r4, r3
 800093c:	0052      	lsls	r2, r2, #1
 800093e:	005b      	lsls	r3, r3, #1
 8000940:	2c00      	cmp	r4, #0
 8000942:	db01      	blt.n	8000948 <__aeabi_fdiv+0x1f8>
 8000944:	429d      	cmp	r5, r3
 8000946:	d801      	bhi.n	800094c <__aeabi_fdiv+0x1fc>
 8000948:	1b5b      	subs	r3, r3, r5
 800094a:	4332      	orrs	r2, r6
 800094c:	3801      	subs	r0, #1
 800094e:	2800      	cmp	r0, #0
 8000950:	d1f3      	bne.n	800093a <__aeabi_fdiv+0x1ea>
 8000952:	1e58      	subs	r0, r3, #1
 8000954:	4183      	sbcs	r3, r0
 8000956:	4313      	orrs	r3, r2
 8000958:	001d      	movs	r5, r3
 800095a:	003b      	movs	r3, r7
 800095c:	337f      	adds	r3, #127	; 0x7f
 800095e:	000e      	movs	r6, r1
 8000960:	2b00      	cmp	r3, #0
 8000962:	dd00      	ble.n	8000966 <__aeabi_fdiv+0x216>
 8000964:	e73d      	b.n	80007e2 <__aeabi_fdiv+0x92>
 8000966:	e7aa      	b.n	80008be <__aeabi_fdiv+0x16e>
 8000968:	201a      	movs	r0, #26
 800096a:	2201      	movs	r2, #1
 800096c:	1b5b      	subs	r3, r3, r5
 800096e:	e7e3      	b.n	8000938 <__aeabi_fdiv+0x1e8>
 8000970:	01aa      	lsls	r2, r5, #6
 8000972:	2000      	movs	r0, #0
 8000974:	0a52      	lsrs	r2, r2, #9
 8000976:	e74b      	b.n	8000810 <__aeabi_fdiv+0xc0>
 8000978:	0800b8d0 	.word	0x0800b8d0
 800097c:	f7ffffff 	.word	0xf7ffffff
 8000980:	0800b910 	.word	0x0800b910

08000984 <__eqsf2>:
 8000984:	b570      	push	{r4, r5, r6, lr}
 8000986:	0042      	lsls	r2, r0, #1
 8000988:	0245      	lsls	r5, r0, #9
 800098a:	024e      	lsls	r6, r1, #9
 800098c:	004c      	lsls	r4, r1, #1
 800098e:	0fc3      	lsrs	r3, r0, #31
 8000990:	0a6d      	lsrs	r5, r5, #9
 8000992:	2001      	movs	r0, #1
 8000994:	0e12      	lsrs	r2, r2, #24
 8000996:	0a76      	lsrs	r6, r6, #9
 8000998:	0e24      	lsrs	r4, r4, #24
 800099a:	0fc9      	lsrs	r1, r1, #31
 800099c:	2aff      	cmp	r2, #255	; 0xff
 800099e:	d006      	beq.n	80009ae <__eqsf2+0x2a>
 80009a0:	2cff      	cmp	r4, #255	; 0xff
 80009a2:	d003      	beq.n	80009ac <__eqsf2+0x28>
 80009a4:	42a2      	cmp	r2, r4
 80009a6:	d101      	bne.n	80009ac <__eqsf2+0x28>
 80009a8:	42b5      	cmp	r5, r6
 80009aa:	d006      	beq.n	80009ba <__eqsf2+0x36>
 80009ac:	bd70      	pop	{r4, r5, r6, pc}
 80009ae:	2d00      	cmp	r5, #0
 80009b0:	d1fc      	bne.n	80009ac <__eqsf2+0x28>
 80009b2:	2cff      	cmp	r4, #255	; 0xff
 80009b4:	d1fa      	bne.n	80009ac <__eqsf2+0x28>
 80009b6:	2e00      	cmp	r6, #0
 80009b8:	d1f8      	bne.n	80009ac <__eqsf2+0x28>
 80009ba:	428b      	cmp	r3, r1
 80009bc:	d006      	beq.n	80009cc <__eqsf2+0x48>
 80009be:	2001      	movs	r0, #1
 80009c0:	2a00      	cmp	r2, #0
 80009c2:	d1f3      	bne.n	80009ac <__eqsf2+0x28>
 80009c4:	0028      	movs	r0, r5
 80009c6:	1e43      	subs	r3, r0, #1
 80009c8:	4198      	sbcs	r0, r3
 80009ca:	e7ef      	b.n	80009ac <__eqsf2+0x28>
 80009cc:	2000      	movs	r0, #0
 80009ce:	e7ed      	b.n	80009ac <__eqsf2+0x28>

080009d0 <__gesf2>:
 80009d0:	b570      	push	{r4, r5, r6, lr}
 80009d2:	0042      	lsls	r2, r0, #1
 80009d4:	0245      	lsls	r5, r0, #9
 80009d6:	024e      	lsls	r6, r1, #9
 80009d8:	004c      	lsls	r4, r1, #1
 80009da:	0fc3      	lsrs	r3, r0, #31
 80009dc:	0a6d      	lsrs	r5, r5, #9
 80009de:	0e12      	lsrs	r2, r2, #24
 80009e0:	0a76      	lsrs	r6, r6, #9
 80009e2:	0e24      	lsrs	r4, r4, #24
 80009e4:	0fc8      	lsrs	r0, r1, #31
 80009e6:	2aff      	cmp	r2, #255	; 0xff
 80009e8:	d01b      	beq.n	8000a22 <__gesf2+0x52>
 80009ea:	2cff      	cmp	r4, #255	; 0xff
 80009ec:	d00e      	beq.n	8000a0c <__gesf2+0x3c>
 80009ee:	2a00      	cmp	r2, #0
 80009f0:	d11b      	bne.n	8000a2a <__gesf2+0x5a>
 80009f2:	2c00      	cmp	r4, #0
 80009f4:	d101      	bne.n	80009fa <__gesf2+0x2a>
 80009f6:	2e00      	cmp	r6, #0
 80009f8:	d01c      	beq.n	8000a34 <__gesf2+0x64>
 80009fa:	2d00      	cmp	r5, #0
 80009fc:	d00c      	beq.n	8000a18 <__gesf2+0x48>
 80009fe:	4283      	cmp	r3, r0
 8000a00:	d01c      	beq.n	8000a3c <__gesf2+0x6c>
 8000a02:	2102      	movs	r1, #2
 8000a04:	1e58      	subs	r0, r3, #1
 8000a06:	4008      	ands	r0, r1
 8000a08:	3801      	subs	r0, #1
 8000a0a:	bd70      	pop	{r4, r5, r6, pc}
 8000a0c:	2e00      	cmp	r6, #0
 8000a0e:	d122      	bne.n	8000a56 <__gesf2+0x86>
 8000a10:	2a00      	cmp	r2, #0
 8000a12:	d1f4      	bne.n	80009fe <__gesf2+0x2e>
 8000a14:	2d00      	cmp	r5, #0
 8000a16:	d1f2      	bne.n	80009fe <__gesf2+0x2e>
 8000a18:	2800      	cmp	r0, #0
 8000a1a:	d1f6      	bne.n	8000a0a <__gesf2+0x3a>
 8000a1c:	2001      	movs	r0, #1
 8000a1e:	4240      	negs	r0, r0
 8000a20:	e7f3      	b.n	8000a0a <__gesf2+0x3a>
 8000a22:	2d00      	cmp	r5, #0
 8000a24:	d117      	bne.n	8000a56 <__gesf2+0x86>
 8000a26:	2cff      	cmp	r4, #255	; 0xff
 8000a28:	d0f0      	beq.n	8000a0c <__gesf2+0x3c>
 8000a2a:	2c00      	cmp	r4, #0
 8000a2c:	d1e7      	bne.n	80009fe <__gesf2+0x2e>
 8000a2e:	2e00      	cmp	r6, #0
 8000a30:	d1e5      	bne.n	80009fe <__gesf2+0x2e>
 8000a32:	e7e6      	b.n	8000a02 <__gesf2+0x32>
 8000a34:	2000      	movs	r0, #0
 8000a36:	2d00      	cmp	r5, #0
 8000a38:	d0e7      	beq.n	8000a0a <__gesf2+0x3a>
 8000a3a:	e7e2      	b.n	8000a02 <__gesf2+0x32>
 8000a3c:	42a2      	cmp	r2, r4
 8000a3e:	dc05      	bgt.n	8000a4c <__gesf2+0x7c>
 8000a40:	dbea      	blt.n	8000a18 <__gesf2+0x48>
 8000a42:	42b5      	cmp	r5, r6
 8000a44:	d802      	bhi.n	8000a4c <__gesf2+0x7c>
 8000a46:	d3e7      	bcc.n	8000a18 <__gesf2+0x48>
 8000a48:	2000      	movs	r0, #0
 8000a4a:	e7de      	b.n	8000a0a <__gesf2+0x3a>
 8000a4c:	4243      	negs	r3, r0
 8000a4e:	4158      	adcs	r0, r3
 8000a50:	0040      	lsls	r0, r0, #1
 8000a52:	3801      	subs	r0, #1
 8000a54:	e7d9      	b.n	8000a0a <__gesf2+0x3a>
 8000a56:	2002      	movs	r0, #2
 8000a58:	4240      	negs	r0, r0
 8000a5a:	e7d6      	b.n	8000a0a <__gesf2+0x3a>

08000a5c <__lesf2>:
 8000a5c:	b570      	push	{r4, r5, r6, lr}
 8000a5e:	0042      	lsls	r2, r0, #1
 8000a60:	0245      	lsls	r5, r0, #9
 8000a62:	024e      	lsls	r6, r1, #9
 8000a64:	004c      	lsls	r4, r1, #1
 8000a66:	0fc3      	lsrs	r3, r0, #31
 8000a68:	0a6d      	lsrs	r5, r5, #9
 8000a6a:	0e12      	lsrs	r2, r2, #24
 8000a6c:	0a76      	lsrs	r6, r6, #9
 8000a6e:	0e24      	lsrs	r4, r4, #24
 8000a70:	0fc8      	lsrs	r0, r1, #31
 8000a72:	2aff      	cmp	r2, #255	; 0xff
 8000a74:	d00b      	beq.n	8000a8e <__lesf2+0x32>
 8000a76:	2cff      	cmp	r4, #255	; 0xff
 8000a78:	d00d      	beq.n	8000a96 <__lesf2+0x3a>
 8000a7a:	2a00      	cmp	r2, #0
 8000a7c:	d11f      	bne.n	8000abe <__lesf2+0x62>
 8000a7e:	2c00      	cmp	r4, #0
 8000a80:	d116      	bne.n	8000ab0 <__lesf2+0x54>
 8000a82:	2e00      	cmp	r6, #0
 8000a84:	d114      	bne.n	8000ab0 <__lesf2+0x54>
 8000a86:	2000      	movs	r0, #0
 8000a88:	2d00      	cmp	r5, #0
 8000a8a:	d010      	beq.n	8000aae <__lesf2+0x52>
 8000a8c:	e009      	b.n	8000aa2 <__lesf2+0x46>
 8000a8e:	2d00      	cmp	r5, #0
 8000a90:	d10c      	bne.n	8000aac <__lesf2+0x50>
 8000a92:	2cff      	cmp	r4, #255	; 0xff
 8000a94:	d113      	bne.n	8000abe <__lesf2+0x62>
 8000a96:	2e00      	cmp	r6, #0
 8000a98:	d108      	bne.n	8000aac <__lesf2+0x50>
 8000a9a:	2a00      	cmp	r2, #0
 8000a9c:	d008      	beq.n	8000ab0 <__lesf2+0x54>
 8000a9e:	4283      	cmp	r3, r0
 8000aa0:	d012      	beq.n	8000ac8 <__lesf2+0x6c>
 8000aa2:	2102      	movs	r1, #2
 8000aa4:	1e58      	subs	r0, r3, #1
 8000aa6:	4008      	ands	r0, r1
 8000aa8:	3801      	subs	r0, #1
 8000aaa:	e000      	b.n	8000aae <__lesf2+0x52>
 8000aac:	2002      	movs	r0, #2
 8000aae:	bd70      	pop	{r4, r5, r6, pc}
 8000ab0:	2d00      	cmp	r5, #0
 8000ab2:	d1f4      	bne.n	8000a9e <__lesf2+0x42>
 8000ab4:	2800      	cmp	r0, #0
 8000ab6:	d1fa      	bne.n	8000aae <__lesf2+0x52>
 8000ab8:	2001      	movs	r0, #1
 8000aba:	4240      	negs	r0, r0
 8000abc:	e7f7      	b.n	8000aae <__lesf2+0x52>
 8000abe:	2c00      	cmp	r4, #0
 8000ac0:	d1ed      	bne.n	8000a9e <__lesf2+0x42>
 8000ac2:	2e00      	cmp	r6, #0
 8000ac4:	d1eb      	bne.n	8000a9e <__lesf2+0x42>
 8000ac6:	e7ec      	b.n	8000aa2 <__lesf2+0x46>
 8000ac8:	42a2      	cmp	r2, r4
 8000aca:	dc05      	bgt.n	8000ad8 <__lesf2+0x7c>
 8000acc:	dbf2      	blt.n	8000ab4 <__lesf2+0x58>
 8000ace:	42b5      	cmp	r5, r6
 8000ad0:	d802      	bhi.n	8000ad8 <__lesf2+0x7c>
 8000ad2:	d3ef      	bcc.n	8000ab4 <__lesf2+0x58>
 8000ad4:	2000      	movs	r0, #0
 8000ad6:	e7ea      	b.n	8000aae <__lesf2+0x52>
 8000ad8:	4243      	negs	r3, r0
 8000ada:	4158      	adcs	r0, r3
 8000adc:	0040      	lsls	r0, r0, #1
 8000ade:	3801      	subs	r0, #1
 8000ae0:	e7e5      	b.n	8000aae <__lesf2+0x52>
 8000ae2:	46c0      	nop			; (mov r8, r8)

08000ae4 <__aeabi_ui2f>:
 8000ae4:	b570      	push	{r4, r5, r6, lr}
 8000ae6:	1e04      	subs	r4, r0, #0
 8000ae8:	d00e      	beq.n	8000b08 <__aeabi_ui2f+0x24>
 8000aea:	f001 fe8b 	bl	8002804 <__clzsi2>
 8000aee:	239e      	movs	r3, #158	; 0x9e
 8000af0:	0001      	movs	r1, r0
 8000af2:	1a1b      	subs	r3, r3, r0
 8000af4:	2b96      	cmp	r3, #150	; 0x96
 8000af6:	dc0c      	bgt.n	8000b12 <__aeabi_ui2f+0x2e>
 8000af8:	2808      	cmp	r0, #8
 8000afa:	d02c      	beq.n	8000b56 <__aeabi_ui2f+0x72>
 8000afc:	3908      	subs	r1, #8
 8000afe:	408c      	lsls	r4, r1
 8000b00:	0264      	lsls	r4, r4, #9
 8000b02:	0a64      	lsrs	r4, r4, #9
 8000b04:	b2d8      	uxtb	r0, r3
 8000b06:	e001      	b.n	8000b0c <__aeabi_ui2f+0x28>
 8000b08:	2000      	movs	r0, #0
 8000b0a:	2400      	movs	r4, #0
 8000b0c:	05c0      	lsls	r0, r0, #23
 8000b0e:	4320      	orrs	r0, r4
 8000b10:	bd70      	pop	{r4, r5, r6, pc}
 8000b12:	2b99      	cmp	r3, #153	; 0x99
 8000b14:	dd0a      	ble.n	8000b2c <__aeabi_ui2f+0x48>
 8000b16:	0002      	movs	r2, r0
 8000b18:	0020      	movs	r0, r4
 8000b1a:	321b      	adds	r2, #27
 8000b1c:	4090      	lsls	r0, r2
 8000b1e:	0002      	movs	r2, r0
 8000b20:	1e50      	subs	r0, r2, #1
 8000b22:	4182      	sbcs	r2, r0
 8000b24:	2005      	movs	r0, #5
 8000b26:	1a40      	subs	r0, r0, r1
 8000b28:	40c4      	lsrs	r4, r0
 8000b2a:	4314      	orrs	r4, r2
 8000b2c:	2905      	cmp	r1, #5
 8000b2e:	dc16      	bgt.n	8000b5e <__aeabi_ui2f+0x7a>
 8000b30:	0022      	movs	r2, r4
 8000b32:	480f      	ldr	r0, [pc, #60]	; (8000b70 <__aeabi_ui2f+0x8c>)
 8000b34:	4002      	ands	r2, r0
 8000b36:	0765      	lsls	r5, r4, #29
 8000b38:	d009      	beq.n	8000b4e <__aeabi_ui2f+0x6a>
 8000b3a:	250f      	movs	r5, #15
 8000b3c:	402c      	ands	r4, r5
 8000b3e:	2c04      	cmp	r4, #4
 8000b40:	d005      	beq.n	8000b4e <__aeabi_ui2f+0x6a>
 8000b42:	3204      	adds	r2, #4
 8000b44:	0154      	lsls	r4, r2, #5
 8000b46:	d502      	bpl.n	8000b4e <__aeabi_ui2f+0x6a>
 8000b48:	239f      	movs	r3, #159	; 0x9f
 8000b4a:	4002      	ands	r2, r0
 8000b4c:	1a5b      	subs	r3, r3, r1
 8000b4e:	0192      	lsls	r2, r2, #6
 8000b50:	0a54      	lsrs	r4, r2, #9
 8000b52:	b2d8      	uxtb	r0, r3
 8000b54:	e7da      	b.n	8000b0c <__aeabi_ui2f+0x28>
 8000b56:	0264      	lsls	r4, r4, #9
 8000b58:	2096      	movs	r0, #150	; 0x96
 8000b5a:	0a64      	lsrs	r4, r4, #9
 8000b5c:	e7d6      	b.n	8000b0c <__aeabi_ui2f+0x28>
 8000b5e:	1f4a      	subs	r2, r1, #5
 8000b60:	4094      	lsls	r4, r2
 8000b62:	0022      	movs	r2, r4
 8000b64:	4802      	ldr	r0, [pc, #8]	; (8000b70 <__aeabi_ui2f+0x8c>)
 8000b66:	4002      	ands	r2, r0
 8000b68:	0765      	lsls	r5, r4, #29
 8000b6a:	d0f0      	beq.n	8000b4e <__aeabi_ui2f+0x6a>
 8000b6c:	e7e5      	b.n	8000b3a <__aeabi_ui2f+0x56>
 8000b6e:	46c0      	nop			; (mov r8, r8)
 8000b70:	fbffffff 	.word	0xfbffffff

08000b74 <__aeabi_dadd>:
 8000b74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b76:	464f      	mov	r7, r9
 8000b78:	4646      	mov	r6, r8
 8000b7a:	46d6      	mov	lr, sl
 8000b7c:	0004      	movs	r4, r0
 8000b7e:	b5c0      	push	{r6, r7, lr}
 8000b80:	001f      	movs	r7, r3
 8000b82:	030b      	lsls	r3, r1, #12
 8000b84:	0010      	movs	r0, r2
 8000b86:	004e      	lsls	r6, r1, #1
 8000b88:	0a5b      	lsrs	r3, r3, #9
 8000b8a:	0fcd      	lsrs	r5, r1, #31
 8000b8c:	0f61      	lsrs	r1, r4, #29
 8000b8e:	007a      	lsls	r2, r7, #1
 8000b90:	4319      	orrs	r1, r3
 8000b92:	00e3      	lsls	r3, r4, #3
 8000b94:	033c      	lsls	r4, r7, #12
 8000b96:	0fff      	lsrs	r7, r7, #31
 8000b98:	46bc      	mov	ip, r7
 8000b9a:	0a64      	lsrs	r4, r4, #9
 8000b9c:	0f47      	lsrs	r7, r0, #29
 8000b9e:	4327      	orrs	r7, r4
 8000ba0:	0d76      	lsrs	r6, r6, #21
 8000ba2:	0d52      	lsrs	r2, r2, #21
 8000ba4:	00c0      	lsls	r0, r0, #3
 8000ba6:	46b9      	mov	r9, r7
 8000ba8:	4680      	mov	r8, r0
 8000baa:	1ab7      	subs	r7, r6, r2
 8000bac:	4565      	cmp	r5, ip
 8000bae:	d100      	bne.n	8000bb2 <__aeabi_dadd+0x3e>
 8000bb0:	e09b      	b.n	8000cea <__aeabi_dadd+0x176>
 8000bb2:	2f00      	cmp	r7, #0
 8000bb4:	dc00      	bgt.n	8000bb8 <__aeabi_dadd+0x44>
 8000bb6:	e084      	b.n	8000cc2 <__aeabi_dadd+0x14e>
 8000bb8:	2a00      	cmp	r2, #0
 8000bba:	d100      	bne.n	8000bbe <__aeabi_dadd+0x4a>
 8000bbc:	e0be      	b.n	8000d3c <__aeabi_dadd+0x1c8>
 8000bbe:	4ac8      	ldr	r2, [pc, #800]	; (8000ee0 <__aeabi_dadd+0x36c>)
 8000bc0:	4296      	cmp	r6, r2
 8000bc2:	d100      	bne.n	8000bc6 <__aeabi_dadd+0x52>
 8000bc4:	e124      	b.n	8000e10 <__aeabi_dadd+0x29c>
 8000bc6:	2280      	movs	r2, #128	; 0x80
 8000bc8:	464c      	mov	r4, r9
 8000bca:	0412      	lsls	r2, r2, #16
 8000bcc:	4314      	orrs	r4, r2
 8000bce:	46a1      	mov	r9, r4
 8000bd0:	2f38      	cmp	r7, #56	; 0x38
 8000bd2:	dd00      	ble.n	8000bd6 <__aeabi_dadd+0x62>
 8000bd4:	e167      	b.n	8000ea6 <__aeabi_dadd+0x332>
 8000bd6:	2f1f      	cmp	r7, #31
 8000bd8:	dd00      	ble.n	8000bdc <__aeabi_dadd+0x68>
 8000bda:	e1d6      	b.n	8000f8a <__aeabi_dadd+0x416>
 8000bdc:	2220      	movs	r2, #32
 8000bde:	464c      	mov	r4, r9
 8000be0:	1bd2      	subs	r2, r2, r7
 8000be2:	4094      	lsls	r4, r2
 8000be4:	46a2      	mov	sl, r4
 8000be6:	4644      	mov	r4, r8
 8000be8:	40fc      	lsrs	r4, r7
 8000bea:	0020      	movs	r0, r4
 8000bec:	4654      	mov	r4, sl
 8000bee:	4304      	orrs	r4, r0
 8000bf0:	4640      	mov	r0, r8
 8000bf2:	4090      	lsls	r0, r2
 8000bf4:	1e42      	subs	r2, r0, #1
 8000bf6:	4190      	sbcs	r0, r2
 8000bf8:	464a      	mov	r2, r9
 8000bfa:	40fa      	lsrs	r2, r7
 8000bfc:	4304      	orrs	r4, r0
 8000bfe:	1a89      	subs	r1, r1, r2
 8000c00:	1b1c      	subs	r4, r3, r4
 8000c02:	42a3      	cmp	r3, r4
 8000c04:	4192      	sbcs	r2, r2
 8000c06:	4252      	negs	r2, r2
 8000c08:	1a8b      	subs	r3, r1, r2
 8000c0a:	469a      	mov	sl, r3
 8000c0c:	4653      	mov	r3, sl
 8000c0e:	021b      	lsls	r3, r3, #8
 8000c10:	d400      	bmi.n	8000c14 <__aeabi_dadd+0xa0>
 8000c12:	e0d4      	b.n	8000dbe <__aeabi_dadd+0x24a>
 8000c14:	4653      	mov	r3, sl
 8000c16:	025a      	lsls	r2, r3, #9
 8000c18:	0a53      	lsrs	r3, r2, #9
 8000c1a:	469a      	mov	sl, r3
 8000c1c:	4653      	mov	r3, sl
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d100      	bne.n	8000c24 <__aeabi_dadd+0xb0>
 8000c22:	e104      	b.n	8000e2e <__aeabi_dadd+0x2ba>
 8000c24:	4650      	mov	r0, sl
 8000c26:	f001 fded 	bl	8002804 <__clzsi2>
 8000c2a:	0003      	movs	r3, r0
 8000c2c:	3b08      	subs	r3, #8
 8000c2e:	2220      	movs	r2, #32
 8000c30:	0020      	movs	r0, r4
 8000c32:	1ad2      	subs	r2, r2, r3
 8000c34:	4651      	mov	r1, sl
 8000c36:	40d0      	lsrs	r0, r2
 8000c38:	4099      	lsls	r1, r3
 8000c3a:	0002      	movs	r2, r0
 8000c3c:	409c      	lsls	r4, r3
 8000c3e:	430a      	orrs	r2, r1
 8000c40:	42b3      	cmp	r3, r6
 8000c42:	da00      	bge.n	8000c46 <__aeabi_dadd+0xd2>
 8000c44:	e102      	b.n	8000e4c <__aeabi_dadd+0x2d8>
 8000c46:	1b9b      	subs	r3, r3, r6
 8000c48:	1c59      	adds	r1, r3, #1
 8000c4a:	291f      	cmp	r1, #31
 8000c4c:	dd00      	ble.n	8000c50 <__aeabi_dadd+0xdc>
 8000c4e:	e0a7      	b.n	8000da0 <__aeabi_dadd+0x22c>
 8000c50:	2320      	movs	r3, #32
 8000c52:	0010      	movs	r0, r2
 8000c54:	0026      	movs	r6, r4
 8000c56:	1a5b      	subs	r3, r3, r1
 8000c58:	409c      	lsls	r4, r3
 8000c5a:	4098      	lsls	r0, r3
 8000c5c:	40ce      	lsrs	r6, r1
 8000c5e:	40ca      	lsrs	r2, r1
 8000c60:	1e63      	subs	r3, r4, #1
 8000c62:	419c      	sbcs	r4, r3
 8000c64:	4330      	orrs	r0, r6
 8000c66:	4692      	mov	sl, r2
 8000c68:	2600      	movs	r6, #0
 8000c6a:	4304      	orrs	r4, r0
 8000c6c:	0763      	lsls	r3, r4, #29
 8000c6e:	d009      	beq.n	8000c84 <__aeabi_dadd+0x110>
 8000c70:	230f      	movs	r3, #15
 8000c72:	4023      	ands	r3, r4
 8000c74:	2b04      	cmp	r3, #4
 8000c76:	d005      	beq.n	8000c84 <__aeabi_dadd+0x110>
 8000c78:	1d23      	adds	r3, r4, #4
 8000c7a:	42a3      	cmp	r3, r4
 8000c7c:	41a4      	sbcs	r4, r4
 8000c7e:	4264      	negs	r4, r4
 8000c80:	44a2      	add	sl, r4
 8000c82:	001c      	movs	r4, r3
 8000c84:	4653      	mov	r3, sl
 8000c86:	021b      	lsls	r3, r3, #8
 8000c88:	d400      	bmi.n	8000c8c <__aeabi_dadd+0x118>
 8000c8a:	e09b      	b.n	8000dc4 <__aeabi_dadd+0x250>
 8000c8c:	4b94      	ldr	r3, [pc, #592]	; (8000ee0 <__aeabi_dadd+0x36c>)
 8000c8e:	3601      	adds	r6, #1
 8000c90:	429e      	cmp	r6, r3
 8000c92:	d100      	bne.n	8000c96 <__aeabi_dadd+0x122>
 8000c94:	e0b8      	b.n	8000e08 <__aeabi_dadd+0x294>
 8000c96:	4653      	mov	r3, sl
 8000c98:	4992      	ldr	r1, [pc, #584]	; (8000ee4 <__aeabi_dadd+0x370>)
 8000c9a:	08e4      	lsrs	r4, r4, #3
 8000c9c:	400b      	ands	r3, r1
 8000c9e:	0019      	movs	r1, r3
 8000ca0:	075b      	lsls	r3, r3, #29
 8000ca2:	4323      	orrs	r3, r4
 8000ca4:	0572      	lsls	r2, r6, #21
 8000ca6:	024c      	lsls	r4, r1, #9
 8000ca8:	0b24      	lsrs	r4, r4, #12
 8000caa:	0d52      	lsrs	r2, r2, #21
 8000cac:	0512      	lsls	r2, r2, #20
 8000cae:	07ed      	lsls	r5, r5, #31
 8000cb0:	4322      	orrs	r2, r4
 8000cb2:	432a      	orrs	r2, r5
 8000cb4:	0018      	movs	r0, r3
 8000cb6:	0011      	movs	r1, r2
 8000cb8:	bce0      	pop	{r5, r6, r7}
 8000cba:	46ba      	mov	sl, r7
 8000cbc:	46b1      	mov	r9, r6
 8000cbe:	46a8      	mov	r8, r5
 8000cc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000cc2:	2f00      	cmp	r7, #0
 8000cc4:	d048      	beq.n	8000d58 <__aeabi_dadd+0x1e4>
 8000cc6:	1b97      	subs	r7, r2, r6
 8000cc8:	2e00      	cmp	r6, #0
 8000cca:	d000      	beq.n	8000cce <__aeabi_dadd+0x15a>
 8000ccc:	e10e      	b.n	8000eec <__aeabi_dadd+0x378>
 8000cce:	000c      	movs	r4, r1
 8000cd0:	431c      	orrs	r4, r3
 8000cd2:	d100      	bne.n	8000cd6 <__aeabi_dadd+0x162>
 8000cd4:	e1b7      	b.n	8001046 <__aeabi_dadd+0x4d2>
 8000cd6:	1e7c      	subs	r4, r7, #1
 8000cd8:	2f01      	cmp	r7, #1
 8000cda:	d100      	bne.n	8000cde <__aeabi_dadd+0x16a>
 8000cdc:	e226      	b.n	800112c <__aeabi_dadd+0x5b8>
 8000cde:	4d80      	ldr	r5, [pc, #512]	; (8000ee0 <__aeabi_dadd+0x36c>)
 8000ce0:	42af      	cmp	r7, r5
 8000ce2:	d100      	bne.n	8000ce6 <__aeabi_dadd+0x172>
 8000ce4:	e1d5      	b.n	8001092 <__aeabi_dadd+0x51e>
 8000ce6:	0027      	movs	r7, r4
 8000ce8:	e107      	b.n	8000efa <__aeabi_dadd+0x386>
 8000cea:	2f00      	cmp	r7, #0
 8000cec:	dc00      	bgt.n	8000cf0 <__aeabi_dadd+0x17c>
 8000cee:	e0b2      	b.n	8000e56 <__aeabi_dadd+0x2e2>
 8000cf0:	2a00      	cmp	r2, #0
 8000cf2:	d047      	beq.n	8000d84 <__aeabi_dadd+0x210>
 8000cf4:	4a7a      	ldr	r2, [pc, #488]	; (8000ee0 <__aeabi_dadd+0x36c>)
 8000cf6:	4296      	cmp	r6, r2
 8000cf8:	d100      	bne.n	8000cfc <__aeabi_dadd+0x188>
 8000cfa:	e089      	b.n	8000e10 <__aeabi_dadd+0x29c>
 8000cfc:	2280      	movs	r2, #128	; 0x80
 8000cfe:	464c      	mov	r4, r9
 8000d00:	0412      	lsls	r2, r2, #16
 8000d02:	4314      	orrs	r4, r2
 8000d04:	46a1      	mov	r9, r4
 8000d06:	2f38      	cmp	r7, #56	; 0x38
 8000d08:	dc6b      	bgt.n	8000de2 <__aeabi_dadd+0x26e>
 8000d0a:	2f1f      	cmp	r7, #31
 8000d0c:	dc00      	bgt.n	8000d10 <__aeabi_dadd+0x19c>
 8000d0e:	e16e      	b.n	8000fee <__aeabi_dadd+0x47a>
 8000d10:	003a      	movs	r2, r7
 8000d12:	4648      	mov	r0, r9
 8000d14:	3a20      	subs	r2, #32
 8000d16:	40d0      	lsrs	r0, r2
 8000d18:	4684      	mov	ip, r0
 8000d1a:	2f20      	cmp	r7, #32
 8000d1c:	d007      	beq.n	8000d2e <__aeabi_dadd+0x1ba>
 8000d1e:	2240      	movs	r2, #64	; 0x40
 8000d20:	4648      	mov	r0, r9
 8000d22:	1bd2      	subs	r2, r2, r7
 8000d24:	4090      	lsls	r0, r2
 8000d26:	0002      	movs	r2, r0
 8000d28:	4640      	mov	r0, r8
 8000d2a:	4310      	orrs	r0, r2
 8000d2c:	4680      	mov	r8, r0
 8000d2e:	4640      	mov	r0, r8
 8000d30:	1e42      	subs	r2, r0, #1
 8000d32:	4190      	sbcs	r0, r2
 8000d34:	4662      	mov	r2, ip
 8000d36:	0004      	movs	r4, r0
 8000d38:	4314      	orrs	r4, r2
 8000d3a:	e057      	b.n	8000dec <__aeabi_dadd+0x278>
 8000d3c:	464a      	mov	r2, r9
 8000d3e:	4302      	orrs	r2, r0
 8000d40:	d100      	bne.n	8000d44 <__aeabi_dadd+0x1d0>
 8000d42:	e103      	b.n	8000f4c <__aeabi_dadd+0x3d8>
 8000d44:	1e7a      	subs	r2, r7, #1
 8000d46:	2f01      	cmp	r7, #1
 8000d48:	d100      	bne.n	8000d4c <__aeabi_dadd+0x1d8>
 8000d4a:	e193      	b.n	8001074 <__aeabi_dadd+0x500>
 8000d4c:	4c64      	ldr	r4, [pc, #400]	; (8000ee0 <__aeabi_dadd+0x36c>)
 8000d4e:	42a7      	cmp	r7, r4
 8000d50:	d100      	bne.n	8000d54 <__aeabi_dadd+0x1e0>
 8000d52:	e18a      	b.n	800106a <__aeabi_dadd+0x4f6>
 8000d54:	0017      	movs	r7, r2
 8000d56:	e73b      	b.n	8000bd0 <__aeabi_dadd+0x5c>
 8000d58:	4c63      	ldr	r4, [pc, #396]	; (8000ee8 <__aeabi_dadd+0x374>)
 8000d5a:	1c72      	adds	r2, r6, #1
 8000d5c:	4222      	tst	r2, r4
 8000d5e:	d000      	beq.n	8000d62 <__aeabi_dadd+0x1ee>
 8000d60:	e0e0      	b.n	8000f24 <__aeabi_dadd+0x3b0>
 8000d62:	000a      	movs	r2, r1
 8000d64:	431a      	orrs	r2, r3
 8000d66:	2e00      	cmp	r6, #0
 8000d68:	d000      	beq.n	8000d6c <__aeabi_dadd+0x1f8>
 8000d6a:	e174      	b.n	8001056 <__aeabi_dadd+0x4e2>
 8000d6c:	2a00      	cmp	r2, #0
 8000d6e:	d100      	bne.n	8000d72 <__aeabi_dadd+0x1fe>
 8000d70:	e1d0      	b.n	8001114 <__aeabi_dadd+0x5a0>
 8000d72:	464a      	mov	r2, r9
 8000d74:	4302      	orrs	r2, r0
 8000d76:	d000      	beq.n	8000d7a <__aeabi_dadd+0x206>
 8000d78:	e1e3      	b.n	8001142 <__aeabi_dadd+0x5ce>
 8000d7a:	074a      	lsls	r2, r1, #29
 8000d7c:	08db      	lsrs	r3, r3, #3
 8000d7e:	4313      	orrs	r3, r2
 8000d80:	08c9      	lsrs	r1, r1, #3
 8000d82:	e029      	b.n	8000dd8 <__aeabi_dadd+0x264>
 8000d84:	464a      	mov	r2, r9
 8000d86:	4302      	orrs	r2, r0
 8000d88:	d100      	bne.n	8000d8c <__aeabi_dadd+0x218>
 8000d8a:	e17d      	b.n	8001088 <__aeabi_dadd+0x514>
 8000d8c:	1e7a      	subs	r2, r7, #1
 8000d8e:	2f01      	cmp	r7, #1
 8000d90:	d100      	bne.n	8000d94 <__aeabi_dadd+0x220>
 8000d92:	e0e0      	b.n	8000f56 <__aeabi_dadd+0x3e2>
 8000d94:	4c52      	ldr	r4, [pc, #328]	; (8000ee0 <__aeabi_dadd+0x36c>)
 8000d96:	42a7      	cmp	r7, r4
 8000d98:	d100      	bne.n	8000d9c <__aeabi_dadd+0x228>
 8000d9a:	e166      	b.n	800106a <__aeabi_dadd+0x4f6>
 8000d9c:	0017      	movs	r7, r2
 8000d9e:	e7b2      	b.n	8000d06 <__aeabi_dadd+0x192>
 8000da0:	0010      	movs	r0, r2
 8000da2:	3b1f      	subs	r3, #31
 8000da4:	40d8      	lsrs	r0, r3
 8000da6:	2920      	cmp	r1, #32
 8000da8:	d003      	beq.n	8000db2 <__aeabi_dadd+0x23e>
 8000daa:	2340      	movs	r3, #64	; 0x40
 8000dac:	1a5b      	subs	r3, r3, r1
 8000dae:	409a      	lsls	r2, r3
 8000db0:	4314      	orrs	r4, r2
 8000db2:	1e63      	subs	r3, r4, #1
 8000db4:	419c      	sbcs	r4, r3
 8000db6:	2300      	movs	r3, #0
 8000db8:	2600      	movs	r6, #0
 8000dba:	469a      	mov	sl, r3
 8000dbc:	4304      	orrs	r4, r0
 8000dbe:	0763      	lsls	r3, r4, #29
 8000dc0:	d000      	beq.n	8000dc4 <__aeabi_dadd+0x250>
 8000dc2:	e755      	b.n	8000c70 <__aeabi_dadd+0xfc>
 8000dc4:	4652      	mov	r2, sl
 8000dc6:	08e3      	lsrs	r3, r4, #3
 8000dc8:	0752      	lsls	r2, r2, #29
 8000dca:	4313      	orrs	r3, r2
 8000dcc:	4652      	mov	r2, sl
 8000dce:	0037      	movs	r7, r6
 8000dd0:	08d1      	lsrs	r1, r2, #3
 8000dd2:	4a43      	ldr	r2, [pc, #268]	; (8000ee0 <__aeabi_dadd+0x36c>)
 8000dd4:	4297      	cmp	r7, r2
 8000dd6:	d01f      	beq.n	8000e18 <__aeabi_dadd+0x2a4>
 8000dd8:	0309      	lsls	r1, r1, #12
 8000dda:	057a      	lsls	r2, r7, #21
 8000ddc:	0b0c      	lsrs	r4, r1, #12
 8000dde:	0d52      	lsrs	r2, r2, #21
 8000de0:	e764      	b.n	8000cac <__aeabi_dadd+0x138>
 8000de2:	4642      	mov	r2, r8
 8000de4:	464c      	mov	r4, r9
 8000de6:	4314      	orrs	r4, r2
 8000de8:	1e62      	subs	r2, r4, #1
 8000dea:	4194      	sbcs	r4, r2
 8000dec:	18e4      	adds	r4, r4, r3
 8000dee:	429c      	cmp	r4, r3
 8000df0:	4192      	sbcs	r2, r2
 8000df2:	4252      	negs	r2, r2
 8000df4:	4692      	mov	sl, r2
 8000df6:	448a      	add	sl, r1
 8000df8:	4653      	mov	r3, sl
 8000dfa:	021b      	lsls	r3, r3, #8
 8000dfc:	d5df      	bpl.n	8000dbe <__aeabi_dadd+0x24a>
 8000dfe:	4b38      	ldr	r3, [pc, #224]	; (8000ee0 <__aeabi_dadd+0x36c>)
 8000e00:	3601      	adds	r6, #1
 8000e02:	429e      	cmp	r6, r3
 8000e04:	d000      	beq.n	8000e08 <__aeabi_dadd+0x294>
 8000e06:	e0b3      	b.n	8000f70 <__aeabi_dadd+0x3fc>
 8000e08:	0032      	movs	r2, r6
 8000e0a:	2400      	movs	r4, #0
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	e74d      	b.n	8000cac <__aeabi_dadd+0x138>
 8000e10:	074a      	lsls	r2, r1, #29
 8000e12:	08db      	lsrs	r3, r3, #3
 8000e14:	4313      	orrs	r3, r2
 8000e16:	08c9      	lsrs	r1, r1, #3
 8000e18:	001a      	movs	r2, r3
 8000e1a:	430a      	orrs	r2, r1
 8000e1c:	d100      	bne.n	8000e20 <__aeabi_dadd+0x2ac>
 8000e1e:	e200      	b.n	8001222 <__aeabi_dadd+0x6ae>
 8000e20:	2480      	movs	r4, #128	; 0x80
 8000e22:	0324      	lsls	r4, r4, #12
 8000e24:	430c      	orrs	r4, r1
 8000e26:	0324      	lsls	r4, r4, #12
 8000e28:	4a2d      	ldr	r2, [pc, #180]	; (8000ee0 <__aeabi_dadd+0x36c>)
 8000e2a:	0b24      	lsrs	r4, r4, #12
 8000e2c:	e73e      	b.n	8000cac <__aeabi_dadd+0x138>
 8000e2e:	0020      	movs	r0, r4
 8000e30:	f001 fce8 	bl	8002804 <__clzsi2>
 8000e34:	0003      	movs	r3, r0
 8000e36:	3318      	adds	r3, #24
 8000e38:	2b1f      	cmp	r3, #31
 8000e3a:	dc00      	bgt.n	8000e3e <__aeabi_dadd+0x2ca>
 8000e3c:	e6f7      	b.n	8000c2e <__aeabi_dadd+0xba>
 8000e3e:	0022      	movs	r2, r4
 8000e40:	3808      	subs	r0, #8
 8000e42:	4082      	lsls	r2, r0
 8000e44:	2400      	movs	r4, #0
 8000e46:	42b3      	cmp	r3, r6
 8000e48:	db00      	blt.n	8000e4c <__aeabi_dadd+0x2d8>
 8000e4a:	e6fc      	b.n	8000c46 <__aeabi_dadd+0xd2>
 8000e4c:	1af6      	subs	r6, r6, r3
 8000e4e:	4b25      	ldr	r3, [pc, #148]	; (8000ee4 <__aeabi_dadd+0x370>)
 8000e50:	401a      	ands	r2, r3
 8000e52:	4692      	mov	sl, r2
 8000e54:	e70a      	b.n	8000c6c <__aeabi_dadd+0xf8>
 8000e56:	2f00      	cmp	r7, #0
 8000e58:	d02b      	beq.n	8000eb2 <__aeabi_dadd+0x33e>
 8000e5a:	1b97      	subs	r7, r2, r6
 8000e5c:	2e00      	cmp	r6, #0
 8000e5e:	d100      	bne.n	8000e62 <__aeabi_dadd+0x2ee>
 8000e60:	e0b8      	b.n	8000fd4 <__aeabi_dadd+0x460>
 8000e62:	4c1f      	ldr	r4, [pc, #124]	; (8000ee0 <__aeabi_dadd+0x36c>)
 8000e64:	42a2      	cmp	r2, r4
 8000e66:	d100      	bne.n	8000e6a <__aeabi_dadd+0x2f6>
 8000e68:	e11c      	b.n	80010a4 <__aeabi_dadd+0x530>
 8000e6a:	2480      	movs	r4, #128	; 0x80
 8000e6c:	0424      	lsls	r4, r4, #16
 8000e6e:	4321      	orrs	r1, r4
 8000e70:	2f38      	cmp	r7, #56	; 0x38
 8000e72:	dd00      	ble.n	8000e76 <__aeabi_dadd+0x302>
 8000e74:	e11e      	b.n	80010b4 <__aeabi_dadd+0x540>
 8000e76:	2f1f      	cmp	r7, #31
 8000e78:	dd00      	ble.n	8000e7c <__aeabi_dadd+0x308>
 8000e7a:	e19e      	b.n	80011ba <__aeabi_dadd+0x646>
 8000e7c:	2620      	movs	r6, #32
 8000e7e:	000c      	movs	r4, r1
 8000e80:	1bf6      	subs	r6, r6, r7
 8000e82:	0018      	movs	r0, r3
 8000e84:	40b3      	lsls	r3, r6
 8000e86:	40b4      	lsls	r4, r6
 8000e88:	40f8      	lsrs	r0, r7
 8000e8a:	1e5e      	subs	r6, r3, #1
 8000e8c:	41b3      	sbcs	r3, r6
 8000e8e:	40f9      	lsrs	r1, r7
 8000e90:	4304      	orrs	r4, r0
 8000e92:	431c      	orrs	r4, r3
 8000e94:	4489      	add	r9, r1
 8000e96:	4444      	add	r4, r8
 8000e98:	4544      	cmp	r4, r8
 8000e9a:	419b      	sbcs	r3, r3
 8000e9c:	425b      	negs	r3, r3
 8000e9e:	444b      	add	r3, r9
 8000ea0:	469a      	mov	sl, r3
 8000ea2:	0016      	movs	r6, r2
 8000ea4:	e7a8      	b.n	8000df8 <__aeabi_dadd+0x284>
 8000ea6:	4642      	mov	r2, r8
 8000ea8:	464c      	mov	r4, r9
 8000eaa:	4314      	orrs	r4, r2
 8000eac:	1e62      	subs	r2, r4, #1
 8000eae:	4194      	sbcs	r4, r2
 8000eb0:	e6a6      	b.n	8000c00 <__aeabi_dadd+0x8c>
 8000eb2:	4c0d      	ldr	r4, [pc, #52]	; (8000ee8 <__aeabi_dadd+0x374>)
 8000eb4:	1c72      	adds	r2, r6, #1
 8000eb6:	4222      	tst	r2, r4
 8000eb8:	d000      	beq.n	8000ebc <__aeabi_dadd+0x348>
 8000eba:	e0a8      	b.n	800100e <__aeabi_dadd+0x49a>
 8000ebc:	000a      	movs	r2, r1
 8000ebe:	431a      	orrs	r2, r3
 8000ec0:	2e00      	cmp	r6, #0
 8000ec2:	d000      	beq.n	8000ec6 <__aeabi_dadd+0x352>
 8000ec4:	e10a      	b.n	80010dc <__aeabi_dadd+0x568>
 8000ec6:	2a00      	cmp	r2, #0
 8000ec8:	d100      	bne.n	8000ecc <__aeabi_dadd+0x358>
 8000eca:	e15e      	b.n	800118a <__aeabi_dadd+0x616>
 8000ecc:	464a      	mov	r2, r9
 8000ece:	4302      	orrs	r2, r0
 8000ed0:	d000      	beq.n	8000ed4 <__aeabi_dadd+0x360>
 8000ed2:	e161      	b.n	8001198 <__aeabi_dadd+0x624>
 8000ed4:	074a      	lsls	r2, r1, #29
 8000ed6:	08db      	lsrs	r3, r3, #3
 8000ed8:	4313      	orrs	r3, r2
 8000eda:	08c9      	lsrs	r1, r1, #3
 8000edc:	e77c      	b.n	8000dd8 <__aeabi_dadd+0x264>
 8000ede:	46c0      	nop			; (mov r8, r8)
 8000ee0:	000007ff 	.word	0x000007ff
 8000ee4:	ff7fffff 	.word	0xff7fffff
 8000ee8:	000007fe 	.word	0x000007fe
 8000eec:	4ccf      	ldr	r4, [pc, #828]	; (800122c <__aeabi_dadd+0x6b8>)
 8000eee:	42a2      	cmp	r2, r4
 8000ef0:	d100      	bne.n	8000ef4 <__aeabi_dadd+0x380>
 8000ef2:	e0ce      	b.n	8001092 <__aeabi_dadd+0x51e>
 8000ef4:	2480      	movs	r4, #128	; 0x80
 8000ef6:	0424      	lsls	r4, r4, #16
 8000ef8:	4321      	orrs	r1, r4
 8000efa:	2f38      	cmp	r7, #56	; 0x38
 8000efc:	dc5b      	bgt.n	8000fb6 <__aeabi_dadd+0x442>
 8000efe:	2f1f      	cmp	r7, #31
 8000f00:	dd00      	ble.n	8000f04 <__aeabi_dadd+0x390>
 8000f02:	e0dc      	b.n	80010be <__aeabi_dadd+0x54a>
 8000f04:	2520      	movs	r5, #32
 8000f06:	000c      	movs	r4, r1
 8000f08:	1bed      	subs	r5, r5, r7
 8000f0a:	001e      	movs	r6, r3
 8000f0c:	40ab      	lsls	r3, r5
 8000f0e:	40ac      	lsls	r4, r5
 8000f10:	40fe      	lsrs	r6, r7
 8000f12:	1e5d      	subs	r5, r3, #1
 8000f14:	41ab      	sbcs	r3, r5
 8000f16:	4334      	orrs	r4, r6
 8000f18:	40f9      	lsrs	r1, r7
 8000f1a:	431c      	orrs	r4, r3
 8000f1c:	464b      	mov	r3, r9
 8000f1e:	1a5b      	subs	r3, r3, r1
 8000f20:	4699      	mov	r9, r3
 8000f22:	e04c      	b.n	8000fbe <__aeabi_dadd+0x44a>
 8000f24:	464a      	mov	r2, r9
 8000f26:	1a1c      	subs	r4, r3, r0
 8000f28:	1a88      	subs	r0, r1, r2
 8000f2a:	42a3      	cmp	r3, r4
 8000f2c:	4192      	sbcs	r2, r2
 8000f2e:	4252      	negs	r2, r2
 8000f30:	4692      	mov	sl, r2
 8000f32:	0002      	movs	r2, r0
 8000f34:	4650      	mov	r0, sl
 8000f36:	1a12      	subs	r2, r2, r0
 8000f38:	4692      	mov	sl, r2
 8000f3a:	0212      	lsls	r2, r2, #8
 8000f3c:	d478      	bmi.n	8001030 <__aeabi_dadd+0x4bc>
 8000f3e:	4653      	mov	r3, sl
 8000f40:	4323      	orrs	r3, r4
 8000f42:	d000      	beq.n	8000f46 <__aeabi_dadd+0x3d2>
 8000f44:	e66a      	b.n	8000c1c <__aeabi_dadd+0xa8>
 8000f46:	2100      	movs	r1, #0
 8000f48:	2500      	movs	r5, #0
 8000f4a:	e745      	b.n	8000dd8 <__aeabi_dadd+0x264>
 8000f4c:	074a      	lsls	r2, r1, #29
 8000f4e:	08db      	lsrs	r3, r3, #3
 8000f50:	4313      	orrs	r3, r2
 8000f52:	08c9      	lsrs	r1, r1, #3
 8000f54:	e73d      	b.n	8000dd2 <__aeabi_dadd+0x25e>
 8000f56:	181c      	adds	r4, r3, r0
 8000f58:	429c      	cmp	r4, r3
 8000f5a:	419b      	sbcs	r3, r3
 8000f5c:	4449      	add	r1, r9
 8000f5e:	468a      	mov	sl, r1
 8000f60:	425b      	negs	r3, r3
 8000f62:	449a      	add	sl, r3
 8000f64:	4653      	mov	r3, sl
 8000f66:	2601      	movs	r6, #1
 8000f68:	021b      	lsls	r3, r3, #8
 8000f6a:	d400      	bmi.n	8000f6e <__aeabi_dadd+0x3fa>
 8000f6c:	e727      	b.n	8000dbe <__aeabi_dadd+0x24a>
 8000f6e:	2602      	movs	r6, #2
 8000f70:	4652      	mov	r2, sl
 8000f72:	4baf      	ldr	r3, [pc, #700]	; (8001230 <__aeabi_dadd+0x6bc>)
 8000f74:	2101      	movs	r1, #1
 8000f76:	401a      	ands	r2, r3
 8000f78:	0013      	movs	r3, r2
 8000f7a:	4021      	ands	r1, r4
 8000f7c:	0862      	lsrs	r2, r4, #1
 8000f7e:	430a      	orrs	r2, r1
 8000f80:	07dc      	lsls	r4, r3, #31
 8000f82:	085b      	lsrs	r3, r3, #1
 8000f84:	469a      	mov	sl, r3
 8000f86:	4314      	orrs	r4, r2
 8000f88:	e670      	b.n	8000c6c <__aeabi_dadd+0xf8>
 8000f8a:	003a      	movs	r2, r7
 8000f8c:	464c      	mov	r4, r9
 8000f8e:	3a20      	subs	r2, #32
 8000f90:	40d4      	lsrs	r4, r2
 8000f92:	46a4      	mov	ip, r4
 8000f94:	2f20      	cmp	r7, #32
 8000f96:	d007      	beq.n	8000fa8 <__aeabi_dadd+0x434>
 8000f98:	2240      	movs	r2, #64	; 0x40
 8000f9a:	4648      	mov	r0, r9
 8000f9c:	1bd2      	subs	r2, r2, r7
 8000f9e:	4090      	lsls	r0, r2
 8000fa0:	0002      	movs	r2, r0
 8000fa2:	4640      	mov	r0, r8
 8000fa4:	4310      	orrs	r0, r2
 8000fa6:	4680      	mov	r8, r0
 8000fa8:	4640      	mov	r0, r8
 8000faa:	1e42      	subs	r2, r0, #1
 8000fac:	4190      	sbcs	r0, r2
 8000fae:	4662      	mov	r2, ip
 8000fb0:	0004      	movs	r4, r0
 8000fb2:	4314      	orrs	r4, r2
 8000fb4:	e624      	b.n	8000c00 <__aeabi_dadd+0x8c>
 8000fb6:	4319      	orrs	r1, r3
 8000fb8:	000c      	movs	r4, r1
 8000fba:	1e63      	subs	r3, r4, #1
 8000fbc:	419c      	sbcs	r4, r3
 8000fbe:	4643      	mov	r3, r8
 8000fc0:	1b1c      	subs	r4, r3, r4
 8000fc2:	45a0      	cmp	r8, r4
 8000fc4:	419b      	sbcs	r3, r3
 8000fc6:	4649      	mov	r1, r9
 8000fc8:	425b      	negs	r3, r3
 8000fca:	1acb      	subs	r3, r1, r3
 8000fcc:	469a      	mov	sl, r3
 8000fce:	4665      	mov	r5, ip
 8000fd0:	0016      	movs	r6, r2
 8000fd2:	e61b      	b.n	8000c0c <__aeabi_dadd+0x98>
 8000fd4:	000c      	movs	r4, r1
 8000fd6:	431c      	orrs	r4, r3
 8000fd8:	d100      	bne.n	8000fdc <__aeabi_dadd+0x468>
 8000fda:	e0c7      	b.n	800116c <__aeabi_dadd+0x5f8>
 8000fdc:	1e7c      	subs	r4, r7, #1
 8000fde:	2f01      	cmp	r7, #1
 8000fe0:	d100      	bne.n	8000fe4 <__aeabi_dadd+0x470>
 8000fe2:	e0f9      	b.n	80011d8 <__aeabi_dadd+0x664>
 8000fe4:	4e91      	ldr	r6, [pc, #580]	; (800122c <__aeabi_dadd+0x6b8>)
 8000fe6:	42b7      	cmp	r7, r6
 8000fe8:	d05c      	beq.n	80010a4 <__aeabi_dadd+0x530>
 8000fea:	0027      	movs	r7, r4
 8000fec:	e740      	b.n	8000e70 <__aeabi_dadd+0x2fc>
 8000fee:	2220      	movs	r2, #32
 8000ff0:	464c      	mov	r4, r9
 8000ff2:	4640      	mov	r0, r8
 8000ff4:	1bd2      	subs	r2, r2, r7
 8000ff6:	4094      	lsls	r4, r2
 8000ff8:	40f8      	lsrs	r0, r7
 8000ffa:	4304      	orrs	r4, r0
 8000ffc:	4640      	mov	r0, r8
 8000ffe:	4090      	lsls	r0, r2
 8001000:	1e42      	subs	r2, r0, #1
 8001002:	4190      	sbcs	r0, r2
 8001004:	464a      	mov	r2, r9
 8001006:	40fa      	lsrs	r2, r7
 8001008:	4304      	orrs	r4, r0
 800100a:	1889      	adds	r1, r1, r2
 800100c:	e6ee      	b.n	8000dec <__aeabi_dadd+0x278>
 800100e:	4c87      	ldr	r4, [pc, #540]	; (800122c <__aeabi_dadd+0x6b8>)
 8001010:	42a2      	cmp	r2, r4
 8001012:	d100      	bne.n	8001016 <__aeabi_dadd+0x4a2>
 8001014:	e6f9      	b.n	8000e0a <__aeabi_dadd+0x296>
 8001016:	1818      	adds	r0, r3, r0
 8001018:	4298      	cmp	r0, r3
 800101a:	419b      	sbcs	r3, r3
 800101c:	4449      	add	r1, r9
 800101e:	425b      	negs	r3, r3
 8001020:	18cb      	adds	r3, r1, r3
 8001022:	07dc      	lsls	r4, r3, #31
 8001024:	0840      	lsrs	r0, r0, #1
 8001026:	085b      	lsrs	r3, r3, #1
 8001028:	469a      	mov	sl, r3
 800102a:	0016      	movs	r6, r2
 800102c:	4304      	orrs	r4, r0
 800102e:	e6c6      	b.n	8000dbe <__aeabi_dadd+0x24a>
 8001030:	4642      	mov	r2, r8
 8001032:	1ad4      	subs	r4, r2, r3
 8001034:	45a0      	cmp	r8, r4
 8001036:	4180      	sbcs	r0, r0
 8001038:	464b      	mov	r3, r9
 800103a:	4240      	negs	r0, r0
 800103c:	1a59      	subs	r1, r3, r1
 800103e:	1a0b      	subs	r3, r1, r0
 8001040:	469a      	mov	sl, r3
 8001042:	4665      	mov	r5, ip
 8001044:	e5ea      	b.n	8000c1c <__aeabi_dadd+0xa8>
 8001046:	464b      	mov	r3, r9
 8001048:	464a      	mov	r2, r9
 800104a:	08c0      	lsrs	r0, r0, #3
 800104c:	075b      	lsls	r3, r3, #29
 800104e:	4665      	mov	r5, ip
 8001050:	4303      	orrs	r3, r0
 8001052:	08d1      	lsrs	r1, r2, #3
 8001054:	e6bd      	b.n	8000dd2 <__aeabi_dadd+0x25e>
 8001056:	2a00      	cmp	r2, #0
 8001058:	d000      	beq.n	800105c <__aeabi_dadd+0x4e8>
 800105a:	e08e      	b.n	800117a <__aeabi_dadd+0x606>
 800105c:	464b      	mov	r3, r9
 800105e:	4303      	orrs	r3, r0
 8001060:	d117      	bne.n	8001092 <__aeabi_dadd+0x51e>
 8001062:	2180      	movs	r1, #128	; 0x80
 8001064:	2500      	movs	r5, #0
 8001066:	0309      	lsls	r1, r1, #12
 8001068:	e6da      	b.n	8000e20 <__aeabi_dadd+0x2ac>
 800106a:	074a      	lsls	r2, r1, #29
 800106c:	08db      	lsrs	r3, r3, #3
 800106e:	4313      	orrs	r3, r2
 8001070:	08c9      	lsrs	r1, r1, #3
 8001072:	e6d1      	b.n	8000e18 <__aeabi_dadd+0x2a4>
 8001074:	1a1c      	subs	r4, r3, r0
 8001076:	464a      	mov	r2, r9
 8001078:	42a3      	cmp	r3, r4
 800107a:	419b      	sbcs	r3, r3
 800107c:	1a89      	subs	r1, r1, r2
 800107e:	425b      	negs	r3, r3
 8001080:	1acb      	subs	r3, r1, r3
 8001082:	469a      	mov	sl, r3
 8001084:	2601      	movs	r6, #1
 8001086:	e5c1      	b.n	8000c0c <__aeabi_dadd+0x98>
 8001088:	074a      	lsls	r2, r1, #29
 800108a:	08db      	lsrs	r3, r3, #3
 800108c:	4313      	orrs	r3, r2
 800108e:	08c9      	lsrs	r1, r1, #3
 8001090:	e69f      	b.n	8000dd2 <__aeabi_dadd+0x25e>
 8001092:	4643      	mov	r3, r8
 8001094:	08d8      	lsrs	r0, r3, #3
 8001096:	464b      	mov	r3, r9
 8001098:	464a      	mov	r2, r9
 800109a:	075b      	lsls	r3, r3, #29
 800109c:	4665      	mov	r5, ip
 800109e:	4303      	orrs	r3, r0
 80010a0:	08d1      	lsrs	r1, r2, #3
 80010a2:	e6b9      	b.n	8000e18 <__aeabi_dadd+0x2a4>
 80010a4:	4643      	mov	r3, r8
 80010a6:	08d8      	lsrs	r0, r3, #3
 80010a8:	464b      	mov	r3, r9
 80010aa:	464a      	mov	r2, r9
 80010ac:	075b      	lsls	r3, r3, #29
 80010ae:	4303      	orrs	r3, r0
 80010b0:	08d1      	lsrs	r1, r2, #3
 80010b2:	e6b1      	b.n	8000e18 <__aeabi_dadd+0x2a4>
 80010b4:	4319      	orrs	r1, r3
 80010b6:	000c      	movs	r4, r1
 80010b8:	1e63      	subs	r3, r4, #1
 80010ba:	419c      	sbcs	r4, r3
 80010bc:	e6eb      	b.n	8000e96 <__aeabi_dadd+0x322>
 80010be:	003c      	movs	r4, r7
 80010c0:	000d      	movs	r5, r1
 80010c2:	3c20      	subs	r4, #32
 80010c4:	40e5      	lsrs	r5, r4
 80010c6:	2f20      	cmp	r7, #32
 80010c8:	d003      	beq.n	80010d2 <__aeabi_dadd+0x55e>
 80010ca:	2440      	movs	r4, #64	; 0x40
 80010cc:	1be4      	subs	r4, r4, r7
 80010ce:	40a1      	lsls	r1, r4
 80010d0:	430b      	orrs	r3, r1
 80010d2:	001c      	movs	r4, r3
 80010d4:	1e63      	subs	r3, r4, #1
 80010d6:	419c      	sbcs	r4, r3
 80010d8:	432c      	orrs	r4, r5
 80010da:	e770      	b.n	8000fbe <__aeabi_dadd+0x44a>
 80010dc:	2a00      	cmp	r2, #0
 80010de:	d0e1      	beq.n	80010a4 <__aeabi_dadd+0x530>
 80010e0:	464a      	mov	r2, r9
 80010e2:	4302      	orrs	r2, r0
 80010e4:	d0c1      	beq.n	800106a <__aeabi_dadd+0x4f6>
 80010e6:	074a      	lsls	r2, r1, #29
 80010e8:	08db      	lsrs	r3, r3, #3
 80010ea:	4313      	orrs	r3, r2
 80010ec:	2280      	movs	r2, #128	; 0x80
 80010ee:	08c9      	lsrs	r1, r1, #3
 80010f0:	0312      	lsls	r2, r2, #12
 80010f2:	4211      	tst	r1, r2
 80010f4:	d008      	beq.n	8001108 <__aeabi_dadd+0x594>
 80010f6:	4648      	mov	r0, r9
 80010f8:	08c4      	lsrs	r4, r0, #3
 80010fa:	4214      	tst	r4, r2
 80010fc:	d104      	bne.n	8001108 <__aeabi_dadd+0x594>
 80010fe:	4643      	mov	r3, r8
 8001100:	0021      	movs	r1, r4
 8001102:	08db      	lsrs	r3, r3, #3
 8001104:	0742      	lsls	r2, r0, #29
 8001106:	4313      	orrs	r3, r2
 8001108:	0f5a      	lsrs	r2, r3, #29
 800110a:	00db      	lsls	r3, r3, #3
 800110c:	0752      	lsls	r2, r2, #29
 800110e:	08db      	lsrs	r3, r3, #3
 8001110:	4313      	orrs	r3, r2
 8001112:	e681      	b.n	8000e18 <__aeabi_dadd+0x2a4>
 8001114:	464b      	mov	r3, r9
 8001116:	4303      	orrs	r3, r0
 8001118:	d100      	bne.n	800111c <__aeabi_dadd+0x5a8>
 800111a:	e714      	b.n	8000f46 <__aeabi_dadd+0x3d2>
 800111c:	464b      	mov	r3, r9
 800111e:	464a      	mov	r2, r9
 8001120:	08c0      	lsrs	r0, r0, #3
 8001122:	075b      	lsls	r3, r3, #29
 8001124:	4665      	mov	r5, ip
 8001126:	4303      	orrs	r3, r0
 8001128:	08d1      	lsrs	r1, r2, #3
 800112a:	e655      	b.n	8000dd8 <__aeabi_dadd+0x264>
 800112c:	1ac4      	subs	r4, r0, r3
 800112e:	45a0      	cmp	r8, r4
 8001130:	4180      	sbcs	r0, r0
 8001132:	464b      	mov	r3, r9
 8001134:	4240      	negs	r0, r0
 8001136:	1a59      	subs	r1, r3, r1
 8001138:	1a0b      	subs	r3, r1, r0
 800113a:	469a      	mov	sl, r3
 800113c:	4665      	mov	r5, ip
 800113e:	2601      	movs	r6, #1
 8001140:	e564      	b.n	8000c0c <__aeabi_dadd+0x98>
 8001142:	1a1c      	subs	r4, r3, r0
 8001144:	464a      	mov	r2, r9
 8001146:	42a3      	cmp	r3, r4
 8001148:	4180      	sbcs	r0, r0
 800114a:	1a8a      	subs	r2, r1, r2
 800114c:	4240      	negs	r0, r0
 800114e:	1a12      	subs	r2, r2, r0
 8001150:	4692      	mov	sl, r2
 8001152:	0212      	lsls	r2, r2, #8
 8001154:	d549      	bpl.n	80011ea <__aeabi_dadd+0x676>
 8001156:	4642      	mov	r2, r8
 8001158:	1ad4      	subs	r4, r2, r3
 800115a:	45a0      	cmp	r8, r4
 800115c:	4180      	sbcs	r0, r0
 800115e:	464b      	mov	r3, r9
 8001160:	4240      	negs	r0, r0
 8001162:	1a59      	subs	r1, r3, r1
 8001164:	1a0b      	subs	r3, r1, r0
 8001166:	469a      	mov	sl, r3
 8001168:	4665      	mov	r5, ip
 800116a:	e57f      	b.n	8000c6c <__aeabi_dadd+0xf8>
 800116c:	464b      	mov	r3, r9
 800116e:	464a      	mov	r2, r9
 8001170:	08c0      	lsrs	r0, r0, #3
 8001172:	075b      	lsls	r3, r3, #29
 8001174:	4303      	orrs	r3, r0
 8001176:	08d1      	lsrs	r1, r2, #3
 8001178:	e62b      	b.n	8000dd2 <__aeabi_dadd+0x25e>
 800117a:	464a      	mov	r2, r9
 800117c:	08db      	lsrs	r3, r3, #3
 800117e:	4302      	orrs	r2, r0
 8001180:	d138      	bne.n	80011f4 <__aeabi_dadd+0x680>
 8001182:	074a      	lsls	r2, r1, #29
 8001184:	4313      	orrs	r3, r2
 8001186:	08c9      	lsrs	r1, r1, #3
 8001188:	e646      	b.n	8000e18 <__aeabi_dadd+0x2a4>
 800118a:	464b      	mov	r3, r9
 800118c:	464a      	mov	r2, r9
 800118e:	08c0      	lsrs	r0, r0, #3
 8001190:	075b      	lsls	r3, r3, #29
 8001192:	4303      	orrs	r3, r0
 8001194:	08d1      	lsrs	r1, r2, #3
 8001196:	e61f      	b.n	8000dd8 <__aeabi_dadd+0x264>
 8001198:	181c      	adds	r4, r3, r0
 800119a:	429c      	cmp	r4, r3
 800119c:	419b      	sbcs	r3, r3
 800119e:	4449      	add	r1, r9
 80011a0:	468a      	mov	sl, r1
 80011a2:	425b      	negs	r3, r3
 80011a4:	449a      	add	sl, r3
 80011a6:	4653      	mov	r3, sl
 80011a8:	021b      	lsls	r3, r3, #8
 80011aa:	d400      	bmi.n	80011ae <__aeabi_dadd+0x63a>
 80011ac:	e607      	b.n	8000dbe <__aeabi_dadd+0x24a>
 80011ae:	4652      	mov	r2, sl
 80011b0:	4b1f      	ldr	r3, [pc, #124]	; (8001230 <__aeabi_dadd+0x6bc>)
 80011b2:	2601      	movs	r6, #1
 80011b4:	401a      	ands	r2, r3
 80011b6:	4692      	mov	sl, r2
 80011b8:	e601      	b.n	8000dbe <__aeabi_dadd+0x24a>
 80011ba:	003c      	movs	r4, r7
 80011bc:	000e      	movs	r6, r1
 80011be:	3c20      	subs	r4, #32
 80011c0:	40e6      	lsrs	r6, r4
 80011c2:	2f20      	cmp	r7, #32
 80011c4:	d003      	beq.n	80011ce <__aeabi_dadd+0x65a>
 80011c6:	2440      	movs	r4, #64	; 0x40
 80011c8:	1be4      	subs	r4, r4, r7
 80011ca:	40a1      	lsls	r1, r4
 80011cc:	430b      	orrs	r3, r1
 80011ce:	001c      	movs	r4, r3
 80011d0:	1e63      	subs	r3, r4, #1
 80011d2:	419c      	sbcs	r4, r3
 80011d4:	4334      	orrs	r4, r6
 80011d6:	e65e      	b.n	8000e96 <__aeabi_dadd+0x322>
 80011d8:	4443      	add	r3, r8
 80011da:	4283      	cmp	r3, r0
 80011dc:	4180      	sbcs	r0, r0
 80011de:	4449      	add	r1, r9
 80011e0:	468a      	mov	sl, r1
 80011e2:	4240      	negs	r0, r0
 80011e4:	001c      	movs	r4, r3
 80011e6:	4482      	add	sl, r0
 80011e8:	e6bc      	b.n	8000f64 <__aeabi_dadd+0x3f0>
 80011ea:	4653      	mov	r3, sl
 80011ec:	4323      	orrs	r3, r4
 80011ee:	d100      	bne.n	80011f2 <__aeabi_dadd+0x67e>
 80011f0:	e6a9      	b.n	8000f46 <__aeabi_dadd+0x3d2>
 80011f2:	e5e4      	b.n	8000dbe <__aeabi_dadd+0x24a>
 80011f4:	074a      	lsls	r2, r1, #29
 80011f6:	4313      	orrs	r3, r2
 80011f8:	2280      	movs	r2, #128	; 0x80
 80011fa:	08c9      	lsrs	r1, r1, #3
 80011fc:	0312      	lsls	r2, r2, #12
 80011fe:	4211      	tst	r1, r2
 8001200:	d009      	beq.n	8001216 <__aeabi_dadd+0x6a2>
 8001202:	4648      	mov	r0, r9
 8001204:	08c4      	lsrs	r4, r0, #3
 8001206:	4214      	tst	r4, r2
 8001208:	d105      	bne.n	8001216 <__aeabi_dadd+0x6a2>
 800120a:	4643      	mov	r3, r8
 800120c:	4665      	mov	r5, ip
 800120e:	0021      	movs	r1, r4
 8001210:	08db      	lsrs	r3, r3, #3
 8001212:	0742      	lsls	r2, r0, #29
 8001214:	4313      	orrs	r3, r2
 8001216:	0f5a      	lsrs	r2, r3, #29
 8001218:	00db      	lsls	r3, r3, #3
 800121a:	08db      	lsrs	r3, r3, #3
 800121c:	0752      	lsls	r2, r2, #29
 800121e:	4313      	orrs	r3, r2
 8001220:	e5fa      	b.n	8000e18 <__aeabi_dadd+0x2a4>
 8001222:	2300      	movs	r3, #0
 8001224:	4a01      	ldr	r2, [pc, #4]	; (800122c <__aeabi_dadd+0x6b8>)
 8001226:	001c      	movs	r4, r3
 8001228:	e540      	b.n	8000cac <__aeabi_dadd+0x138>
 800122a:	46c0      	nop			; (mov r8, r8)
 800122c:	000007ff 	.word	0x000007ff
 8001230:	ff7fffff 	.word	0xff7fffff

08001234 <__aeabi_ddiv>:
 8001234:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001236:	4657      	mov	r7, sl
 8001238:	464e      	mov	r6, r9
 800123a:	4645      	mov	r5, r8
 800123c:	46de      	mov	lr, fp
 800123e:	b5e0      	push	{r5, r6, r7, lr}
 8001240:	030c      	lsls	r4, r1, #12
 8001242:	001f      	movs	r7, r3
 8001244:	004b      	lsls	r3, r1, #1
 8001246:	4681      	mov	r9, r0
 8001248:	4692      	mov	sl, r2
 800124a:	0005      	movs	r5, r0
 800124c:	b085      	sub	sp, #20
 800124e:	0b24      	lsrs	r4, r4, #12
 8001250:	0d5b      	lsrs	r3, r3, #21
 8001252:	0fce      	lsrs	r6, r1, #31
 8001254:	2b00      	cmp	r3, #0
 8001256:	d100      	bne.n	800125a <__aeabi_ddiv+0x26>
 8001258:	e152      	b.n	8001500 <__aeabi_ddiv+0x2cc>
 800125a:	4ad2      	ldr	r2, [pc, #840]	; (80015a4 <__aeabi_ddiv+0x370>)
 800125c:	4293      	cmp	r3, r2
 800125e:	d100      	bne.n	8001262 <__aeabi_ddiv+0x2e>
 8001260:	e16e      	b.n	8001540 <__aeabi_ddiv+0x30c>
 8001262:	0f42      	lsrs	r2, r0, #29
 8001264:	00e4      	lsls	r4, r4, #3
 8001266:	4314      	orrs	r4, r2
 8001268:	2280      	movs	r2, #128	; 0x80
 800126a:	0412      	lsls	r2, r2, #16
 800126c:	4322      	orrs	r2, r4
 800126e:	4690      	mov	r8, r2
 8001270:	4acd      	ldr	r2, [pc, #820]	; (80015a8 <__aeabi_ddiv+0x374>)
 8001272:	00c5      	lsls	r5, r0, #3
 8001274:	4693      	mov	fp, r2
 8001276:	449b      	add	fp, r3
 8001278:	2300      	movs	r3, #0
 800127a:	4699      	mov	r9, r3
 800127c:	9300      	str	r3, [sp, #0]
 800127e:	033c      	lsls	r4, r7, #12
 8001280:	007b      	lsls	r3, r7, #1
 8001282:	4650      	mov	r0, sl
 8001284:	0b24      	lsrs	r4, r4, #12
 8001286:	0d5b      	lsrs	r3, r3, #21
 8001288:	0fff      	lsrs	r7, r7, #31
 800128a:	2b00      	cmp	r3, #0
 800128c:	d100      	bne.n	8001290 <__aeabi_ddiv+0x5c>
 800128e:	e11a      	b.n	80014c6 <__aeabi_ddiv+0x292>
 8001290:	4ac4      	ldr	r2, [pc, #784]	; (80015a4 <__aeabi_ddiv+0x370>)
 8001292:	4293      	cmp	r3, r2
 8001294:	d100      	bne.n	8001298 <__aeabi_ddiv+0x64>
 8001296:	e15e      	b.n	8001556 <__aeabi_ddiv+0x322>
 8001298:	0f42      	lsrs	r2, r0, #29
 800129a:	00e4      	lsls	r4, r4, #3
 800129c:	4322      	orrs	r2, r4
 800129e:	2480      	movs	r4, #128	; 0x80
 80012a0:	0424      	lsls	r4, r4, #16
 80012a2:	4314      	orrs	r4, r2
 80012a4:	4ac0      	ldr	r2, [pc, #768]	; (80015a8 <__aeabi_ddiv+0x374>)
 80012a6:	00c1      	lsls	r1, r0, #3
 80012a8:	4694      	mov	ip, r2
 80012aa:	465a      	mov	r2, fp
 80012ac:	4463      	add	r3, ip
 80012ae:	1ad3      	subs	r3, r2, r3
 80012b0:	469b      	mov	fp, r3
 80012b2:	2000      	movs	r0, #0
 80012b4:	0033      	movs	r3, r6
 80012b6:	407b      	eors	r3, r7
 80012b8:	469a      	mov	sl, r3
 80012ba:	464b      	mov	r3, r9
 80012bc:	2b0f      	cmp	r3, #15
 80012be:	d827      	bhi.n	8001310 <__aeabi_ddiv+0xdc>
 80012c0:	4aba      	ldr	r2, [pc, #744]	; (80015ac <__aeabi_ddiv+0x378>)
 80012c2:	009b      	lsls	r3, r3, #2
 80012c4:	58d3      	ldr	r3, [r2, r3]
 80012c6:	469f      	mov	pc, r3
 80012c8:	46b2      	mov	sl, r6
 80012ca:	9b00      	ldr	r3, [sp, #0]
 80012cc:	2b02      	cmp	r3, #2
 80012ce:	d016      	beq.n	80012fe <__aeabi_ddiv+0xca>
 80012d0:	2b03      	cmp	r3, #3
 80012d2:	d100      	bne.n	80012d6 <__aeabi_ddiv+0xa2>
 80012d4:	e287      	b.n	80017e6 <__aeabi_ddiv+0x5b2>
 80012d6:	2b01      	cmp	r3, #1
 80012d8:	d000      	beq.n	80012dc <__aeabi_ddiv+0xa8>
 80012da:	e0d5      	b.n	8001488 <__aeabi_ddiv+0x254>
 80012dc:	2300      	movs	r3, #0
 80012de:	2200      	movs	r2, #0
 80012e0:	2500      	movs	r5, #0
 80012e2:	051b      	lsls	r3, r3, #20
 80012e4:	4313      	orrs	r3, r2
 80012e6:	4652      	mov	r2, sl
 80012e8:	07d2      	lsls	r2, r2, #31
 80012ea:	4313      	orrs	r3, r2
 80012ec:	0028      	movs	r0, r5
 80012ee:	0019      	movs	r1, r3
 80012f0:	b005      	add	sp, #20
 80012f2:	bcf0      	pop	{r4, r5, r6, r7}
 80012f4:	46bb      	mov	fp, r7
 80012f6:	46b2      	mov	sl, r6
 80012f8:	46a9      	mov	r9, r5
 80012fa:	46a0      	mov	r8, r4
 80012fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012fe:	2200      	movs	r2, #0
 8001300:	2500      	movs	r5, #0
 8001302:	4ba8      	ldr	r3, [pc, #672]	; (80015a4 <__aeabi_ddiv+0x370>)
 8001304:	e7ed      	b.n	80012e2 <__aeabi_ddiv+0xae>
 8001306:	46ba      	mov	sl, r7
 8001308:	46a0      	mov	r8, r4
 800130a:	000d      	movs	r5, r1
 800130c:	9000      	str	r0, [sp, #0]
 800130e:	e7dc      	b.n	80012ca <__aeabi_ddiv+0x96>
 8001310:	4544      	cmp	r4, r8
 8001312:	d200      	bcs.n	8001316 <__aeabi_ddiv+0xe2>
 8001314:	e1c4      	b.n	80016a0 <__aeabi_ddiv+0x46c>
 8001316:	d100      	bne.n	800131a <__aeabi_ddiv+0xe6>
 8001318:	e1bf      	b.n	800169a <__aeabi_ddiv+0x466>
 800131a:	2301      	movs	r3, #1
 800131c:	425b      	negs	r3, r3
 800131e:	469c      	mov	ip, r3
 8001320:	002e      	movs	r6, r5
 8001322:	4640      	mov	r0, r8
 8001324:	2500      	movs	r5, #0
 8001326:	44e3      	add	fp, ip
 8001328:	0223      	lsls	r3, r4, #8
 800132a:	0e0c      	lsrs	r4, r1, #24
 800132c:	431c      	orrs	r4, r3
 800132e:	0c1b      	lsrs	r3, r3, #16
 8001330:	4699      	mov	r9, r3
 8001332:	0423      	lsls	r3, r4, #16
 8001334:	020a      	lsls	r2, r1, #8
 8001336:	0c1f      	lsrs	r7, r3, #16
 8001338:	4649      	mov	r1, r9
 800133a:	9200      	str	r2, [sp, #0]
 800133c:	9701      	str	r7, [sp, #4]
 800133e:	f7fe ff85 	bl	800024c <__aeabi_uidivmod>
 8001342:	0002      	movs	r2, r0
 8001344:	437a      	muls	r2, r7
 8001346:	040b      	lsls	r3, r1, #16
 8001348:	0c31      	lsrs	r1, r6, #16
 800134a:	4680      	mov	r8, r0
 800134c:	4319      	orrs	r1, r3
 800134e:	428a      	cmp	r2, r1
 8001350:	d907      	bls.n	8001362 <__aeabi_ddiv+0x12e>
 8001352:	2301      	movs	r3, #1
 8001354:	425b      	negs	r3, r3
 8001356:	469c      	mov	ip, r3
 8001358:	1909      	adds	r1, r1, r4
 800135a:	44e0      	add	r8, ip
 800135c:	428c      	cmp	r4, r1
 800135e:	d800      	bhi.n	8001362 <__aeabi_ddiv+0x12e>
 8001360:	e201      	b.n	8001766 <__aeabi_ddiv+0x532>
 8001362:	1a88      	subs	r0, r1, r2
 8001364:	4649      	mov	r1, r9
 8001366:	f7fe ff71 	bl	800024c <__aeabi_uidivmod>
 800136a:	9a01      	ldr	r2, [sp, #4]
 800136c:	0436      	lsls	r6, r6, #16
 800136e:	4342      	muls	r2, r0
 8001370:	0409      	lsls	r1, r1, #16
 8001372:	0c36      	lsrs	r6, r6, #16
 8001374:	0003      	movs	r3, r0
 8001376:	430e      	orrs	r6, r1
 8001378:	42b2      	cmp	r2, r6
 800137a:	d904      	bls.n	8001386 <__aeabi_ddiv+0x152>
 800137c:	1936      	adds	r6, r6, r4
 800137e:	3b01      	subs	r3, #1
 8001380:	42b4      	cmp	r4, r6
 8001382:	d800      	bhi.n	8001386 <__aeabi_ddiv+0x152>
 8001384:	e1e9      	b.n	800175a <__aeabi_ddiv+0x526>
 8001386:	1ab0      	subs	r0, r6, r2
 8001388:	4642      	mov	r2, r8
 800138a:	9e00      	ldr	r6, [sp, #0]
 800138c:	0412      	lsls	r2, r2, #16
 800138e:	431a      	orrs	r2, r3
 8001390:	0c33      	lsrs	r3, r6, #16
 8001392:	001f      	movs	r7, r3
 8001394:	0c11      	lsrs	r1, r2, #16
 8001396:	4690      	mov	r8, r2
 8001398:	9302      	str	r3, [sp, #8]
 800139a:	0413      	lsls	r3, r2, #16
 800139c:	0432      	lsls	r2, r6, #16
 800139e:	0c16      	lsrs	r6, r2, #16
 80013a0:	0032      	movs	r2, r6
 80013a2:	0c1b      	lsrs	r3, r3, #16
 80013a4:	435a      	muls	r2, r3
 80013a6:	9603      	str	r6, [sp, #12]
 80013a8:	437b      	muls	r3, r7
 80013aa:	434e      	muls	r6, r1
 80013ac:	4379      	muls	r1, r7
 80013ae:	0c17      	lsrs	r7, r2, #16
 80013b0:	46bc      	mov	ip, r7
 80013b2:	199b      	adds	r3, r3, r6
 80013b4:	4463      	add	r3, ip
 80013b6:	429e      	cmp	r6, r3
 80013b8:	d903      	bls.n	80013c2 <__aeabi_ddiv+0x18e>
 80013ba:	2680      	movs	r6, #128	; 0x80
 80013bc:	0276      	lsls	r6, r6, #9
 80013be:	46b4      	mov	ip, r6
 80013c0:	4461      	add	r1, ip
 80013c2:	0c1e      	lsrs	r6, r3, #16
 80013c4:	1871      	adds	r1, r6, r1
 80013c6:	0416      	lsls	r6, r2, #16
 80013c8:	041b      	lsls	r3, r3, #16
 80013ca:	0c36      	lsrs	r6, r6, #16
 80013cc:	199e      	adds	r6, r3, r6
 80013ce:	4288      	cmp	r0, r1
 80013d0:	d302      	bcc.n	80013d8 <__aeabi_ddiv+0x1a4>
 80013d2:	d112      	bne.n	80013fa <__aeabi_ddiv+0x1c6>
 80013d4:	42b5      	cmp	r5, r6
 80013d6:	d210      	bcs.n	80013fa <__aeabi_ddiv+0x1c6>
 80013d8:	4643      	mov	r3, r8
 80013da:	1e5a      	subs	r2, r3, #1
 80013dc:	9b00      	ldr	r3, [sp, #0]
 80013de:	469c      	mov	ip, r3
 80013e0:	4465      	add	r5, ip
 80013e2:	001f      	movs	r7, r3
 80013e4:	429d      	cmp	r5, r3
 80013e6:	419b      	sbcs	r3, r3
 80013e8:	425b      	negs	r3, r3
 80013ea:	191b      	adds	r3, r3, r4
 80013ec:	18c0      	adds	r0, r0, r3
 80013ee:	4284      	cmp	r4, r0
 80013f0:	d200      	bcs.n	80013f4 <__aeabi_ddiv+0x1c0>
 80013f2:	e19e      	b.n	8001732 <__aeabi_ddiv+0x4fe>
 80013f4:	d100      	bne.n	80013f8 <__aeabi_ddiv+0x1c4>
 80013f6:	e199      	b.n	800172c <__aeabi_ddiv+0x4f8>
 80013f8:	4690      	mov	r8, r2
 80013fa:	1bae      	subs	r6, r5, r6
 80013fc:	42b5      	cmp	r5, r6
 80013fe:	41ad      	sbcs	r5, r5
 8001400:	1a40      	subs	r0, r0, r1
 8001402:	426d      	negs	r5, r5
 8001404:	1b40      	subs	r0, r0, r5
 8001406:	4284      	cmp	r4, r0
 8001408:	d100      	bne.n	800140c <__aeabi_ddiv+0x1d8>
 800140a:	e1d2      	b.n	80017b2 <__aeabi_ddiv+0x57e>
 800140c:	4649      	mov	r1, r9
 800140e:	f7fe ff1d 	bl	800024c <__aeabi_uidivmod>
 8001412:	9a01      	ldr	r2, [sp, #4]
 8001414:	040b      	lsls	r3, r1, #16
 8001416:	4342      	muls	r2, r0
 8001418:	0c31      	lsrs	r1, r6, #16
 800141a:	0005      	movs	r5, r0
 800141c:	4319      	orrs	r1, r3
 800141e:	428a      	cmp	r2, r1
 8001420:	d900      	bls.n	8001424 <__aeabi_ddiv+0x1f0>
 8001422:	e16c      	b.n	80016fe <__aeabi_ddiv+0x4ca>
 8001424:	1a88      	subs	r0, r1, r2
 8001426:	4649      	mov	r1, r9
 8001428:	f7fe ff10 	bl	800024c <__aeabi_uidivmod>
 800142c:	9a01      	ldr	r2, [sp, #4]
 800142e:	0436      	lsls	r6, r6, #16
 8001430:	4342      	muls	r2, r0
 8001432:	0409      	lsls	r1, r1, #16
 8001434:	0c36      	lsrs	r6, r6, #16
 8001436:	0003      	movs	r3, r0
 8001438:	430e      	orrs	r6, r1
 800143a:	42b2      	cmp	r2, r6
 800143c:	d900      	bls.n	8001440 <__aeabi_ddiv+0x20c>
 800143e:	e153      	b.n	80016e8 <__aeabi_ddiv+0x4b4>
 8001440:	9803      	ldr	r0, [sp, #12]
 8001442:	1ab6      	subs	r6, r6, r2
 8001444:	0002      	movs	r2, r0
 8001446:	042d      	lsls	r5, r5, #16
 8001448:	431d      	orrs	r5, r3
 800144a:	9f02      	ldr	r7, [sp, #8]
 800144c:	042b      	lsls	r3, r5, #16
 800144e:	0c1b      	lsrs	r3, r3, #16
 8001450:	435a      	muls	r2, r3
 8001452:	437b      	muls	r3, r7
 8001454:	469c      	mov	ip, r3
 8001456:	0c29      	lsrs	r1, r5, #16
 8001458:	4348      	muls	r0, r1
 800145a:	0c13      	lsrs	r3, r2, #16
 800145c:	4484      	add	ip, r0
 800145e:	4463      	add	r3, ip
 8001460:	4379      	muls	r1, r7
 8001462:	4298      	cmp	r0, r3
 8001464:	d903      	bls.n	800146e <__aeabi_ddiv+0x23a>
 8001466:	2080      	movs	r0, #128	; 0x80
 8001468:	0240      	lsls	r0, r0, #9
 800146a:	4684      	mov	ip, r0
 800146c:	4461      	add	r1, ip
 800146e:	0c18      	lsrs	r0, r3, #16
 8001470:	0412      	lsls	r2, r2, #16
 8001472:	041b      	lsls	r3, r3, #16
 8001474:	0c12      	lsrs	r2, r2, #16
 8001476:	1840      	adds	r0, r0, r1
 8001478:	189b      	adds	r3, r3, r2
 800147a:	4286      	cmp	r6, r0
 800147c:	d200      	bcs.n	8001480 <__aeabi_ddiv+0x24c>
 800147e:	e100      	b.n	8001682 <__aeabi_ddiv+0x44e>
 8001480:	d100      	bne.n	8001484 <__aeabi_ddiv+0x250>
 8001482:	e0fb      	b.n	800167c <__aeabi_ddiv+0x448>
 8001484:	2301      	movs	r3, #1
 8001486:	431d      	orrs	r5, r3
 8001488:	4b49      	ldr	r3, [pc, #292]	; (80015b0 <__aeabi_ddiv+0x37c>)
 800148a:	445b      	add	r3, fp
 800148c:	2b00      	cmp	r3, #0
 800148e:	dc00      	bgt.n	8001492 <__aeabi_ddiv+0x25e>
 8001490:	e0aa      	b.n	80015e8 <__aeabi_ddiv+0x3b4>
 8001492:	076a      	lsls	r2, r5, #29
 8001494:	d000      	beq.n	8001498 <__aeabi_ddiv+0x264>
 8001496:	e13d      	b.n	8001714 <__aeabi_ddiv+0x4e0>
 8001498:	08e9      	lsrs	r1, r5, #3
 800149a:	4642      	mov	r2, r8
 800149c:	01d2      	lsls	r2, r2, #7
 800149e:	d506      	bpl.n	80014ae <__aeabi_ddiv+0x27a>
 80014a0:	4642      	mov	r2, r8
 80014a2:	4b44      	ldr	r3, [pc, #272]	; (80015b4 <__aeabi_ddiv+0x380>)
 80014a4:	401a      	ands	r2, r3
 80014a6:	2380      	movs	r3, #128	; 0x80
 80014a8:	4690      	mov	r8, r2
 80014aa:	00db      	lsls	r3, r3, #3
 80014ac:	445b      	add	r3, fp
 80014ae:	4a42      	ldr	r2, [pc, #264]	; (80015b8 <__aeabi_ddiv+0x384>)
 80014b0:	4293      	cmp	r3, r2
 80014b2:	dd00      	ble.n	80014b6 <__aeabi_ddiv+0x282>
 80014b4:	e723      	b.n	80012fe <__aeabi_ddiv+0xca>
 80014b6:	4642      	mov	r2, r8
 80014b8:	055b      	lsls	r3, r3, #21
 80014ba:	0755      	lsls	r5, r2, #29
 80014bc:	0252      	lsls	r2, r2, #9
 80014be:	430d      	orrs	r5, r1
 80014c0:	0b12      	lsrs	r2, r2, #12
 80014c2:	0d5b      	lsrs	r3, r3, #21
 80014c4:	e70d      	b.n	80012e2 <__aeabi_ddiv+0xae>
 80014c6:	4651      	mov	r1, sl
 80014c8:	4321      	orrs	r1, r4
 80014ca:	d100      	bne.n	80014ce <__aeabi_ddiv+0x29a>
 80014cc:	e07c      	b.n	80015c8 <__aeabi_ddiv+0x394>
 80014ce:	2c00      	cmp	r4, #0
 80014d0:	d100      	bne.n	80014d4 <__aeabi_ddiv+0x2a0>
 80014d2:	e0fb      	b.n	80016cc <__aeabi_ddiv+0x498>
 80014d4:	0020      	movs	r0, r4
 80014d6:	f001 f995 	bl	8002804 <__clzsi2>
 80014da:	0002      	movs	r2, r0
 80014dc:	3a0b      	subs	r2, #11
 80014de:	231d      	movs	r3, #29
 80014e0:	1a9b      	subs	r3, r3, r2
 80014e2:	4652      	mov	r2, sl
 80014e4:	0001      	movs	r1, r0
 80014e6:	40da      	lsrs	r2, r3
 80014e8:	4653      	mov	r3, sl
 80014ea:	3908      	subs	r1, #8
 80014ec:	408b      	lsls	r3, r1
 80014ee:	408c      	lsls	r4, r1
 80014f0:	0019      	movs	r1, r3
 80014f2:	4314      	orrs	r4, r2
 80014f4:	4b31      	ldr	r3, [pc, #196]	; (80015bc <__aeabi_ddiv+0x388>)
 80014f6:	4458      	add	r0, fp
 80014f8:	469b      	mov	fp, r3
 80014fa:	4483      	add	fp, r0
 80014fc:	2000      	movs	r0, #0
 80014fe:	e6d9      	b.n	80012b4 <__aeabi_ddiv+0x80>
 8001500:	0003      	movs	r3, r0
 8001502:	4323      	orrs	r3, r4
 8001504:	4698      	mov	r8, r3
 8001506:	d044      	beq.n	8001592 <__aeabi_ddiv+0x35e>
 8001508:	2c00      	cmp	r4, #0
 800150a:	d100      	bne.n	800150e <__aeabi_ddiv+0x2da>
 800150c:	e0cf      	b.n	80016ae <__aeabi_ddiv+0x47a>
 800150e:	0020      	movs	r0, r4
 8001510:	f001 f978 	bl	8002804 <__clzsi2>
 8001514:	0001      	movs	r1, r0
 8001516:	0002      	movs	r2, r0
 8001518:	390b      	subs	r1, #11
 800151a:	231d      	movs	r3, #29
 800151c:	1a5b      	subs	r3, r3, r1
 800151e:	4649      	mov	r1, r9
 8001520:	0010      	movs	r0, r2
 8001522:	40d9      	lsrs	r1, r3
 8001524:	3808      	subs	r0, #8
 8001526:	4084      	lsls	r4, r0
 8001528:	000b      	movs	r3, r1
 800152a:	464d      	mov	r5, r9
 800152c:	4323      	orrs	r3, r4
 800152e:	4698      	mov	r8, r3
 8001530:	4085      	lsls	r5, r0
 8001532:	4b23      	ldr	r3, [pc, #140]	; (80015c0 <__aeabi_ddiv+0x38c>)
 8001534:	1a9b      	subs	r3, r3, r2
 8001536:	469b      	mov	fp, r3
 8001538:	2300      	movs	r3, #0
 800153a:	4699      	mov	r9, r3
 800153c:	9300      	str	r3, [sp, #0]
 800153e:	e69e      	b.n	800127e <__aeabi_ddiv+0x4a>
 8001540:	0002      	movs	r2, r0
 8001542:	4322      	orrs	r2, r4
 8001544:	4690      	mov	r8, r2
 8001546:	d11d      	bne.n	8001584 <__aeabi_ddiv+0x350>
 8001548:	2208      	movs	r2, #8
 800154a:	469b      	mov	fp, r3
 800154c:	2302      	movs	r3, #2
 800154e:	2500      	movs	r5, #0
 8001550:	4691      	mov	r9, r2
 8001552:	9300      	str	r3, [sp, #0]
 8001554:	e693      	b.n	800127e <__aeabi_ddiv+0x4a>
 8001556:	4651      	mov	r1, sl
 8001558:	4321      	orrs	r1, r4
 800155a:	d109      	bne.n	8001570 <__aeabi_ddiv+0x33c>
 800155c:	2302      	movs	r3, #2
 800155e:	464a      	mov	r2, r9
 8001560:	431a      	orrs	r2, r3
 8001562:	4b18      	ldr	r3, [pc, #96]	; (80015c4 <__aeabi_ddiv+0x390>)
 8001564:	4691      	mov	r9, r2
 8001566:	469c      	mov	ip, r3
 8001568:	2400      	movs	r4, #0
 800156a:	2002      	movs	r0, #2
 800156c:	44e3      	add	fp, ip
 800156e:	e6a1      	b.n	80012b4 <__aeabi_ddiv+0x80>
 8001570:	2303      	movs	r3, #3
 8001572:	464a      	mov	r2, r9
 8001574:	431a      	orrs	r2, r3
 8001576:	4b13      	ldr	r3, [pc, #76]	; (80015c4 <__aeabi_ddiv+0x390>)
 8001578:	4691      	mov	r9, r2
 800157a:	469c      	mov	ip, r3
 800157c:	4651      	mov	r1, sl
 800157e:	2003      	movs	r0, #3
 8001580:	44e3      	add	fp, ip
 8001582:	e697      	b.n	80012b4 <__aeabi_ddiv+0x80>
 8001584:	220c      	movs	r2, #12
 8001586:	469b      	mov	fp, r3
 8001588:	2303      	movs	r3, #3
 800158a:	46a0      	mov	r8, r4
 800158c:	4691      	mov	r9, r2
 800158e:	9300      	str	r3, [sp, #0]
 8001590:	e675      	b.n	800127e <__aeabi_ddiv+0x4a>
 8001592:	2304      	movs	r3, #4
 8001594:	4699      	mov	r9, r3
 8001596:	2300      	movs	r3, #0
 8001598:	469b      	mov	fp, r3
 800159a:	3301      	adds	r3, #1
 800159c:	2500      	movs	r5, #0
 800159e:	9300      	str	r3, [sp, #0]
 80015a0:	e66d      	b.n	800127e <__aeabi_ddiv+0x4a>
 80015a2:	46c0      	nop			; (mov r8, r8)
 80015a4:	000007ff 	.word	0x000007ff
 80015a8:	fffffc01 	.word	0xfffffc01
 80015ac:	0800b950 	.word	0x0800b950
 80015b0:	000003ff 	.word	0x000003ff
 80015b4:	feffffff 	.word	0xfeffffff
 80015b8:	000007fe 	.word	0x000007fe
 80015bc:	000003f3 	.word	0x000003f3
 80015c0:	fffffc0d 	.word	0xfffffc0d
 80015c4:	fffff801 	.word	0xfffff801
 80015c8:	464a      	mov	r2, r9
 80015ca:	2301      	movs	r3, #1
 80015cc:	431a      	orrs	r2, r3
 80015ce:	4691      	mov	r9, r2
 80015d0:	2400      	movs	r4, #0
 80015d2:	2001      	movs	r0, #1
 80015d4:	e66e      	b.n	80012b4 <__aeabi_ddiv+0x80>
 80015d6:	2300      	movs	r3, #0
 80015d8:	2280      	movs	r2, #128	; 0x80
 80015da:	469a      	mov	sl, r3
 80015dc:	2500      	movs	r5, #0
 80015de:	4b88      	ldr	r3, [pc, #544]	; (8001800 <__aeabi_ddiv+0x5cc>)
 80015e0:	0312      	lsls	r2, r2, #12
 80015e2:	e67e      	b.n	80012e2 <__aeabi_ddiv+0xae>
 80015e4:	2501      	movs	r5, #1
 80015e6:	426d      	negs	r5, r5
 80015e8:	2201      	movs	r2, #1
 80015ea:	1ad2      	subs	r2, r2, r3
 80015ec:	2a38      	cmp	r2, #56	; 0x38
 80015ee:	dd00      	ble.n	80015f2 <__aeabi_ddiv+0x3be>
 80015f0:	e674      	b.n	80012dc <__aeabi_ddiv+0xa8>
 80015f2:	2a1f      	cmp	r2, #31
 80015f4:	dc00      	bgt.n	80015f8 <__aeabi_ddiv+0x3c4>
 80015f6:	e0bd      	b.n	8001774 <__aeabi_ddiv+0x540>
 80015f8:	211f      	movs	r1, #31
 80015fa:	4249      	negs	r1, r1
 80015fc:	1acb      	subs	r3, r1, r3
 80015fe:	4641      	mov	r1, r8
 8001600:	40d9      	lsrs	r1, r3
 8001602:	000b      	movs	r3, r1
 8001604:	2a20      	cmp	r2, #32
 8001606:	d004      	beq.n	8001612 <__aeabi_ddiv+0x3de>
 8001608:	4641      	mov	r1, r8
 800160a:	4a7e      	ldr	r2, [pc, #504]	; (8001804 <__aeabi_ddiv+0x5d0>)
 800160c:	445a      	add	r2, fp
 800160e:	4091      	lsls	r1, r2
 8001610:	430d      	orrs	r5, r1
 8001612:	0029      	movs	r1, r5
 8001614:	1e4a      	subs	r2, r1, #1
 8001616:	4191      	sbcs	r1, r2
 8001618:	4319      	orrs	r1, r3
 800161a:	2307      	movs	r3, #7
 800161c:	001d      	movs	r5, r3
 800161e:	2200      	movs	r2, #0
 8001620:	400d      	ands	r5, r1
 8001622:	420b      	tst	r3, r1
 8001624:	d100      	bne.n	8001628 <__aeabi_ddiv+0x3f4>
 8001626:	e0d0      	b.n	80017ca <__aeabi_ddiv+0x596>
 8001628:	220f      	movs	r2, #15
 800162a:	2300      	movs	r3, #0
 800162c:	400a      	ands	r2, r1
 800162e:	2a04      	cmp	r2, #4
 8001630:	d100      	bne.n	8001634 <__aeabi_ddiv+0x400>
 8001632:	e0c7      	b.n	80017c4 <__aeabi_ddiv+0x590>
 8001634:	1d0a      	adds	r2, r1, #4
 8001636:	428a      	cmp	r2, r1
 8001638:	4189      	sbcs	r1, r1
 800163a:	4249      	negs	r1, r1
 800163c:	185b      	adds	r3, r3, r1
 800163e:	0011      	movs	r1, r2
 8001640:	021a      	lsls	r2, r3, #8
 8001642:	d400      	bmi.n	8001646 <__aeabi_ddiv+0x412>
 8001644:	e0be      	b.n	80017c4 <__aeabi_ddiv+0x590>
 8001646:	2301      	movs	r3, #1
 8001648:	2200      	movs	r2, #0
 800164a:	2500      	movs	r5, #0
 800164c:	e649      	b.n	80012e2 <__aeabi_ddiv+0xae>
 800164e:	2280      	movs	r2, #128	; 0x80
 8001650:	4643      	mov	r3, r8
 8001652:	0312      	lsls	r2, r2, #12
 8001654:	4213      	tst	r3, r2
 8001656:	d008      	beq.n	800166a <__aeabi_ddiv+0x436>
 8001658:	4214      	tst	r4, r2
 800165a:	d106      	bne.n	800166a <__aeabi_ddiv+0x436>
 800165c:	4322      	orrs	r2, r4
 800165e:	0312      	lsls	r2, r2, #12
 8001660:	46ba      	mov	sl, r7
 8001662:	000d      	movs	r5, r1
 8001664:	4b66      	ldr	r3, [pc, #408]	; (8001800 <__aeabi_ddiv+0x5cc>)
 8001666:	0b12      	lsrs	r2, r2, #12
 8001668:	e63b      	b.n	80012e2 <__aeabi_ddiv+0xae>
 800166a:	2280      	movs	r2, #128	; 0x80
 800166c:	4643      	mov	r3, r8
 800166e:	0312      	lsls	r2, r2, #12
 8001670:	431a      	orrs	r2, r3
 8001672:	0312      	lsls	r2, r2, #12
 8001674:	46b2      	mov	sl, r6
 8001676:	4b62      	ldr	r3, [pc, #392]	; (8001800 <__aeabi_ddiv+0x5cc>)
 8001678:	0b12      	lsrs	r2, r2, #12
 800167a:	e632      	b.n	80012e2 <__aeabi_ddiv+0xae>
 800167c:	2b00      	cmp	r3, #0
 800167e:	d100      	bne.n	8001682 <__aeabi_ddiv+0x44e>
 8001680:	e702      	b.n	8001488 <__aeabi_ddiv+0x254>
 8001682:	19a6      	adds	r6, r4, r6
 8001684:	1e6a      	subs	r2, r5, #1
 8001686:	42a6      	cmp	r6, r4
 8001688:	d200      	bcs.n	800168c <__aeabi_ddiv+0x458>
 800168a:	e089      	b.n	80017a0 <__aeabi_ddiv+0x56c>
 800168c:	4286      	cmp	r6, r0
 800168e:	d200      	bcs.n	8001692 <__aeabi_ddiv+0x45e>
 8001690:	e09f      	b.n	80017d2 <__aeabi_ddiv+0x59e>
 8001692:	d100      	bne.n	8001696 <__aeabi_ddiv+0x462>
 8001694:	e0af      	b.n	80017f6 <__aeabi_ddiv+0x5c2>
 8001696:	0015      	movs	r5, r2
 8001698:	e6f4      	b.n	8001484 <__aeabi_ddiv+0x250>
 800169a:	42a9      	cmp	r1, r5
 800169c:	d900      	bls.n	80016a0 <__aeabi_ddiv+0x46c>
 800169e:	e63c      	b.n	800131a <__aeabi_ddiv+0xe6>
 80016a0:	4643      	mov	r3, r8
 80016a2:	07de      	lsls	r6, r3, #31
 80016a4:	0858      	lsrs	r0, r3, #1
 80016a6:	086b      	lsrs	r3, r5, #1
 80016a8:	431e      	orrs	r6, r3
 80016aa:	07ed      	lsls	r5, r5, #31
 80016ac:	e63c      	b.n	8001328 <__aeabi_ddiv+0xf4>
 80016ae:	f001 f8a9 	bl	8002804 <__clzsi2>
 80016b2:	0001      	movs	r1, r0
 80016b4:	0002      	movs	r2, r0
 80016b6:	3115      	adds	r1, #21
 80016b8:	3220      	adds	r2, #32
 80016ba:	291c      	cmp	r1, #28
 80016bc:	dc00      	bgt.n	80016c0 <__aeabi_ddiv+0x48c>
 80016be:	e72c      	b.n	800151a <__aeabi_ddiv+0x2e6>
 80016c0:	464b      	mov	r3, r9
 80016c2:	3808      	subs	r0, #8
 80016c4:	4083      	lsls	r3, r0
 80016c6:	2500      	movs	r5, #0
 80016c8:	4698      	mov	r8, r3
 80016ca:	e732      	b.n	8001532 <__aeabi_ddiv+0x2fe>
 80016cc:	f001 f89a 	bl	8002804 <__clzsi2>
 80016d0:	0003      	movs	r3, r0
 80016d2:	001a      	movs	r2, r3
 80016d4:	3215      	adds	r2, #21
 80016d6:	3020      	adds	r0, #32
 80016d8:	2a1c      	cmp	r2, #28
 80016da:	dc00      	bgt.n	80016de <__aeabi_ddiv+0x4aa>
 80016dc:	e6ff      	b.n	80014de <__aeabi_ddiv+0x2aa>
 80016de:	4654      	mov	r4, sl
 80016e0:	3b08      	subs	r3, #8
 80016e2:	2100      	movs	r1, #0
 80016e4:	409c      	lsls	r4, r3
 80016e6:	e705      	b.n	80014f4 <__aeabi_ddiv+0x2c0>
 80016e8:	1936      	adds	r6, r6, r4
 80016ea:	3b01      	subs	r3, #1
 80016ec:	42b4      	cmp	r4, r6
 80016ee:	d900      	bls.n	80016f2 <__aeabi_ddiv+0x4be>
 80016f0:	e6a6      	b.n	8001440 <__aeabi_ddiv+0x20c>
 80016f2:	42b2      	cmp	r2, r6
 80016f4:	d800      	bhi.n	80016f8 <__aeabi_ddiv+0x4c4>
 80016f6:	e6a3      	b.n	8001440 <__aeabi_ddiv+0x20c>
 80016f8:	1e83      	subs	r3, r0, #2
 80016fa:	1936      	adds	r6, r6, r4
 80016fc:	e6a0      	b.n	8001440 <__aeabi_ddiv+0x20c>
 80016fe:	1909      	adds	r1, r1, r4
 8001700:	3d01      	subs	r5, #1
 8001702:	428c      	cmp	r4, r1
 8001704:	d900      	bls.n	8001708 <__aeabi_ddiv+0x4d4>
 8001706:	e68d      	b.n	8001424 <__aeabi_ddiv+0x1f0>
 8001708:	428a      	cmp	r2, r1
 800170a:	d800      	bhi.n	800170e <__aeabi_ddiv+0x4da>
 800170c:	e68a      	b.n	8001424 <__aeabi_ddiv+0x1f0>
 800170e:	1e85      	subs	r5, r0, #2
 8001710:	1909      	adds	r1, r1, r4
 8001712:	e687      	b.n	8001424 <__aeabi_ddiv+0x1f0>
 8001714:	220f      	movs	r2, #15
 8001716:	402a      	ands	r2, r5
 8001718:	2a04      	cmp	r2, #4
 800171a:	d100      	bne.n	800171e <__aeabi_ddiv+0x4ea>
 800171c:	e6bc      	b.n	8001498 <__aeabi_ddiv+0x264>
 800171e:	1d29      	adds	r1, r5, #4
 8001720:	42a9      	cmp	r1, r5
 8001722:	41ad      	sbcs	r5, r5
 8001724:	426d      	negs	r5, r5
 8001726:	08c9      	lsrs	r1, r1, #3
 8001728:	44a8      	add	r8, r5
 800172a:	e6b6      	b.n	800149a <__aeabi_ddiv+0x266>
 800172c:	42af      	cmp	r7, r5
 800172e:	d900      	bls.n	8001732 <__aeabi_ddiv+0x4fe>
 8001730:	e662      	b.n	80013f8 <__aeabi_ddiv+0x1c4>
 8001732:	4281      	cmp	r1, r0
 8001734:	d804      	bhi.n	8001740 <__aeabi_ddiv+0x50c>
 8001736:	d000      	beq.n	800173a <__aeabi_ddiv+0x506>
 8001738:	e65e      	b.n	80013f8 <__aeabi_ddiv+0x1c4>
 800173a:	42ae      	cmp	r6, r5
 800173c:	d800      	bhi.n	8001740 <__aeabi_ddiv+0x50c>
 800173e:	e65b      	b.n	80013f8 <__aeabi_ddiv+0x1c4>
 8001740:	2302      	movs	r3, #2
 8001742:	425b      	negs	r3, r3
 8001744:	469c      	mov	ip, r3
 8001746:	9b00      	ldr	r3, [sp, #0]
 8001748:	44e0      	add	r8, ip
 800174a:	469c      	mov	ip, r3
 800174c:	4465      	add	r5, ip
 800174e:	429d      	cmp	r5, r3
 8001750:	419b      	sbcs	r3, r3
 8001752:	425b      	negs	r3, r3
 8001754:	191b      	adds	r3, r3, r4
 8001756:	18c0      	adds	r0, r0, r3
 8001758:	e64f      	b.n	80013fa <__aeabi_ddiv+0x1c6>
 800175a:	42b2      	cmp	r2, r6
 800175c:	d800      	bhi.n	8001760 <__aeabi_ddiv+0x52c>
 800175e:	e612      	b.n	8001386 <__aeabi_ddiv+0x152>
 8001760:	1e83      	subs	r3, r0, #2
 8001762:	1936      	adds	r6, r6, r4
 8001764:	e60f      	b.n	8001386 <__aeabi_ddiv+0x152>
 8001766:	428a      	cmp	r2, r1
 8001768:	d800      	bhi.n	800176c <__aeabi_ddiv+0x538>
 800176a:	e5fa      	b.n	8001362 <__aeabi_ddiv+0x12e>
 800176c:	1e83      	subs	r3, r0, #2
 800176e:	4698      	mov	r8, r3
 8001770:	1909      	adds	r1, r1, r4
 8001772:	e5f6      	b.n	8001362 <__aeabi_ddiv+0x12e>
 8001774:	4b24      	ldr	r3, [pc, #144]	; (8001808 <__aeabi_ddiv+0x5d4>)
 8001776:	0028      	movs	r0, r5
 8001778:	445b      	add	r3, fp
 800177a:	4641      	mov	r1, r8
 800177c:	409d      	lsls	r5, r3
 800177e:	4099      	lsls	r1, r3
 8001780:	40d0      	lsrs	r0, r2
 8001782:	1e6b      	subs	r3, r5, #1
 8001784:	419d      	sbcs	r5, r3
 8001786:	4643      	mov	r3, r8
 8001788:	4301      	orrs	r1, r0
 800178a:	4329      	orrs	r1, r5
 800178c:	40d3      	lsrs	r3, r2
 800178e:	074a      	lsls	r2, r1, #29
 8001790:	d100      	bne.n	8001794 <__aeabi_ddiv+0x560>
 8001792:	e755      	b.n	8001640 <__aeabi_ddiv+0x40c>
 8001794:	220f      	movs	r2, #15
 8001796:	400a      	ands	r2, r1
 8001798:	2a04      	cmp	r2, #4
 800179a:	d000      	beq.n	800179e <__aeabi_ddiv+0x56a>
 800179c:	e74a      	b.n	8001634 <__aeabi_ddiv+0x400>
 800179e:	e74f      	b.n	8001640 <__aeabi_ddiv+0x40c>
 80017a0:	0015      	movs	r5, r2
 80017a2:	4286      	cmp	r6, r0
 80017a4:	d000      	beq.n	80017a8 <__aeabi_ddiv+0x574>
 80017a6:	e66d      	b.n	8001484 <__aeabi_ddiv+0x250>
 80017a8:	9a00      	ldr	r2, [sp, #0]
 80017aa:	429a      	cmp	r2, r3
 80017ac:	d000      	beq.n	80017b0 <__aeabi_ddiv+0x57c>
 80017ae:	e669      	b.n	8001484 <__aeabi_ddiv+0x250>
 80017b0:	e66a      	b.n	8001488 <__aeabi_ddiv+0x254>
 80017b2:	4b16      	ldr	r3, [pc, #88]	; (800180c <__aeabi_ddiv+0x5d8>)
 80017b4:	445b      	add	r3, fp
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	dc00      	bgt.n	80017bc <__aeabi_ddiv+0x588>
 80017ba:	e713      	b.n	80015e4 <__aeabi_ddiv+0x3b0>
 80017bc:	2501      	movs	r5, #1
 80017be:	2100      	movs	r1, #0
 80017c0:	44a8      	add	r8, r5
 80017c2:	e66a      	b.n	800149a <__aeabi_ddiv+0x266>
 80017c4:	075d      	lsls	r5, r3, #29
 80017c6:	025b      	lsls	r3, r3, #9
 80017c8:	0b1a      	lsrs	r2, r3, #12
 80017ca:	08c9      	lsrs	r1, r1, #3
 80017cc:	2300      	movs	r3, #0
 80017ce:	430d      	orrs	r5, r1
 80017d0:	e587      	b.n	80012e2 <__aeabi_ddiv+0xae>
 80017d2:	9900      	ldr	r1, [sp, #0]
 80017d4:	3d02      	subs	r5, #2
 80017d6:	004a      	lsls	r2, r1, #1
 80017d8:	428a      	cmp	r2, r1
 80017da:	41bf      	sbcs	r7, r7
 80017dc:	427f      	negs	r7, r7
 80017de:	193f      	adds	r7, r7, r4
 80017e0:	19f6      	adds	r6, r6, r7
 80017e2:	9200      	str	r2, [sp, #0]
 80017e4:	e7dd      	b.n	80017a2 <__aeabi_ddiv+0x56e>
 80017e6:	2280      	movs	r2, #128	; 0x80
 80017e8:	4643      	mov	r3, r8
 80017ea:	0312      	lsls	r2, r2, #12
 80017ec:	431a      	orrs	r2, r3
 80017ee:	0312      	lsls	r2, r2, #12
 80017f0:	4b03      	ldr	r3, [pc, #12]	; (8001800 <__aeabi_ddiv+0x5cc>)
 80017f2:	0b12      	lsrs	r2, r2, #12
 80017f4:	e575      	b.n	80012e2 <__aeabi_ddiv+0xae>
 80017f6:	9900      	ldr	r1, [sp, #0]
 80017f8:	4299      	cmp	r1, r3
 80017fa:	d3ea      	bcc.n	80017d2 <__aeabi_ddiv+0x59e>
 80017fc:	0015      	movs	r5, r2
 80017fe:	e7d3      	b.n	80017a8 <__aeabi_ddiv+0x574>
 8001800:	000007ff 	.word	0x000007ff
 8001804:	0000043e 	.word	0x0000043e
 8001808:	0000041e 	.word	0x0000041e
 800180c:	000003ff 	.word	0x000003ff

08001810 <__eqdf2>:
 8001810:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001812:	464e      	mov	r6, r9
 8001814:	4645      	mov	r5, r8
 8001816:	46de      	mov	lr, fp
 8001818:	4657      	mov	r7, sl
 800181a:	4690      	mov	r8, r2
 800181c:	b5e0      	push	{r5, r6, r7, lr}
 800181e:	0017      	movs	r7, r2
 8001820:	031a      	lsls	r2, r3, #12
 8001822:	0b12      	lsrs	r2, r2, #12
 8001824:	0005      	movs	r5, r0
 8001826:	4684      	mov	ip, r0
 8001828:	4819      	ldr	r0, [pc, #100]	; (8001890 <__eqdf2+0x80>)
 800182a:	030e      	lsls	r6, r1, #12
 800182c:	004c      	lsls	r4, r1, #1
 800182e:	4691      	mov	r9, r2
 8001830:	005a      	lsls	r2, r3, #1
 8001832:	0fdb      	lsrs	r3, r3, #31
 8001834:	469b      	mov	fp, r3
 8001836:	0b36      	lsrs	r6, r6, #12
 8001838:	0d64      	lsrs	r4, r4, #21
 800183a:	0fc9      	lsrs	r1, r1, #31
 800183c:	0d52      	lsrs	r2, r2, #21
 800183e:	4284      	cmp	r4, r0
 8001840:	d019      	beq.n	8001876 <__eqdf2+0x66>
 8001842:	4282      	cmp	r2, r0
 8001844:	d010      	beq.n	8001868 <__eqdf2+0x58>
 8001846:	2001      	movs	r0, #1
 8001848:	4294      	cmp	r4, r2
 800184a:	d10e      	bne.n	800186a <__eqdf2+0x5a>
 800184c:	454e      	cmp	r6, r9
 800184e:	d10c      	bne.n	800186a <__eqdf2+0x5a>
 8001850:	2001      	movs	r0, #1
 8001852:	45c4      	cmp	ip, r8
 8001854:	d109      	bne.n	800186a <__eqdf2+0x5a>
 8001856:	4559      	cmp	r1, fp
 8001858:	d017      	beq.n	800188a <__eqdf2+0x7a>
 800185a:	2c00      	cmp	r4, #0
 800185c:	d105      	bne.n	800186a <__eqdf2+0x5a>
 800185e:	0030      	movs	r0, r6
 8001860:	4328      	orrs	r0, r5
 8001862:	1e43      	subs	r3, r0, #1
 8001864:	4198      	sbcs	r0, r3
 8001866:	e000      	b.n	800186a <__eqdf2+0x5a>
 8001868:	2001      	movs	r0, #1
 800186a:	bcf0      	pop	{r4, r5, r6, r7}
 800186c:	46bb      	mov	fp, r7
 800186e:	46b2      	mov	sl, r6
 8001870:	46a9      	mov	r9, r5
 8001872:	46a0      	mov	r8, r4
 8001874:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001876:	0033      	movs	r3, r6
 8001878:	2001      	movs	r0, #1
 800187a:	432b      	orrs	r3, r5
 800187c:	d1f5      	bne.n	800186a <__eqdf2+0x5a>
 800187e:	42a2      	cmp	r2, r4
 8001880:	d1f3      	bne.n	800186a <__eqdf2+0x5a>
 8001882:	464b      	mov	r3, r9
 8001884:	433b      	orrs	r3, r7
 8001886:	d1f0      	bne.n	800186a <__eqdf2+0x5a>
 8001888:	e7e2      	b.n	8001850 <__eqdf2+0x40>
 800188a:	2000      	movs	r0, #0
 800188c:	e7ed      	b.n	800186a <__eqdf2+0x5a>
 800188e:	46c0      	nop			; (mov r8, r8)
 8001890:	000007ff 	.word	0x000007ff

08001894 <__gedf2>:
 8001894:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001896:	4647      	mov	r7, r8
 8001898:	46ce      	mov	lr, r9
 800189a:	0004      	movs	r4, r0
 800189c:	0018      	movs	r0, r3
 800189e:	0016      	movs	r6, r2
 80018a0:	031b      	lsls	r3, r3, #12
 80018a2:	0b1b      	lsrs	r3, r3, #12
 80018a4:	4d2d      	ldr	r5, [pc, #180]	; (800195c <__gedf2+0xc8>)
 80018a6:	004a      	lsls	r2, r1, #1
 80018a8:	4699      	mov	r9, r3
 80018aa:	b580      	push	{r7, lr}
 80018ac:	0043      	lsls	r3, r0, #1
 80018ae:	030f      	lsls	r7, r1, #12
 80018b0:	46a4      	mov	ip, r4
 80018b2:	46b0      	mov	r8, r6
 80018b4:	0b3f      	lsrs	r7, r7, #12
 80018b6:	0d52      	lsrs	r2, r2, #21
 80018b8:	0fc9      	lsrs	r1, r1, #31
 80018ba:	0d5b      	lsrs	r3, r3, #21
 80018bc:	0fc0      	lsrs	r0, r0, #31
 80018be:	42aa      	cmp	r2, r5
 80018c0:	d021      	beq.n	8001906 <__gedf2+0x72>
 80018c2:	42ab      	cmp	r3, r5
 80018c4:	d013      	beq.n	80018ee <__gedf2+0x5a>
 80018c6:	2a00      	cmp	r2, #0
 80018c8:	d122      	bne.n	8001910 <__gedf2+0x7c>
 80018ca:	433c      	orrs	r4, r7
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d102      	bne.n	80018d6 <__gedf2+0x42>
 80018d0:	464d      	mov	r5, r9
 80018d2:	432e      	orrs	r6, r5
 80018d4:	d022      	beq.n	800191c <__gedf2+0x88>
 80018d6:	2c00      	cmp	r4, #0
 80018d8:	d010      	beq.n	80018fc <__gedf2+0x68>
 80018da:	4281      	cmp	r1, r0
 80018dc:	d022      	beq.n	8001924 <__gedf2+0x90>
 80018de:	2002      	movs	r0, #2
 80018e0:	3901      	subs	r1, #1
 80018e2:	4008      	ands	r0, r1
 80018e4:	3801      	subs	r0, #1
 80018e6:	bcc0      	pop	{r6, r7}
 80018e8:	46b9      	mov	r9, r7
 80018ea:	46b0      	mov	r8, r6
 80018ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018ee:	464d      	mov	r5, r9
 80018f0:	432e      	orrs	r6, r5
 80018f2:	d129      	bne.n	8001948 <__gedf2+0xb4>
 80018f4:	2a00      	cmp	r2, #0
 80018f6:	d1f0      	bne.n	80018da <__gedf2+0x46>
 80018f8:	433c      	orrs	r4, r7
 80018fa:	d1ee      	bne.n	80018da <__gedf2+0x46>
 80018fc:	2800      	cmp	r0, #0
 80018fe:	d1f2      	bne.n	80018e6 <__gedf2+0x52>
 8001900:	2001      	movs	r0, #1
 8001902:	4240      	negs	r0, r0
 8001904:	e7ef      	b.n	80018e6 <__gedf2+0x52>
 8001906:	003d      	movs	r5, r7
 8001908:	4325      	orrs	r5, r4
 800190a:	d11d      	bne.n	8001948 <__gedf2+0xb4>
 800190c:	4293      	cmp	r3, r2
 800190e:	d0ee      	beq.n	80018ee <__gedf2+0x5a>
 8001910:	2b00      	cmp	r3, #0
 8001912:	d1e2      	bne.n	80018da <__gedf2+0x46>
 8001914:	464c      	mov	r4, r9
 8001916:	4326      	orrs	r6, r4
 8001918:	d1df      	bne.n	80018da <__gedf2+0x46>
 800191a:	e7e0      	b.n	80018de <__gedf2+0x4a>
 800191c:	2000      	movs	r0, #0
 800191e:	2c00      	cmp	r4, #0
 8001920:	d0e1      	beq.n	80018e6 <__gedf2+0x52>
 8001922:	e7dc      	b.n	80018de <__gedf2+0x4a>
 8001924:	429a      	cmp	r2, r3
 8001926:	dc0a      	bgt.n	800193e <__gedf2+0xaa>
 8001928:	dbe8      	blt.n	80018fc <__gedf2+0x68>
 800192a:	454f      	cmp	r7, r9
 800192c:	d8d7      	bhi.n	80018de <__gedf2+0x4a>
 800192e:	d00e      	beq.n	800194e <__gedf2+0xba>
 8001930:	2000      	movs	r0, #0
 8001932:	454f      	cmp	r7, r9
 8001934:	d2d7      	bcs.n	80018e6 <__gedf2+0x52>
 8001936:	2900      	cmp	r1, #0
 8001938:	d0e2      	beq.n	8001900 <__gedf2+0x6c>
 800193a:	0008      	movs	r0, r1
 800193c:	e7d3      	b.n	80018e6 <__gedf2+0x52>
 800193e:	4243      	negs	r3, r0
 8001940:	4158      	adcs	r0, r3
 8001942:	0040      	lsls	r0, r0, #1
 8001944:	3801      	subs	r0, #1
 8001946:	e7ce      	b.n	80018e6 <__gedf2+0x52>
 8001948:	2002      	movs	r0, #2
 800194a:	4240      	negs	r0, r0
 800194c:	e7cb      	b.n	80018e6 <__gedf2+0x52>
 800194e:	45c4      	cmp	ip, r8
 8001950:	d8c5      	bhi.n	80018de <__gedf2+0x4a>
 8001952:	2000      	movs	r0, #0
 8001954:	45c4      	cmp	ip, r8
 8001956:	d2c6      	bcs.n	80018e6 <__gedf2+0x52>
 8001958:	e7ed      	b.n	8001936 <__gedf2+0xa2>
 800195a:	46c0      	nop			; (mov r8, r8)
 800195c:	000007ff 	.word	0x000007ff

08001960 <__ledf2>:
 8001960:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001962:	4647      	mov	r7, r8
 8001964:	46ce      	mov	lr, r9
 8001966:	0004      	movs	r4, r0
 8001968:	0018      	movs	r0, r3
 800196a:	0016      	movs	r6, r2
 800196c:	031b      	lsls	r3, r3, #12
 800196e:	0b1b      	lsrs	r3, r3, #12
 8001970:	4d2c      	ldr	r5, [pc, #176]	; (8001a24 <__ledf2+0xc4>)
 8001972:	004a      	lsls	r2, r1, #1
 8001974:	4699      	mov	r9, r3
 8001976:	b580      	push	{r7, lr}
 8001978:	0043      	lsls	r3, r0, #1
 800197a:	030f      	lsls	r7, r1, #12
 800197c:	46a4      	mov	ip, r4
 800197e:	46b0      	mov	r8, r6
 8001980:	0b3f      	lsrs	r7, r7, #12
 8001982:	0d52      	lsrs	r2, r2, #21
 8001984:	0fc9      	lsrs	r1, r1, #31
 8001986:	0d5b      	lsrs	r3, r3, #21
 8001988:	0fc0      	lsrs	r0, r0, #31
 800198a:	42aa      	cmp	r2, r5
 800198c:	d00d      	beq.n	80019aa <__ledf2+0x4a>
 800198e:	42ab      	cmp	r3, r5
 8001990:	d010      	beq.n	80019b4 <__ledf2+0x54>
 8001992:	2a00      	cmp	r2, #0
 8001994:	d127      	bne.n	80019e6 <__ledf2+0x86>
 8001996:	433c      	orrs	r4, r7
 8001998:	2b00      	cmp	r3, #0
 800199a:	d111      	bne.n	80019c0 <__ledf2+0x60>
 800199c:	464d      	mov	r5, r9
 800199e:	432e      	orrs	r6, r5
 80019a0:	d10e      	bne.n	80019c0 <__ledf2+0x60>
 80019a2:	2000      	movs	r0, #0
 80019a4:	2c00      	cmp	r4, #0
 80019a6:	d015      	beq.n	80019d4 <__ledf2+0x74>
 80019a8:	e00e      	b.n	80019c8 <__ledf2+0x68>
 80019aa:	003d      	movs	r5, r7
 80019ac:	4325      	orrs	r5, r4
 80019ae:	d110      	bne.n	80019d2 <__ledf2+0x72>
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d118      	bne.n	80019e6 <__ledf2+0x86>
 80019b4:	464d      	mov	r5, r9
 80019b6:	432e      	orrs	r6, r5
 80019b8:	d10b      	bne.n	80019d2 <__ledf2+0x72>
 80019ba:	2a00      	cmp	r2, #0
 80019bc:	d102      	bne.n	80019c4 <__ledf2+0x64>
 80019be:	433c      	orrs	r4, r7
 80019c0:	2c00      	cmp	r4, #0
 80019c2:	d00b      	beq.n	80019dc <__ledf2+0x7c>
 80019c4:	4281      	cmp	r1, r0
 80019c6:	d014      	beq.n	80019f2 <__ledf2+0x92>
 80019c8:	2002      	movs	r0, #2
 80019ca:	3901      	subs	r1, #1
 80019cc:	4008      	ands	r0, r1
 80019ce:	3801      	subs	r0, #1
 80019d0:	e000      	b.n	80019d4 <__ledf2+0x74>
 80019d2:	2002      	movs	r0, #2
 80019d4:	bcc0      	pop	{r6, r7}
 80019d6:	46b9      	mov	r9, r7
 80019d8:	46b0      	mov	r8, r6
 80019da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019dc:	2800      	cmp	r0, #0
 80019de:	d1f9      	bne.n	80019d4 <__ledf2+0x74>
 80019e0:	2001      	movs	r0, #1
 80019e2:	4240      	negs	r0, r0
 80019e4:	e7f6      	b.n	80019d4 <__ledf2+0x74>
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d1ec      	bne.n	80019c4 <__ledf2+0x64>
 80019ea:	464c      	mov	r4, r9
 80019ec:	4326      	orrs	r6, r4
 80019ee:	d1e9      	bne.n	80019c4 <__ledf2+0x64>
 80019f0:	e7ea      	b.n	80019c8 <__ledf2+0x68>
 80019f2:	429a      	cmp	r2, r3
 80019f4:	dd04      	ble.n	8001a00 <__ledf2+0xa0>
 80019f6:	4243      	negs	r3, r0
 80019f8:	4158      	adcs	r0, r3
 80019fa:	0040      	lsls	r0, r0, #1
 80019fc:	3801      	subs	r0, #1
 80019fe:	e7e9      	b.n	80019d4 <__ledf2+0x74>
 8001a00:	429a      	cmp	r2, r3
 8001a02:	dbeb      	blt.n	80019dc <__ledf2+0x7c>
 8001a04:	454f      	cmp	r7, r9
 8001a06:	d8df      	bhi.n	80019c8 <__ledf2+0x68>
 8001a08:	d006      	beq.n	8001a18 <__ledf2+0xb8>
 8001a0a:	2000      	movs	r0, #0
 8001a0c:	454f      	cmp	r7, r9
 8001a0e:	d2e1      	bcs.n	80019d4 <__ledf2+0x74>
 8001a10:	2900      	cmp	r1, #0
 8001a12:	d0e5      	beq.n	80019e0 <__ledf2+0x80>
 8001a14:	0008      	movs	r0, r1
 8001a16:	e7dd      	b.n	80019d4 <__ledf2+0x74>
 8001a18:	45c4      	cmp	ip, r8
 8001a1a:	d8d5      	bhi.n	80019c8 <__ledf2+0x68>
 8001a1c:	2000      	movs	r0, #0
 8001a1e:	45c4      	cmp	ip, r8
 8001a20:	d2d8      	bcs.n	80019d4 <__ledf2+0x74>
 8001a22:	e7f5      	b.n	8001a10 <__ledf2+0xb0>
 8001a24:	000007ff 	.word	0x000007ff

08001a28 <__aeabi_dmul>:
 8001a28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a2a:	4645      	mov	r5, r8
 8001a2c:	46de      	mov	lr, fp
 8001a2e:	4657      	mov	r7, sl
 8001a30:	464e      	mov	r6, r9
 8001a32:	b5e0      	push	{r5, r6, r7, lr}
 8001a34:	001f      	movs	r7, r3
 8001a36:	030b      	lsls	r3, r1, #12
 8001a38:	0b1b      	lsrs	r3, r3, #12
 8001a3a:	469b      	mov	fp, r3
 8001a3c:	004d      	lsls	r5, r1, #1
 8001a3e:	0fcb      	lsrs	r3, r1, #31
 8001a40:	0004      	movs	r4, r0
 8001a42:	4691      	mov	r9, r2
 8001a44:	4698      	mov	r8, r3
 8001a46:	b087      	sub	sp, #28
 8001a48:	0d6d      	lsrs	r5, r5, #21
 8001a4a:	d100      	bne.n	8001a4e <__aeabi_dmul+0x26>
 8001a4c:	e1cd      	b.n	8001dea <__aeabi_dmul+0x3c2>
 8001a4e:	4bce      	ldr	r3, [pc, #824]	; (8001d88 <__aeabi_dmul+0x360>)
 8001a50:	429d      	cmp	r5, r3
 8001a52:	d100      	bne.n	8001a56 <__aeabi_dmul+0x2e>
 8001a54:	e1e9      	b.n	8001e2a <__aeabi_dmul+0x402>
 8001a56:	465a      	mov	r2, fp
 8001a58:	0f43      	lsrs	r3, r0, #29
 8001a5a:	00d2      	lsls	r2, r2, #3
 8001a5c:	4313      	orrs	r3, r2
 8001a5e:	2280      	movs	r2, #128	; 0x80
 8001a60:	0412      	lsls	r2, r2, #16
 8001a62:	431a      	orrs	r2, r3
 8001a64:	00c3      	lsls	r3, r0, #3
 8001a66:	469a      	mov	sl, r3
 8001a68:	4bc8      	ldr	r3, [pc, #800]	; (8001d8c <__aeabi_dmul+0x364>)
 8001a6a:	4693      	mov	fp, r2
 8001a6c:	469c      	mov	ip, r3
 8001a6e:	2300      	movs	r3, #0
 8001a70:	2600      	movs	r6, #0
 8001a72:	4465      	add	r5, ip
 8001a74:	9300      	str	r3, [sp, #0]
 8001a76:	033c      	lsls	r4, r7, #12
 8001a78:	007b      	lsls	r3, r7, #1
 8001a7a:	4648      	mov	r0, r9
 8001a7c:	0b24      	lsrs	r4, r4, #12
 8001a7e:	0d5b      	lsrs	r3, r3, #21
 8001a80:	0fff      	lsrs	r7, r7, #31
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d100      	bne.n	8001a88 <__aeabi_dmul+0x60>
 8001a86:	e189      	b.n	8001d9c <__aeabi_dmul+0x374>
 8001a88:	4abf      	ldr	r2, [pc, #764]	; (8001d88 <__aeabi_dmul+0x360>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d019      	beq.n	8001ac2 <__aeabi_dmul+0x9a>
 8001a8e:	0f42      	lsrs	r2, r0, #29
 8001a90:	00e4      	lsls	r4, r4, #3
 8001a92:	4322      	orrs	r2, r4
 8001a94:	2480      	movs	r4, #128	; 0x80
 8001a96:	0424      	lsls	r4, r4, #16
 8001a98:	4314      	orrs	r4, r2
 8001a9a:	4abc      	ldr	r2, [pc, #752]	; (8001d8c <__aeabi_dmul+0x364>)
 8001a9c:	2100      	movs	r1, #0
 8001a9e:	4694      	mov	ip, r2
 8001aa0:	4642      	mov	r2, r8
 8001aa2:	4463      	add	r3, ip
 8001aa4:	195b      	adds	r3, r3, r5
 8001aa6:	9301      	str	r3, [sp, #4]
 8001aa8:	9b01      	ldr	r3, [sp, #4]
 8001aaa:	407a      	eors	r2, r7
 8001aac:	3301      	adds	r3, #1
 8001aae:	00c0      	lsls	r0, r0, #3
 8001ab0:	b2d2      	uxtb	r2, r2
 8001ab2:	9302      	str	r3, [sp, #8]
 8001ab4:	2e0a      	cmp	r6, #10
 8001ab6:	dd1c      	ble.n	8001af2 <__aeabi_dmul+0xca>
 8001ab8:	003a      	movs	r2, r7
 8001aba:	2e0b      	cmp	r6, #11
 8001abc:	d05e      	beq.n	8001b7c <__aeabi_dmul+0x154>
 8001abe:	4647      	mov	r7, r8
 8001ac0:	e056      	b.n	8001b70 <__aeabi_dmul+0x148>
 8001ac2:	4649      	mov	r1, r9
 8001ac4:	4bb0      	ldr	r3, [pc, #704]	; (8001d88 <__aeabi_dmul+0x360>)
 8001ac6:	4321      	orrs	r1, r4
 8001ac8:	18eb      	adds	r3, r5, r3
 8001aca:	9301      	str	r3, [sp, #4]
 8001acc:	2900      	cmp	r1, #0
 8001ace:	d12a      	bne.n	8001b26 <__aeabi_dmul+0xfe>
 8001ad0:	2080      	movs	r0, #128	; 0x80
 8001ad2:	2202      	movs	r2, #2
 8001ad4:	0100      	lsls	r0, r0, #4
 8001ad6:	002b      	movs	r3, r5
 8001ad8:	4684      	mov	ip, r0
 8001ada:	4316      	orrs	r6, r2
 8001adc:	4642      	mov	r2, r8
 8001ade:	4463      	add	r3, ip
 8001ae0:	407a      	eors	r2, r7
 8001ae2:	b2d2      	uxtb	r2, r2
 8001ae4:	9302      	str	r3, [sp, #8]
 8001ae6:	2e0a      	cmp	r6, #10
 8001ae8:	dd00      	ble.n	8001aec <__aeabi_dmul+0xc4>
 8001aea:	e231      	b.n	8001f50 <__aeabi_dmul+0x528>
 8001aec:	2000      	movs	r0, #0
 8001aee:	2400      	movs	r4, #0
 8001af0:	2102      	movs	r1, #2
 8001af2:	2e02      	cmp	r6, #2
 8001af4:	dc26      	bgt.n	8001b44 <__aeabi_dmul+0x11c>
 8001af6:	3e01      	subs	r6, #1
 8001af8:	2e01      	cmp	r6, #1
 8001afa:	d852      	bhi.n	8001ba2 <__aeabi_dmul+0x17a>
 8001afc:	2902      	cmp	r1, #2
 8001afe:	d04c      	beq.n	8001b9a <__aeabi_dmul+0x172>
 8001b00:	2901      	cmp	r1, #1
 8001b02:	d000      	beq.n	8001b06 <__aeabi_dmul+0xde>
 8001b04:	e118      	b.n	8001d38 <__aeabi_dmul+0x310>
 8001b06:	2300      	movs	r3, #0
 8001b08:	2400      	movs	r4, #0
 8001b0a:	2500      	movs	r5, #0
 8001b0c:	051b      	lsls	r3, r3, #20
 8001b0e:	4323      	orrs	r3, r4
 8001b10:	07d2      	lsls	r2, r2, #31
 8001b12:	4313      	orrs	r3, r2
 8001b14:	0028      	movs	r0, r5
 8001b16:	0019      	movs	r1, r3
 8001b18:	b007      	add	sp, #28
 8001b1a:	bcf0      	pop	{r4, r5, r6, r7}
 8001b1c:	46bb      	mov	fp, r7
 8001b1e:	46b2      	mov	sl, r6
 8001b20:	46a9      	mov	r9, r5
 8001b22:	46a0      	mov	r8, r4
 8001b24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b26:	2180      	movs	r1, #128	; 0x80
 8001b28:	2203      	movs	r2, #3
 8001b2a:	0109      	lsls	r1, r1, #4
 8001b2c:	002b      	movs	r3, r5
 8001b2e:	468c      	mov	ip, r1
 8001b30:	4316      	orrs	r6, r2
 8001b32:	4642      	mov	r2, r8
 8001b34:	4463      	add	r3, ip
 8001b36:	407a      	eors	r2, r7
 8001b38:	b2d2      	uxtb	r2, r2
 8001b3a:	9302      	str	r3, [sp, #8]
 8001b3c:	2e0a      	cmp	r6, #10
 8001b3e:	dd00      	ble.n	8001b42 <__aeabi_dmul+0x11a>
 8001b40:	e228      	b.n	8001f94 <__aeabi_dmul+0x56c>
 8001b42:	2103      	movs	r1, #3
 8001b44:	2501      	movs	r5, #1
 8001b46:	40b5      	lsls	r5, r6
 8001b48:	46ac      	mov	ip, r5
 8001b4a:	26a6      	movs	r6, #166	; 0xa6
 8001b4c:	4663      	mov	r3, ip
 8001b4e:	00f6      	lsls	r6, r6, #3
 8001b50:	4035      	ands	r5, r6
 8001b52:	4233      	tst	r3, r6
 8001b54:	d10b      	bne.n	8001b6e <__aeabi_dmul+0x146>
 8001b56:	2690      	movs	r6, #144	; 0x90
 8001b58:	00b6      	lsls	r6, r6, #2
 8001b5a:	4233      	tst	r3, r6
 8001b5c:	d118      	bne.n	8001b90 <__aeabi_dmul+0x168>
 8001b5e:	3eb9      	subs	r6, #185	; 0xb9
 8001b60:	3eff      	subs	r6, #255	; 0xff
 8001b62:	421e      	tst	r6, r3
 8001b64:	d01d      	beq.n	8001ba2 <__aeabi_dmul+0x17a>
 8001b66:	46a3      	mov	fp, r4
 8001b68:	4682      	mov	sl, r0
 8001b6a:	9100      	str	r1, [sp, #0]
 8001b6c:	e000      	b.n	8001b70 <__aeabi_dmul+0x148>
 8001b6e:	0017      	movs	r7, r2
 8001b70:	9900      	ldr	r1, [sp, #0]
 8001b72:	003a      	movs	r2, r7
 8001b74:	2902      	cmp	r1, #2
 8001b76:	d010      	beq.n	8001b9a <__aeabi_dmul+0x172>
 8001b78:	465c      	mov	r4, fp
 8001b7a:	4650      	mov	r0, sl
 8001b7c:	2903      	cmp	r1, #3
 8001b7e:	d1bf      	bne.n	8001b00 <__aeabi_dmul+0xd8>
 8001b80:	2380      	movs	r3, #128	; 0x80
 8001b82:	031b      	lsls	r3, r3, #12
 8001b84:	431c      	orrs	r4, r3
 8001b86:	0324      	lsls	r4, r4, #12
 8001b88:	0005      	movs	r5, r0
 8001b8a:	4b7f      	ldr	r3, [pc, #508]	; (8001d88 <__aeabi_dmul+0x360>)
 8001b8c:	0b24      	lsrs	r4, r4, #12
 8001b8e:	e7bd      	b.n	8001b0c <__aeabi_dmul+0xe4>
 8001b90:	2480      	movs	r4, #128	; 0x80
 8001b92:	2200      	movs	r2, #0
 8001b94:	4b7c      	ldr	r3, [pc, #496]	; (8001d88 <__aeabi_dmul+0x360>)
 8001b96:	0324      	lsls	r4, r4, #12
 8001b98:	e7b8      	b.n	8001b0c <__aeabi_dmul+0xe4>
 8001b9a:	2400      	movs	r4, #0
 8001b9c:	2500      	movs	r5, #0
 8001b9e:	4b7a      	ldr	r3, [pc, #488]	; (8001d88 <__aeabi_dmul+0x360>)
 8001ba0:	e7b4      	b.n	8001b0c <__aeabi_dmul+0xe4>
 8001ba2:	4653      	mov	r3, sl
 8001ba4:	041e      	lsls	r6, r3, #16
 8001ba6:	0c36      	lsrs	r6, r6, #16
 8001ba8:	0c1f      	lsrs	r7, r3, #16
 8001baa:	0033      	movs	r3, r6
 8001bac:	0c01      	lsrs	r1, r0, #16
 8001bae:	0400      	lsls	r0, r0, #16
 8001bb0:	0c00      	lsrs	r0, r0, #16
 8001bb2:	4343      	muls	r3, r0
 8001bb4:	4698      	mov	r8, r3
 8001bb6:	0003      	movs	r3, r0
 8001bb8:	437b      	muls	r3, r7
 8001bba:	4699      	mov	r9, r3
 8001bbc:	0033      	movs	r3, r6
 8001bbe:	434b      	muls	r3, r1
 8001bc0:	469c      	mov	ip, r3
 8001bc2:	4643      	mov	r3, r8
 8001bc4:	000d      	movs	r5, r1
 8001bc6:	0c1b      	lsrs	r3, r3, #16
 8001bc8:	469a      	mov	sl, r3
 8001bca:	437d      	muls	r5, r7
 8001bcc:	44cc      	add	ip, r9
 8001bce:	44d4      	add	ip, sl
 8001bd0:	9500      	str	r5, [sp, #0]
 8001bd2:	45e1      	cmp	r9, ip
 8001bd4:	d904      	bls.n	8001be0 <__aeabi_dmul+0x1b8>
 8001bd6:	2380      	movs	r3, #128	; 0x80
 8001bd8:	025b      	lsls	r3, r3, #9
 8001bda:	4699      	mov	r9, r3
 8001bdc:	444d      	add	r5, r9
 8001bde:	9500      	str	r5, [sp, #0]
 8001be0:	4663      	mov	r3, ip
 8001be2:	0c1b      	lsrs	r3, r3, #16
 8001be4:	001d      	movs	r5, r3
 8001be6:	4663      	mov	r3, ip
 8001be8:	041b      	lsls	r3, r3, #16
 8001bea:	469c      	mov	ip, r3
 8001bec:	4643      	mov	r3, r8
 8001bee:	041b      	lsls	r3, r3, #16
 8001bf0:	0c1b      	lsrs	r3, r3, #16
 8001bf2:	4698      	mov	r8, r3
 8001bf4:	4663      	mov	r3, ip
 8001bf6:	4443      	add	r3, r8
 8001bf8:	9303      	str	r3, [sp, #12]
 8001bfa:	0c23      	lsrs	r3, r4, #16
 8001bfc:	4698      	mov	r8, r3
 8001bfe:	0033      	movs	r3, r6
 8001c00:	0424      	lsls	r4, r4, #16
 8001c02:	0c24      	lsrs	r4, r4, #16
 8001c04:	4363      	muls	r3, r4
 8001c06:	469c      	mov	ip, r3
 8001c08:	0023      	movs	r3, r4
 8001c0a:	437b      	muls	r3, r7
 8001c0c:	4699      	mov	r9, r3
 8001c0e:	4643      	mov	r3, r8
 8001c10:	435e      	muls	r6, r3
 8001c12:	435f      	muls	r7, r3
 8001c14:	444e      	add	r6, r9
 8001c16:	4663      	mov	r3, ip
 8001c18:	46b2      	mov	sl, r6
 8001c1a:	0c1e      	lsrs	r6, r3, #16
 8001c1c:	4456      	add	r6, sl
 8001c1e:	45b1      	cmp	r9, r6
 8001c20:	d903      	bls.n	8001c2a <__aeabi_dmul+0x202>
 8001c22:	2380      	movs	r3, #128	; 0x80
 8001c24:	025b      	lsls	r3, r3, #9
 8001c26:	4699      	mov	r9, r3
 8001c28:	444f      	add	r7, r9
 8001c2a:	0c33      	lsrs	r3, r6, #16
 8001c2c:	4699      	mov	r9, r3
 8001c2e:	003b      	movs	r3, r7
 8001c30:	444b      	add	r3, r9
 8001c32:	9305      	str	r3, [sp, #20]
 8001c34:	4663      	mov	r3, ip
 8001c36:	46ac      	mov	ip, r5
 8001c38:	041f      	lsls	r7, r3, #16
 8001c3a:	0c3f      	lsrs	r7, r7, #16
 8001c3c:	0436      	lsls	r6, r6, #16
 8001c3e:	19f6      	adds	r6, r6, r7
 8001c40:	44b4      	add	ip, r6
 8001c42:	4663      	mov	r3, ip
 8001c44:	9304      	str	r3, [sp, #16]
 8001c46:	465b      	mov	r3, fp
 8001c48:	0c1b      	lsrs	r3, r3, #16
 8001c4a:	469c      	mov	ip, r3
 8001c4c:	465b      	mov	r3, fp
 8001c4e:	041f      	lsls	r7, r3, #16
 8001c50:	0c3f      	lsrs	r7, r7, #16
 8001c52:	003b      	movs	r3, r7
 8001c54:	4343      	muls	r3, r0
 8001c56:	4699      	mov	r9, r3
 8001c58:	4663      	mov	r3, ip
 8001c5a:	4343      	muls	r3, r0
 8001c5c:	469a      	mov	sl, r3
 8001c5e:	464b      	mov	r3, r9
 8001c60:	4660      	mov	r0, ip
 8001c62:	0c1b      	lsrs	r3, r3, #16
 8001c64:	469b      	mov	fp, r3
 8001c66:	4348      	muls	r0, r1
 8001c68:	4379      	muls	r1, r7
 8001c6a:	4451      	add	r1, sl
 8001c6c:	4459      	add	r1, fp
 8001c6e:	458a      	cmp	sl, r1
 8001c70:	d903      	bls.n	8001c7a <__aeabi_dmul+0x252>
 8001c72:	2380      	movs	r3, #128	; 0x80
 8001c74:	025b      	lsls	r3, r3, #9
 8001c76:	469a      	mov	sl, r3
 8001c78:	4450      	add	r0, sl
 8001c7a:	0c0b      	lsrs	r3, r1, #16
 8001c7c:	469a      	mov	sl, r3
 8001c7e:	464b      	mov	r3, r9
 8001c80:	041b      	lsls	r3, r3, #16
 8001c82:	0c1b      	lsrs	r3, r3, #16
 8001c84:	4699      	mov	r9, r3
 8001c86:	003b      	movs	r3, r7
 8001c88:	4363      	muls	r3, r4
 8001c8a:	0409      	lsls	r1, r1, #16
 8001c8c:	4645      	mov	r5, r8
 8001c8e:	4449      	add	r1, r9
 8001c90:	4699      	mov	r9, r3
 8001c92:	4663      	mov	r3, ip
 8001c94:	435c      	muls	r4, r3
 8001c96:	436b      	muls	r3, r5
 8001c98:	469c      	mov	ip, r3
 8001c9a:	464b      	mov	r3, r9
 8001c9c:	0c1b      	lsrs	r3, r3, #16
 8001c9e:	4698      	mov	r8, r3
 8001ca0:	436f      	muls	r7, r5
 8001ca2:	193f      	adds	r7, r7, r4
 8001ca4:	4447      	add	r7, r8
 8001ca6:	4450      	add	r0, sl
 8001ca8:	42bc      	cmp	r4, r7
 8001caa:	d903      	bls.n	8001cb4 <__aeabi_dmul+0x28c>
 8001cac:	2380      	movs	r3, #128	; 0x80
 8001cae:	025b      	lsls	r3, r3, #9
 8001cb0:	4698      	mov	r8, r3
 8001cb2:	44c4      	add	ip, r8
 8001cb4:	9b04      	ldr	r3, [sp, #16]
 8001cb6:	9d00      	ldr	r5, [sp, #0]
 8001cb8:	4698      	mov	r8, r3
 8001cba:	4445      	add	r5, r8
 8001cbc:	42b5      	cmp	r5, r6
 8001cbe:	41b6      	sbcs	r6, r6
 8001cc0:	4273      	negs	r3, r6
 8001cc2:	4698      	mov	r8, r3
 8001cc4:	464b      	mov	r3, r9
 8001cc6:	041e      	lsls	r6, r3, #16
 8001cc8:	9b05      	ldr	r3, [sp, #20]
 8001cca:	043c      	lsls	r4, r7, #16
 8001ccc:	4699      	mov	r9, r3
 8001cce:	0c36      	lsrs	r6, r6, #16
 8001cd0:	19a4      	adds	r4, r4, r6
 8001cd2:	444c      	add	r4, r9
 8001cd4:	46a1      	mov	r9, r4
 8001cd6:	4683      	mov	fp, r0
 8001cd8:	186e      	adds	r6, r5, r1
 8001cda:	44c1      	add	r9, r8
 8001cdc:	428e      	cmp	r6, r1
 8001cde:	4189      	sbcs	r1, r1
 8001ce0:	44cb      	add	fp, r9
 8001ce2:	465d      	mov	r5, fp
 8001ce4:	4249      	negs	r1, r1
 8001ce6:	186d      	adds	r5, r5, r1
 8001ce8:	429c      	cmp	r4, r3
 8001cea:	41a4      	sbcs	r4, r4
 8001cec:	45c1      	cmp	r9, r8
 8001cee:	419b      	sbcs	r3, r3
 8001cf0:	4583      	cmp	fp, r0
 8001cf2:	4180      	sbcs	r0, r0
 8001cf4:	428d      	cmp	r5, r1
 8001cf6:	4189      	sbcs	r1, r1
 8001cf8:	425b      	negs	r3, r3
 8001cfa:	4264      	negs	r4, r4
 8001cfc:	431c      	orrs	r4, r3
 8001cfe:	4240      	negs	r0, r0
 8001d00:	9b03      	ldr	r3, [sp, #12]
 8001d02:	4249      	negs	r1, r1
 8001d04:	4301      	orrs	r1, r0
 8001d06:	0270      	lsls	r0, r6, #9
 8001d08:	0c3f      	lsrs	r7, r7, #16
 8001d0a:	4318      	orrs	r0, r3
 8001d0c:	19e4      	adds	r4, r4, r7
 8001d0e:	1e47      	subs	r7, r0, #1
 8001d10:	41b8      	sbcs	r0, r7
 8001d12:	1864      	adds	r4, r4, r1
 8001d14:	4464      	add	r4, ip
 8001d16:	0df6      	lsrs	r6, r6, #23
 8001d18:	0261      	lsls	r1, r4, #9
 8001d1a:	4330      	orrs	r0, r6
 8001d1c:	0dec      	lsrs	r4, r5, #23
 8001d1e:	026e      	lsls	r6, r5, #9
 8001d20:	430c      	orrs	r4, r1
 8001d22:	4330      	orrs	r0, r6
 8001d24:	01c9      	lsls	r1, r1, #7
 8001d26:	d400      	bmi.n	8001d2a <__aeabi_dmul+0x302>
 8001d28:	e0f1      	b.n	8001f0e <__aeabi_dmul+0x4e6>
 8001d2a:	2101      	movs	r1, #1
 8001d2c:	0843      	lsrs	r3, r0, #1
 8001d2e:	4001      	ands	r1, r0
 8001d30:	430b      	orrs	r3, r1
 8001d32:	07e0      	lsls	r0, r4, #31
 8001d34:	4318      	orrs	r0, r3
 8001d36:	0864      	lsrs	r4, r4, #1
 8001d38:	4915      	ldr	r1, [pc, #84]	; (8001d90 <__aeabi_dmul+0x368>)
 8001d3a:	9b02      	ldr	r3, [sp, #8]
 8001d3c:	468c      	mov	ip, r1
 8001d3e:	4463      	add	r3, ip
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	dc00      	bgt.n	8001d46 <__aeabi_dmul+0x31e>
 8001d44:	e097      	b.n	8001e76 <__aeabi_dmul+0x44e>
 8001d46:	0741      	lsls	r1, r0, #29
 8001d48:	d009      	beq.n	8001d5e <__aeabi_dmul+0x336>
 8001d4a:	210f      	movs	r1, #15
 8001d4c:	4001      	ands	r1, r0
 8001d4e:	2904      	cmp	r1, #4
 8001d50:	d005      	beq.n	8001d5e <__aeabi_dmul+0x336>
 8001d52:	1d01      	adds	r1, r0, #4
 8001d54:	4281      	cmp	r1, r0
 8001d56:	4180      	sbcs	r0, r0
 8001d58:	4240      	negs	r0, r0
 8001d5a:	1824      	adds	r4, r4, r0
 8001d5c:	0008      	movs	r0, r1
 8001d5e:	01e1      	lsls	r1, r4, #7
 8001d60:	d506      	bpl.n	8001d70 <__aeabi_dmul+0x348>
 8001d62:	2180      	movs	r1, #128	; 0x80
 8001d64:	00c9      	lsls	r1, r1, #3
 8001d66:	468c      	mov	ip, r1
 8001d68:	4b0a      	ldr	r3, [pc, #40]	; (8001d94 <__aeabi_dmul+0x36c>)
 8001d6a:	401c      	ands	r4, r3
 8001d6c:	9b02      	ldr	r3, [sp, #8]
 8001d6e:	4463      	add	r3, ip
 8001d70:	4909      	ldr	r1, [pc, #36]	; (8001d98 <__aeabi_dmul+0x370>)
 8001d72:	428b      	cmp	r3, r1
 8001d74:	dd00      	ble.n	8001d78 <__aeabi_dmul+0x350>
 8001d76:	e710      	b.n	8001b9a <__aeabi_dmul+0x172>
 8001d78:	0761      	lsls	r1, r4, #29
 8001d7a:	08c5      	lsrs	r5, r0, #3
 8001d7c:	0264      	lsls	r4, r4, #9
 8001d7e:	055b      	lsls	r3, r3, #21
 8001d80:	430d      	orrs	r5, r1
 8001d82:	0b24      	lsrs	r4, r4, #12
 8001d84:	0d5b      	lsrs	r3, r3, #21
 8001d86:	e6c1      	b.n	8001b0c <__aeabi_dmul+0xe4>
 8001d88:	000007ff 	.word	0x000007ff
 8001d8c:	fffffc01 	.word	0xfffffc01
 8001d90:	000003ff 	.word	0x000003ff
 8001d94:	feffffff 	.word	0xfeffffff
 8001d98:	000007fe 	.word	0x000007fe
 8001d9c:	464b      	mov	r3, r9
 8001d9e:	4323      	orrs	r3, r4
 8001da0:	d059      	beq.n	8001e56 <__aeabi_dmul+0x42e>
 8001da2:	2c00      	cmp	r4, #0
 8001da4:	d100      	bne.n	8001da8 <__aeabi_dmul+0x380>
 8001da6:	e0a3      	b.n	8001ef0 <__aeabi_dmul+0x4c8>
 8001da8:	0020      	movs	r0, r4
 8001daa:	f000 fd2b 	bl	8002804 <__clzsi2>
 8001dae:	0001      	movs	r1, r0
 8001db0:	0003      	movs	r3, r0
 8001db2:	390b      	subs	r1, #11
 8001db4:	221d      	movs	r2, #29
 8001db6:	1a52      	subs	r2, r2, r1
 8001db8:	4649      	mov	r1, r9
 8001dba:	0018      	movs	r0, r3
 8001dbc:	40d1      	lsrs	r1, r2
 8001dbe:	464a      	mov	r2, r9
 8001dc0:	3808      	subs	r0, #8
 8001dc2:	4082      	lsls	r2, r0
 8001dc4:	4084      	lsls	r4, r0
 8001dc6:	0010      	movs	r0, r2
 8001dc8:	430c      	orrs	r4, r1
 8001dca:	4a74      	ldr	r2, [pc, #464]	; (8001f9c <__aeabi_dmul+0x574>)
 8001dcc:	1aeb      	subs	r3, r5, r3
 8001dce:	4694      	mov	ip, r2
 8001dd0:	4642      	mov	r2, r8
 8001dd2:	4463      	add	r3, ip
 8001dd4:	9301      	str	r3, [sp, #4]
 8001dd6:	9b01      	ldr	r3, [sp, #4]
 8001dd8:	407a      	eors	r2, r7
 8001dda:	3301      	adds	r3, #1
 8001ddc:	2100      	movs	r1, #0
 8001dde:	b2d2      	uxtb	r2, r2
 8001de0:	9302      	str	r3, [sp, #8]
 8001de2:	2e0a      	cmp	r6, #10
 8001de4:	dd00      	ble.n	8001de8 <__aeabi_dmul+0x3c0>
 8001de6:	e667      	b.n	8001ab8 <__aeabi_dmul+0x90>
 8001de8:	e683      	b.n	8001af2 <__aeabi_dmul+0xca>
 8001dea:	465b      	mov	r3, fp
 8001dec:	4303      	orrs	r3, r0
 8001dee:	469a      	mov	sl, r3
 8001df0:	d02a      	beq.n	8001e48 <__aeabi_dmul+0x420>
 8001df2:	465b      	mov	r3, fp
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d06d      	beq.n	8001ed4 <__aeabi_dmul+0x4ac>
 8001df8:	4658      	mov	r0, fp
 8001dfa:	f000 fd03 	bl	8002804 <__clzsi2>
 8001dfe:	0001      	movs	r1, r0
 8001e00:	0003      	movs	r3, r0
 8001e02:	390b      	subs	r1, #11
 8001e04:	221d      	movs	r2, #29
 8001e06:	1a52      	subs	r2, r2, r1
 8001e08:	0021      	movs	r1, r4
 8001e0a:	0018      	movs	r0, r3
 8001e0c:	465d      	mov	r5, fp
 8001e0e:	40d1      	lsrs	r1, r2
 8001e10:	3808      	subs	r0, #8
 8001e12:	4085      	lsls	r5, r0
 8001e14:	000a      	movs	r2, r1
 8001e16:	4084      	lsls	r4, r0
 8001e18:	432a      	orrs	r2, r5
 8001e1a:	4693      	mov	fp, r2
 8001e1c:	46a2      	mov	sl, r4
 8001e1e:	4d5f      	ldr	r5, [pc, #380]	; (8001f9c <__aeabi_dmul+0x574>)
 8001e20:	2600      	movs	r6, #0
 8001e22:	1aed      	subs	r5, r5, r3
 8001e24:	2300      	movs	r3, #0
 8001e26:	9300      	str	r3, [sp, #0]
 8001e28:	e625      	b.n	8001a76 <__aeabi_dmul+0x4e>
 8001e2a:	465b      	mov	r3, fp
 8001e2c:	4303      	orrs	r3, r0
 8001e2e:	469a      	mov	sl, r3
 8001e30:	d105      	bne.n	8001e3e <__aeabi_dmul+0x416>
 8001e32:	2300      	movs	r3, #0
 8001e34:	469b      	mov	fp, r3
 8001e36:	3302      	adds	r3, #2
 8001e38:	2608      	movs	r6, #8
 8001e3a:	9300      	str	r3, [sp, #0]
 8001e3c:	e61b      	b.n	8001a76 <__aeabi_dmul+0x4e>
 8001e3e:	2303      	movs	r3, #3
 8001e40:	4682      	mov	sl, r0
 8001e42:	260c      	movs	r6, #12
 8001e44:	9300      	str	r3, [sp, #0]
 8001e46:	e616      	b.n	8001a76 <__aeabi_dmul+0x4e>
 8001e48:	2300      	movs	r3, #0
 8001e4a:	469b      	mov	fp, r3
 8001e4c:	3301      	adds	r3, #1
 8001e4e:	2604      	movs	r6, #4
 8001e50:	2500      	movs	r5, #0
 8001e52:	9300      	str	r3, [sp, #0]
 8001e54:	e60f      	b.n	8001a76 <__aeabi_dmul+0x4e>
 8001e56:	4642      	mov	r2, r8
 8001e58:	3301      	adds	r3, #1
 8001e5a:	9501      	str	r5, [sp, #4]
 8001e5c:	431e      	orrs	r6, r3
 8001e5e:	9b01      	ldr	r3, [sp, #4]
 8001e60:	407a      	eors	r2, r7
 8001e62:	3301      	adds	r3, #1
 8001e64:	2400      	movs	r4, #0
 8001e66:	2000      	movs	r0, #0
 8001e68:	2101      	movs	r1, #1
 8001e6a:	b2d2      	uxtb	r2, r2
 8001e6c:	9302      	str	r3, [sp, #8]
 8001e6e:	2e0a      	cmp	r6, #10
 8001e70:	dd00      	ble.n	8001e74 <__aeabi_dmul+0x44c>
 8001e72:	e621      	b.n	8001ab8 <__aeabi_dmul+0x90>
 8001e74:	e63d      	b.n	8001af2 <__aeabi_dmul+0xca>
 8001e76:	2101      	movs	r1, #1
 8001e78:	1ac9      	subs	r1, r1, r3
 8001e7a:	2938      	cmp	r1, #56	; 0x38
 8001e7c:	dd00      	ble.n	8001e80 <__aeabi_dmul+0x458>
 8001e7e:	e642      	b.n	8001b06 <__aeabi_dmul+0xde>
 8001e80:	291f      	cmp	r1, #31
 8001e82:	dd47      	ble.n	8001f14 <__aeabi_dmul+0x4ec>
 8001e84:	261f      	movs	r6, #31
 8001e86:	0025      	movs	r5, r4
 8001e88:	4276      	negs	r6, r6
 8001e8a:	1af3      	subs	r3, r6, r3
 8001e8c:	40dd      	lsrs	r5, r3
 8001e8e:	002b      	movs	r3, r5
 8001e90:	2920      	cmp	r1, #32
 8001e92:	d005      	beq.n	8001ea0 <__aeabi_dmul+0x478>
 8001e94:	4942      	ldr	r1, [pc, #264]	; (8001fa0 <__aeabi_dmul+0x578>)
 8001e96:	9d02      	ldr	r5, [sp, #8]
 8001e98:	468c      	mov	ip, r1
 8001e9a:	4465      	add	r5, ip
 8001e9c:	40ac      	lsls	r4, r5
 8001e9e:	4320      	orrs	r0, r4
 8001ea0:	1e41      	subs	r1, r0, #1
 8001ea2:	4188      	sbcs	r0, r1
 8001ea4:	4318      	orrs	r0, r3
 8001ea6:	2307      	movs	r3, #7
 8001ea8:	001d      	movs	r5, r3
 8001eaa:	2400      	movs	r4, #0
 8001eac:	4005      	ands	r5, r0
 8001eae:	4203      	tst	r3, r0
 8001eb0:	d04a      	beq.n	8001f48 <__aeabi_dmul+0x520>
 8001eb2:	230f      	movs	r3, #15
 8001eb4:	2400      	movs	r4, #0
 8001eb6:	4003      	ands	r3, r0
 8001eb8:	2b04      	cmp	r3, #4
 8001eba:	d042      	beq.n	8001f42 <__aeabi_dmul+0x51a>
 8001ebc:	1d03      	adds	r3, r0, #4
 8001ebe:	4283      	cmp	r3, r0
 8001ec0:	4180      	sbcs	r0, r0
 8001ec2:	4240      	negs	r0, r0
 8001ec4:	1824      	adds	r4, r4, r0
 8001ec6:	0018      	movs	r0, r3
 8001ec8:	0223      	lsls	r3, r4, #8
 8001eca:	d53a      	bpl.n	8001f42 <__aeabi_dmul+0x51a>
 8001ecc:	2301      	movs	r3, #1
 8001ece:	2400      	movs	r4, #0
 8001ed0:	2500      	movs	r5, #0
 8001ed2:	e61b      	b.n	8001b0c <__aeabi_dmul+0xe4>
 8001ed4:	f000 fc96 	bl	8002804 <__clzsi2>
 8001ed8:	0001      	movs	r1, r0
 8001eda:	0003      	movs	r3, r0
 8001edc:	3115      	adds	r1, #21
 8001ede:	3320      	adds	r3, #32
 8001ee0:	291c      	cmp	r1, #28
 8001ee2:	dd8f      	ble.n	8001e04 <__aeabi_dmul+0x3dc>
 8001ee4:	3808      	subs	r0, #8
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	4084      	lsls	r4, r0
 8001eea:	4692      	mov	sl, r2
 8001eec:	46a3      	mov	fp, r4
 8001eee:	e796      	b.n	8001e1e <__aeabi_dmul+0x3f6>
 8001ef0:	f000 fc88 	bl	8002804 <__clzsi2>
 8001ef4:	0001      	movs	r1, r0
 8001ef6:	0003      	movs	r3, r0
 8001ef8:	3115      	adds	r1, #21
 8001efa:	3320      	adds	r3, #32
 8001efc:	291c      	cmp	r1, #28
 8001efe:	dc00      	bgt.n	8001f02 <__aeabi_dmul+0x4da>
 8001f00:	e758      	b.n	8001db4 <__aeabi_dmul+0x38c>
 8001f02:	0002      	movs	r2, r0
 8001f04:	464c      	mov	r4, r9
 8001f06:	3a08      	subs	r2, #8
 8001f08:	2000      	movs	r0, #0
 8001f0a:	4094      	lsls	r4, r2
 8001f0c:	e75d      	b.n	8001dca <__aeabi_dmul+0x3a2>
 8001f0e:	9b01      	ldr	r3, [sp, #4]
 8001f10:	9302      	str	r3, [sp, #8]
 8001f12:	e711      	b.n	8001d38 <__aeabi_dmul+0x310>
 8001f14:	4b23      	ldr	r3, [pc, #140]	; (8001fa4 <__aeabi_dmul+0x57c>)
 8001f16:	0026      	movs	r6, r4
 8001f18:	469c      	mov	ip, r3
 8001f1a:	0003      	movs	r3, r0
 8001f1c:	9d02      	ldr	r5, [sp, #8]
 8001f1e:	40cb      	lsrs	r3, r1
 8001f20:	4465      	add	r5, ip
 8001f22:	40ae      	lsls	r6, r5
 8001f24:	431e      	orrs	r6, r3
 8001f26:	0003      	movs	r3, r0
 8001f28:	40ab      	lsls	r3, r5
 8001f2a:	1e58      	subs	r0, r3, #1
 8001f2c:	4183      	sbcs	r3, r0
 8001f2e:	0030      	movs	r0, r6
 8001f30:	4318      	orrs	r0, r3
 8001f32:	40cc      	lsrs	r4, r1
 8001f34:	0743      	lsls	r3, r0, #29
 8001f36:	d0c7      	beq.n	8001ec8 <__aeabi_dmul+0x4a0>
 8001f38:	230f      	movs	r3, #15
 8001f3a:	4003      	ands	r3, r0
 8001f3c:	2b04      	cmp	r3, #4
 8001f3e:	d1bd      	bne.n	8001ebc <__aeabi_dmul+0x494>
 8001f40:	e7c2      	b.n	8001ec8 <__aeabi_dmul+0x4a0>
 8001f42:	0765      	lsls	r5, r4, #29
 8001f44:	0264      	lsls	r4, r4, #9
 8001f46:	0b24      	lsrs	r4, r4, #12
 8001f48:	08c0      	lsrs	r0, r0, #3
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	4305      	orrs	r5, r0
 8001f4e:	e5dd      	b.n	8001b0c <__aeabi_dmul+0xe4>
 8001f50:	2500      	movs	r5, #0
 8001f52:	2302      	movs	r3, #2
 8001f54:	2e0f      	cmp	r6, #15
 8001f56:	d10c      	bne.n	8001f72 <__aeabi_dmul+0x54a>
 8001f58:	2480      	movs	r4, #128	; 0x80
 8001f5a:	465b      	mov	r3, fp
 8001f5c:	0324      	lsls	r4, r4, #12
 8001f5e:	4223      	tst	r3, r4
 8001f60:	d00e      	beq.n	8001f80 <__aeabi_dmul+0x558>
 8001f62:	4221      	tst	r1, r4
 8001f64:	d10c      	bne.n	8001f80 <__aeabi_dmul+0x558>
 8001f66:	430c      	orrs	r4, r1
 8001f68:	0324      	lsls	r4, r4, #12
 8001f6a:	003a      	movs	r2, r7
 8001f6c:	4b0e      	ldr	r3, [pc, #56]	; (8001fa8 <__aeabi_dmul+0x580>)
 8001f6e:	0b24      	lsrs	r4, r4, #12
 8001f70:	e5cc      	b.n	8001b0c <__aeabi_dmul+0xe4>
 8001f72:	2e0b      	cmp	r6, #11
 8001f74:	d000      	beq.n	8001f78 <__aeabi_dmul+0x550>
 8001f76:	e5a2      	b.n	8001abe <__aeabi_dmul+0x96>
 8001f78:	468b      	mov	fp, r1
 8001f7a:	46aa      	mov	sl, r5
 8001f7c:	9300      	str	r3, [sp, #0]
 8001f7e:	e5f7      	b.n	8001b70 <__aeabi_dmul+0x148>
 8001f80:	2480      	movs	r4, #128	; 0x80
 8001f82:	465b      	mov	r3, fp
 8001f84:	0324      	lsls	r4, r4, #12
 8001f86:	431c      	orrs	r4, r3
 8001f88:	0324      	lsls	r4, r4, #12
 8001f8a:	4642      	mov	r2, r8
 8001f8c:	4655      	mov	r5, sl
 8001f8e:	4b06      	ldr	r3, [pc, #24]	; (8001fa8 <__aeabi_dmul+0x580>)
 8001f90:	0b24      	lsrs	r4, r4, #12
 8001f92:	e5bb      	b.n	8001b0c <__aeabi_dmul+0xe4>
 8001f94:	464d      	mov	r5, r9
 8001f96:	0021      	movs	r1, r4
 8001f98:	2303      	movs	r3, #3
 8001f9a:	e7db      	b.n	8001f54 <__aeabi_dmul+0x52c>
 8001f9c:	fffffc0d 	.word	0xfffffc0d
 8001fa0:	0000043e 	.word	0x0000043e
 8001fa4:	0000041e 	.word	0x0000041e
 8001fa8:	000007ff 	.word	0x000007ff

08001fac <__aeabi_dsub>:
 8001fac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001fae:	4657      	mov	r7, sl
 8001fb0:	464e      	mov	r6, r9
 8001fb2:	4645      	mov	r5, r8
 8001fb4:	46de      	mov	lr, fp
 8001fb6:	b5e0      	push	{r5, r6, r7, lr}
 8001fb8:	000d      	movs	r5, r1
 8001fba:	0004      	movs	r4, r0
 8001fbc:	0019      	movs	r1, r3
 8001fbe:	0010      	movs	r0, r2
 8001fc0:	032b      	lsls	r3, r5, #12
 8001fc2:	0a5b      	lsrs	r3, r3, #9
 8001fc4:	0f62      	lsrs	r2, r4, #29
 8001fc6:	431a      	orrs	r2, r3
 8001fc8:	00e3      	lsls	r3, r4, #3
 8001fca:	030c      	lsls	r4, r1, #12
 8001fcc:	0a64      	lsrs	r4, r4, #9
 8001fce:	0f47      	lsrs	r7, r0, #29
 8001fd0:	4327      	orrs	r7, r4
 8001fd2:	4cd0      	ldr	r4, [pc, #832]	; (8002314 <__aeabi_dsub+0x368>)
 8001fd4:	006e      	lsls	r6, r5, #1
 8001fd6:	4691      	mov	r9, r2
 8001fd8:	b083      	sub	sp, #12
 8001fda:	004a      	lsls	r2, r1, #1
 8001fdc:	00c0      	lsls	r0, r0, #3
 8001fde:	4698      	mov	r8, r3
 8001fe0:	46a2      	mov	sl, r4
 8001fe2:	0d76      	lsrs	r6, r6, #21
 8001fe4:	0fed      	lsrs	r5, r5, #31
 8001fe6:	0d52      	lsrs	r2, r2, #21
 8001fe8:	0fc9      	lsrs	r1, r1, #31
 8001fea:	9001      	str	r0, [sp, #4]
 8001fec:	42a2      	cmp	r2, r4
 8001fee:	d100      	bne.n	8001ff2 <__aeabi_dsub+0x46>
 8001ff0:	e0b9      	b.n	8002166 <__aeabi_dsub+0x1ba>
 8001ff2:	2401      	movs	r4, #1
 8001ff4:	4061      	eors	r1, r4
 8001ff6:	468b      	mov	fp, r1
 8001ff8:	428d      	cmp	r5, r1
 8001ffa:	d100      	bne.n	8001ffe <__aeabi_dsub+0x52>
 8001ffc:	e08d      	b.n	800211a <__aeabi_dsub+0x16e>
 8001ffe:	1ab4      	subs	r4, r6, r2
 8002000:	46a4      	mov	ip, r4
 8002002:	2c00      	cmp	r4, #0
 8002004:	dc00      	bgt.n	8002008 <__aeabi_dsub+0x5c>
 8002006:	e0b7      	b.n	8002178 <__aeabi_dsub+0x1cc>
 8002008:	2a00      	cmp	r2, #0
 800200a:	d100      	bne.n	800200e <__aeabi_dsub+0x62>
 800200c:	e0cb      	b.n	80021a6 <__aeabi_dsub+0x1fa>
 800200e:	4ac1      	ldr	r2, [pc, #772]	; (8002314 <__aeabi_dsub+0x368>)
 8002010:	4296      	cmp	r6, r2
 8002012:	d100      	bne.n	8002016 <__aeabi_dsub+0x6a>
 8002014:	e186      	b.n	8002324 <__aeabi_dsub+0x378>
 8002016:	2280      	movs	r2, #128	; 0x80
 8002018:	0412      	lsls	r2, r2, #16
 800201a:	4317      	orrs	r7, r2
 800201c:	4662      	mov	r2, ip
 800201e:	2a38      	cmp	r2, #56	; 0x38
 8002020:	dd00      	ble.n	8002024 <__aeabi_dsub+0x78>
 8002022:	e1a4      	b.n	800236e <__aeabi_dsub+0x3c2>
 8002024:	2a1f      	cmp	r2, #31
 8002026:	dd00      	ble.n	800202a <__aeabi_dsub+0x7e>
 8002028:	e21d      	b.n	8002466 <__aeabi_dsub+0x4ba>
 800202a:	4661      	mov	r1, ip
 800202c:	2220      	movs	r2, #32
 800202e:	003c      	movs	r4, r7
 8002030:	1a52      	subs	r2, r2, r1
 8002032:	0001      	movs	r1, r0
 8002034:	4090      	lsls	r0, r2
 8002036:	4094      	lsls	r4, r2
 8002038:	1e42      	subs	r2, r0, #1
 800203a:	4190      	sbcs	r0, r2
 800203c:	4662      	mov	r2, ip
 800203e:	46a0      	mov	r8, r4
 8002040:	4664      	mov	r4, ip
 8002042:	40d7      	lsrs	r7, r2
 8002044:	464a      	mov	r2, r9
 8002046:	40e1      	lsrs	r1, r4
 8002048:	4644      	mov	r4, r8
 800204a:	1bd2      	subs	r2, r2, r7
 800204c:	4691      	mov	r9, r2
 800204e:	430c      	orrs	r4, r1
 8002050:	4304      	orrs	r4, r0
 8002052:	1b1c      	subs	r4, r3, r4
 8002054:	42a3      	cmp	r3, r4
 8002056:	4192      	sbcs	r2, r2
 8002058:	464b      	mov	r3, r9
 800205a:	4252      	negs	r2, r2
 800205c:	1a9b      	subs	r3, r3, r2
 800205e:	469a      	mov	sl, r3
 8002060:	4653      	mov	r3, sl
 8002062:	021b      	lsls	r3, r3, #8
 8002064:	d400      	bmi.n	8002068 <__aeabi_dsub+0xbc>
 8002066:	e12b      	b.n	80022c0 <__aeabi_dsub+0x314>
 8002068:	4653      	mov	r3, sl
 800206a:	025a      	lsls	r2, r3, #9
 800206c:	0a53      	lsrs	r3, r2, #9
 800206e:	469a      	mov	sl, r3
 8002070:	4653      	mov	r3, sl
 8002072:	2b00      	cmp	r3, #0
 8002074:	d100      	bne.n	8002078 <__aeabi_dsub+0xcc>
 8002076:	e166      	b.n	8002346 <__aeabi_dsub+0x39a>
 8002078:	4650      	mov	r0, sl
 800207a:	f000 fbc3 	bl	8002804 <__clzsi2>
 800207e:	0003      	movs	r3, r0
 8002080:	3b08      	subs	r3, #8
 8002082:	2220      	movs	r2, #32
 8002084:	0020      	movs	r0, r4
 8002086:	1ad2      	subs	r2, r2, r3
 8002088:	4651      	mov	r1, sl
 800208a:	40d0      	lsrs	r0, r2
 800208c:	4099      	lsls	r1, r3
 800208e:	0002      	movs	r2, r0
 8002090:	409c      	lsls	r4, r3
 8002092:	430a      	orrs	r2, r1
 8002094:	429e      	cmp	r6, r3
 8002096:	dd00      	ble.n	800209a <__aeabi_dsub+0xee>
 8002098:	e164      	b.n	8002364 <__aeabi_dsub+0x3b8>
 800209a:	1b9b      	subs	r3, r3, r6
 800209c:	1c59      	adds	r1, r3, #1
 800209e:	291f      	cmp	r1, #31
 80020a0:	dd00      	ble.n	80020a4 <__aeabi_dsub+0xf8>
 80020a2:	e0fe      	b.n	80022a2 <__aeabi_dsub+0x2f6>
 80020a4:	2320      	movs	r3, #32
 80020a6:	0010      	movs	r0, r2
 80020a8:	0026      	movs	r6, r4
 80020aa:	1a5b      	subs	r3, r3, r1
 80020ac:	409c      	lsls	r4, r3
 80020ae:	4098      	lsls	r0, r3
 80020b0:	40ce      	lsrs	r6, r1
 80020b2:	40ca      	lsrs	r2, r1
 80020b4:	1e63      	subs	r3, r4, #1
 80020b6:	419c      	sbcs	r4, r3
 80020b8:	4330      	orrs	r0, r6
 80020ba:	4692      	mov	sl, r2
 80020bc:	2600      	movs	r6, #0
 80020be:	4304      	orrs	r4, r0
 80020c0:	0763      	lsls	r3, r4, #29
 80020c2:	d009      	beq.n	80020d8 <__aeabi_dsub+0x12c>
 80020c4:	230f      	movs	r3, #15
 80020c6:	4023      	ands	r3, r4
 80020c8:	2b04      	cmp	r3, #4
 80020ca:	d005      	beq.n	80020d8 <__aeabi_dsub+0x12c>
 80020cc:	1d23      	adds	r3, r4, #4
 80020ce:	42a3      	cmp	r3, r4
 80020d0:	41a4      	sbcs	r4, r4
 80020d2:	4264      	negs	r4, r4
 80020d4:	44a2      	add	sl, r4
 80020d6:	001c      	movs	r4, r3
 80020d8:	4653      	mov	r3, sl
 80020da:	021b      	lsls	r3, r3, #8
 80020dc:	d400      	bmi.n	80020e0 <__aeabi_dsub+0x134>
 80020de:	e0f2      	b.n	80022c6 <__aeabi_dsub+0x31a>
 80020e0:	4b8c      	ldr	r3, [pc, #560]	; (8002314 <__aeabi_dsub+0x368>)
 80020e2:	3601      	adds	r6, #1
 80020e4:	429e      	cmp	r6, r3
 80020e6:	d100      	bne.n	80020ea <__aeabi_dsub+0x13e>
 80020e8:	e10f      	b.n	800230a <__aeabi_dsub+0x35e>
 80020ea:	4653      	mov	r3, sl
 80020ec:	498a      	ldr	r1, [pc, #552]	; (8002318 <__aeabi_dsub+0x36c>)
 80020ee:	08e4      	lsrs	r4, r4, #3
 80020f0:	400b      	ands	r3, r1
 80020f2:	0019      	movs	r1, r3
 80020f4:	075b      	lsls	r3, r3, #29
 80020f6:	4323      	orrs	r3, r4
 80020f8:	0572      	lsls	r2, r6, #21
 80020fa:	024c      	lsls	r4, r1, #9
 80020fc:	0b24      	lsrs	r4, r4, #12
 80020fe:	0d52      	lsrs	r2, r2, #21
 8002100:	0512      	lsls	r2, r2, #20
 8002102:	4322      	orrs	r2, r4
 8002104:	07ed      	lsls	r5, r5, #31
 8002106:	432a      	orrs	r2, r5
 8002108:	0018      	movs	r0, r3
 800210a:	0011      	movs	r1, r2
 800210c:	b003      	add	sp, #12
 800210e:	bcf0      	pop	{r4, r5, r6, r7}
 8002110:	46bb      	mov	fp, r7
 8002112:	46b2      	mov	sl, r6
 8002114:	46a9      	mov	r9, r5
 8002116:	46a0      	mov	r8, r4
 8002118:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800211a:	1ab4      	subs	r4, r6, r2
 800211c:	46a4      	mov	ip, r4
 800211e:	2c00      	cmp	r4, #0
 8002120:	dd59      	ble.n	80021d6 <__aeabi_dsub+0x22a>
 8002122:	2a00      	cmp	r2, #0
 8002124:	d100      	bne.n	8002128 <__aeabi_dsub+0x17c>
 8002126:	e0b0      	b.n	800228a <__aeabi_dsub+0x2de>
 8002128:	4556      	cmp	r6, sl
 800212a:	d100      	bne.n	800212e <__aeabi_dsub+0x182>
 800212c:	e0fa      	b.n	8002324 <__aeabi_dsub+0x378>
 800212e:	2280      	movs	r2, #128	; 0x80
 8002130:	0412      	lsls	r2, r2, #16
 8002132:	4317      	orrs	r7, r2
 8002134:	4662      	mov	r2, ip
 8002136:	2a38      	cmp	r2, #56	; 0x38
 8002138:	dd00      	ble.n	800213c <__aeabi_dsub+0x190>
 800213a:	e0d4      	b.n	80022e6 <__aeabi_dsub+0x33a>
 800213c:	2a1f      	cmp	r2, #31
 800213e:	dc00      	bgt.n	8002142 <__aeabi_dsub+0x196>
 8002140:	e1c0      	b.n	80024c4 <__aeabi_dsub+0x518>
 8002142:	0039      	movs	r1, r7
 8002144:	3a20      	subs	r2, #32
 8002146:	40d1      	lsrs	r1, r2
 8002148:	4662      	mov	r2, ip
 800214a:	2a20      	cmp	r2, #32
 800214c:	d006      	beq.n	800215c <__aeabi_dsub+0x1b0>
 800214e:	4664      	mov	r4, ip
 8002150:	2240      	movs	r2, #64	; 0x40
 8002152:	1b12      	subs	r2, r2, r4
 8002154:	003c      	movs	r4, r7
 8002156:	4094      	lsls	r4, r2
 8002158:	4304      	orrs	r4, r0
 800215a:	9401      	str	r4, [sp, #4]
 800215c:	9c01      	ldr	r4, [sp, #4]
 800215e:	1e62      	subs	r2, r4, #1
 8002160:	4194      	sbcs	r4, r2
 8002162:	430c      	orrs	r4, r1
 8002164:	e0c3      	b.n	80022ee <__aeabi_dsub+0x342>
 8002166:	003c      	movs	r4, r7
 8002168:	4304      	orrs	r4, r0
 800216a:	d02b      	beq.n	80021c4 <__aeabi_dsub+0x218>
 800216c:	468b      	mov	fp, r1
 800216e:	428d      	cmp	r5, r1
 8002170:	d02e      	beq.n	80021d0 <__aeabi_dsub+0x224>
 8002172:	4c6a      	ldr	r4, [pc, #424]	; (800231c <__aeabi_dsub+0x370>)
 8002174:	46a4      	mov	ip, r4
 8002176:	44b4      	add	ip, r6
 8002178:	4664      	mov	r4, ip
 800217a:	2c00      	cmp	r4, #0
 800217c:	d05f      	beq.n	800223e <__aeabi_dsub+0x292>
 800217e:	1b94      	subs	r4, r2, r6
 8002180:	46a4      	mov	ip, r4
 8002182:	2e00      	cmp	r6, #0
 8002184:	d000      	beq.n	8002188 <__aeabi_dsub+0x1dc>
 8002186:	e120      	b.n	80023ca <__aeabi_dsub+0x41e>
 8002188:	464c      	mov	r4, r9
 800218a:	431c      	orrs	r4, r3
 800218c:	d100      	bne.n	8002190 <__aeabi_dsub+0x1e4>
 800218e:	e1c7      	b.n	8002520 <__aeabi_dsub+0x574>
 8002190:	4661      	mov	r1, ip
 8002192:	1e4c      	subs	r4, r1, #1
 8002194:	2901      	cmp	r1, #1
 8002196:	d100      	bne.n	800219a <__aeabi_dsub+0x1ee>
 8002198:	e223      	b.n	80025e2 <__aeabi_dsub+0x636>
 800219a:	4d5e      	ldr	r5, [pc, #376]	; (8002314 <__aeabi_dsub+0x368>)
 800219c:	45ac      	cmp	ip, r5
 800219e:	d100      	bne.n	80021a2 <__aeabi_dsub+0x1f6>
 80021a0:	e1d8      	b.n	8002554 <__aeabi_dsub+0x5a8>
 80021a2:	46a4      	mov	ip, r4
 80021a4:	e11a      	b.n	80023dc <__aeabi_dsub+0x430>
 80021a6:	003a      	movs	r2, r7
 80021a8:	4302      	orrs	r2, r0
 80021aa:	d100      	bne.n	80021ae <__aeabi_dsub+0x202>
 80021ac:	e0e4      	b.n	8002378 <__aeabi_dsub+0x3cc>
 80021ae:	0022      	movs	r2, r4
 80021b0:	3a01      	subs	r2, #1
 80021b2:	2c01      	cmp	r4, #1
 80021b4:	d100      	bne.n	80021b8 <__aeabi_dsub+0x20c>
 80021b6:	e1c3      	b.n	8002540 <__aeabi_dsub+0x594>
 80021b8:	4956      	ldr	r1, [pc, #344]	; (8002314 <__aeabi_dsub+0x368>)
 80021ba:	428c      	cmp	r4, r1
 80021bc:	d100      	bne.n	80021c0 <__aeabi_dsub+0x214>
 80021be:	e0b1      	b.n	8002324 <__aeabi_dsub+0x378>
 80021c0:	4694      	mov	ip, r2
 80021c2:	e72b      	b.n	800201c <__aeabi_dsub+0x70>
 80021c4:	2401      	movs	r4, #1
 80021c6:	4061      	eors	r1, r4
 80021c8:	468b      	mov	fp, r1
 80021ca:	428d      	cmp	r5, r1
 80021cc:	d000      	beq.n	80021d0 <__aeabi_dsub+0x224>
 80021ce:	e716      	b.n	8001ffe <__aeabi_dsub+0x52>
 80021d0:	4952      	ldr	r1, [pc, #328]	; (800231c <__aeabi_dsub+0x370>)
 80021d2:	468c      	mov	ip, r1
 80021d4:	44b4      	add	ip, r6
 80021d6:	4664      	mov	r4, ip
 80021d8:	2c00      	cmp	r4, #0
 80021da:	d100      	bne.n	80021de <__aeabi_dsub+0x232>
 80021dc:	e0d3      	b.n	8002386 <__aeabi_dsub+0x3da>
 80021de:	1b91      	subs	r1, r2, r6
 80021e0:	468c      	mov	ip, r1
 80021e2:	2e00      	cmp	r6, #0
 80021e4:	d100      	bne.n	80021e8 <__aeabi_dsub+0x23c>
 80021e6:	e15e      	b.n	80024a6 <__aeabi_dsub+0x4fa>
 80021e8:	494a      	ldr	r1, [pc, #296]	; (8002314 <__aeabi_dsub+0x368>)
 80021ea:	428a      	cmp	r2, r1
 80021ec:	d100      	bne.n	80021f0 <__aeabi_dsub+0x244>
 80021ee:	e1be      	b.n	800256e <__aeabi_dsub+0x5c2>
 80021f0:	2180      	movs	r1, #128	; 0x80
 80021f2:	464c      	mov	r4, r9
 80021f4:	0409      	lsls	r1, r1, #16
 80021f6:	430c      	orrs	r4, r1
 80021f8:	46a1      	mov	r9, r4
 80021fa:	4661      	mov	r1, ip
 80021fc:	2938      	cmp	r1, #56	; 0x38
 80021fe:	dd00      	ble.n	8002202 <__aeabi_dsub+0x256>
 8002200:	e1ba      	b.n	8002578 <__aeabi_dsub+0x5cc>
 8002202:	291f      	cmp	r1, #31
 8002204:	dd00      	ble.n	8002208 <__aeabi_dsub+0x25c>
 8002206:	e227      	b.n	8002658 <__aeabi_dsub+0x6ac>
 8002208:	2420      	movs	r4, #32
 800220a:	1a64      	subs	r4, r4, r1
 800220c:	4649      	mov	r1, r9
 800220e:	40a1      	lsls	r1, r4
 8002210:	001e      	movs	r6, r3
 8002212:	4688      	mov	r8, r1
 8002214:	4661      	mov	r1, ip
 8002216:	40a3      	lsls	r3, r4
 8002218:	40ce      	lsrs	r6, r1
 800221a:	4641      	mov	r1, r8
 800221c:	1e5c      	subs	r4, r3, #1
 800221e:	41a3      	sbcs	r3, r4
 8002220:	4331      	orrs	r1, r6
 8002222:	4319      	orrs	r1, r3
 8002224:	000c      	movs	r4, r1
 8002226:	4663      	mov	r3, ip
 8002228:	4649      	mov	r1, r9
 800222a:	40d9      	lsrs	r1, r3
 800222c:	187f      	adds	r7, r7, r1
 800222e:	1824      	adds	r4, r4, r0
 8002230:	4284      	cmp	r4, r0
 8002232:	419b      	sbcs	r3, r3
 8002234:	425b      	negs	r3, r3
 8002236:	469a      	mov	sl, r3
 8002238:	0016      	movs	r6, r2
 800223a:	44ba      	add	sl, r7
 800223c:	e05d      	b.n	80022fa <__aeabi_dsub+0x34e>
 800223e:	4c38      	ldr	r4, [pc, #224]	; (8002320 <__aeabi_dsub+0x374>)
 8002240:	1c72      	adds	r2, r6, #1
 8002242:	4222      	tst	r2, r4
 8002244:	d000      	beq.n	8002248 <__aeabi_dsub+0x29c>
 8002246:	e0df      	b.n	8002408 <__aeabi_dsub+0x45c>
 8002248:	464a      	mov	r2, r9
 800224a:	431a      	orrs	r2, r3
 800224c:	2e00      	cmp	r6, #0
 800224e:	d000      	beq.n	8002252 <__aeabi_dsub+0x2a6>
 8002250:	e15c      	b.n	800250c <__aeabi_dsub+0x560>
 8002252:	2a00      	cmp	r2, #0
 8002254:	d100      	bne.n	8002258 <__aeabi_dsub+0x2ac>
 8002256:	e1cf      	b.n	80025f8 <__aeabi_dsub+0x64c>
 8002258:	003a      	movs	r2, r7
 800225a:	4302      	orrs	r2, r0
 800225c:	d100      	bne.n	8002260 <__aeabi_dsub+0x2b4>
 800225e:	e17f      	b.n	8002560 <__aeabi_dsub+0x5b4>
 8002260:	1a1c      	subs	r4, r3, r0
 8002262:	464a      	mov	r2, r9
 8002264:	42a3      	cmp	r3, r4
 8002266:	4189      	sbcs	r1, r1
 8002268:	1bd2      	subs	r2, r2, r7
 800226a:	4249      	negs	r1, r1
 800226c:	1a52      	subs	r2, r2, r1
 800226e:	4692      	mov	sl, r2
 8002270:	0212      	lsls	r2, r2, #8
 8002272:	d400      	bmi.n	8002276 <__aeabi_dsub+0x2ca>
 8002274:	e20a      	b.n	800268c <__aeabi_dsub+0x6e0>
 8002276:	1ac4      	subs	r4, r0, r3
 8002278:	42a0      	cmp	r0, r4
 800227a:	4180      	sbcs	r0, r0
 800227c:	464b      	mov	r3, r9
 800227e:	4240      	negs	r0, r0
 8002280:	1aff      	subs	r7, r7, r3
 8002282:	1a3b      	subs	r3, r7, r0
 8002284:	469a      	mov	sl, r3
 8002286:	465d      	mov	r5, fp
 8002288:	e71a      	b.n	80020c0 <__aeabi_dsub+0x114>
 800228a:	003a      	movs	r2, r7
 800228c:	4302      	orrs	r2, r0
 800228e:	d073      	beq.n	8002378 <__aeabi_dsub+0x3cc>
 8002290:	0022      	movs	r2, r4
 8002292:	3a01      	subs	r2, #1
 8002294:	2c01      	cmp	r4, #1
 8002296:	d100      	bne.n	800229a <__aeabi_dsub+0x2ee>
 8002298:	e0cb      	b.n	8002432 <__aeabi_dsub+0x486>
 800229a:	4554      	cmp	r4, sl
 800229c:	d042      	beq.n	8002324 <__aeabi_dsub+0x378>
 800229e:	4694      	mov	ip, r2
 80022a0:	e748      	b.n	8002134 <__aeabi_dsub+0x188>
 80022a2:	0010      	movs	r0, r2
 80022a4:	3b1f      	subs	r3, #31
 80022a6:	40d8      	lsrs	r0, r3
 80022a8:	2920      	cmp	r1, #32
 80022aa:	d003      	beq.n	80022b4 <__aeabi_dsub+0x308>
 80022ac:	2340      	movs	r3, #64	; 0x40
 80022ae:	1a5b      	subs	r3, r3, r1
 80022b0:	409a      	lsls	r2, r3
 80022b2:	4314      	orrs	r4, r2
 80022b4:	1e63      	subs	r3, r4, #1
 80022b6:	419c      	sbcs	r4, r3
 80022b8:	2300      	movs	r3, #0
 80022ba:	2600      	movs	r6, #0
 80022bc:	469a      	mov	sl, r3
 80022be:	4304      	orrs	r4, r0
 80022c0:	0763      	lsls	r3, r4, #29
 80022c2:	d000      	beq.n	80022c6 <__aeabi_dsub+0x31a>
 80022c4:	e6fe      	b.n	80020c4 <__aeabi_dsub+0x118>
 80022c6:	4652      	mov	r2, sl
 80022c8:	08e3      	lsrs	r3, r4, #3
 80022ca:	0752      	lsls	r2, r2, #29
 80022cc:	4313      	orrs	r3, r2
 80022ce:	4652      	mov	r2, sl
 80022d0:	46b4      	mov	ip, r6
 80022d2:	08d2      	lsrs	r2, r2, #3
 80022d4:	490f      	ldr	r1, [pc, #60]	; (8002314 <__aeabi_dsub+0x368>)
 80022d6:	458c      	cmp	ip, r1
 80022d8:	d02a      	beq.n	8002330 <__aeabi_dsub+0x384>
 80022da:	0312      	lsls	r2, r2, #12
 80022dc:	0b14      	lsrs	r4, r2, #12
 80022de:	4662      	mov	r2, ip
 80022e0:	0552      	lsls	r2, r2, #21
 80022e2:	0d52      	lsrs	r2, r2, #21
 80022e4:	e70c      	b.n	8002100 <__aeabi_dsub+0x154>
 80022e6:	003c      	movs	r4, r7
 80022e8:	4304      	orrs	r4, r0
 80022ea:	1e62      	subs	r2, r4, #1
 80022ec:	4194      	sbcs	r4, r2
 80022ee:	18e4      	adds	r4, r4, r3
 80022f0:	429c      	cmp	r4, r3
 80022f2:	4192      	sbcs	r2, r2
 80022f4:	4252      	negs	r2, r2
 80022f6:	444a      	add	r2, r9
 80022f8:	4692      	mov	sl, r2
 80022fa:	4653      	mov	r3, sl
 80022fc:	021b      	lsls	r3, r3, #8
 80022fe:	d5df      	bpl.n	80022c0 <__aeabi_dsub+0x314>
 8002300:	4b04      	ldr	r3, [pc, #16]	; (8002314 <__aeabi_dsub+0x368>)
 8002302:	3601      	adds	r6, #1
 8002304:	429e      	cmp	r6, r3
 8002306:	d000      	beq.n	800230a <__aeabi_dsub+0x35e>
 8002308:	e0a0      	b.n	800244c <__aeabi_dsub+0x4a0>
 800230a:	0032      	movs	r2, r6
 800230c:	2400      	movs	r4, #0
 800230e:	2300      	movs	r3, #0
 8002310:	e6f6      	b.n	8002100 <__aeabi_dsub+0x154>
 8002312:	46c0      	nop			; (mov r8, r8)
 8002314:	000007ff 	.word	0x000007ff
 8002318:	ff7fffff 	.word	0xff7fffff
 800231c:	fffff801 	.word	0xfffff801
 8002320:	000007fe 	.word	0x000007fe
 8002324:	08db      	lsrs	r3, r3, #3
 8002326:	464a      	mov	r2, r9
 8002328:	0752      	lsls	r2, r2, #29
 800232a:	4313      	orrs	r3, r2
 800232c:	464a      	mov	r2, r9
 800232e:	08d2      	lsrs	r2, r2, #3
 8002330:	0019      	movs	r1, r3
 8002332:	4311      	orrs	r1, r2
 8002334:	d100      	bne.n	8002338 <__aeabi_dsub+0x38c>
 8002336:	e1b5      	b.n	80026a4 <__aeabi_dsub+0x6f8>
 8002338:	2480      	movs	r4, #128	; 0x80
 800233a:	0324      	lsls	r4, r4, #12
 800233c:	4314      	orrs	r4, r2
 800233e:	0324      	lsls	r4, r4, #12
 8002340:	4ad5      	ldr	r2, [pc, #852]	; (8002698 <__aeabi_dsub+0x6ec>)
 8002342:	0b24      	lsrs	r4, r4, #12
 8002344:	e6dc      	b.n	8002100 <__aeabi_dsub+0x154>
 8002346:	0020      	movs	r0, r4
 8002348:	f000 fa5c 	bl	8002804 <__clzsi2>
 800234c:	0003      	movs	r3, r0
 800234e:	3318      	adds	r3, #24
 8002350:	2b1f      	cmp	r3, #31
 8002352:	dc00      	bgt.n	8002356 <__aeabi_dsub+0x3aa>
 8002354:	e695      	b.n	8002082 <__aeabi_dsub+0xd6>
 8002356:	0022      	movs	r2, r4
 8002358:	3808      	subs	r0, #8
 800235a:	4082      	lsls	r2, r0
 800235c:	2400      	movs	r4, #0
 800235e:	429e      	cmp	r6, r3
 8002360:	dc00      	bgt.n	8002364 <__aeabi_dsub+0x3b8>
 8002362:	e69a      	b.n	800209a <__aeabi_dsub+0xee>
 8002364:	1af6      	subs	r6, r6, r3
 8002366:	4bcd      	ldr	r3, [pc, #820]	; (800269c <__aeabi_dsub+0x6f0>)
 8002368:	401a      	ands	r2, r3
 800236a:	4692      	mov	sl, r2
 800236c:	e6a8      	b.n	80020c0 <__aeabi_dsub+0x114>
 800236e:	003c      	movs	r4, r7
 8002370:	4304      	orrs	r4, r0
 8002372:	1e62      	subs	r2, r4, #1
 8002374:	4194      	sbcs	r4, r2
 8002376:	e66c      	b.n	8002052 <__aeabi_dsub+0xa6>
 8002378:	464a      	mov	r2, r9
 800237a:	08db      	lsrs	r3, r3, #3
 800237c:	0752      	lsls	r2, r2, #29
 800237e:	4313      	orrs	r3, r2
 8002380:	464a      	mov	r2, r9
 8002382:	08d2      	lsrs	r2, r2, #3
 8002384:	e7a6      	b.n	80022d4 <__aeabi_dsub+0x328>
 8002386:	4cc6      	ldr	r4, [pc, #792]	; (80026a0 <__aeabi_dsub+0x6f4>)
 8002388:	1c72      	adds	r2, r6, #1
 800238a:	4222      	tst	r2, r4
 800238c:	d000      	beq.n	8002390 <__aeabi_dsub+0x3e4>
 800238e:	e0ac      	b.n	80024ea <__aeabi_dsub+0x53e>
 8002390:	464a      	mov	r2, r9
 8002392:	431a      	orrs	r2, r3
 8002394:	2e00      	cmp	r6, #0
 8002396:	d000      	beq.n	800239a <__aeabi_dsub+0x3ee>
 8002398:	e105      	b.n	80025a6 <__aeabi_dsub+0x5fa>
 800239a:	2a00      	cmp	r2, #0
 800239c:	d100      	bne.n	80023a0 <__aeabi_dsub+0x3f4>
 800239e:	e156      	b.n	800264e <__aeabi_dsub+0x6a2>
 80023a0:	003a      	movs	r2, r7
 80023a2:	4302      	orrs	r2, r0
 80023a4:	d100      	bne.n	80023a8 <__aeabi_dsub+0x3fc>
 80023a6:	e0db      	b.n	8002560 <__aeabi_dsub+0x5b4>
 80023a8:	181c      	adds	r4, r3, r0
 80023aa:	429c      	cmp	r4, r3
 80023ac:	419b      	sbcs	r3, r3
 80023ae:	444f      	add	r7, r9
 80023b0:	46ba      	mov	sl, r7
 80023b2:	425b      	negs	r3, r3
 80023b4:	449a      	add	sl, r3
 80023b6:	4653      	mov	r3, sl
 80023b8:	021b      	lsls	r3, r3, #8
 80023ba:	d400      	bmi.n	80023be <__aeabi_dsub+0x412>
 80023bc:	e780      	b.n	80022c0 <__aeabi_dsub+0x314>
 80023be:	4652      	mov	r2, sl
 80023c0:	4bb6      	ldr	r3, [pc, #728]	; (800269c <__aeabi_dsub+0x6f0>)
 80023c2:	2601      	movs	r6, #1
 80023c4:	401a      	ands	r2, r3
 80023c6:	4692      	mov	sl, r2
 80023c8:	e77a      	b.n	80022c0 <__aeabi_dsub+0x314>
 80023ca:	4cb3      	ldr	r4, [pc, #716]	; (8002698 <__aeabi_dsub+0x6ec>)
 80023cc:	42a2      	cmp	r2, r4
 80023ce:	d100      	bne.n	80023d2 <__aeabi_dsub+0x426>
 80023d0:	e0c0      	b.n	8002554 <__aeabi_dsub+0x5a8>
 80023d2:	2480      	movs	r4, #128	; 0x80
 80023d4:	464d      	mov	r5, r9
 80023d6:	0424      	lsls	r4, r4, #16
 80023d8:	4325      	orrs	r5, r4
 80023da:	46a9      	mov	r9, r5
 80023dc:	4664      	mov	r4, ip
 80023de:	2c38      	cmp	r4, #56	; 0x38
 80023e0:	dc53      	bgt.n	800248a <__aeabi_dsub+0x4de>
 80023e2:	4661      	mov	r1, ip
 80023e4:	2c1f      	cmp	r4, #31
 80023e6:	dd00      	ble.n	80023ea <__aeabi_dsub+0x43e>
 80023e8:	e0cd      	b.n	8002586 <__aeabi_dsub+0x5da>
 80023ea:	2520      	movs	r5, #32
 80023ec:	001e      	movs	r6, r3
 80023ee:	1b2d      	subs	r5, r5, r4
 80023f0:	464c      	mov	r4, r9
 80023f2:	40ab      	lsls	r3, r5
 80023f4:	40ac      	lsls	r4, r5
 80023f6:	40ce      	lsrs	r6, r1
 80023f8:	1e5d      	subs	r5, r3, #1
 80023fa:	41ab      	sbcs	r3, r5
 80023fc:	4334      	orrs	r4, r6
 80023fe:	4323      	orrs	r3, r4
 8002400:	464c      	mov	r4, r9
 8002402:	40cc      	lsrs	r4, r1
 8002404:	1b3f      	subs	r7, r7, r4
 8002406:	e045      	b.n	8002494 <__aeabi_dsub+0x4e8>
 8002408:	464a      	mov	r2, r9
 800240a:	1a1c      	subs	r4, r3, r0
 800240c:	1bd1      	subs	r1, r2, r7
 800240e:	42a3      	cmp	r3, r4
 8002410:	4192      	sbcs	r2, r2
 8002412:	4252      	negs	r2, r2
 8002414:	4692      	mov	sl, r2
 8002416:	000a      	movs	r2, r1
 8002418:	4651      	mov	r1, sl
 800241a:	1a52      	subs	r2, r2, r1
 800241c:	4692      	mov	sl, r2
 800241e:	0212      	lsls	r2, r2, #8
 8002420:	d500      	bpl.n	8002424 <__aeabi_dsub+0x478>
 8002422:	e083      	b.n	800252c <__aeabi_dsub+0x580>
 8002424:	4653      	mov	r3, sl
 8002426:	4323      	orrs	r3, r4
 8002428:	d000      	beq.n	800242c <__aeabi_dsub+0x480>
 800242a:	e621      	b.n	8002070 <__aeabi_dsub+0xc4>
 800242c:	2200      	movs	r2, #0
 800242e:	2500      	movs	r5, #0
 8002430:	e753      	b.n	80022da <__aeabi_dsub+0x32e>
 8002432:	181c      	adds	r4, r3, r0
 8002434:	429c      	cmp	r4, r3
 8002436:	419b      	sbcs	r3, r3
 8002438:	444f      	add	r7, r9
 800243a:	46ba      	mov	sl, r7
 800243c:	425b      	negs	r3, r3
 800243e:	449a      	add	sl, r3
 8002440:	4653      	mov	r3, sl
 8002442:	2601      	movs	r6, #1
 8002444:	021b      	lsls	r3, r3, #8
 8002446:	d400      	bmi.n	800244a <__aeabi_dsub+0x49e>
 8002448:	e73a      	b.n	80022c0 <__aeabi_dsub+0x314>
 800244a:	2602      	movs	r6, #2
 800244c:	4652      	mov	r2, sl
 800244e:	4b93      	ldr	r3, [pc, #588]	; (800269c <__aeabi_dsub+0x6f0>)
 8002450:	2101      	movs	r1, #1
 8002452:	401a      	ands	r2, r3
 8002454:	0013      	movs	r3, r2
 8002456:	4021      	ands	r1, r4
 8002458:	0862      	lsrs	r2, r4, #1
 800245a:	430a      	orrs	r2, r1
 800245c:	07dc      	lsls	r4, r3, #31
 800245e:	085b      	lsrs	r3, r3, #1
 8002460:	469a      	mov	sl, r3
 8002462:	4314      	orrs	r4, r2
 8002464:	e62c      	b.n	80020c0 <__aeabi_dsub+0x114>
 8002466:	0039      	movs	r1, r7
 8002468:	3a20      	subs	r2, #32
 800246a:	40d1      	lsrs	r1, r2
 800246c:	4662      	mov	r2, ip
 800246e:	2a20      	cmp	r2, #32
 8002470:	d006      	beq.n	8002480 <__aeabi_dsub+0x4d4>
 8002472:	4664      	mov	r4, ip
 8002474:	2240      	movs	r2, #64	; 0x40
 8002476:	1b12      	subs	r2, r2, r4
 8002478:	003c      	movs	r4, r7
 800247a:	4094      	lsls	r4, r2
 800247c:	4304      	orrs	r4, r0
 800247e:	9401      	str	r4, [sp, #4]
 8002480:	9c01      	ldr	r4, [sp, #4]
 8002482:	1e62      	subs	r2, r4, #1
 8002484:	4194      	sbcs	r4, r2
 8002486:	430c      	orrs	r4, r1
 8002488:	e5e3      	b.n	8002052 <__aeabi_dsub+0xa6>
 800248a:	4649      	mov	r1, r9
 800248c:	4319      	orrs	r1, r3
 800248e:	000b      	movs	r3, r1
 8002490:	1e5c      	subs	r4, r3, #1
 8002492:	41a3      	sbcs	r3, r4
 8002494:	1ac4      	subs	r4, r0, r3
 8002496:	42a0      	cmp	r0, r4
 8002498:	419b      	sbcs	r3, r3
 800249a:	425b      	negs	r3, r3
 800249c:	1afb      	subs	r3, r7, r3
 800249e:	469a      	mov	sl, r3
 80024a0:	465d      	mov	r5, fp
 80024a2:	0016      	movs	r6, r2
 80024a4:	e5dc      	b.n	8002060 <__aeabi_dsub+0xb4>
 80024a6:	4649      	mov	r1, r9
 80024a8:	4319      	orrs	r1, r3
 80024aa:	d100      	bne.n	80024ae <__aeabi_dsub+0x502>
 80024ac:	e0ae      	b.n	800260c <__aeabi_dsub+0x660>
 80024ae:	4661      	mov	r1, ip
 80024b0:	4664      	mov	r4, ip
 80024b2:	3901      	subs	r1, #1
 80024b4:	2c01      	cmp	r4, #1
 80024b6:	d100      	bne.n	80024ba <__aeabi_dsub+0x50e>
 80024b8:	e0e0      	b.n	800267c <__aeabi_dsub+0x6d0>
 80024ba:	4c77      	ldr	r4, [pc, #476]	; (8002698 <__aeabi_dsub+0x6ec>)
 80024bc:	45a4      	cmp	ip, r4
 80024be:	d056      	beq.n	800256e <__aeabi_dsub+0x5c2>
 80024c0:	468c      	mov	ip, r1
 80024c2:	e69a      	b.n	80021fa <__aeabi_dsub+0x24e>
 80024c4:	4661      	mov	r1, ip
 80024c6:	2220      	movs	r2, #32
 80024c8:	003c      	movs	r4, r7
 80024ca:	1a52      	subs	r2, r2, r1
 80024cc:	4094      	lsls	r4, r2
 80024ce:	0001      	movs	r1, r0
 80024d0:	4090      	lsls	r0, r2
 80024d2:	46a0      	mov	r8, r4
 80024d4:	4664      	mov	r4, ip
 80024d6:	1e42      	subs	r2, r0, #1
 80024d8:	4190      	sbcs	r0, r2
 80024da:	4662      	mov	r2, ip
 80024dc:	40e1      	lsrs	r1, r4
 80024de:	4644      	mov	r4, r8
 80024e0:	40d7      	lsrs	r7, r2
 80024e2:	430c      	orrs	r4, r1
 80024e4:	4304      	orrs	r4, r0
 80024e6:	44b9      	add	r9, r7
 80024e8:	e701      	b.n	80022ee <__aeabi_dsub+0x342>
 80024ea:	496b      	ldr	r1, [pc, #428]	; (8002698 <__aeabi_dsub+0x6ec>)
 80024ec:	428a      	cmp	r2, r1
 80024ee:	d100      	bne.n	80024f2 <__aeabi_dsub+0x546>
 80024f0:	e70c      	b.n	800230c <__aeabi_dsub+0x360>
 80024f2:	1818      	adds	r0, r3, r0
 80024f4:	4298      	cmp	r0, r3
 80024f6:	419b      	sbcs	r3, r3
 80024f8:	444f      	add	r7, r9
 80024fa:	425b      	negs	r3, r3
 80024fc:	18fb      	adds	r3, r7, r3
 80024fe:	07dc      	lsls	r4, r3, #31
 8002500:	0840      	lsrs	r0, r0, #1
 8002502:	085b      	lsrs	r3, r3, #1
 8002504:	469a      	mov	sl, r3
 8002506:	0016      	movs	r6, r2
 8002508:	4304      	orrs	r4, r0
 800250a:	e6d9      	b.n	80022c0 <__aeabi_dsub+0x314>
 800250c:	2a00      	cmp	r2, #0
 800250e:	d000      	beq.n	8002512 <__aeabi_dsub+0x566>
 8002510:	e081      	b.n	8002616 <__aeabi_dsub+0x66a>
 8002512:	003b      	movs	r3, r7
 8002514:	4303      	orrs	r3, r0
 8002516:	d11d      	bne.n	8002554 <__aeabi_dsub+0x5a8>
 8002518:	2280      	movs	r2, #128	; 0x80
 800251a:	2500      	movs	r5, #0
 800251c:	0312      	lsls	r2, r2, #12
 800251e:	e70b      	b.n	8002338 <__aeabi_dsub+0x38c>
 8002520:	08c0      	lsrs	r0, r0, #3
 8002522:	077b      	lsls	r3, r7, #29
 8002524:	465d      	mov	r5, fp
 8002526:	4303      	orrs	r3, r0
 8002528:	08fa      	lsrs	r2, r7, #3
 800252a:	e6d3      	b.n	80022d4 <__aeabi_dsub+0x328>
 800252c:	1ac4      	subs	r4, r0, r3
 800252e:	42a0      	cmp	r0, r4
 8002530:	4180      	sbcs	r0, r0
 8002532:	464b      	mov	r3, r9
 8002534:	4240      	negs	r0, r0
 8002536:	1aff      	subs	r7, r7, r3
 8002538:	1a3b      	subs	r3, r7, r0
 800253a:	469a      	mov	sl, r3
 800253c:	465d      	mov	r5, fp
 800253e:	e597      	b.n	8002070 <__aeabi_dsub+0xc4>
 8002540:	1a1c      	subs	r4, r3, r0
 8002542:	464a      	mov	r2, r9
 8002544:	42a3      	cmp	r3, r4
 8002546:	419b      	sbcs	r3, r3
 8002548:	1bd7      	subs	r7, r2, r7
 800254a:	425b      	negs	r3, r3
 800254c:	1afb      	subs	r3, r7, r3
 800254e:	469a      	mov	sl, r3
 8002550:	2601      	movs	r6, #1
 8002552:	e585      	b.n	8002060 <__aeabi_dsub+0xb4>
 8002554:	08c0      	lsrs	r0, r0, #3
 8002556:	077b      	lsls	r3, r7, #29
 8002558:	465d      	mov	r5, fp
 800255a:	4303      	orrs	r3, r0
 800255c:	08fa      	lsrs	r2, r7, #3
 800255e:	e6e7      	b.n	8002330 <__aeabi_dsub+0x384>
 8002560:	464a      	mov	r2, r9
 8002562:	08db      	lsrs	r3, r3, #3
 8002564:	0752      	lsls	r2, r2, #29
 8002566:	4313      	orrs	r3, r2
 8002568:	464a      	mov	r2, r9
 800256a:	08d2      	lsrs	r2, r2, #3
 800256c:	e6b5      	b.n	80022da <__aeabi_dsub+0x32e>
 800256e:	08c0      	lsrs	r0, r0, #3
 8002570:	077b      	lsls	r3, r7, #29
 8002572:	4303      	orrs	r3, r0
 8002574:	08fa      	lsrs	r2, r7, #3
 8002576:	e6db      	b.n	8002330 <__aeabi_dsub+0x384>
 8002578:	4649      	mov	r1, r9
 800257a:	4319      	orrs	r1, r3
 800257c:	000b      	movs	r3, r1
 800257e:	1e59      	subs	r1, r3, #1
 8002580:	418b      	sbcs	r3, r1
 8002582:	001c      	movs	r4, r3
 8002584:	e653      	b.n	800222e <__aeabi_dsub+0x282>
 8002586:	464d      	mov	r5, r9
 8002588:	3c20      	subs	r4, #32
 800258a:	40e5      	lsrs	r5, r4
 800258c:	2920      	cmp	r1, #32
 800258e:	d005      	beq.n	800259c <__aeabi_dsub+0x5f0>
 8002590:	2440      	movs	r4, #64	; 0x40
 8002592:	1a64      	subs	r4, r4, r1
 8002594:	4649      	mov	r1, r9
 8002596:	40a1      	lsls	r1, r4
 8002598:	430b      	orrs	r3, r1
 800259a:	4698      	mov	r8, r3
 800259c:	4643      	mov	r3, r8
 800259e:	1e5c      	subs	r4, r3, #1
 80025a0:	41a3      	sbcs	r3, r4
 80025a2:	432b      	orrs	r3, r5
 80025a4:	e776      	b.n	8002494 <__aeabi_dsub+0x4e8>
 80025a6:	2a00      	cmp	r2, #0
 80025a8:	d0e1      	beq.n	800256e <__aeabi_dsub+0x5c2>
 80025aa:	003a      	movs	r2, r7
 80025ac:	08db      	lsrs	r3, r3, #3
 80025ae:	4302      	orrs	r2, r0
 80025b0:	d100      	bne.n	80025b4 <__aeabi_dsub+0x608>
 80025b2:	e6b8      	b.n	8002326 <__aeabi_dsub+0x37a>
 80025b4:	464a      	mov	r2, r9
 80025b6:	0752      	lsls	r2, r2, #29
 80025b8:	2480      	movs	r4, #128	; 0x80
 80025ba:	4313      	orrs	r3, r2
 80025bc:	464a      	mov	r2, r9
 80025be:	0324      	lsls	r4, r4, #12
 80025c0:	08d2      	lsrs	r2, r2, #3
 80025c2:	4222      	tst	r2, r4
 80025c4:	d007      	beq.n	80025d6 <__aeabi_dsub+0x62a>
 80025c6:	08fe      	lsrs	r6, r7, #3
 80025c8:	4226      	tst	r6, r4
 80025ca:	d104      	bne.n	80025d6 <__aeabi_dsub+0x62a>
 80025cc:	465d      	mov	r5, fp
 80025ce:	0032      	movs	r2, r6
 80025d0:	08c3      	lsrs	r3, r0, #3
 80025d2:	077f      	lsls	r7, r7, #29
 80025d4:	433b      	orrs	r3, r7
 80025d6:	0f59      	lsrs	r1, r3, #29
 80025d8:	00db      	lsls	r3, r3, #3
 80025da:	0749      	lsls	r1, r1, #29
 80025dc:	08db      	lsrs	r3, r3, #3
 80025de:	430b      	orrs	r3, r1
 80025e0:	e6a6      	b.n	8002330 <__aeabi_dsub+0x384>
 80025e2:	1ac4      	subs	r4, r0, r3
 80025e4:	42a0      	cmp	r0, r4
 80025e6:	4180      	sbcs	r0, r0
 80025e8:	464b      	mov	r3, r9
 80025ea:	4240      	negs	r0, r0
 80025ec:	1aff      	subs	r7, r7, r3
 80025ee:	1a3b      	subs	r3, r7, r0
 80025f0:	469a      	mov	sl, r3
 80025f2:	465d      	mov	r5, fp
 80025f4:	2601      	movs	r6, #1
 80025f6:	e533      	b.n	8002060 <__aeabi_dsub+0xb4>
 80025f8:	003b      	movs	r3, r7
 80025fa:	4303      	orrs	r3, r0
 80025fc:	d100      	bne.n	8002600 <__aeabi_dsub+0x654>
 80025fe:	e715      	b.n	800242c <__aeabi_dsub+0x480>
 8002600:	08c0      	lsrs	r0, r0, #3
 8002602:	077b      	lsls	r3, r7, #29
 8002604:	465d      	mov	r5, fp
 8002606:	4303      	orrs	r3, r0
 8002608:	08fa      	lsrs	r2, r7, #3
 800260a:	e666      	b.n	80022da <__aeabi_dsub+0x32e>
 800260c:	08c0      	lsrs	r0, r0, #3
 800260e:	077b      	lsls	r3, r7, #29
 8002610:	4303      	orrs	r3, r0
 8002612:	08fa      	lsrs	r2, r7, #3
 8002614:	e65e      	b.n	80022d4 <__aeabi_dsub+0x328>
 8002616:	003a      	movs	r2, r7
 8002618:	08db      	lsrs	r3, r3, #3
 800261a:	4302      	orrs	r2, r0
 800261c:	d100      	bne.n	8002620 <__aeabi_dsub+0x674>
 800261e:	e682      	b.n	8002326 <__aeabi_dsub+0x37a>
 8002620:	464a      	mov	r2, r9
 8002622:	0752      	lsls	r2, r2, #29
 8002624:	2480      	movs	r4, #128	; 0x80
 8002626:	4313      	orrs	r3, r2
 8002628:	464a      	mov	r2, r9
 800262a:	0324      	lsls	r4, r4, #12
 800262c:	08d2      	lsrs	r2, r2, #3
 800262e:	4222      	tst	r2, r4
 8002630:	d007      	beq.n	8002642 <__aeabi_dsub+0x696>
 8002632:	08fe      	lsrs	r6, r7, #3
 8002634:	4226      	tst	r6, r4
 8002636:	d104      	bne.n	8002642 <__aeabi_dsub+0x696>
 8002638:	465d      	mov	r5, fp
 800263a:	0032      	movs	r2, r6
 800263c:	08c3      	lsrs	r3, r0, #3
 800263e:	077f      	lsls	r7, r7, #29
 8002640:	433b      	orrs	r3, r7
 8002642:	0f59      	lsrs	r1, r3, #29
 8002644:	00db      	lsls	r3, r3, #3
 8002646:	08db      	lsrs	r3, r3, #3
 8002648:	0749      	lsls	r1, r1, #29
 800264a:	430b      	orrs	r3, r1
 800264c:	e670      	b.n	8002330 <__aeabi_dsub+0x384>
 800264e:	08c0      	lsrs	r0, r0, #3
 8002650:	077b      	lsls	r3, r7, #29
 8002652:	4303      	orrs	r3, r0
 8002654:	08fa      	lsrs	r2, r7, #3
 8002656:	e640      	b.n	80022da <__aeabi_dsub+0x32e>
 8002658:	464c      	mov	r4, r9
 800265a:	3920      	subs	r1, #32
 800265c:	40cc      	lsrs	r4, r1
 800265e:	4661      	mov	r1, ip
 8002660:	2920      	cmp	r1, #32
 8002662:	d006      	beq.n	8002672 <__aeabi_dsub+0x6c6>
 8002664:	4666      	mov	r6, ip
 8002666:	2140      	movs	r1, #64	; 0x40
 8002668:	1b89      	subs	r1, r1, r6
 800266a:	464e      	mov	r6, r9
 800266c:	408e      	lsls	r6, r1
 800266e:	4333      	orrs	r3, r6
 8002670:	4698      	mov	r8, r3
 8002672:	4643      	mov	r3, r8
 8002674:	1e59      	subs	r1, r3, #1
 8002676:	418b      	sbcs	r3, r1
 8002678:	431c      	orrs	r4, r3
 800267a:	e5d8      	b.n	800222e <__aeabi_dsub+0x282>
 800267c:	181c      	adds	r4, r3, r0
 800267e:	4284      	cmp	r4, r0
 8002680:	4180      	sbcs	r0, r0
 8002682:	444f      	add	r7, r9
 8002684:	46ba      	mov	sl, r7
 8002686:	4240      	negs	r0, r0
 8002688:	4482      	add	sl, r0
 800268a:	e6d9      	b.n	8002440 <__aeabi_dsub+0x494>
 800268c:	4653      	mov	r3, sl
 800268e:	4323      	orrs	r3, r4
 8002690:	d100      	bne.n	8002694 <__aeabi_dsub+0x6e8>
 8002692:	e6cb      	b.n	800242c <__aeabi_dsub+0x480>
 8002694:	e614      	b.n	80022c0 <__aeabi_dsub+0x314>
 8002696:	46c0      	nop			; (mov r8, r8)
 8002698:	000007ff 	.word	0x000007ff
 800269c:	ff7fffff 	.word	0xff7fffff
 80026a0:	000007fe 	.word	0x000007fe
 80026a4:	2300      	movs	r3, #0
 80026a6:	4a01      	ldr	r2, [pc, #4]	; (80026ac <__aeabi_dsub+0x700>)
 80026a8:	001c      	movs	r4, r3
 80026aa:	e529      	b.n	8002100 <__aeabi_dsub+0x154>
 80026ac:	000007ff 	.word	0x000007ff

080026b0 <__aeabi_dcmpun>:
 80026b0:	b570      	push	{r4, r5, r6, lr}
 80026b2:	0005      	movs	r5, r0
 80026b4:	480c      	ldr	r0, [pc, #48]	; (80026e8 <__aeabi_dcmpun+0x38>)
 80026b6:	031c      	lsls	r4, r3, #12
 80026b8:	0016      	movs	r6, r2
 80026ba:	005b      	lsls	r3, r3, #1
 80026bc:	030a      	lsls	r2, r1, #12
 80026be:	0049      	lsls	r1, r1, #1
 80026c0:	0b12      	lsrs	r2, r2, #12
 80026c2:	0d49      	lsrs	r1, r1, #21
 80026c4:	0b24      	lsrs	r4, r4, #12
 80026c6:	0d5b      	lsrs	r3, r3, #21
 80026c8:	4281      	cmp	r1, r0
 80026ca:	d008      	beq.n	80026de <__aeabi_dcmpun+0x2e>
 80026cc:	4a06      	ldr	r2, [pc, #24]	; (80026e8 <__aeabi_dcmpun+0x38>)
 80026ce:	2000      	movs	r0, #0
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d103      	bne.n	80026dc <__aeabi_dcmpun+0x2c>
 80026d4:	0020      	movs	r0, r4
 80026d6:	4330      	orrs	r0, r6
 80026d8:	1e43      	subs	r3, r0, #1
 80026da:	4198      	sbcs	r0, r3
 80026dc:	bd70      	pop	{r4, r5, r6, pc}
 80026de:	2001      	movs	r0, #1
 80026e0:	432a      	orrs	r2, r5
 80026e2:	d1fb      	bne.n	80026dc <__aeabi_dcmpun+0x2c>
 80026e4:	e7f2      	b.n	80026cc <__aeabi_dcmpun+0x1c>
 80026e6:	46c0      	nop			; (mov r8, r8)
 80026e8:	000007ff 	.word	0x000007ff

080026ec <__aeabi_d2iz>:
 80026ec:	000a      	movs	r2, r1
 80026ee:	b530      	push	{r4, r5, lr}
 80026f0:	4c13      	ldr	r4, [pc, #76]	; (8002740 <__aeabi_d2iz+0x54>)
 80026f2:	0053      	lsls	r3, r2, #1
 80026f4:	0309      	lsls	r1, r1, #12
 80026f6:	0005      	movs	r5, r0
 80026f8:	0b09      	lsrs	r1, r1, #12
 80026fa:	2000      	movs	r0, #0
 80026fc:	0d5b      	lsrs	r3, r3, #21
 80026fe:	0fd2      	lsrs	r2, r2, #31
 8002700:	42a3      	cmp	r3, r4
 8002702:	dd04      	ble.n	800270e <__aeabi_d2iz+0x22>
 8002704:	480f      	ldr	r0, [pc, #60]	; (8002744 <__aeabi_d2iz+0x58>)
 8002706:	4283      	cmp	r3, r0
 8002708:	dd02      	ble.n	8002710 <__aeabi_d2iz+0x24>
 800270a:	4b0f      	ldr	r3, [pc, #60]	; (8002748 <__aeabi_d2iz+0x5c>)
 800270c:	18d0      	adds	r0, r2, r3
 800270e:	bd30      	pop	{r4, r5, pc}
 8002710:	2080      	movs	r0, #128	; 0x80
 8002712:	0340      	lsls	r0, r0, #13
 8002714:	4301      	orrs	r1, r0
 8002716:	480d      	ldr	r0, [pc, #52]	; (800274c <__aeabi_d2iz+0x60>)
 8002718:	1ac0      	subs	r0, r0, r3
 800271a:	281f      	cmp	r0, #31
 800271c:	dd08      	ble.n	8002730 <__aeabi_d2iz+0x44>
 800271e:	480c      	ldr	r0, [pc, #48]	; (8002750 <__aeabi_d2iz+0x64>)
 8002720:	1ac3      	subs	r3, r0, r3
 8002722:	40d9      	lsrs	r1, r3
 8002724:	000b      	movs	r3, r1
 8002726:	4258      	negs	r0, r3
 8002728:	2a00      	cmp	r2, #0
 800272a:	d1f0      	bne.n	800270e <__aeabi_d2iz+0x22>
 800272c:	0018      	movs	r0, r3
 800272e:	e7ee      	b.n	800270e <__aeabi_d2iz+0x22>
 8002730:	4c08      	ldr	r4, [pc, #32]	; (8002754 <__aeabi_d2iz+0x68>)
 8002732:	40c5      	lsrs	r5, r0
 8002734:	46a4      	mov	ip, r4
 8002736:	4463      	add	r3, ip
 8002738:	4099      	lsls	r1, r3
 800273a:	000b      	movs	r3, r1
 800273c:	432b      	orrs	r3, r5
 800273e:	e7f2      	b.n	8002726 <__aeabi_d2iz+0x3a>
 8002740:	000003fe 	.word	0x000003fe
 8002744:	0000041d 	.word	0x0000041d
 8002748:	7fffffff 	.word	0x7fffffff
 800274c:	00000433 	.word	0x00000433
 8002750:	00000413 	.word	0x00000413
 8002754:	fffffbed 	.word	0xfffffbed

08002758 <__aeabi_i2d>:
 8002758:	b570      	push	{r4, r5, r6, lr}
 800275a:	2800      	cmp	r0, #0
 800275c:	d016      	beq.n	800278c <__aeabi_i2d+0x34>
 800275e:	17c3      	asrs	r3, r0, #31
 8002760:	18c5      	adds	r5, r0, r3
 8002762:	405d      	eors	r5, r3
 8002764:	0fc4      	lsrs	r4, r0, #31
 8002766:	0028      	movs	r0, r5
 8002768:	f000 f84c 	bl	8002804 <__clzsi2>
 800276c:	4b11      	ldr	r3, [pc, #68]	; (80027b4 <__aeabi_i2d+0x5c>)
 800276e:	1a1b      	subs	r3, r3, r0
 8002770:	280a      	cmp	r0, #10
 8002772:	dc16      	bgt.n	80027a2 <__aeabi_i2d+0x4a>
 8002774:	0002      	movs	r2, r0
 8002776:	002e      	movs	r6, r5
 8002778:	3215      	adds	r2, #21
 800277a:	4096      	lsls	r6, r2
 800277c:	220b      	movs	r2, #11
 800277e:	1a12      	subs	r2, r2, r0
 8002780:	40d5      	lsrs	r5, r2
 8002782:	055b      	lsls	r3, r3, #21
 8002784:	032d      	lsls	r5, r5, #12
 8002786:	0b2d      	lsrs	r5, r5, #12
 8002788:	0d5b      	lsrs	r3, r3, #21
 800278a:	e003      	b.n	8002794 <__aeabi_i2d+0x3c>
 800278c:	2400      	movs	r4, #0
 800278e:	2300      	movs	r3, #0
 8002790:	2500      	movs	r5, #0
 8002792:	2600      	movs	r6, #0
 8002794:	051b      	lsls	r3, r3, #20
 8002796:	432b      	orrs	r3, r5
 8002798:	07e4      	lsls	r4, r4, #31
 800279a:	4323      	orrs	r3, r4
 800279c:	0030      	movs	r0, r6
 800279e:	0019      	movs	r1, r3
 80027a0:	bd70      	pop	{r4, r5, r6, pc}
 80027a2:	380b      	subs	r0, #11
 80027a4:	4085      	lsls	r5, r0
 80027a6:	055b      	lsls	r3, r3, #21
 80027a8:	032d      	lsls	r5, r5, #12
 80027aa:	2600      	movs	r6, #0
 80027ac:	0b2d      	lsrs	r5, r5, #12
 80027ae:	0d5b      	lsrs	r3, r3, #21
 80027b0:	e7f0      	b.n	8002794 <__aeabi_i2d+0x3c>
 80027b2:	46c0      	nop			; (mov r8, r8)
 80027b4:	0000041e 	.word	0x0000041e

080027b8 <__aeabi_ui2d>:
 80027b8:	b510      	push	{r4, lr}
 80027ba:	1e04      	subs	r4, r0, #0
 80027bc:	d010      	beq.n	80027e0 <__aeabi_ui2d+0x28>
 80027be:	f000 f821 	bl	8002804 <__clzsi2>
 80027c2:	4b0f      	ldr	r3, [pc, #60]	; (8002800 <__aeabi_ui2d+0x48>)
 80027c4:	1a1b      	subs	r3, r3, r0
 80027c6:	280a      	cmp	r0, #10
 80027c8:	dc11      	bgt.n	80027ee <__aeabi_ui2d+0x36>
 80027ca:	220b      	movs	r2, #11
 80027cc:	0021      	movs	r1, r4
 80027ce:	1a12      	subs	r2, r2, r0
 80027d0:	40d1      	lsrs	r1, r2
 80027d2:	3015      	adds	r0, #21
 80027d4:	030a      	lsls	r2, r1, #12
 80027d6:	055b      	lsls	r3, r3, #21
 80027d8:	4084      	lsls	r4, r0
 80027da:	0b12      	lsrs	r2, r2, #12
 80027dc:	0d5b      	lsrs	r3, r3, #21
 80027de:	e001      	b.n	80027e4 <__aeabi_ui2d+0x2c>
 80027e0:	2300      	movs	r3, #0
 80027e2:	2200      	movs	r2, #0
 80027e4:	051b      	lsls	r3, r3, #20
 80027e6:	4313      	orrs	r3, r2
 80027e8:	0020      	movs	r0, r4
 80027ea:	0019      	movs	r1, r3
 80027ec:	bd10      	pop	{r4, pc}
 80027ee:	0022      	movs	r2, r4
 80027f0:	380b      	subs	r0, #11
 80027f2:	4082      	lsls	r2, r0
 80027f4:	055b      	lsls	r3, r3, #21
 80027f6:	0312      	lsls	r2, r2, #12
 80027f8:	2400      	movs	r4, #0
 80027fa:	0b12      	lsrs	r2, r2, #12
 80027fc:	0d5b      	lsrs	r3, r3, #21
 80027fe:	e7f1      	b.n	80027e4 <__aeabi_ui2d+0x2c>
 8002800:	0000041e 	.word	0x0000041e

08002804 <__clzsi2>:
 8002804:	211c      	movs	r1, #28
 8002806:	2301      	movs	r3, #1
 8002808:	041b      	lsls	r3, r3, #16
 800280a:	4298      	cmp	r0, r3
 800280c:	d301      	bcc.n	8002812 <__clzsi2+0xe>
 800280e:	0c00      	lsrs	r0, r0, #16
 8002810:	3910      	subs	r1, #16
 8002812:	0a1b      	lsrs	r3, r3, #8
 8002814:	4298      	cmp	r0, r3
 8002816:	d301      	bcc.n	800281c <__clzsi2+0x18>
 8002818:	0a00      	lsrs	r0, r0, #8
 800281a:	3908      	subs	r1, #8
 800281c:	091b      	lsrs	r3, r3, #4
 800281e:	4298      	cmp	r0, r3
 8002820:	d301      	bcc.n	8002826 <__clzsi2+0x22>
 8002822:	0900      	lsrs	r0, r0, #4
 8002824:	3904      	subs	r1, #4
 8002826:	a202      	add	r2, pc, #8	; (adr r2, 8002830 <__clzsi2+0x2c>)
 8002828:	5c10      	ldrb	r0, [r2, r0]
 800282a:	1840      	adds	r0, r0, r1
 800282c:	4770      	bx	lr
 800282e:	46c0      	nop			; (mov r8, r8)
 8002830:	02020304 	.word	0x02020304
 8002834:	01010101 	.word	0x01010101
	...

08002840 <__clzdi2>:
 8002840:	b510      	push	{r4, lr}
 8002842:	2900      	cmp	r1, #0
 8002844:	d103      	bne.n	800284e <__clzdi2+0xe>
 8002846:	f7ff ffdd 	bl	8002804 <__clzsi2>
 800284a:	3020      	adds	r0, #32
 800284c:	e002      	b.n	8002854 <__clzdi2+0x14>
 800284e:	0008      	movs	r0, r1
 8002850:	f7ff ffd8 	bl	8002804 <__clzsi2>
 8002854:	bd10      	pop	{r4, pc}
 8002856:	46c0      	nop			; (mov r8, r8)

08002858 <DistanceSensor_InputCaptureInterrupt>:
	HAL_TIM_PWM_Stop(sensor->timer, TIM_CHANNEL_2);
	HAL_TIM_IC_Stop_IT(sensor->timer, TIM_CHANNEL_1);
}

void DistanceSensor_InputCaptureInterrupt(distancesensor* sensor)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b082      	sub	sp, #8
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]

		if (HAL_GPIO_ReadPin(sensor->icGPIOPort, sensor->icGPIOPin)) {
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	691a      	ldr	r2, [r3, #16]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	7d1b      	ldrb	r3, [r3, #20]
 8002868:	b29b      	uxth	r3, r3
 800286a:	0019      	movs	r1, r3
 800286c:	0010      	movs	r0, r2
 800286e:	f002 f84b 	bl	8004908 <HAL_GPIO_ReadPin>
 8002872:	1e03      	subs	r3, r0, #0
 8002874:	d010      	beq.n	8002898 <DistanceSensor_InputCaptureInterrupt+0x40>
			sensor->IC_Value1 = HAL_TIM_ReadCapturedValue(sensor->timer, TIM_CHANNEL_1); // First rising edge
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	2100      	movs	r1, #0
 800287c:	0018      	movs	r0, r3
 800287e:	f004 ff5f 	bl	8007740 <HAL_TIM_ReadCapturedValue>
 8002882:	0003      	movs	r3, r0
 8002884:	b29a      	uxth	r2, r3
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	809a      	strh	r2, [r3, #4]
			HAL_TIM_PWM_Stop(sensor->timer, TIM_CHANNEL_2);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	2104      	movs	r1, #4
 8002890:	0018      	movs	r0, r3
 8002892:	f004 fb57 	bl	8006f44 <HAL_TIM_PWM_Stop>
			DistanceSensor_Handle(sensor);

		}


}
 8002896:	e034      	b.n	8002902 <DistanceSensor_InputCaptureInterrupt+0xaa>
			sensor->IC_Value2 = HAL_TIM_ReadCapturedValue(sensor->timer, TIM_CHANNEL_1); // Second rising edge
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	2100      	movs	r1, #0
 800289e:	0018      	movs	r0, r3
 80028a0:	f004 ff4e 	bl	8007740 <HAL_TIM_ReadCapturedValue>
 80028a4:	0003      	movs	r3, r0
 80028a6:	b29a      	uxth	r2, r3
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	80da      	strh	r2, [r3, #6]
			if (sensor->IC_Value2 > sensor->IC_Value1) {
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	88da      	ldrh	r2, [r3, #6]
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	889b      	ldrh	r3, [r3, #4]
 80028b4:	429a      	cmp	r2, r3
 80028b6:	d909      	bls.n	80028cc <DistanceSensor_InputCaptureInterrupt+0x74>
				sensor->timeDifference = sensor->IC_Value2 - sensor->IC_Value1;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	88db      	ldrh	r3, [r3, #6]
 80028bc:	001a      	movs	r2, r3
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	889b      	ldrh	r3, [r3, #4]
 80028c2:	1ad3      	subs	r3, r2, r3
 80028c4:	001a      	movs	r2, r3
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	609a      	str	r2, [r3, #8]
 80028ca:	e00b      	b.n	80028e4 <DistanceSensor_InputCaptureInterrupt+0x8c>
				sensor->timeDifference = (TIM_PERIOD + 1 - sensor->IC_Value1) + sensor->IC_Value2; // Handle overflow
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	889b      	ldrh	r3, [r3, #4]
 80028d0:	001a      	movs	r2, r3
 80028d2:	2380      	movs	r3, #128	; 0x80
 80028d4:	025b      	lsls	r3, r3, #9
 80028d6:	1a9b      	subs	r3, r3, r2
 80028d8:	687a      	ldr	r2, [r7, #4]
 80028da:	88d2      	ldrh	r2, [r2, #6]
 80028dc:	189b      	adds	r3, r3, r2
 80028de:	001a      	movs	r2, r3
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	609a      	str	r2, [r3, #8]
			HAL_TIM_PWM_Start(sensor->timer, TIM_CHANNEL_2);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	2104      	movs	r1, #4
 80028ea:	0018      	movs	r0, r3
 80028ec:	f004 fa9e 	bl	8006e2c <HAL_TIM_PWM_Start>
			__HAL_TIM_SetCounter(sensor->timer, 65535);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4a05      	ldr	r2, [pc, #20]	; (800290c <DistanceSensor_InputCaptureInterrupt+0xb4>)
 80028f8:	625a      	str	r2, [r3, #36]	; 0x24
			DistanceSensor_Handle(sensor);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	0018      	movs	r0, r3
 80028fe:	f000 f81d 	bl	800293c <DistanceSensor_Handle>
}
 8002902:	46c0      	nop			; (mov r8, r8)
 8002904:	46bd      	mov	sp, r7
 8002906:	b002      	add	sp, #8
 8002908:	bd80      	pop	{r7, pc}
 800290a:	46c0      	nop			; (mov r8, r8)
 800290c:	0000ffff 	.word	0x0000ffff

08002910 <DistanceSensor_GetDistance>:

float DistanceSensor_GetDistance(distancesensor* sensor)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b082      	sub	sp, #8
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
	// Number of microseconds / 58 = distance in cm
	return (float) sensor->timeDifference / 58;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	689b      	ldr	r3, [r3, #8]
 800291c:	0018      	movs	r0, r3
 800291e:	f7fe f8e1 	bl	8000ae4 <__aeabi_ui2f>
 8002922:	1c03      	adds	r3, r0, #0
 8002924:	4904      	ldr	r1, [pc, #16]	; (8002938 <DistanceSensor_GetDistance+0x28>)
 8002926:	1c18      	adds	r0, r3, #0
 8002928:	f7fd ff12 	bl	8000750 <__aeabi_fdiv>
 800292c:	1c03      	adds	r3, r0, #0
}
 800292e:	1c18      	adds	r0, r3, #0
 8002930:	46bd      	mov	sp, r7
 8002932:	b002      	add	sp, #8
 8002934:	bd80      	pop	{r7, pc}
 8002936:	46c0      	nop			; (mov r8, r8)
 8002938:	42680000 	.word	0x42680000

0800293c <DistanceSensor_Handle>:

void DistanceSensor_Handle(distancesensor* sensor)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b084      	sub	sp, #16
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
	float distance = DistanceSensor_GetDistance(sensor);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	0018      	movs	r0, r3
 8002948:	f7ff ffe2 	bl	8002910 <DistanceSensor_GetDistance>
 800294c:	1c03      	adds	r3, r0, #0
 800294e:	60fb      	str	r3, [r7, #12]
	if (sensor->countAtMaxDistance > 5)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	7b1b      	ldrb	r3, [r3, #12]
 8002954:	2b05      	cmp	r3, #5
 8002956:	d918      	bls.n	800298a <DistanceSensor_Handle+0x4e>
	{
		HAL_GPIO_WritePin(sensor->statusGPIOPort, sensor->statusGPIOPin, GPIO_PIN_SET);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6998      	ldr	r0, [r3, #24]
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	7f1b      	ldrb	r3, [r3, #28]
 8002960:	b29b      	uxth	r3, r3
 8002962:	2201      	movs	r2, #1
 8002964:	0019      	movs	r1, r3
 8002966:	f001 ffec 	bl	8004942 <HAL_GPIO_WritePin>

		if (!Speaker.isActive) Speaker_Start(&Speaker, sensor->ID);
 800296a:	4b1c      	ldr	r3, [pc, #112]	; (80029dc <DistanceSensor_Handle+0xa0>)
 800296c:	791b      	ldrb	r3, [r3, #4]
 800296e:	b2db      	uxtb	r3, r3
 8002970:	2201      	movs	r2, #1
 8002972:	4053      	eors	r3, r2
 8002974:	b2db      	uxtb	r3, r3
 8002976:	2b00      	cmp	r3, #0
 8002978:	d02c      	beq.n	80029d4 <DistanceSensor_Handle+0x98>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	7b5a      	ldrb	r2, [r3, #13]
 800297e:	4b17      	ldr	r3, [pc, #92]	; (80029dc <DistanceSensor_Handle+0xa0>)
 8002980:	0011      	movs	r1, r2
 8002982:	0018      	movs	r0, r3
 8002984:	f000 ff32 	bl	80037ec <Speaker_Start>
		HAL_GPIO_WritePin(sensor->statusGPIOPort, sensor->statusGPIOPin, GPIO_PIN_RESET);

		if (Speaker.isActive) Speaker_Stop(&Speaker, sensor->ID);

	}
}
 8002988:	e024      	b.n	80029d4 <DistanceSensor_Handle+0x98>
	else if (distance < MIN_DISTANCE)
 800298a:	4915      	ldr	r1, [pc, #84]	; (80029e0 <DistanceSensor_Handle+0xa4>)
 800298c:	68f8      	ldr	r0, [r7, #12]
 800298e:	f7fd fd9d 	bl	80004cc <__aeabi_fcmplt>
 8002992:	1e03      	subs	r3, r0, #0
 8002994:	d006      	beq.n	80029a4 <DistanceSensor_Handle+0x68>
		sensor->countAtMaxDistance++;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	7b1b      	ldrb	r3, [r3, #12]
 800299a:	3301      	adds	r3, #1
 800299c:	b2da      	uxtb	r2, r3
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	731a      	strb	r2, [r3, #12]
}
 80029a2:	e017      	b.n	80029d4 <DistanceSensor_Handle+0x98>
		sensor->countAtMaxDistance = 0;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2200      	movs	r2, #0
 80029a8:	731a      	strb	r2, [r3, #12]
		HAL_GPIO_WritePin(sensor->statusGPIOPort, sensor->statusGPIOPin, GPIO_PIN_RESET);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6998      	ldr	r0, [r3, #24]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	7f1b      	ldrb	r3, [r3, #28]
 80029b2:	b29b      	uxth	r3, r3
 80029b4:	2200      	movs	r2, #0
 80029b6:	0019      	movs	r1, r3
 80029b8:	f001 ffc3 	bl	8004942 <HAL_GPIO_WritePin>
		if (Speaker.isActive) Speaker_Stop(&Speaker, sensor->ID);
 80029bc:	4b07      	ldr	r3, [pc, #28]	; (80029dc <DistanceSensor_Handle+0xa0>)
 80029be:	791b      	ldrb	r3, [r3, #4]
 80029c0:	b2db      	uxtb	r3, r3
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d006      	beq.n	80029d4 <DistanceSensor_Handle+0x98>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	7b5a      	ldrb	r2, [r3, #13]
 80029ca:	4b04      	ldr	r3, [pc, #16]	; (80029dc <DistanceSensor_Handle+0xa0>)
 80029cc:	0011      	movs	r1, r2
 80029ce:	0018      	movs	r0, r3
 80029d0:	f000 ff3a 	bl	8003848 <Speaker_Stop>
}
 80029d4:	46c0      	nop			; (mov r8, r8)
 80029d6:	46bd      	mov	sp, r7
 80029d8:	b004      	add	sp, #16
 80029da:	bd80      	pop	{r7, pc}
 80029dc:	200004bc 	.word	0x200004bc
 80029e0:	41200000 	.word	0x41200000

080029e4 <HAL_TIM_IC_CaptureCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b082      	sub	sp, #8
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM21) {
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a0a      	ldr	r2, [pc, #40]	; (8002a1c <HAL_TIM_IC_CaptureCallback+0x38>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d104      	bne.n	8002a00 <HAL_TIM_IC_CaptureCallback+0x1c>
		DistanceSensor_InputCaptureInterrupt(&Front);
 80029f6:	4b0a      	ldr	r3, [pc, #40]	; (8002a20 <HAL_TIM_IC_CaptureCallback+0x3c>)
 80029f8:	0018      	movs	r0, r3
 80029fa:	f7ff ff2d 	bl	8002858 <DistanceSensor_InputCaptureInterrupt>
	}
	else if (htim->Instance == TIM22) {
		DistanceSensor_InputCaptureInterrupt(&Back);
	}

}
 80029fe:	e008      	b.n	8002a12 <HAL_TIM_IC_CaptureCallback+0x2e>
	else if (htim->Instance == TIM22) {
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a07      	ldr	r2, [pc, #28]	; (8002a24 <HAL_TIM_IC_CaptureCallback+0x40>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d103      	bne.n	8002a12 <HAL_TIM_IC_CaptureCallback+0x2e>
		DistanceSensor_InputCaptureInterrupt(&Back);
 8002a0a:	4b07      	ldr	r3, [pc, #28]	; (8002a28 <HAL_TIM_IC_CaptureCallback+0x44>)
 8002a0c:	0018      	movs	r0, r3
 8002a0e:	f7ff ff23 	bl	8002858 <DistanceSensor_InputCaptureInterrupt>
}
 8002a12:	46c0      	nop			; (mov r8, r8)
 8002a14:	46bd      	mov	sp, r7
 8002a16:	b002      	add	sp, #8
 8002a18:	bd80      	pop	{r7, pc}
 8002a1a:	46c0      	nop			; (mov r8, r8)
 8002a1c:	40010800 	.word	0x40010800
 8002a20:	2000047c 	.word	0x2000047c
 8002a24:	40011400 	.word	0x40011400
 8002a28:	2000049c 	.word	0x2000049c

08002a2c <HAL_TIM_PeriodElapsedCallback>:
    	ColorSensor_ReceiveInterrupt(&ColorSensor);
    }
}
*/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b082      	sub	sp, #8
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681a      	ldr	r2, [r3, #0]
 8002a38:	2380      	movs	r3, #128	; 0x80
 8002a3a:	05db      	lsls	r3, r3, #23
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	d121      	bne.n	8002a84 <HAL_TIM_PeriodElapsedCallback+0x58>
	{
		if (Speaker.timerCounter == Speaker.beepLength)
 8002a40:	4b12      	ldr	r3, [pc, #72]	; (8002a8c <HAL_TIM_PeriodElapsedCallback+0x60>)
 8002a42:	891b      	ldrh	r3, [r3, #8]
 8002a44:	b29a      	uxth	r2, r3
 8002a46:	4b11      	ldr	r3, [pc, #68]	; (8002a8c <HAL_TIM_PeriodElapsedCallback+0x60>)
 8002a48:	88db      	ldrh	r3, [r3, #6]
 8002a4a:	b29b      	uxth	r3, r3
 8002a4c:	429a      	cmp	r2, r3
 8002a4e:	d112      	bne.n	8002a76 <HAL_TIM_PeriodElapsedCallback+0x4a>
		{
			if (!Speaker.isActive)
 8002a50:	4b0e      	ldr	r3, [pc, #56]	; (8002a8c <HAL_TIM_PeriodElapsedCallback+0x60>)
 8002a52:	791b      	ldrb	r3, [r3, #4]
 8002a54:	b2db      	uxtb	r3, r3
 8002a56:	2201      	movs	r2, #1
 8002a58:	4053      	eors	r3, r2
 8002a5a:	b2db      	uxtb	r3, r3
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d005      	beq.n	8002a6c <HAL_TIM_PeriodElapsedCallback+0x40>
			{
				HAL_TIM_PWM_Stop(Speaker.timer, TIM_CHANNEL_1);
 8002a60:	4b0a      	ldr	r3, [pc, #40]	; (8002a8c <HAL_TIM_PeriodElapsedCallback+0x60>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	2100      	movs	r1, #0
 8002a66:	0018      	movs	r0, r3
 8002a68:	f004 fa6c 	bl	8006f44 <HAL_TIM_PWM_Stop>
			}
			HAL_TIM_Base_Stop_IT(Speaker.timer);
 8002a6c:	4b07      	ldr	r3, [pc, #28]	; (8002a8c <HAL_TIM_PeriodElapsedCallback+0x60>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	0018      	movs	r0, r3
 8002a72:	f004 f96d 	bl	8006d50 <HAL_TIM_Base_Stop_IT>
		}
		Speaker.timerCounter++;
 8002a76:	4b05      	ldr	r3, [pc, #20]	; (8002a8c <HAL_TIM_PeriodElapsedCallback+0x60>)
 8002a78:	891b      	ldrh	r3, [r3, #8]
 8002a7a:	b29b      	uxth	r3, r3
 8002a7c:	3301      	adds	r3, #1
 8002a7e:	b29a      	uxth	r2, r3
 8002a80:	4b02      	ldr	r3, [pc, #8]	; (8002a8c <HAL_TIM_PeriodElapsedCallback+0x60>)
 8002a82:	811a      	strh	r2, [r3, #8]
	}
}
 8002a84:	46c0      	nop			; (mov r8, r8)
 8002a86:	46bd      	mov	sp, r7
 8002a88:	b002      	add	sp, #8
 8002a8a:	bd80      	pop	{r7, pc}
 8002a8c:	200004bc 	.word	0x200004bc

08002a90 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002a94:	f001 fad6 	bl	8004044 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002a98:	f000 f834 	bl	8002b04 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002a9c:	f000 fb4e 	bl	800313c <MX_GPIO_Init>
  MX_DMA_Init();
 8002aa0:	f000 fb2e 	bl	8003100 <MX_DMA_Init>
  MX_I2C1_Init();
 8002aa4:	f000 f8aa 	bl	8002bfc <MX_I2C1_Init>
  MX_SPI1_Init();
 8002aa8:	f000 f8e8 	bl	8002c7c <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8002aac:	f000 faf8 	bl	80030a0 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8002ab0:	f000 f91c 	bl	8002cec <MX_TIM2_Init>
  MX_TIM22_Init();
 8002ab4:	f000 fa4c 	bl	8002f50 <MX_TIM22_Init>
  MX_TIM21_Init();
 8002ab8:	f000 f9a2 	bl	8002e00 <MX_TIM21_Init>

  while (1)
  {
	  ;

	  sprintf(Data, "%u\r\n", (uint8_t) RFID_ValidateCard(&RFIDModule));
 8002abc:	4b0d      	ldr	r3, [pc, #52]	; (8002af4 <main+0x64>)
 8002abe:	0018      	movs	r0, r3
 8002ac0:	f000 fe03 	bl	80036ca <RFID_ValidateCard>
 8002ac4:	0003      	movs	r3, r0
 8002ac6:	001a      	movs	r2, r3
 8002ac8:	490b      	ldr	r1, [pc, #44]	; (8002af8 <main+0x68>)
 8002aca:	4b0c      	ldr	r3, [pc, #48]	; (8002afc <main+0x6c>)
 8002acc:	0018      	movs	r0, r3
 8002ace:	f006 fcf3 	bl	80094b8 <siprintf>
	  HAL_UART_Transmit(&huart1, (uint8_t*) Data, strlen(Data), HAL_MAX_DELAY);
 8002ad2:	4b0a      	ldr	r3, [pc, #40]	; (8002afc <main+0x6c>)
 8002ad4:	0018      	movs	r0, r3
 8002ad6:	f7fd fb17 	bl	8000108 <strlen>
 8002ada:	0003      	movs	r3, r0
 8002adc:	b29a      	uxth	r2, r3
 8002ade:	2301      	movs	r3, #1
 8002ae0:	425b      	negs	r3, r3
 8002ae2:	4906      	ldr	r1, [pc, #24]	; (8002afc <main+0x6c>)
 8002ae4:	4806      	ldr	r0, [pc, #24]	; (8002b00 <main+0x70>)
 8002ae6:	f005 fa57 	bl	8007f98 <HAL_UART_Transmit>
	  HAL_Delay(50);
 8002aea:	2032      	movs	r0, #50	; 0x32
 8002aec:	f001 fb1a 	bl	8004124 <HAL_Delay>
	  sprintf(Data, "%u\r\n", (uint8_t) RFID_ValidateCard(&RFIDModule));
 8002af0:	e7e4      	b.n	8002abc <main+0x2c>
 8002af2:	46c0      	nop			; (mov r8, r8)
 8002af4:	20000474 	.word	0x20000474
 8002af8:	0800b8c8 	.word	0x0800b8c8
 8002afc:	200004cc 	.word	0x200004cc
 8002b00:	200003ec 	.word	0x200003ec

08002b04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002b04:	b590      	push	{r4, r7, lr}
 8002b06:	b09b      	sub	sp, #108	; 0x6c
 8002b08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002b0a:	2434      	movs	r4, #52	; 0x34
 8002b0c:	193b      	adds	r3, r7, r4
 8002b0e:	0018      	movs	r0, r3
 8002b10:	2334      	movs	r3, #52	; 0x34
 8002b12:	001a      	movs	r2, r3
 8002b14:	2100      	movs	r1, #0
 8002b16:	f006 fd3b 	bl	8009590 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002b1a:	2320      	movs	r3, #32
 8002b1c:	18fb      	adds	r3, r7, r3
 8002b1e:	0018      	movs	r0, r3
 8002b20:	2314      	movs	r3, #20
 8002b22:	001a      	movs	r2, r3
 8002b24:	2100      	movs	r1, #0
 8002b26:	f006 fd33 	bl	8009590 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002b2a:	1d3b      	adds	r3, r7, #4
 8002b2c:	0018      	movs	r0, r3
 8002b2e:	231c      	movs	r3, #28
 8002b30:	001a      	movs	r2, r3
 8002b32:	2100      	movs	r1, #0
 8002b34:	f006 fd2c 	bl	8009590 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b38:	4b2e      	ldr	r3, [pc, #184]	; (8002bf4 <SystemClock_Config+0xf0>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a2e      	ldr	r2, [pc, #184]	; (8002bf8 <SystemClock_Config+0xf4>)
 8002b3e:	401a      	ands	r2, r3
 8002b40:	4b2c      	ldr	r3, [pc, #176]	; (8002bf4 <SystemClock_Config+0xf0>)
 8002b42:	2180      	movs	r1, #128	; 0x80
 8002b44:	0109      	lsls	r1, r1, #4
 8002b46:	430a      	orrs	r2, r1
 8002b48:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002b4a:	0021      	movs	r1, r4
 8002b4c:	187b      	adds	r3, r7, r1
 8002b4e:	2202      	movs	r2, #2
 8002b50:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002b52:	187b      	adds	r3, r7, r1
 8002b54:	2201      	movs	r2, #1
 8002b56:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002b58:	187b      	adds	r3, r7, r1
 8002b5a:	2210      	movs	r2, #16
 8002b5c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002b5e:	187b      	adds	r3, r7, r1
 8002b60:	2202      	movs	r2, #2
 8002b62:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002b64:	187b      	adds	r3, r7, r1
 8002b66:	2200      	movs	r2, #0
 8002b68:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 8002b6a:	187b      	adds	r3, r7, r1
 8002b6c:	2280      	movs	r2, #128	; 0x80
 8002b6e:	02d2      	lsls	r2, r2, #11
 8002b70:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8002b72:	187b      	adds	r3, r7, r1
 8002b74:	2280      	movs	r2, #128	; 0x80
 8002b76:	03d2      	lsls	r2, r2, #15
 8002b78:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b7a:	187b      	adds	r3, r7, r1
 8002b7c:	0018      	movs	r0, r3
 8002b7e:	f002 fe27 	bl	80057d0 <HAL_RCC_OscConfig>
 8002b82:	1e03      	subs	r3, r0, #0
 8002b84:	d001      	beq.n	8002b8a <SystemClock_Config+0x86>
  {
    Error_Handler();
 8002b86:	f000 fb4b 	bl	8003220 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b8a:	2120      	movs	r1, #32
 8002b8c:	187b      	adds	r3, r7, r1
 8002b8e:	220f      	movs	r2, #15
 8002b90:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002b92:	187b      	adds	r3, r7, r1
 8002b94:	2203      	movs	r2, #3
 8002b96:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b98:	187b      	adds	r3, r7, r1
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002b9e:	187b      	adds	r3, r7, r1
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002ba4:	187b      	adds	r3, r7, r1
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002baa:	187b      	adds	r3, r7, r1
 8002bac:	2101      	movs	r1, #1
 8002bae:	0018      	movs	r0, r3
 8002bb0:	f003 f978 	bl	8005ea4 <HAL_RCC_ClockConfig>
 8002bb4:	1e03      	subs	r3, r0, #0
 8002bb6:	d001      	beq.n	8002bbc <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8002bb8:	f000 fb32 	bl	8003220 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 8002bbc:	1d3b      	adds	r3, r7, #4
 8002bbe:	2209      	movs	r2, #9
 8002bc0:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002bc2:	1d3b      	adds	r3, r7, #4
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002bc8:	1d3b      	adds	r3, r7, #4
 8002bca:	2200      	movs	r2, #0
 8002bcc:	615a      	str	r2, [r3, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002bce:	1d3b      	adds	r3, r7, #4
 8002bd0:	0018      	movs	r0, r3
 8002bd2:	f003 fc0f 	bl	80063f4 <HAL_RCCEx_PeriphCLKConfig>
 8002bd6:	1e03      	subs	r3, r0, #0
 8002bd8:	d001      	beq.n	8002bde <SystemClock_Config+0xda>
  {
    Error_Handler();
 8002bda:	f000 fb21 	bl	8003220 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_SYSCLK, RCC_MCODIV_1);
 8002bde:	2380      	movs	r3, #128	; 0x80
 8002be0:	045b      	lsls	r3, r3, #17
 8002be2:	2200      	movs	r2, #0
 8002be4:	0019      	movs	r1, r3
 8002be6:	2000      	movs	r0, #0
 8002be8:	f003 faa4 	bl	8006134 <HAL_RCC_MCOConfig>
}
 8002bec:	46c0      	nop			; (mov r8, r8)
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	b01b      	add	sp, #108	; 0x6c
 8002bf2:	bd90      	pop	{r4, r7, pc}
 8002bf4:	40007000 	.word	0x40007000
 8002bf8:	ffffe7ff 	.word	0xffffe7ff

08002bfc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002c00:	4b1b      	ldr	r3, [pc, #108]	; (8002c70 <MX_I2C1_Init+0x74>)
 8002c02:	4a1c      	ldr	r2, [pc, #112]	; (8002c74 <MX_I2C1_Init+0x78>)
 8002c04:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300F38;
 8002c06:	4b1a      	ldr	r3, [pc, #104]	; (8002c70 <MX_I2C1_Init+0x74>)
 8002c08:	4a1b      	ldr	r2, [pc, #108]	; (8002c78 <MX_I2C1_Init+0x7c>)
 8002c0a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 32;
 8002c0c:	4b18      	ldr	r3, [pc, #96]	; (8002c70 <MX_I2C1_Init+0x74>)
 8002c0e:	2220      	movs	r2, #32
 8002c10:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002c12:	4b17      	ldr	r3, [pc, #92]	; (8002c70 <MX_I2C1_Init+0x74>)
 8002c14:	2201      	movs	r2, #1
 8002c16:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002c18:	4b15      	ldr	r3, [pc, #84]	; (8002c70 <MX_I2C1_Init+0x74>)
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002c1e:	4b14      	ldr	r3, [pc, #80]	; (8002c70 <MX_I2C1_Init+0x74>)
 8002c20:	2200      	movs	r2, #0
 8002c22:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002c24:	4b12      	ldr	r3, [pc, #72]	; (8002c70 <MX_I2C1_Init+0x74>)
 8002c26:	2200      	movs	r2, #0
 8002c28:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002c2a:	4b11      	ldr	r3, [pc, #68]	; (8002c70 <MX_I2C1_Init+0x74>)
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002c30:	4b0f      	ldr	r3, [pc, #60]	; (8002c70 <MX_I2C1_Init+0x74>)
 8002c32:	2200      	movs	r2, #0
 8002c34:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002c36:	4b0e      	ldr	r3, [pc, #56]	; (8002c70 <MX_I2C1_Init+0x74>)
 8002c38:	0018      	movs	r0, r3
 8002c3a:	f001 fe9f 	bl	800497c <HAL_I2C_Init>
 8002c3e:	1e03      	subs	r3, r0, #0
 8002c40:	d001      	beq.n	8002c46 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002c42:	f000 faed 	bl	8003220 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002c46:	4b0a      	ldr	r3, [pc, #40]	; (8002c70 <MX_I2C1_Init+0x74>)
 8002c48:	2100      	movs	r1, #0
 8002c4a:	0018      	movs	r0, r3
 8002c4c:	f002 fd28 	bl	80056a0 <HAL_I2CEx_ConfigAnalogFilter>
 8002c50:	1e03      	subs	r3, r0, #0
 8002c52:	d001      	beq.n	8002c58 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002c54:	f000 fae4 	bl	8003220 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002c58:	4b05      	ldr	r3, [pc, #20]	; (8002c70 <MX_I2C1_Init+0x74>)
 8002c5a:	2100      	movs	r1, #0
 8002c5c:	0018      	movs	r0, r3
 8002c5e:	f002 fd6b 	bl	8005738 <HAL_I2CEx_ConfigDigitalFilter>
 8002c62:	1e03      	subs	r3, r0, #0
 8002c64:	d001      	beq.n	8002c6a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002c66:	f000 fadb 	bl	8003220 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002c6a:	46c0      	nop			; (mov r8, r8)
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bd80      	pop	{r7, pc}
 8002c70:	200001f0 	.word	0x200001f0
 8002c74:	40005400 	.word	0x40005400
 8002c78:	00300f38 	.word	0x00300f38

08002c7c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002c80:	4b18      	ldr	r3, [pc, #96]	; (8002ce4 <MX_SPI1_Init+0x68>)
 8002c82:	4a19      	ldr	r2, [pc, #100]	; (8002ce8 <MX_SPI1_Init+0x6c>)
 8002c84:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002c86:	4b17      	ldr	r3, [pc, #92]	; (8002ce4 <MX_SPI1_Init+0x68>)
 8002c88:	2282      	movs	r2, #130	; 0x82
 8002c8a:	0052      	lsls	r2, r2, #1
 8002c8c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002c8e:	4b15      	ldr	r3, [pc, #84]	; (8002ce4 <MX_SPI1_Init+0x68>)
 8002c90:	2200      	movs	r2, #0
 8002c92:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002c94:	4b13      	ldr	r3, [pc, #76]	; (8002ce4 <MX_SPI1_Init+0x68>)
 8002c96:	2200      	movs	r2, #0
 8002c98:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c9a:	4b12      	ldr	r3, [pc, #72]	; (8002ce4 <MX_SPI1_Init+0x68>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002ca0:	4b10      	ldr	r3, [pc, #64]	; (8002ce4 <MX_SPI1_Init+0x68>)
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002ca6:	4b0f      	ldr	r3, [pc, #60]	; (8002ce4 <MX_SPI1_Init+0x68>)
 8002ca8:	2280      	movs	r2, #128	; 0x80
 8002caa:	0092      	lsls	r2, r2, #2
 8002cac:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8002cae:	4b0d      	ldr	r3, [pc, #52]	; (8002ce4 <MX_SPI1_Init+0x68>)
 8002cb0:	2238      	movs	r2, #56	; 0x38
 8002cb2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002cb4:	4b0b      	ldr	r3, [pc, #44]	; (8002ce4 <MX_SPI1_Init+0x68>)
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002cba:	4b0a      	ldr	r3, [pc, #40]	; (8002ce4 <MX_SPI1_Init+0x68>)
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002cc0:	4b08      	ldr	r3, [pc, #32]	; (8002ce4 <MX_SPI1_Init+0x68>)
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002cc6:	4b07      	ldr	r3, [pc, #28]	; (8002ce4 <MX_SPI1_Init+0x68>)
 8002cc8:	2207      	movs	r2, #7
 8002cca:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002ccc:	4b05      	ldr	r3, [pc, #20]	; (8002ce4 <MX_SPI1_Init+0x68>)
 8002cce:	0018      	movs	r0, r3
 8002cd0:	f003 fcca 	bl	8006668 <HAL_SPI_Init>
 8002cd4:	1e03      	subs	r3, r0, #0
 8002cd6:	d001      	beq.n	8002cdc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002cd8:	f000 faa2 	bl	8003220 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002cdc:	46c0      	nop			; (mov r8, r8)
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}
 8002ce2:	46c0      	nop			; (mov r8, r8)
 8002ce4:	2000028c 	.word	0x2000028c
 8002ce8:	40013000 	.word	0x40013000

08002cec <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b08a      	sub	sp, #40	; 0x28
 8002cf0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002cf2:	2318      	movs	r3, #24
 8002cf4:	18fb      	adds	r3, r7, r3
 8002cf6:	0018      	movs	r0, r3
 8002cf8:	2310      	movs	r3, #16
 8002cfa:	001a      	movs	r2, r3
 8002cfc:	2100      	movs	r1, #0
 8002cfe:	f006 fc47 	bl	8009590 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d02:	2310      	movs	r3, #16
 8002d04:	18fb      	adds	r3, r7, r3
 8002d06:	0018      	movs	r0, r3
 8002d08:	2308      	movs	r3, #8
 8002d0a:	001a      	movs	r2, r3
 8002d0c:	2100      	movs	r1, #0
 8002d0e:	f006 fc3f 	bl	8009590 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002d12:	003b      	movs	r3, r7
 8002d14:	0018      	movs	r0, r3
 8002d16:	2310      	movs	r3, #16
 8002d18:	001a      	movs	r2, r3
 8002d1a:	2100      	movs	r1, #0
 8002d1c:	f006 fc38 	bl	8009590 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002d20:	4b35      	ldr	r3, [pc, #212]	; (8002df8 <MX_TIM2_Init+0x10c>)
 8002d22:	2280      	movs	r2, #128	; 0x80
 8002d24:	05d2      	lsls	r2, r2, #23
 8002d26:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 32-1;
 8002d28:	4b33      	ldr	r3, [pc, #204]	; (8002df8 <MX_TIM2_Init+0x10c>)
 8002d2a:	221f      	movs	r2, #31
 8002d2c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d2e:	4b32      	ldr	r3, [pc, #200]	; (8002df8 <MX_TIM2_Init+0x10c>)
 8002d30:	2200      	movs	r2, #0
 8002d32:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2273;
 8002d34:	4b30      	ldr	r3, [pc, #192]	; (8002df8 <MX_TIM2_Init+0x10c>)
 8002d36:	4a31      	ldr	r2, [pc, #196]	; (8002dfc <MX_TIM2_Init+0x110>)
 8002d38:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d3a:	4b2f      	ldr	r3, [pc, #188]	; (8002df8 <MX_TIM2_Init+0x10c>)
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002d40:	4b2d      	ldr	r3, [pc, #180]	; (8002df8 <MX_TIM2_Init+0x10c>)
 8002d42:	2280      	movs	r2, #128	; 0x80
 8002d44:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002d46:	4b2c      	ldr	r3, [pc, #176]	; (8002df8 <MX_TIM2_Init+0x10c>)
 8002d48:	0018      	movs	r0, r3
 8002d4a:	f003 ffc1 	bl	8006cd0 <HAL_TIM_Base_Init>
 8002d4e:	1e03      	subs	r3, r0, #0
 8002d50:	d001      	beq.n	8002d56 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8002d52:	f000 fa65 	bl	8003220 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d56:	2118      	movs	r1, #24
 8002d58:	187b      	adds	r3, r7, r1
 8002d5a:	2280      	movs	r2, #128	; 0x80
 8002d5c:	0152      	lsls	r2, r2, #5
 8002d5e:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002d60:	187a      	adds	r2, r7, r1
 8002d62:	4b25      	ldr	r3, [pc, #148]	; (8002df8 <MX_TIM2_Init+0x10c>)
 8002d64:	0011      	movs	r1, r2
 8002d66:	0018      	movs	r0, r3
 8002d68:	f004 fc16 	bl	8007598 <HAL_TIM_ConfigClockSource>
 8002d6c:	1e03      	subs	r3, r0, #0
 8002d6e:	d001      	beq.n	8002d74 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 8002d70:	f000 fa56 	bl	8003220 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002d74:	4b20      	ldr	r3, [pc, #128]	; (8002df8 <MX_TIM2_Init+0x10c>)
 8002d76:	0018      	movs	r0, r3
 8002d78:	f004 f810 	bl	8006d9c <HAL_TIM_PWM_Init>
 8002d7c:	1e03      	subs	r3, r0, #0
 8002d7e:	d001      	beq.n	8002d84 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8002d80:	f000 fa4e 	bl	8003220 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim2, TIM_OPMODE_SINGLE) != HAL_OK)
 8002d84:	4b1c      	ldr	r3, [pc, #112]	; (8002df8 <MX_TIM2_Init+0x10c>)
 8002d86:	2108      	movs	r1, #8
 8002d88:	0018      	movs	r0, r3
 8002d8a:	f004 f961 	bl	8007050 <HAL_TIM_OnePulse_Init>
 8002d8e:	1e03      	subs	r3, r0, #0
 8002d90:	d001      	beq.n	8002d96 <MX_TIM2_Init+0xaa>
  {
    Error_Handler();
 8002d92:	f000 fa45 	bl	8003220 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d96:	2110      	movs	r1, #16
 8002d98:	187b      	adds	r3, r7, r1
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d9e:	187b      	adds	r3, r7, r1
 8002da0:	2200      	movs	r2, #0
 8002da2:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002da4:	187a      	adds	r2, r7, r1
 8002da6:	4b14      	ldr	r3, [pc, #80]	; (8002df8 <MX_TIM2_Init+0x10c>)
 8002da8:	0011      	movs	r1, r2
 8002daa:	0018      	movs	r0, r3
 8002dac:	f005 f848 	bl	8007e40 <HAL_TIMEx_MasterConfigSynchronization>
 8002db0:	1e03      	subs	r3, r0, #0
 8002db2:	d001      	beq.n	8002db8 <MX_TIM2_Init+0xcc>
  {
    Error_Handler();
 8002db4:	f000 fa34 	bl	8003220 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002db8:	003b      	movs	r3, r7
 8002dba:	2260      	movs	r2, #96	; 0x60
 8002dbc:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 1136;
 8002dbe:	003b      	movs	r3, r7
 8002dc0:	228e      	movs	r2, #142	; 0x8e
 8002dc2:	00d2      	lsls	r2, r2, #3
 8002dc4:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002dc6:	003b      	movs	r3, r7
 8002dc8:	2200      	movs	r2, #0
 8002dca:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002dcc:	003b      	movs	r3, r7
 8002dce:	2200      	movs	r2, #0
 8002dd0:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002dd2:	0039      	movs	r1, r7
 8002dd4:	4b08      	ldr	r3, [pc, #32]	; (8002df8 <MX_TIM2_Init+0x10c>)
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	0018      	movs	r0, r3
 8002dda:	f004 fb17 	bl	800740c <HAL_TIM_PWM_ConfigChannel>
 8002dde:	1e03      	subs	r3, r0, #0
 8002de0:	d001      	beq.n	8002de6 <MX_TIM2_Init+0xfa>
  {
    Error_Handler();
 8002de2:	f000 fa1d 	bl	8003220 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002de6:	4b04      	ldr	r3, [pc, #16]	; (8002df8 <MX_TIM2_Init+0x10c>)
 8002de8:	0018      	movs	r0, r3
 8002dea:	f000 ff01 	bl	8003bf0 <HAL_TIM_MspPostInit>

}
 8002dee:	46c0      	nop			; (mov r8, r8)
 8002df0:	46bd      	mov	sp, r7
 8002df2:	b00a      	add	sp, #40	; 0x28
 8002df4:	bd80      	pop	{r7, pc}
 8002df6:	46c0      	nop			; (mov r8, r8)
 8002df8:	2000032c 	.word	0x2000032c
 8002dfc:	000008e1 	.word	0x000008e1

08002e00 <MX_TIM21_Init>:
  * @brief TIM21 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM21_Init(void)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b08e      	sub	sp, #56	; 0x38
 8002e04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM21_Init 0 */

  /* USER CODE END TIM21_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e06:	2328      	movs	r3, #40	; 0x28
 8002e08:	18fb      	adds	r3, r7, r3
 8002e0a:	0018      	movs	r0, r3
 8002e0c:	2310      	movs	r3, #16
 8002e0e:	001a      	movs	r2, r3
 8002e10:	2100      	movs	r1, #0
 8002e12:	f006 fbbd 	bl	8009590 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e16:	2320      	movs	r3, #32
 8002e18:	18fb      	adds	r3, r7, r3
 8002e1a:	0018      	movs	r0, r3
 8002e1c:	2308      	movs	r3, #8
 8002e1e:	001a      	movs	r2, r3
 8002e20:	2100      	movs	r1, #0
 8002e22:	f006 fbb5 	bl	8009590 <memset>
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002e26:	2310      	movs	r3, #16
 8002e28:	18fb      	adds	r3, r7, r3
 8002e2a:	0018      	movs	r0, r3
 8002e2c:	2310      	movs	r3, #16
 8002e2e:	001a      	movs	r2, r3
 8002e30:	2100      	movs	r1, #0
 8002e32:	f006 fbad 	bl	8009590 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002e36:	003b      	movs	r3, r7
 8002e38:	0018      	movs	r0, r3
 8002e3a:	2310      	movs	r3, #16
 8002e3c:	001a      	movs	r2, r3
 8002e3e:	2100      	movs	r1, #0
 8002e40:	f006 fba6 	bl	8009590 <memset>

  /* USER CODE BEGIN TIM21_Init 1 */

  /* USER CODE END TIM21_Init 1 */
  htim21.Instance = TIM21;
 8002e44:	4b3f      	ldr	r3, [pc, #252]	; (8002f44 <MX_TIM21_Init+0x144>)
 8002e46:	4a40      	ldr	r2, [pc, #256]	; (8002f48 <MX_TIM21_Init+0x148>)
 8002e48:	601a      	str	r2, [r3, #0]
  htim21.Init.Prescaler = 32-1;
 8002e4a:	4b3e      	ldr	r3, [pc, #248]	; (8002f44 <MX_TIM21_Init+0x144>)
 8002e4c:	221f      	movs	r2, #31
 8002e4e:	605a      	str	r2, [r3, #4]
  htim21.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e50:	4b3c      	ldr	r3, [pc, #240]	; (8002f44 <MX_TIM21_Init+0x144>)
 8002e52:	2200      	movs	r2, #0
 8002e54:	609a      	str	r2, [r3, #8]
  htim21.Init.Period = 65535;
 8002e56:	4b3b      	ldr	r3, [pc, #236]	; (8002f44 <MX_TIM21_Init+0x144>)
 8002e58:	4a3c      	ldr	r2, [pc, #240]	; (8002f4c <MX_TIM21_Init+0x14c>)
 8002e5a:	60da      	str	r2, [r3, #12]
  htim21.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e5c:	4b39      	ldr	r3, [pc, #228]	; (8002f44 <MX_TIM21_Init+0x144>)
 8002e5e:	2200      	movs	r2, #0
 8002e60:	611a      	str	r2, [r3, #16]
  htim21.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002e62:	4b38      	ldr	r3, [pc, #224]	; (8002f44 <MX_TIM21_Init+0x144>)
 8002e64:	2280      	movs	r2, #128	; 0x80
 8002e66:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim21) != HAL_OK)
 8002e68:	4b36      	ldr	r3, [pc, #216]	; (8002f44 <MX_TIM21_Init+0x144>)
 8002e6a:	0018      	movs	r0, r3
 8002e6c:	f003 ff30 	bl	8006cd0 <HAL_TIM_Base_Init>
 8002e70:	1e03      	subs	r3, r0, #0
 8002e72:	d001      	beq.n	8002e78 <MX_TIM21_Init+0x78>
  {
    Error_Handler();
 8002e74:	f000 f9d4 	bl	8003220 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e78:	2128      	movs	r1, #40	; 0x28
 8002e7a:	187b      	adds	r3, r7, r1
 8002e7c:	2280      	movs	r2, #128	; 0x80
 8002e7e:	0152      	lsls	r2, r2, #5
 8002e80:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim21, &sClockSourceConfig) != HAL_OK)
 8002e82:	187a      	adds	r2, r7, r1
 8002e84:	4b2f      	ldr	r3, [pc, #188]	; (8002f44 <MX_TIM21_Init+0x144>)
 8002e86:	0011      	movs	r1, r2
 8002e88:	0018      	movs	r0, r3
 8002e8a:	f004 fb85 	bl	8007598 <HAL_TIM_ConfigClockSource>
 8002e8e:	1e03      	subs	r3, r0, #0
 8002e90:	d001      	beq.n	8002e96 <MX_TIM21_Init+0x96>
  {
    Error_Handler();
 8002e92:	f000 f9c5 	bl	8003220 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim21) != HAL_OK)
 8002e96:	4b2b      	ldr	r3, [pc, #172]	; (8002f44 <MX_TIM21_Init+0x144>)
 8002e98:	0018      	movs	r0, r3
 8002e9a:	f004 f891 	bl	8006fc0 <HAL_TIM_IC_Init>
 8002e9e:	1e03      	subs	r3, r0, #0
 8002ea0:	d001      	beq.n	8002ea6 <MX_TIM21_Init+0xa6>
  {
    Error_Handler();
 8002ea2:	f000 f9bd 	bl	8003220 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim21) != HAL_OK)
 8002ea6:	4b27      	ldr	r3, [pc, #156]	; (8002f44 <MX_TIM21_Init+0x144>)
 8002ea8:	0018      	movs	r0, r3
 8002eaa:	f003 ff77 	bl	8006d9c <HAL_TIM_PWM_Init>
 8002eae:	1e03      	subs	r3, r0, #0
 8002eb0:	d001      	beq.n	8002eb6 <MX_TIM21_Init+0xb6>
  {
    Error_Handler();
 8002eb2:	f000 f9b5 	bl	8003220 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002eb6:	2120      	movs	r1, #32
 8002eb8:	187b      	adds	r3, r7, r1
 8002eba:	2200      	movs	r2, #0
 8002ebc:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ebe:	187b      	adds	r3, r7, r1
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim21, &sMasterConfig) != HAL_OK)
 8002ec4:	187a      	adds	r2, r7, r1
 8002ec6:	4b1f      	ldr	r3, [pc, #124]	; (8002f44 <MX_TIM21_Init+0x144>)
 8002ec8:	0011      	movs	r1, r2
 8002eca:	0018      	movs	r0, r3
 8002ecc:	f004 ffb8 	bl	8007e40 <HAL_TIMEx_MasterConfigSynchronization>
 8002ed0:	1e03      	subs	r3, r0, #0
 8002ed2:	d001      	beq.n	8002ed8 <MX_TIM21_Init+0xd8>
  {
    Error_Handler();
 8002ed4:	f000 f9a4 	bl	8003220 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8002ed8:	2110      	movs	r1, #16
 8002eda:	187b      	adds	r3, r7, r1
 8002edc:	220a      	movs	r2, #10
 8002ede:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002ee0:	187b      	adds	r3, r7, r1
 8002ee2:	2201      	movs	r2, #1
 8002ee4:	605a      	str	r2, [r3, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002ee6:	187b      	adds	r3, r7, r1
 8002ee8:	2200      	movs	r2, #0
 8002eea:	609a      	str	r2, [r3, #8]
  sConfigIC.ICFilter = 0;
 8002eec:	187b      	adds	r3, r7, r1
 8002eee:	2200      	movs	r2, #0
 8002ef0:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim21, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002ef2:	1879      	adds	r1, r7, r1
 8002ef4:	4b13      	ldr	r3, [pc, #76]	; (8002f44 <MX_TIM21_Init+0x144>)
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	0018      	movs	r0, r3
 8002efa:	f004 f9e3 	bl	80072c4 <HAL_TIM_IC_ConfigChannel>
 8002efe:	1e03      	subs	r3, r0, #0
 8002f00:	d001      	beq.n	8002f06 <MX_TIM21_Init+0x106>
  {
    Error_Handler();
 8002f02:	f000 f98d 	bl	8003220 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002f06:	003b      	movs	r3, r7
 8002f08:	2260      	movs	r2, #96	; 0x60
 8002f0a:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 10;
 8002f0c:	003b      	movs	r3, r7
 8002f0e:	220a      	movs	r2, #10
 8002f10:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002f12:	003b      	movs	r3, r7
 8002f14:	2200      	movs	r2, #0
 8002f16:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002f18:	003b      	movs	r3, r7
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim21, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002f1e:	0039      	movs	r1, r7
 8002f20:	4b08      	ldr	r3, [pc, #32]	; (8002f44 <MX_TIM21_Init+0x144>)
 8002f22:	2204      	movs	r2, #4
 8002f24:	0018      	movs	r0, r3
 8002f26:	f004 fa71 	bl	800740c <HAL_TIM_PWM_ConfigChannel>
 8002f2a:	1e03      	subs	r3, r0, #0
 8002f2c:	d001      	beq.n	8002f32 <MX_TIM21_Init+0x132>
  {
    Error_Handler();
 8002f2e:	f000 f977 	bl	8003220 <Error_Handler>
  }
  /* USER CODE BEGIN TIM21_Init 2 */

  /* USER CODE END TIM21_Init 2 */
  HAL_TIM_MspPostInit(&htim21);
 8002f32:	4b04      	ldr	r3, [pc, #16]	; (8002f44 <MX_TIM21_Init+0x144>)
 8002f34:	0018      	movs	r0, r3
 8002f36:	f000 fe5b 	bl	8003bf0 <HAL_TIM_MspPostInit>

}
 8002f3a:	46c0      	nop			; (mov r8, r8)
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	b00e      	add	sp, #56	; 0x38
 8002f40:	bd80      	pop	{r7, pc}
 8002f42:	46c0      	nop			; (mov r8, r8)
 8002f44:	2000036c 	.word	0x2000036c
 8002f48:	40010800 	.word	0x40010800
 8002f4c:	0000ffff 	.word	0x0000ffff

08002f50 <MX_TIM22_Init>:
  * @brief TIM22 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM22_Init(void)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b08e      	sub	sp, #56	; 0x38
 8002f54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM22_Init 0 */

  /* USER CODE END TIM22_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f56:	2328      	movs	r3, #40	; 0x28
 8002f58:	18fb      	adds	r3, r7, r3
 8002f5a:	0018      	movs	r0, r3
 8002f5c:	2310      	movs	r3, #16
 8002f5e:	001a      	movs	r2, r3
 8002f60:	2100      	movs	r1, #0
 8002f62:	f006 fb15 	bl	8009590 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f66:	2320      	movs	r3, #32
 8002f68:	18fb      	adds	r3, r7, r3
 8002f6a:	0018      	movs	r0, r3
 8002f6c:	2308      	movs	r3, #8
 8002f6e:	001a      	movs	r2, r3
 8002f70:	2100      	movs	r1, #0
 8002f72:	f006 fb0d 	bl	8009590 <memset>
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002f76:	2310      	movs	r3, #16
 8002f78:	18fb      	adds	r3, r7, r3
 8002f7a:	0018      	movs	r0, r3
 8002f7c:	2310      	movs	r3, #16
 8002f7e:	001a      	movs	r2, r3
 8002f80:	2100      	movs	r1, #0
 8002f82:	f006 fb05 	bl	8009590 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002f86:	003b      	movs	r3, r7
 8002f88:	0018      	movs	r0, r3
 8002f8a:	2310      	movs	r3, #16
 8002f8c:	001a      	movs	r2, r3
 8002f8e:	2100      	movs	r1, #0
 8002f90:	f006 fafe 	bl	8009590 <memset>

  /* USER CODE BEGIN TIM22_Init 1 */

  /* USER CODE END TIM22_Init 1 */
  htim22.Instance = TIM22;
 8002f94:	4b3f      	ldr	r3, [pc, #252]	; (8003094 <MX_TIM22_Init+0x144>)
 8002f96:	4a40      	ldr	r2, [pc, #256]	; (8003098 <MX_TIM22_Init+0x148>)
 8002f98:	601a      	str	r2, [r3, #0]
  htim22.Init.Prescaler = 32-1;
 8002f9a:	4b3e      	ldr	r3, [pc, #248]	; (8003094 <MX_TIM22_Init+0x144>)
 8002f9c:	221f      	movs	r2, #31
 8002f9e:	605a      	str	r2, [r3, #4]
  htim22.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fa0:	4b3c      	ldr	r3, [pc, #240]	; (8003094 <MX_TIM22_Init+0x144>)
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	609a      	str	r2, [r3, #8]
  htim22.Init.Period = 65535;
 8002fa6:	4b3b      	ldr	r3, [pc, #236]	; (8003094 <MX_TIM22_Init+0x144>)
 8002fa8:	4a3c      	ldr	r2, [pc, #240]	; (800309c <MX_TIM22_Init+0x14c>)
 8002faa:	60da      	str	r2, [r3, #12]
  htim22.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002fac:	4b39      	ldr	r3, [pc, #228]	; (8003094 <MX_TIM22_Init+0x144>)
 8002fae:	2200      	movs	r2, #0
 8002fb0:	611a      	str	r2, [r3, #16]
  htim22.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002fb2:	4b38      	ldr	r3, [pc, #224]	; (8003094 <MX_TIM22_Init+0x144>)
 8002fb4:	2280      	movs	r2, #128	; 0x80
 8002fb6:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim22) != HAL_OK)
 8002fb8:	4b36      	ldr	r3, [pc, #216]	; (8003094 <MX_TIM22_Init+0x144>)
 8002fba:	0018      	movs	r0, r3
 8002fbc:	f003 fe88 	bl	8006cd0 <HAL_TIM_Base_Init>
 8002fc0:	1e03      	subs	r3, r0, #0
 8002fc2:	d001      	beq.n	8002fc8 <MX_TIM22_Init+0x78>
  {
    Error_Handler();
 8002fc4:	f000 f92c 	bl	8003220 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002fc8:	2128      	movs	r1, #40	; 0x28
 8002fca:	187b      	adds	r3, r7, r1
 8002fcc:	2280      	movs	r2, #128	; 0x80
 8002fce:	0152      	lsls	r2, r2, #5
 8002fd0:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim22, &sClockSourceConfig) != HAL_OK)
 8002fd2:	187a      	adds	r2, r7, r1
 8002fd4:	4b2f      	ldr	r3, [pc, #188]	; (8003094 <MX_TIM22_Init+0x144>)
 8002fd6:	0011      	movs	r1, r2
 8002fd8:	0018      	movs	r0, r3
 8002fda:	f004 fadd 	bl	8007598 <HAL_TIM_ConfigClockSource>
 8002fde:	1e03      	subs	r3, r0, #0
 8002fe0:	d001      	beq.n	8002fe6 <MX_TIM22_Init+0x96>
  {
    Error_Handler();
 8002fe2:	f000 f91d 	bl	8003220 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim22) != HAL_OK)
 8002fe6:	4b2b      	ldr	r3, [pc, #172]	; (8003094 <MX_TIM22_Init+0x144>)
 8002fe8:	0018      	movs	r0, r3
 8002fea:	f003 ffe9 	bl	8006fc0 <HAL_TIM_IC_Init>
 8002fee:	1e03      	subs	r3, r0, #0
 8002ff0:	d001      	beq.n	8002ff6 <MX_TIM22_Init+0xa6>
  {
    Error_Handler();
 8002ff2:	f000 f915 	bl	8003220 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim22) != HAL_OK)
 8002ff6:	4b27      	ldr	r3, [pc, #156]	; (8003094 <MX_TIM22_Init+0x144>)
 8002ff8:	0018      	movs	r0, r3
 8002ffa:	f003 fecf 	bl	8006d9c <HAL_TIM_PWM_Init>
 8002ffe:	1e03      	subs	r3, r0, #0
 8003000:	d001      	beq.n	8003006 <MX_TIM22_Init+0xb6>
  {
    Error_Handler();
 8003002:	f000 f90d 	bl	8003220 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003006:	2120      	movs	r1, #32
 8003008:	187b      	adds	r3, r7, r1
 800300a:	2200      	movs	r2, #0
 800300c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800300e:	187b      	adds	r3, r7, r1
 8003010:	2200      	movs	r2, #0
 8003012:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim22, &sMasterConfig) != HAL_OK)
 8003014:	187a      	adds	r2, r7, r1
 8003016:	4b1f      	ldr	r3, [pc, #124]	; (8003094 <MX_TIM22_Init+0x144>)
 8003018:	0011      	movs	r1, r2
 800301a:	0018      	movs	r0, r3
 800301c:	f004 ff10 	bl	8007e40 <HAL_TIMEx_MasterConfigSynchronization>
 8003020:	1e03      	subs	r3, r0, #0
 8003022:	d001      	beq.n	8003028 <MX_TIM22_Init+0xd8>
  {
    Error_Handler();
 8003024:	f000 f8fc 	bl	8003220 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8003028:	2110      	movs	r1, #16
 800302a:	187b      	adds	r3, r7, r1
 800302c:	220a      	movs	r2, #10
 800302e:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003030:	187b      	adds	r3, r7, r1
 8003032:	2201      	movs	r2, #1
 8003034:	605a      	str	r2, [r3, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003036:	187b      	adds	r3, r7, r1
 8003038:	2200      	movs	r2, #0
 800303a:	609a      	str	r2, [r3, #8]
  sConfigIC.ICFilter = 0;
 800303c:	187b      	adds	r3, r7, r1
 800303e:	2200      	movs	r2, #0
 8003040:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim22, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003042:	1879      	adds	r1, r7, r1
 8003044:	4b13      	ldr	r3, [pc, #76]	; (8003094 <MX_TIM22_Init+0x144>)
 8003046:	2200      	movs	r2, #0
 8003048:	0018      	movs	r0, r3
 800304a:	f004 f93b 	bl	80072c4 <HAL_TIM_IC_ConfigChannel>
 800304e:	1e03      	subs	r3, r0, #0
 8003050:	d001      	beq.n	8003056 <MX_TIM22_Init+0x106>
  {
    Error_Handler();
 8003052:	f000 f8e5 	bl	8003220 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003056:	003b      	movs	r3, r7
 8003058:	2260      	movs	r2, #96	; 0x60
 800305a:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 10;
 800305c:	003b      	movs	r3, r7
 800305e:	220a      	movs	r2, #10
 8003060:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003062:	003b      	movs	r3, r7
 8003064:	2200      	movs	r2, #0
 8003066:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003068:	003b      	movs	r3, r7
 800306a:	2200      	movs	r2, #0
 800306c:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim22, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800306e:	0039      	movs	r1, r7
 8003070:	4b08      	ldr	r3, [pc, #32]	; (8003094 <MX_TIM22_Init+0x144>)
 8003072:	2204      	movs	r2, #4
 8003074:	0018      	movs	r0, r3
 8003076:	f004 f9c9 	bl	800740c <HAL_TIM_PWM_ConfigChannel>
 800307a:	1e03      	subs	r3, r0, #0
 800307c:	d001      	beq.n	8003082 <MX_TIM22_Init+0x132>
  {
    Error_Handler();
 800307e:	f000 f8cf 	bl	8003220 <Error_Handler>
  }
  /* USER CODE BEGIN TIM22_Init 2 */

  /* USER CODE END TIM22_Init 2 */
  HAL_TIM_MspPostInit(&htim22);
 8003082:	4b04      	ldr	r3, [pc, #16]	; (8003094 <MX_TIM22_Init+0x144>)
 8003084:	0018      	movs	r0, r3
 8003086:	f000 fdb3 	bl	8003bf0 <HAL_TIM_MspPostInit>

}
 800308a:	46c0      	nop			; (mov r8, r8)
 800308c:	46bd      	mov	sp, r7
 800308e:	b00e      	add	sp, #56	; 0x38
 8003090:	bd80      	pop	{r7, pc}
 8003092:	46c0      	nop			; (mov r8, r8)
 8003094:	200003ac 	.word	0x200003ac
 8003098:	40011400 	.word	0x40011400
 800309c:	0000ffff 	.word	0x0000ffff

080030a0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80030a4:	4b14      	ldr	r3, [pc, #80]	; (80030f8 <MX_USART1_UART_Init+0x58>)
 80030a6:	4a15      	ldr	r2, [pc, #84]	; (80030fc <MX_USART1_UART_Init+0x5c>)
 80030a8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80030aa:	4b13      	ldr	r3, [pc, #76]	; (80030f8 <MX_USART1_UART_Init+0x58>)
 80030ac:	22e1      	movs	r2, #225	; 0xe1
 80030ae:	0252      	lsls	r2, r2, #9
 80030b0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80030b2:	4b11      	ldr	r3, [pc, #68]	; (80030f8 <MX_USART1_UART_Init+0x58>)
 80030b4:	2200      	movs	r2, #0
 80030b6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80030b8:	4b0f      	ldr	r3, [pc, #60]	; (80030f8 <MX_USART1_UART_Init+0x58>)
 80030ba:	2200      	movs	r2, #0
 80030bc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80030be:	4b0e      	ldr	r3, [pc, #56]	; (80030f8 <MX_USART1_UART_Init+0x58>)
 80030c0:	2200      	movs	r2, #0
 80030c2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80030c4:	4b0c      	ldr	r3, [pc, #48]	; (80030f8 <MX_USART1_UART_Init+0x58>)
 80030c6:	220c      	movs	r2, #12
 80030c8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80030ca:	4b0b      	ldr	r3, [pc, #44]	; (80030f8 <MX_USART1_UART_Init+0x58>)
 80030cc:	2200      	movs	r2, #0
 80030ce:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80030d0:	4b09      	ldr	r3, [pc, #36]	; (80030f8 <MX_USART1_UART_Init+0x58>)
 80030d2:	2200      	movs	r2, #0
 80030d4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80030d6:	4b08      	ldr	r3, [pc, #32]	; (80030f8 <MX_USART1_UART_Init+0x58>)
 80030d8:	2200      	movs	r2, #0
 80030da:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80030dc:	4b06      	ldr	r3, [pc, #24]	; (80030f8 <MX_USART1_UART_Init+0x58>)
 80030de:	2200      	movs	r2, #0
 80030e0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80030e2:	4b05      	ldr	r3, [pc, #20]	; (80030f8 <MX_USART1_UART_Init+0x58>)
 80030e4:	0018      	movs	r0, r3
 80030e6:	f004 ff03 	bl	8007ef0 <HAL_UART_Init>
 80030ea:	1e03      	subs	r3, r0, #0
 80030ec:	d001      	beq.n	80030f2 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80030ee:	f000 f897 	bl	8003220 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80030f2:	46c0      	nop			; (mov r8, r8)
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}
 80030f8:	200003ec 	.word	0x200003ec
 80030fc:	40013800 	.word	0x40013800

08003100 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b082      	sub	sp, #8
 8003104:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003106:	4b0c      	ldr	r3, [pc, #48]	; (8003138 <MX_DMA_Init+0x38>)
 8003108:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800310a:	4b0b      	ldr	r3, [pc, #44]	; (8003138 <MX_DMA_Init+0x38>)
 800310c:	2101      	movs	r1, #1
 800310e:	430a      	orrs	r2, r1
 8003110:	631a      	str	r2, [r3, #48]	; 0x30
 8003112:	4b09      	ldr	r3, [pc, #36]	; (8003138 <MX_DMA_Init+0x38>)
 8003114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003116:	2201      	movs	r2, #1
 8003118:	4013      	ands	r3, r2
 800311a:	607b      	str	r3, [r7, #4]
 800311c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 800311e:	2200      	movs	r2, #0
 8003120:	2100      	movs	r1, #0
 8003122:	200a      	movs	r0, #10
 8003124:	f001 f8ce 	bl	80042c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8003128:	200a      	movs	r0, #10
 800312a:	f001 f8e0 	bl	80042ee <HAL_NVIC_EnableIRQ>

}
 800312e:	46c0      	nop			; (mov r8, r8)
 8003130:	46bd      	mov	sp, r7
 8003132:	b002      	add	sp, #8
 8003134:	bd80      	pop	{r7, pc}
 8003136:	46c0      	nop			; (mov r8, r8)
 8003138:	40021000 	.word	0x40021000

0800313c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800313c:	b590      	push	{r4, r7, lr}
 800313e:	b089      	sub	sp, #36	; 0x24
 8003140:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003142:	240c      	movs	r4, #12
 8003144:	193b      	adds	r3, r7, r4
 8003146:	0018      	movs	r0, r3
 8003148:	2314      	movs	r3, #20
 800314a:	001a      	movs	r2, r3
 800314c:	2100      	movs	r1, #0
 800314e:	f006 fa1f 	bl	8009590 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003152:	4b30      	ldr	r3, [pc, #192]	; (8003214 <MX_GPIO_Init+0xd8>)
 8003154:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003156:	4b2f      	ldr	r3, [pc, #188]	; (8003214 <MX_GPIO_Init+0xd8>)
 8003158:	2101      	movs	r1, #1
 800315a:	430a      	orrs	r2, r1
 800315c:	62da      	str	r2, [r3, #44]	; 0x2c
 800315e:	4b2d      	ldr	r3, [pc, #180]	; (8003214 <MX_GPIO_Init+0xd8>)
 8003160:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003162:	2201      	movs	r2, #1
 8003164:	4013      	ands	r3, r2
 8003166:	60bb      	str	r3, [r7, #8]
 8003168:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800316a:	4b2a      	ldr	r3, [pc, #168]	; (8003214 <MX_GPIO_Init+0xd8>)
 800316c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800316e:	4b29      	ldr	r3, [pc, #164]	; (8003214 <MX_GPIO_Init+0xd8>)
 8003170:	2102      	movs	r1, #2
 8003172:	430a      	orrs	r2, r1
 8003174:	62da      	str	r2, [r3, #44]	; 0x2c
 8003176:	4b27      	ldr	r3, [pc, #156]	; (8003214 <MX_GPIO_Init+0xd8>)
 8003178:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800317a:	2202      	movs	r2, #2
 800317c:	4013      	ands	r3, r2
 800317e:	607b      	str	r3, [r7, #4]
 8003180:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI1_CS_Pin|DISTANCE_SENSOR_FRONT_STATUS_Pin, GPIO_PIN_RESET);
 8003182:	4925      	ldr	r1, [pc, #148]	; (8003218 <MX_GPIO_Init+0xdc>)
 8003184:	23a0      	movs	r3, #160	; 0xa0
 8003186:	05db      	lsls	r3, r3, #23
 8003188:	2200      	movs	r2, #0
 800318a:	0018      	movs	r0, r3
 800318c:	f001 fbd9 	bl	8004942 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI1_RST_Pin|DISTANCE_SENSOR_BACK_STATUS_Pin, GPIO_PIN_RESET);
 8003190:	4b22      	ldr	r3, [pc, #136]	; (800321c <MX_GPIO_Init+0xe0>)
 8003192:	2200      	movs	r2, #0
 8003194:	2109      	movs	r1, #9
 8003196:	0018      	movs	r0, r3
 8003198:	f001 fbd3 	bl	8004942 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SPI1_CS_Pin DISTANCE_SENSOR_FRONT_STATUS_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin|DISTANCE_SENSOR_FRONT_STATUS_Pin;
 800319c:	193b      	adds	r3, r7, r4
 800319e:	4a1e      	ldr	r2, [pc, #120]	; (8003218 <MX_GPIO_Init+0xdc>)
 80031a0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031a2:	193b      	adds	r3, r7, r4
 80031a4:	2201      	movs	r2, #1
 80031a6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031a8:	193b      	adds	r3, r7, r4
 80031aa:	2200      	movs	r2, #0
 80031ac:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031ae:	193b      	adds	r3, r7, r4
 80031b0:	2200      	movs	r2, #0
 80031b2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031b4:	193a      	adds	r2, r7, r4
 80031b6:	23a0      	movs	r3, #160	; 0xa0
 80031b8:	05db      	lsls	r3, r3, #23
 80031ba:	0011      	movs	r1, r2
 80031bc:	0018      	movs	r0, r3
 80031be:	f001 fa2d 	bl	800461c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_RST_Pin */
  GPIO_InitStruct.Pin = SPI1_RST_Pin;
 80031c2:	193b      	adds	r3, r7, r4
 80031c4:	2201      	movs	r2, #1
 80031c6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031c8:	193b      	adds	r3, r7, r4
 80031ca:	2201      	movs	r2, #1
 80031cc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80031ce:	193b      	adds	r3, r7, r4
 80031d0:	2201      	movs	r2, #1
 80031d2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031d4:	193b      	adds	r3, r7, r4
 80031d6:	2200      	movs	r2, #0
 80031d8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SPI1_RST_GPIO_Port, &GPIO_InitStruct);
 80031da:	193b      	adds	r3, r7, r4
 80031dc:	4a0f      	ldr	r2, [pc, #60]	; (800321c <MX_GPIO_Init+0xe0>)
 80031de:	0019      	movs	r1, r3
 80031e0:	0010      	movs	r0, r2
 80031e2:	f001 fa1b 	bl	800461c <HAL_GPIO_Init>

  /*Configure GPIO pin : DISTANCE_SENSOR_BACK_STATUS_Pin */
  GPIO_InitStruct.Pin = DISTANCE_SENSOR_BACK_STATUS_Pin;
 80031e6:	0021      	movs	r1, r4
 80031e8:	187b      	adds	r3, r7, r1
 80031ea:	2208      	movs	r2, #8
 80031ec:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031ee:	187b      	adds	r3, r7, r1
 80031f0:	2201      	movs	r2, #1
 80031f2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031f4:	187b      	adds	r3, r7, r1
 80031f6:	2200      	movs	r2, #0
 80031f8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031fa:	187b      	adds	r3, r7, r1
 80031fc:	2200      	movs	r2, #0
 80031fe:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(DISTANCE_SENSOR_BACK_STATUS_GPIO_Port, &GPIO_InitStruct);
 8003200:	187b      	adds	r3, r7, r1
 8003202:	4a06      	ldr	r2, [pc, #24]	; (800321c <MX_GPIO_Init+0xe0>)
 8003204:	0019      	movs	r1, r3
 8003206:	0010      	movs	r0, r2
 8003208:	f001 fa08 	bl	800461c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800320c:	46c0      	nop			; (mov r8, r8)
 800320e:	46bd      	mov	sp, r7
 8003210:	b009      	add	sp, #36	; 0x24
 8003212:	bd90      	pop	{r4, r7, pc}
 8003214:	40021000 	.word	0x40021000
 8003218:	00008010 	.word	0x00008010
 800321c:	50000400 	.word	0x50000400

08003220 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003224:	b672      	cpsid	i
}
 8003226:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003228:	e7fe      	b.n	8003228 <Error_Handler+0x8>
	...

0800322c <RC522_SPI_Transfer>:
 * Description: A common function used by Write_MFRC522 and Read_MFRC522
 * Input Parameters: data - the value to be written
 * Returns: a byte of data read from the module
 */
uint8_t RC522_SPI_Transfer(uchar data)
{
 800322c:	b590      	push	{r4, r7, lr}
 800322e:	b087      	sub	sp, #28
 8003230:	af02      	add	r7, sp, #8
 8003232:	0002      	movs	r2, r0
 8003234:	1dfb      	adds	r3, r7, #7
 8003236:	701a      	strb	r2, [r3, #0]
	uchar rx_data;
	HAL_SPI_TransmitReceive(HSPI_INSTANCE,&data,&rx_data,1,100);
 8003238:	240f      	movs	r4, #15
 800323a:	193a      	adds	r2, r7, r4
 800323c:	1df9      	adds	r1, r7, #7
 800323e:	4806      	ldr	r0, [pc, #24]	; (8003258 <RC522_SPI_Transfer+0x2c>)
 8003240:	2364      	movs	r3, #100	; 0x64
 8003242:	9300      	str	r3, [sp, #0]
 8003244:	2301      	movs	r3, #1
 8003246:	f003 faa3 	bl	8006790 <HAL_SPI_TransmitReceive>

	return rx_data;
 800324a:	193b      	adds	r3, r7, r4
 800324c:	781b      	ldrb	r3, [r3, #0]
}
 800324e:	0018      	movs	r0, r3
 8003250:	46bd      	mov	sp, r7
 8003252:	b005      	add	sp, #20
 8003254:	bd90      	pop	{r4, r7, pc}
 8003256:	46c0      	nop			; (mov r8, r8)
 8003258:	2000028c 	.word	0x2000028c

0800325c <Write_MFRC522>:
 * Function Description: To a certain MFRC522 register to write a byte of data
 * Input Parameters: addr - register address; val - the value to be written
 * Return value: None
 */
void Write_MFRC522(uchar addr, uchar val)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b082      	sub	sp, #8
 8003260:	af00      	add	r7, sp, #0
 8003262:	0002      	movs	r2, r0
 8003264:	1dfb      	adds	r3, r7, #7
 8003266:	701a      	strb	r2, [r3, #0]
 8003268:	1dbb      	adds	r3, r7, #6
 800326a:	1c0a      	adds	r2, r1, #0
 800326c:	701a      	strb	r2, [r3, #0]
	/* CS LOW */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_RESET);
 800326e:	23a0      	movs	r3, #160	; 0xa0
 8003270:	05db      	lsls	r3, r3, #23
 8003272:	2200      	movs	r2, #0
 8003274:	2110      	movs	r1, #16
 8003276:	0018      	movs	r0, r3
 8003278:	f001 fb63 	bl	8004942 <HAL_GPIO_WritePin>
	  // two 8-bit frames smooshed together-- sending two 8 bit frames back to back
	  // results in a spike in the select line which will jack with transactions
	  // - top 8 bits are the address. Per the spec, we shift the address left
	  //   1 bit, clear the LSb, and clear the MSb to indicate a write
	  // - bottom 8 bits are the data bits being sent for that address, we send them
	RC522_SPI_Transfer((addr<<1)&0x7E);
 800327c:	1dfb      	adds	r3, r7, #7
 800327e:	781b      	ldrb	r3, [r3, #0]
 8003280:	005b      	lsls	r3, r3, #1
 8003282:	b2db      	uxtb	r3, r3
 8003284:	227e      	movs	r2, #126	; 0x7e
 8003286:	4013      	ands	r3, r2
 8003288:	b2db      	uxtb	r3, r3
 800328a:	0018      	movs	r0, r3
 800328c:	f7ff ffce 	bl	800322c <RC522_SPI_Transfer>
	RC522_SPI_Transfer(val);
 8003290:	1dbb      	adds	r3, r7, #6
 8003292:	781b      	ldrb	r3, [r3, #0]
 8003294:	0018      	movs	r0, r3
 8003296:	f7ff ffc9 	bl	800322c <RC522_SPI_Transfer>

	/* CS HIGH */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 800329a:	23a0      	movs	r3, #160	; 0xa0
 800329c:	05db      	lsls	r3, r3, #23
 800329e:	2201      	movs	r2, #1
 80032a0:	2110      	movs	r1, #16
 80032a2:	0018      	movs	r0, r3
 80032a4:	f001 fb4d 	bl	8004942 <HAL_GPIO_WritePin>
}
 80032a8:	46c0      	nop			; (mov r8, r8)
 80032aa:	46bd      	mov	sp, r7
 80032ac:	b002      	add	sp, #8
 80032ae:	bd80      	pop	{r7, pc}

080032b0 <Read_MFRC522>:
 * Description: From a certain MFRC522 read a byte of data register
 * Input Parameters: addr - register address
 * Returns: a byte of data read from the module
 */
uchar Read_MFRC522(uchar addr)
{
 80032b0:	b5b0      	push	{r4, r5, r7, lr}
 80032b2:	b084      	sub	sp, #16
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	0002      	movs	r2, r0
 80032b8:	1dfb      	adds	r3, r7, #7
 80032ba:	701a      	strb	r2, [r3, #0]
	uchar val;

	/* CS LOW */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_RESET);
 80032bc:	23a0      	movs	r3, #160	; 0xa0
 80032be:	05db      	lsls	r3, r3, #23
 80032c0:	2200      	movs	r2, #0
 80032c2:	2110      	movs	r1, #16
 80032c4:	0018      	movs	r0, r3
 80032c6:	f001 fb3c 	bl	8004942 <HAL_GPIO_WritePin>
	  // two 8-bit frames smooshed together-- sending two 8 bit frames back to back
	  // results in a spike in the select line which will jack with transactions
	  // - top 8 bits are the address. Per the spec, we shift the address left
	  //   1 bit, clear the LSb, and set the MSb to indicate a read
	  // - bottom 8 bits are all 0s on a read per 8.1.2.1 Table 6
	RC522_SPI_Transfer(((addr<<1)&0x7E) | 0x80);
 80032ca:	1dfb      	adds	r3, r7, #7
 80032cc:	781b      	ldrb	r3, [r3, #0]
 80032ce:	005b      	lsls	r3, r3, #1
 80032d0:	b25b      	sxtb	r3, r3
 80032d2:	227e      	movs	r2, #126	; 0x7e
 80032d4:	4013      	ands	r3, r2
 80032d6:	b25b      	sxtb	r3, r3
 80032d8:	2280      	movs	r2, #128	; 0x80
 80032da:	4252      	negs	r2, r2
 80032dc:	4313      	orrs	r3, r2
 80032de:	b25b      	sxtb	r3, r3
 80032e0:	b2db      	uxtb	r3, r3
 80032e2:	0018      	movs	r0, r3
 80032e4:	f7ff ffa2 	bl	800322c <RC522_SPI_Transfer>
	val = RC522_SPI_Transfer(0x00);
 80032e8:	250f      	movs	r5, #15
 80032ea:	197c      	adds	r4, r7, r5
 80032ec:	2000      	movs	r0, #0
 80032ee:	f7ff ff9d 	bl	800322c <RC522_SPI_Transfer>
 80032f2:	0003      	movs	r3, r0
 80032f4:	7023      	strb	r3, [r4, #0]

	/* CS HIGH */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 80032f6:	23a0      	movs	r3, #160	; 0xa0
 80032f8:	05db      	lsls	r3, r3, #23
 80032fa:	2201      	movs	r2, #1
 80032fc:	2110      	movs	r1, #16
 80032fe:	0018      	movs	r0, r3
 8003300:	f001 fb1f 	bl	8004942 <HAL_GPIO_WritePin>

	return val;
 8003304:	197b      	adds	r3, r7, r5
 8003306:	781b      	ldrb	r3, [r3, #0]

}
 8003308:	0018      	movs	r0, r3
 800330a:	46bd      	mov	sp, r7
 800330c:	b004      	add	sp, #16
 800330e:	bdb0      	pop	{r4, r5, r7, pc}

08003310 <SetBitMask>:
 * Description: Set RC522 register bit
 * Input parameters: reg - register address; mask - set value
 * Return value: None
 */
void SetBitMask(uchar reg, uchar mask)
{
 8003310:	b5b0      	push	{r4, r5, r7, lr}
 8003312:	b084      	sub	sp, #16
 8003314:	af00      	add	r7, sp, #0
 8003316:	0002      	movs	r2, r0
 8003318:	1dfb      	adds	r3, r7, #7
 800331a:	701a      	strb	r2, [r3, #0]
 800331c:	1dbb      	adds	r3, r7, #6
 800331e:	1c0a      	adds	r2, r1, #0
 8003320:	701a      	strb	r2, [r3, #0]
    uchar tmp;
    tmp = Read_MFRC522(reg);
 8003322:	250f      	movs	r5, #15
 8003324:	197c      	adds	r4, r7, r5
 8003326:	1dfb      	adds	r3, r7, #7
 8003328:	781b      	ldrb	r3, [r3, #0]
 800332a:	0018      	movs	r0, r3
 800332c:	f7ff ffc0 	bl	80032b0 <Read_MFRC522>
 8003330:	0003      	movs	r3, r0
 8003332:	7023      	strb	r3, [r4, #0]
    Write_MFRC522(reg, tmp | mask);  // set bit mask
 8003334:	197a      	adds	r2, r7, r5
 8003336:	1dbb      	adds	r3, r7, #6
 8003338:	7812      	ldrb	r2, [r2, #0]
 800333a:	781b      	ldrb	r3, [r3, #0]
 800333c:	4313      	orrs	r3, r2
 800333e:	b2da      	uxtb	r2, r3
 8003340:	1dfb      	adds	r3, r7, #7
 8003342:	781b      	ldrb	r3, [r3, #0]
 8003344:	0011      	movs	r1, r2
 8003346:	0018      	movs	r0, r3
 8003348:	f7ff ff88 	bl	800325c <Write_MFRC522>
}
 800334c:	46c0      	nop			; (mov r8, r8)
 800334e:	46bd      	mov	sp, r7
 8003350:	b004      	add	sp, #16
 8003352:	bdb0      	pop	{r4, r5, r7, pc}

08003354 <ClearBitMask>:
 * Description: clear RC522 register bit
 * Input parameters: reg - register address; mask - clear bit value
 * Return value: None
*/
void ClearBitMask(uchar reg, uchar mask)
{
 8003354:	b5b0      	push	{r4, r5, r7, lr}
 8003356:	b084      	sub	sp, #16
 8003358:	af00      	add	r7, sp, #0
 800335a:	0002      	movs	r2, r0
 800335c:	1dfb      	adds	r3, r7, #7
 800335e:	701a      	strb	r2, [r3, #0]
 8003360:	1dbb      	adds	r3, r7, #6
 8003362:	1c0a      	adds	r2, r1, #0
 8003364:	701a      	strb	r2, [r3, #0]
    uchar tmp;
    tmp = Read_MFRC522(reg);
 8003366:	250f      	movs	r5, #15
 8003368:	197c      	adds	r4, r7, r5
 800336a:	1dfb      	adds	r3, r7, #7
 800336c:	781b      	ldrb	r3, [r3, #0]
 800336e:	0018      	movs	r0, r3
 8003370:	f7ff ff9e 	bl	80032b0 <Read_MFRC522>
 8003374:	0003      	movs	r3, r0
 8003376:	7023      	strb	r3, [r4, #0]
    Write_MFRC522(reg, tmp & (~mask));  // clear bit mask
 8003378:	1dbb      	adds	r3, r7, #6
 800337a:	781b      	ldrb	r3, [r3, #0]
 800337c:	b25b      	sxtb	r3, r3
 800337e:	43db      	mvns	r3, r3
 8003380:	b25b      	sxtb	r3, r3
 8003382:	197a      	adds	r2, r7, r5
 8003384:	7812      	ldrb	r2, [r2, #0]
 8003386:	b252      	sxtb	r2, r2
 8003388:	4013      	ands	r3, r2
 800338a:	b25b      	sxtb	r3, r3
 800338c:	b2da      	uxtb	r2, r3
 800338e:	1dfb      	adds	r3, r7, #7
 8003390:	781b      	ldrb	r3, [r3, #0]
 8003392:	0011      	movs	r1, r2
 8003394:	0018      	movs	r0, r3
 8003396:	f7ff ff61 	bl	800325c <Write_MFRC522>
}
 800339a:	46c0      	nop			; (mov r8, r8)
 800339c:	46bd      	mov	sp, r7
 800339e:	b004      	add	sp, #16
 80033a0:	bdb0      	pop	{r4, r5, r7, pc}

080033a2 <MFRC522_ToCard>:
 *			 backData--Received the card returns data,
 *			 backLen--Return data bit length
 * Return value: the successful return MI_OK
 */
uchar MFRC522_ToCard(uchar command, uchar *sendData, uchar sendLen, uchar *backData, uint *backLen)
{
 80033a2:	b5b0      	push	{r4, r5, r7, lr}
 80033a4:	b088      	sub	sp, #32
 80033a6:	af00      	add	r7, sp, #0
 80033a8:	60b9      	str	r1, [r7, #8]
 80033aa:	0011      	movs	r1, r2
 80033ac:	607b      	str	r3, [r7, #4]
 80033ae:	240f      	movs	r4, #15
 80033b0:	193b      	adds	r3, r7, r4
 80033b2:	1c02      	adds	r2, r0, #0
 80033b4:	701a      	strb	r2, [r3, #0]
 80033b6:	230e      	movs	r3, #14
 80033b8:	18fb      	adds	r3, r7, r3
 80033ba:	1c0a      	adds	r2, r1, #0
 80033bc:	701a      	strb	r2, [r3, #0]
    uchar status = MI_ERR;
 80033be:	231f      	movs	r3, #31
 80033c0:	18fb      	adds	r3, r7, r3
 80033c2:	2202      	movs	r2, #2
 80033c4:	701a      	strb	r2, [r3, #0]
    uchar irqEn = 0x00;
 80033c6:	211e      	movs	r1, #30
 80033c8:	187b      	adds	r3, r7, r1
 80033ca:	2200      	movs	r2, #0
 80033cc:	701a      	strb	r2, [r3, #0]
    uchar waitIRq = 0x00;
 80033ce:	201d      	movs	r0, #29
 80033d0:	183b      	adds	r3, r7, r0
 80033d2:	2200      	movs	r2, #0
 80033d4:	701a      	strb	r2, [r3, #0]
    uchar lastBits;
    uchar n;
    uint i;

    switch (command)
 80033d6:	193b      	adds	r3, r7, r4
 80033d8:	781b      	ldrb	r3, [r3, #0]
 80033da:	2b0c      	cmp	r3, #12
 80033dc:	d008      	beq.n	80033f0 <MFRC522_ToCard+0x4e>
 80033de:	2b0e      	cmp	r3, #14
 80033e0:	d10f      	bne.n	8003402 <MFRC522_ToCard+0x60>
    {
        case PCD_AUTHENT:		// Certification cards close
		{
			irqEn = 0x12;
 80033e2:	187b      	adds	r3, r7, r1
 80033e4:	2212      	movs	r2, #18
 80033e6:	701a      	strb	r2, [r3, #0]
			waitIRq = 0x10;
 80033e8:	183b      	adds	r3, r7, r0
 80033ea:	2210      	movs	r2, #16
 80033ec:	701a      	strb	r2, [r3, #0]
			break;
 80033ee:	e009      	b.n	8003404 <MFRC522_ToCard+0x62>
		}
		case PCD_TRANSCEIVE:	// Transmit FIFO data
		{
			irqEn = 0x77;
 80033f0:	231e      	movs	r3, #30
 80033f2:	18fb      	adds	r3, r7, r3
 80033f4:	2277      	movs	r2, #119	; 0x77
 80033f6:	701a      	strb	r2, [r3, #0]
			waitIRq = 0x30;
 80033f8:	231d      	movs	r3, #29
 80033fa:	18fb      	adds	r3, r7, r3
 80033fc:	2230      	movs	r2, #48	; 0x30
 80033fe:	701a      	strb	r2, [r3, #0]
			break;
 8003400:	e000      	b.n	8003404 <MFRC522_ToCard+0x62>
		}
		default:
			break;
 8003402:	46c0      	nop			; (mov r8, r8)
    }

    Write_MFRC522(CommIEnReg, irqEn|0x80);	// Interrupt request
 8003404:	231e      	movs	r3, #30
 8003406:	18fb      	adds	r3, r7, r3
 8003408:	781b      	ldrb	r3, [r3, #0]
 800340a:	2280      	movs	r2, #128	; 0x80
 800340c:	4252      	negs	r2, r2
 800340e:	4313      	orrs	r3, r2
 8003410:	b2db      	uxtb	r3, r3
 8003412:	0019      	movs	r1, r3
 8003414:	2002      	movs	r0, #2
 8003416:	f7ff ff21 	bl	800325c <Write_MFRC522>
    ClearBitMask(CommIrqReg, 0x80);			// Clear all interrupt request bit
 800341a:	2180      	movs	r1, #128	; 0x80
 800341c:	2004      	movs	r0, #4
 800341e:	f7ff ff99 	bl	8003354 <ClearBitMask>
    SetBitMask(FIFOLevelReg, 0x80);			// FlushBuffer=1, FIFO Initialization
 8003422:	2180      	movs	r1, #128	; 0x80
 8003424:	200a      	movs	r0, #10
 8003426:	f7ff ff73 	bl	8003310 <SetBitMask>

	Write_MFRC522(CommandReg, PCD_IDLE);	// NO action; Cancel the current command
 800342a:	2100      	movs	r1, #0
 800342c:	2001      	movs	r0, #1
 800342e:	f7ff ff15 	bl	800325c <Write_MFRC522>

	// Writing data to the FIFO
    for (i=0; i<sendLen; i++)
 8003432:	2300      	movs	r3, #0
 8003434:	61bb      	str	r3, [r7, #24]
 8003436:	e00a      	b.n	800344e <MFRC522_ToCard+0xac>
    {
		Write_MFRC522(FIFODataReg, sendData[i]);
 8003438:	68ba      	ldr	r2, [r7, #8]
 800343a:	69bb      	ldr	r3, [r7, #24]
 800343c:	18d3      	adds	r3, r2, r3
 800343e:	781b      	ldrb	r3, [r3, #0]
 8003440:	0019      	movs	r1, r3
 8003442:	2009      	movs	r0, #9
 8003444:	f7ff ff0a 	bl	800325c <Write_MFRC522>
    for (i=0; i<sendLen; i++)
 8003448:	69bb      	ldr	r3, [r7, #24]
 800344a:	3301      	adds	r3, #1
 800344c:	61bb      	str	r3, [r7, #24]
 800344e:	230e      	movs	r3, #14
 8003450:	18fb      	adds	r3, r7, r3
 8003452:	781b      	ldrb	r3, [r3, #0]
 8003454:	69ba      	ldr	r2, [r7, #24]
 8003456:	429a      	cmp	r2, r3
 8003458:	d3ee      	bcc.n	8003438 <MFRC522_ToCard+0x96>
	}

    // Execute the command
	Write_MFRC522(CommandReg, command);
 800345a:	240f      	movs	r4, #15
 800345c:	193b      	adds	r3, r7, r4
 800345e:	781b      	ldrb	r3, [r3, #0]
 8003460:	0019      	movs	r1, r3
 8003462:	2001      	movs	r0, #1
 8003464:	f7ff fefa 	bl	800325c <Write_MFRC522>
    if (command == PCD_TRANSCEIVE)
 8003468:	193b      	adds	r3, r7, r4
 800346a:	781b      	ldrb	r3, [r3, #0]
 800346c:	2b0c      	cmp	r3, #12
 800346e:	d103      	bne.n	8003478 <MFRC522_ToCard+0xd6>
    {
		SetBitMask(BitFramingReg, 0x80);		// StartSend=1,transmission of data starts
 8003470:	2180      	movs	r1, #128	; 0x80
 8003472:	200d      	movs	r0, #13
 8003474:	f7ff ff4c 	bl	8003310 <SetBitMask>
	}

    // Waiting to receive data to complete
	i = 2000;	// i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms
 8003478:	23fa      	movs	r3, #250	; 0xfa
 800347a:	00db      	lsls	r3, r3, #3
 800347c:	61bb      	str	r3, [r7, #24]
    do
    {
		//CommIrqReg[7..0]
		//Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
        n = Read_MFRC522(CommIrqReg);
 800347e:	251c      	movs	r5, #28
 8003480:	197c      	adds	r4, r7, r5
 8003482:	2004      	movs	r0, #4
 8003484:	f7ff ff14 	bl	80032b0 <Read_MFRC522>
 8003488:	0003      	movs	r3, r0
 800348a:	7023      	strb	r3, [r4, #0]
        i--;
 800348c:	69bb      	ldr	r3, [r7, #24]
 800348e:	3b01      	subs	r3, #1
 8003490:	61bb      	str	r3, [r7, #24]
    }
    while ((i!=0) && !(n&0x01) && !(n&waitIRq));
 8003492:	69bb      	ldr	r3, [r7, #24]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d00d      	beq.n	80034b4 <MFRC522_ToCard+0x112>
 8003498:	197b      	adds	r3, r7, r5
 800349a:	781b      	ldrb	r3, [r3, #0]
 800349c:	2201      	movs	r2, #1
 800349e:	4013      	ands	r3, r2
 80034a0:	d108      	bne.n	80034b4 <MFRC522_ToCard+0x112>
 80034a2:	197b      	adds	r3, r7, r5
 80034a4:	221d      	movs	r2, #29
 80034a6:	18ba      	adds	r2, r7, r2
 80034a8:	781b      	ldrb	r3, [r3, #0]
 80034aa:	7812      	ldrb	r2, [r2, #0]
 80034ac:	4013      	ands	r3, r2
 80034ae:	b2db      	uxtb	r3, r3
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d0e4      	beq.n	800347e <MFRC522_ToCard+0xdc>

    ClearBitMask(BitFramingReg, 0x80);			//StartSend=0
 80034b4:	2180      	movs	r1, #128	; 0x80
 80034b6:	200d      	movs	r0, #13
 80034b8:	f7ff ff4c 	bl	8003354 <ClearBitMask>

    if (i != 0)
 80034bc:	69bb      	ldr	r3, [r7, #24]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d100      	bne.n	80034c4 <MFRC522_ToCard+0x122>
 80034c2:	e070      	b.n	80035a6 <MFRC522_ToCard+0x204>
    {
        if(!(Read_MFRC522(ErrorReg) & 0x1B))	//BufferOvfl Collerr CRCErr ProtecolErr
 80034c4:	2006      	movs	r0, #6
 80034c6:	f7ff fef3 	bl	80032b0 <Read_MFRC522>
 80034ca:	0003      	movs	r3, r0
 80034cc:	001a      	movs	r2, r3
 80034ce:	231b      	movs	r3, #27
 80034d0:	4013      	ands	r3, r2
 80034d2:	d164      	bne.n	800359e <MFRC522_ToCard+0x1fc>
        {
            status = MI_OK;
 80034d4:	211f      	movs	r1, #31
 80034d6:	187b      	adds	r3, r7, r1
 80034d8:	2200      	movs	r2, #0
 80034da:	701a      	strb	r2, [r3, #0]
            if (n & irqEn & 0x01)
 80034dc:	231c      	movs	r3, #28
 80034de:	18fb      	adds	r3, r7, r3
 80034e0:	221e      	movs	r2, #30
 80034e2:	18ba      	adds	r2, r7, r2
 80034e4:	781b      	ldrb	r3, [r3, #0]
 80034e6:	7812      	ldrb	r2, [r2, #0]
 80034e8:	4013      	ands	r3, r2
 80034ea:	b2db      	uxtb	r3, r3
 80034ec:	001a      	movs	r2, r3
 80034ee:	2301      	movs	r3, #1
 80034f0:	4013      	ands	r3, r2
 80034f2:	d002      	beq.n	80034fa <MFRC522_ToCard+0x158>
            {
				status = MI_NOTAGERR;
 80034f4:	187b      	adds	r3, r7, r1
 80034f6:	2201      	movs	r2, #1
 80034f8:	701a      	strb	r2, [r3, #0]
			}

            if (command == PCD_TRANSCEIVE)
 80034fa:	230f      	movs	r3, #15
 80034fc:	18fb      	adds	r3, r7, r3
 80034fe:	781b      	ldrb	r3, [r3, #0]
 8003500:	2b0c      	cmp	r3, #12
 8003502:	d150      	bne.n	80035a6 <MFRC522_ToCard+0x204>
            {
               	n = Read_MFRC522(FIFOLevelReg);
 8003504:	251c      	movs	r5, #28
 8003506:	197c      	adds	r4, r7, r5
 8003508:	200a      	movs	r0, #10
 800350a:	f7ff fed1 	bl	80032b0 <Read_MFRC522>
 800350e:	0003      	movs	r3, r0
 8003510:	7023      	strb	r3, [r4, #0]
              	lastBits = Read_MFRC522(ControlReg) & 0x07;
 8003512:	200c      	movs	r0, #12
 8003514:	f7ff fecc 	bl	80032b0 <Read_MFRC522>
 8003518:	0003      	movs	r3, r0
 800351a:	0019      	movs	r1, r3
 800351c:	2017      	movs	r0, #23
 800351e:	183b      	adds	r3, r7, r0
 8003520:	2207      	movs	r2, #7
 8003522:	400a      	ands	r2, r1
 8003524:	701a      	strb	r2, [r3, #0]
                if (lastBits)
 8003526:	0001      	movs	r1, r0
 8003528:	187b      	adds	r3, r7, r1
 800352a:	781b      	ldrb	r3, [r3, #0]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d00a      	beq.n	8003546 <MFRC522_ToCard+0x1a4>
                {
					*backLen = (n-1)*8 + lastBits;
 8003530:	197b      	adds	r3, r7, r5
 8003532:	781b      	ldrb	r3, [r3, #0]
 8003534:	3b01      	subs	r3, #1
 8003536:	00da      	lsls	r2, r3, #3
 8003538:	187b      	adds	r3, r7, r1
 800353a:	781b      	ldrb	r3, [r3, #0]
 800353c:	18d3      	adds	r3, r2, r3
 800353e:	001a      	movs	r2, r3
 8003540:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003542:	601a      	str	r2, [r3, #0]
 8003544:	e006      	b.n	8003554 <MFRC522_ToCard+0x1b2>
				}
                else
                {
					*backLen = n*8;
 8003546:	231c      	movs	r3, #28
 8003548:	18fb      	adds	r3, r7, r3
 800354a:	781b      	ldrb	r3, [r3, #0]
 800354c:	00db      	lsls	r3, r3, #3
 800354e:	001a      	movs	r2, r3
 8003550:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003552:	601a      	str	r2, [r3, #0]
				}

                if (n == 0)
 8003554:	221c      	movs	r2, #28
 8003556:	18bb      	adds	r3, r7, r2
 8003558:	781b      	ldrb	r3, [r3, #0]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d102      	bne.n	8003564 <MFRC522_ToCard+0x1c2>
                {
					n = 1;
 800355e:	18bb      	adds	r3, r7, r2
 8003560:	2201      	movs	r2, #1
 8003562:	701a      	strb	r2, [r3, #0]
				}
                if (n > MAX_LEN)
 8003564:	221c      	movs	r2, #28
 8003566:	18bb      	adds	r3, r7, r2
 8003568:	781b      	ldrb	r3, [r3, #0]
 800356a:	2b10      	cmp	r3, #16
 800356c:	d902      	bls.n	8003574 <MFRC522_ToCard+0x1d2>
                {
					n = MAX_LEN;
 800356e:	18bb      	adds	r3, r7, r2
 8003570:	2210      	movs	r2, #16
 8003572:	701a      	strb	r2, [r3, #0]
				}

                // Reading the received data in FIFO
                for (i=0; i<n; i++)
 8003574:	2300      	movs	r3, #0
 8003576:	61bb      	str	r3, [r7, #24]
 8003578:	e00a      	b.n	8003590 <MFRC522_ToCard+0x1ee>
                {
					backData[i] = Read_MFRC522(FIFODataReg);
 800357a:	687a      	ldr	r2, [r7, #4]
 800357c:	69bb      	ldr	r3, [r7, #24]
 800357e:	18d4      	adds	r4, r2, r3
 8003580:	2009      	movs	r0, #9
 8003582:	f7ff fe95 	bl	80032b0 <Read_MFRC522>
 8003586:	0003      	movs	r3, r0
 8003588:	7023      	strb	r3, [r4, #0]
                for (i=0; i<n; i++)
 800358a:	69bb      	ldr	r3, [r7, #24]
 800358c:	3301      	adds	r3, #1
 800358e:	61bb      	str	r3, [r7, #24]
 8003590:	231c      	movs	r3, #28
 8003592:	18fb      	adds	r3, r7, r3
 8003594:	781b      	ldrb	r3, [r3, #0]
 8003596:	69ba      	ldr	r2, [r7, #24]
 8003598:	429a      	cmp	r2, r3
 800359a:	d3ee      	bcc.n	800357a <MFRC522_ToCard+0x1d8>
 800359c:	e003      	b.n	80035a6 <MFRC522_ToCard+0x204>
				}
            }
        }
        else
        {
			status = MI_ERR;
 800359e:	231f      	movs	r3, #31
 80035a0:	18fb      	adds	r3, r7, r3
 80035a2:	2202      	movs	r2, #2
 80035a4:	701a      	strb	r2, [r3, #0]
    }

    //SetBitMask(ControlReg,0x80);           //timer stops
    //Write_MFRC522(CommandReg, PCD_IDLE);

    return status;
 80035a6:	231f      	movs	r3, #31
 80035a8:	18fb      	adds	r3, r7, r3
 80035aa:	781b      	ldrb	r3, [r3, #0]
}
 80035ac:	0018      	movs	r0, r3
 80035ae:	46bd      	mov	sp, r7
 80035b0:	b008      	add	sp, #32
 80035b2:	bdb0      	pop	{r4, r5, r7, pc}

080035b4 <MFRC522_Request>:
 *    0x0800 = Mifare_Pro(X)
 *    0x4403 = Mifare_DESFire
 * Return value: the successful return MI_OK
 */
uchar MFRC522_Request(uchar reqMode, uchar *TagType)
{
 80035b4:	b5b0      	push	{r4, r5, r7, lr}
 80035b6:	b086      	sub	sp, #24
 80035b8:	af02      	add	r7, sp, #8
 80035ba:	0002      	movs	r2, r0
 80035bc:	6039      	str	r1, [r7, #0]
 80035be:	1dfb      	adds	r3, r7, #7
 80035c0:	701a      	strb	r2, [r3, #0]
	uchar status;
	uint backBits;			 // The received data bits

	Write_MFRC522(BitFramingReg, 0x07);		//TxLastBists = BitFramingReg[2..0]
 80035c2:	2107      	movs	r1, #7
 80035c4:	200d      	movs	r0, #13
 80035c6:	f7ff fe49 	bl	800325c <Write_MFRC522>

	TagType[0] = reqMode;
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	1dfa      	adds	r2, r7, #7
 80035ce:	7812      	ldrb	r2, [r2, #0]
 80035d0:	701a      	strb	r2, [r3, #0]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 80035d2:	250f      	movs	r5, #15
 80035d4:	197c      	adds	r4, r7, r5
 80035d6:	683a      	ldr	r2, [r7, #0]
 80035d8:	6839      	ldr	r1, [r7, #0]
 80035da:	2308      	movs	r3, #8
 80035dc:	18fb      	adds	r3, r7, r3
 80035de:	9300      	str	r3, [sp, #0]
 80035e0:	0013      	movs	r3, r2
 80035e2:	2201      	movs	r2, #1
 80035e4:	200c      	movs	r0, #12
 80035e6:	f7ff fedc 	bl	80033a2 <MFRC522_ToCard>
 80035ea:	0003      	movs	r3, r0
 80035ec:	7023      	strb	r3, [r4, #0]

	if ((status != MI_OK) || (backBits != 0x10))
 80035ee:	197b      	adds	r3, r7, r5
 80035f0:	781b      	ldrb	r3, [r3, #0]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d102      	bne.n	80035fc <MFRC522_Request+0x48>
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	2b10      	cmp	r3, #16
 80035fa:	d003      	beq.n	8003604 <MFRC522_Request+0x50>
	{
		status = MI_ERR;
 80035fc:	230f      	movs	r3, #15
 80035fe:	18fb      	adds	r3, r7, r3
 8003600:	2202      	movs	r2, #2
 8003602:	701a      	strb	r2, [r3, #0]
	}

	return status;
 8003604:	230f      	movs	r3, #15
 8003606:	18fb      	adds	r3, r7, r3
 8003608:	781b      	ldrb	r3, [r3, #0]
}
 800360a:	0018      	movs	r0, r3
 800360c:	46bd      	mov	sp, r7
 800360e:	b004      	add	sp, #16
 8003610:	bdb0      	pop	{r4, r5, r7, pc}

08003612 <MFRC522_Anticoll>:
 * Description: Anti-collision detection, reading selected card serial number card
 * Input parameters: serNum - returns 4 bytes card serial number, the first 5 bytes for the checksum byte
 * Return value: the successful return MI_OK
 */
uchar MFRC522_Anticoll(uchar *serNum)
{
 8003612:	b5b0      	push	{r4, r5, r7, lr}
 8003614:	b086      	sub	sp, #24
 8003616:	af02      	add	r7, sp, #8
 8003618:	6078      	str	r0, [r7, #4]
    uchar status;
    uchar i;
	uchar serNumCheck=0;
 800361a:	230d      	movs	r3, #13
 800361c:	18fb      	adds	r3, r7, r3
 800361e:	2200      	movs	r2, #0
 8003620:	701a      	strb	r2, [r3, #0]
    uint unLen;

	Write_MFRC522(BitFramingReg, 0x00);		//TxLastBists = BitFramingReg[2..0]
 8003622:	2100      	movs	r1, #0
 8003624:	200d      	movs	r0, #13
 8003626:	f7ff fe19 	bl	800325c <Write_MFRC522>

    serNum[0] = PICC_ANTICOLL;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2293      	movs	r2, #147	; 0x93
 800362e:	701a      	strb	r2, [r3, #0]
    serNum[1] = 0x20;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	3301      	adds	r3, #1
 8003634:	2220      	movs	r2, #32
 8003636:	701a      	strb	r2, [r3, #0]
    status = MFRC522_ToCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen);
 8003638:	250f      	movs	r5, #15
 800363a:	197c      	adds	r4, r7, r5
 800363c:	687a      	ldr	r2, [r7, #4]
 800363e:	6879      	ldr	r1, [r7, #4]
 8003640:	2308      	movs	r3, #8
 8003642:	18fb      	adds	r3, r7, r3
 8003644:	9300      	str	r3, [sp, #0]
 8003646:	0013      	movs	r3, r2
 8003648:	2202      	movs	r2, #2
 800364a:	200c      	movs	r0, #12
 800364c:	f7ff fea9 	bl	80033a2 <MFRC522_ToCard>
 8003650:	0003      	movs	r3, r0
 8003652:	7023      	strb	r3, [r4, #0]

    if (status == MI_OK)
 8003654:	197b      	adds	r3, r7, r5
 8003656:	781b      	ldrb	r3, [r3, #0]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d129      	bne.n	80036b0 <MFRC522_Anticoll+0x9e>
	{
    	 //Check card serial number
		for (i=0; i<4; i++)
 800365c:	230e      	movs	r3, #14
 800365e:	18fb      	adds	r3, r7, r3
 8003660:	2200      	movs	r2, #0
 8003662:	701a      	strb	r2, [r3, #0]
 8003664:	e010      	b.n	8003688 <MFRC522_Anticoll+0x76>
		{
		 	serNumCheck ^= serNum[i];
 8003666:	200e      	movs	r0, #14
 8003668:	183b      	adds	r3, r7, r0
 800366a:	781b      	ldrb	r3, [r3, #0]
 800366c:	687a      	ldr	r2, [r7, #4]
 800366e:	18d3      	adds	r3, r2, r3
 8003670:	7819      	ldrb	r1, [r3, #0]
 8003672:	220d      	movs	r2, #13
 8003674:	18bb      	adds	r3, r7, r2
 8003676:	18ba      	adds	r2, r7, r2
 8003678:	7812      	ldrb	r2, [r2, #0]
 800367a:	404a      	eors	r2, r1
 800367c:	701a      	strb	r2, [r3, #0]
		for (i=0; i<4; i++)
 800367e:	183b      	adds	r3, r7, r0
 8003680:	781a      	ldrb	r2, [r3, #0]
 8003682:	183b      	adds	r3, r7, r0
 8003684:	3201      	adds	r2, #1
 8003686:	701a      	strb	r2, [r3, #0]
 8003688:	220e      	movs	r2, #14
 800368a:	18bb      	adds	r3, r7, r2
 800368c:	781b      	ldrb	r3, [r3, #0]
 800368e:	2b03      	cmp	r3, #3
 8003690:	d9e9      	bls.n	8003666 <MFRC522_Anticoll+0x54>
		}
		if (serNumCheck != serNum[i])
 8003692:	18bb      	adds	r3, r7, r2
 8003694:	781b      	ldrb	r3, [r3, #0]
 8003696:	687a      	ldr	r2, [r7, #4]
 8003698:	18d3      	adds	r3, r2, r3
 800369a:	781b      	ldrb	r3, [r3, #0]
 800369c:	220d      	movs	r2, #13
 800369e:	18ba      	adds	r2, r7, r2
 80036a0:	7812      	ldrb	r2, [r2, #0]
 80036a2:	429a      	cmp	r2, r3
 80036a4:	d00a      	beq.n	80036bc <MFRC522_Anticoll+0xaa>
		{
			status = MI_ERR;
 80036a6:	230f      	movs	r3, #15
 80036a8:	18fb      	adds	r3, r7, r3
 80036aa:	2202      	movs	r2, #2
 80036ac:	701a      	strb	r2, [r3, #0]
 80036ae:	e005      	b.n	80036bc <MFRC522_Anticoll+0xaa>
		}
    }
    else
    {
    	memset(serNum, 0, 5);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2205      	movs	r2, #5
 80036b4:	2100      	movs	r1, #0
 80036b6:	0018      	movs	r0, r3
 80036b8:	f005 ff6a 	bl	8009590 <memset>
    }

    return status;
 80036bc:	230f      	movs	r3, #15
 80036be:	18fb      	adds	r3, r7, r3
 80036c0:	781b      	ldrb	r3, [r3, #0]
}
 80036c2:	0018      	movs	r0, r3
 80036c4:	46bd      	mov	sp, r7
 80036c6:	b004      	add	sp, #16
 80036c8:	bdb0      	pop	{r4, r5, r7, pc}

080036ca <RFID_ValidateCard>:

    sensor->initialSuccessfulCardTap = true;
}

rfid_card_status RFID_ValidateCard(rfid* sensor)
{
 80036ca:	b590      	push	{r4, r7, lr}
 80036cc:	b085      	sub	sp, #20
 80036ce:	af00      	add	r7, sp, #0
 80036d0:	6078      	str	r0, [r7, #4]
	uint8_t serialNum[5];
	MFRC522_Request(PICC_REQIDL, serialNum);
 80036d2:	2408      	movs	r4, #8
 80036d4:	193b      	adds	r3, r7, r4
 80036d6:	0019      	movs	r1, r3
 80036d8:	2026      	movs	r0, #38	; 0x26
 80036da:	f7ff ff6b 	bl	80035b4 <MFRC522_Request>
	MFRC522_Anticoll(serialNum);
 80036de:	193b      	adds	r3, r7, r4
 80036e0:	0018      	movs	r0, r3
 80036e2:	f7ff ff96 	bl	8003612 <MFRC522_Anticoll>

	sensor->status = CARD_IDLE;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2202      	movs	r2, #2
 80036ea:	715a      	strb	r2, [r3, #5]

	if ((serialNum[0] == 170 && serialNum[1] == 205 && serialNum[2] == 47 && serialNum[3] == 3 && serialNum[4] == 75) ||
 80036ec:	0022      	movs	r2, r4
 80036ee:	18bb      	adds	r3, r7, r2
 80036f0:	781b      	ldrb	r3, [r3, #0]
 80036f2:	2baa      	cmp	r3, #170	; 0xaa
 80036f4:	d10f      	bne.n	8003716 <RFID_ValidateCard+0x4c>
 80036f6:	18bb      	adds	r3, r7, r2
 80036f8:	785b      	ldrb	r3, [r3, #1]
 80036fa:	2bcd      	cmp	r3, #205	; 0xcd
 80036fc:	d10b      	bne.n	8003716 <RFID_ValidateCard+0x4c>
 80036fe:	18bb      	adds	r3, r7, r2
 8003700:	789b      	ldrb	r3, [r3, #2]
 8003702:	2b2f      	cmp	r3, #47	; 0x2f
 8003704:	d107      	bne.n	8003716 <RFID_ValidateCard+0x4c>
 8003706:	18bb      	adds	r3, r7, r2
 8003708:	78db      	ldrb	r3, [r3, #3]
 800370a:	2b03      	cmp	r3, #3
 800370c:	d103      	bne.n	8003716 <RFID_ValidateCard+0x4c>
 800370e:	18bb      	adds	r3, r7, r2
 8003710:	791b      	ldrb	r3, [r3, #4]
 8003712:	2b4b      	cmp	r3, #75	; 0x4b
 8003714:	d013      	beq.n	800373e <RFID_ValidateCard+0x74>
			(sensor->prevSerialNum[0] == 170 && sensor->prevSerialNum[1] == 205 && sensor->prevSerialNum[2] == 47 && sensor->prevSerialNum[3] == 3 && sensor->prevSerialNum[4] == 75))
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	781b      	ldrb	r3, [r3, #0]
	if ((serialNum[0] == 170 && serialNum[1] == 205 && serialNum[2] == 47 && serialNum[3] == 3 && serialNum[4] == 75) ||
 800371a:	2baa      	cmp	r3, #170	; 0xaa
 800371c:	d113      	bne.n	8003746 <RFID_ValidateCard+0x7c>
			(sensor->prevSerialNum[0] == 170 && sensor->prevSerialNum[1] == 205 && sensor->prevSerialNum[2] == 47 && sensor->prevSerialNum[3] == 3 && sensor->prevSerialNum[4] == 75))
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	785b      	ldrb	r3, [r3, #1]
 8003722:	2bcd      	cmp	r3, #205	; 0xcd
 8003724:	d10f      	bne.n	8003746 <RFID_ValidateCard+0x7c>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	789b      	ldrb	r3, [r3, #2]
 800372a:	2b2f      	cmp	r3, #47	; 0x2f
 800372c:	d10b      	bne.n	8003746 <RFID_ValidateCard+0x7c>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	78db      	ldrb	r3, [r3, #3]
 8003732:	2b03      	cmp	r3, #3
 8003734:	d107      	bne.n	8003746 <RFID_ValidateCard+0x7c>
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	791b      	ldrb	r3, [r3, #4]
 800373a:	2b4b      	cmp	r3, #75	; 0x4b
 800373c:	d103      	bne.n	8003746 <RFID_ValidateCard+0x7c>
	{
		sensor->status = CARD_SUCCESS;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2200      	movs	r2, #0
 8003742:	715a      	strb	r2, [r3, #5]
 8003744:	e033      	b.n	80037ae <RFID_ValidateCard+0xe4>

	}
	else if (!(serialNum[0] | serialNum[1] | serialNum[2] | serialNum[3] | serialNum[4]))
 8003746:	2108      	movs	r1, #8
 8003748:	187b      	adds	r3, r7, r1
 800374a:	781a      	ldrb	r2, [r3, #0]
 800374c:	187b      	adds	r3, r7, r1
 800374e:	785b      	ldrb	r3, [r3, #1]
 8003750:	4313      	orrs	r3, r2
 8003752:	b2da      	uxtb	r2, r3
 8003754:	187b      	adds	r3, r7, r1
 8003756:	789b      	ldrb	r3, [r3, #2]
 8003758:	4313      	orrs	r3, r2
 800375a:	b2da      	uxtb	r2, r3
 800375c:	187b      	adds	r3, r7, r1
 800375e:	78db      	ldrb	r3, [r3, #3]
 8003760:	4313      	orrs	r3, r2
 8003762:	b2da      	uxtb	r2, r3
 8003764:	187b      	adds	r3, r7, r1
 8003766:	791b      	ldrb	r3, [r3, #4]
 8003768:	4313      	orrs	r3, r2
 800376a:	b2db      	uxtb	r3, r3
 800376c:	2b00      	cmp	r3, #0
 800376e:	d11b      	bne.n	80037a8 <RFID_ValidateCard+0xde>
	{
		if (!(sensor->prevSerialNum[0] | sensor->prevSerialNum[1] | sensor->prevSerialNum[2] | sensor->prevSerialNum[3] | sensor->prevSerialNum[4]))
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	781a      	ldrb	r2, [r3, #0]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	785b      	ldrb	r3, [r3, #1]
 8003778:	4313      	orrs	r3, r2
 800377a:	b2da      	uxtb	r2, r3
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	789b      	ldrb	r3, [r3, #2]
 8003780:	4313      	orrs	r3, r2
 8003782:	b2da      	uxtb	r2, r3
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	78db      	ldrb	r3, [r3, #3]
 8003788:	4313      	orrs	r3, r2
 800378a:	b2da      	uxtb	r2, r3
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	791b      	ldrb	r3, [r3, #4]
 8003790:	4313      	orrs	r3, r2
 8003792:	b2db      	uxtb	r3, r3
 8003794:	2b00      	cmp	r3, #0
 8003796:	d103      	bne.n	80037a0 <RFID_ValidateCard+0xd6>
			sensor->status = CARD_IDLE;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2202      	movs	r2, #2
 800379c:	715a      	strb	r2, [r3, #5]
 800379e:	e006      	b.n	80037ae <RFID_ValidateCard+0xe4>
		else
		{
			sensor->status = CARD_FAIL;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2201      	movs	r2, #1
 80037a4:	715a      	strb	r2, [r3, #5]
 80037a6:	e002      	b.n	80037ae <RFID_ValidateCard+0xe4>
		}

	}
	else
	{
		sensor->status = CARD_FAIL;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2201      	movs	r2, #1
 80037ac:	715a      	strb	r2, [r3, #5]
	}


	for (uint8_t i = 0; i < 5; i++)
 80037ae:	230f      	movs	r3, #15
 80037b0:	18fb      	adds	r3, r7, r3
 80037b2:	2200      	movs	r2, #0
 80037b4:	701a      	strb	r2, [r3, #0]
 80037b6:	e00e      	b.n	80037d6 <RFID_ValidateCard+0x10c>
	{
		sensor->prevSerialNum[i] = serialNum[i];
 80037b8:	200f      	movs	r0, #15
 80037ba:	183b      	adds	r3, r7, r0
 80037bc:	781a      	ldrb	r2, [r3, #0]
 80037be:	183b      	adds	r3, r7, r0
 80037c0:	781b      	ldrb	r3, [r3, #0]
 80037c2:	2108      	movs	r1, #8
 80037c4:	1879      	adds	r1, r7, r1
 80037c6:	5c89      	ldrb	r1, [r1, r2]
 80037c8:	687a      	ldr	r2, [r7, #4]
 80037ca:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < 5; i++)
 80037cc:	183b      	adds	r3, r7, r0
 80037ce:	781a      	ldrb	r2, [r3, #0]
 80037d0:	183b      	adds	r3, r7, r0
 80037d2:	3201      	adds	r2, #1
 80037d4:	701a      	strb	r2, [r3, #0]
 80037d6:	230f      	movs	r3, #15
 80037d8:	18fb      	adds	r3, r7, r3
 80037da:	781b      	ldrb	r3, [r3, #0]
 80037dc:	2b04      	cmp	r3, #4
 80037de:	d9eb      	bls.n	80037b8 <RFID_ValidateCard+0xee>
	}

	return sensor->status;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	795b      	ldrb	r3, [r3, #5]
}
 80037e4:	0018      	movs	r0, r3
 80037e6:	46bd      	mov	sp, r7
 80037e8:	b005      	add	sp, #20
 80037ea:	bd90      	pop	{r4, r7, pc}

080037ec <Speaker_Start>:


}

void Speaker_Start(speaker* speaker, uint8_t ID)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b082      	sub	sp, #8
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
 80037f4:	000a      	movs	r2, r1
 80037f6:	1cfb      	adds	r3, r7, #3
 80037f8:	701a      	strb	r2, [r3, #0]
	speaker->featureFault[ID] = true;
 80037fa:	1cfb      	adds	r3, r7, #3
 80037fc:	781b      	ldrb	r3, [r3, #0]
 80037fe:	687a      	ldr	r2, [r7, #4]
 8003800:	18d3      	adds	r3, r2, r3
 8003802:	2201      	movs	r2, #1
 8003804:	729a      	strb	r2, [r3, #10]
	if (speaker->featureFault[0] && speaker->featureFault[1] && speaker->featureFault[2] && speaker->featureFault[3])
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	7a9b      	ldrb	r3, [r3, #10]
 800380a:	b2db      	uxtb	r3, r3
 800380c:	2b00      	cmp	r3, #0
 800380e:	d017      	beq.n	8003840 <Speaker_Start+0x54>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	7adb      	ldrb	r3, [r3, #11]
 8003814:	b2db      	uxtb	r3, r3
 8003816:	2b00      	cmp	r3, #0
 8003818:	d012      	beq.n	8003840 <Speaker_Start+0x54>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	7b1b      	ldrb	r3, [r3, #12]
 800381e:	b2db      	uxtb	r3, r3
 8003820:	2b00      	cmp	r3, #0
 8003822:	d00d      	beq.n	8003840 <Speaker_Start+0x54>
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	7b5b      	ldrb	r3, [r3, #13]
 8003828:	b2db      	uxtb	r3, r3
 800382a:	2b00      	cmp	r3, #0
 800382c:	d008      	beq.n	8003840 <Speaker_Start+0x54>
	{
		speaker->isActive = true;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2201      	movs	r2, #1
 8003832:	711a      	strb	r2, [r3, #4]
		HAL_TIM_PWM_Start(speaker->timer, TIM_CHANNEL_1);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	2100      	movs	r1, #0
 800383a:	0018      	movs	r0, r3
 800383c:	f003 faf6 	bl	8006e2c <HAL_TIM_PWM_Start>
	}

}
 8003840:	46c0      	nop			; (mov r8, r8)
 8003842:	46bd      	mov	sp, r7
 8003844:	b002      	add	sp, #8
 8003846:	bd80      	pop	{r7, pc}

08003848 <Speaker_Stop>:

void Speaker_Stop(speaker* speaker, uint8_t ID)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b082      	sub	sp, #8
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
 8003850:	000a      	movs	r2, r1
 8003852:	1cfb      	adds	r3, r7, #3
 8003854:	701a      	strb	r2, [r3, #0]
	speaker->featureFault[ID] = false;
 8003856:	1cfb      	adds	r3, r7, #3
 8003858:	781b      	ldrb	r3, [r3, #0]
 800385a:	687a      	ldr	r2, [r7, #4]
 800385c:	18d3      	adds	r3, r2, r3
 800385e:	2200      	movs	r2, #0
 8003860:	729a      	strb	r2, [r3, #10]
	if (!(speaker->featureFault[0] || speaker->featureFault[1] || speaker->featureFault[2] || speaker->featureFault[3]))
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	7a9b      	ldrb	r3, [r3, #10]
 8003866:	b2db      	uxtb	r3, r3
 8003868:	2201      	movs	r2, #1
 800386a:	4053      	eors	r3, r2
 800386c:	b2db      	uxtb	r3, r3
 800386e:	2b00      	cmp	r3, #0
 8003870:	d020      	beq.n	80038b4 <Speaker_Stop+0x6c>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	7adb      	ldrb	r3, [r3, #11]
 8003876:	b2db      	uxtb	r3, r3
 8003878:	2201      	movs	r2, #1
 800387a:	4053      	eors	r3, r2
 800387c:	b2db      	uxtb	r3, r3
 800387e:	2b00      	cmp	r3, #0
 8003880:	d018      	beq.n	80038b4 <Speaker_Stop+0x6c>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	7b1b      	ldrb	r3, [r3, #12]
 8003886:	b2db      	uxtb	r3, r3
 8003888:	2201      	movs	r2, #1
 800388a:	4053      	eors	r3, r2
 800388c:	b2db      	uxtb	r3, r3
 800388e:	2b00      	cmp	r3, #0
 8003890:	d010      	beq.n	80038b4 <Speaker_Stop+0x6c>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	7b5b      	ldrb	r3, [r3, #13]
 8003896:	b2db      	uxtb	r3, r3
 8003898:	2201      	movs	r2, #1
 800389a:	4053      	eors	r3, r2
 800389c:	b2db      	uxtb	r3, r3
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d008      	beq.n	80038b4 <Speaker_Stop+0x6c>
	{
		speaker->isActive = false;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2200      	movs	r2, #0
 80038a6:	711a      	strb	r2, [r3, #4]
		HAL_TIM_PWM_Stop(speaker->timer, TIM_CHANNEL_1);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	2100      	movs	r1, #0
 80038ae:	0018      	movs	r0, r3
 80038b0:	f003 fb48 	bl	8006f44 <HAL_TIM_PWM_Stop>
	}
}
 80038b4:	46c0      	nop			; (mov r8, r8)
 80038b6:	46bd      	mov	sp, r7
 80038b8:	b002      	add	sp, #8
 80038ba:	bd80      	pop	{r7, pc}

080038bc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038c0:	4b07      	ldr	r3, [pc, #28]	; (80038e0 <HAL_MspInit+0x24>)
 80038c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80038c4:	4b06      	ldr	r3, [pc, #24]	; (80038e0 <HAL_MspInit+0x24>)
 80038c6:	2101      	movs	r1, #1
 80038c8:	430a      	orrs	r2, r1
 80038ca:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80038cc:	4b04      	ldr	r3, [pc, #16]	; (80038e0 <HAL_MspInit+0x24>)
 80038ce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80038d0:	4b03      	ldr	r3, [pc, #12]	; (80038e0 <HAL_MspInit+0x24>)
 80038d2:	2180      	movs	r1, #128	; 0x80
 80038d4:	0549      	lsls	r1, r1, #21
 80038d6:	430a      	orrs	r2, r1
 80038d8:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80038da:	46c0      	nop			; (mov r8, r8)
 80038dc:	46bd      	mov	sp, r7
 80038de:	bd80      	pop	{r7, pc}
 80038e0:	40021000 	.word	0x40021000

080038e4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80038e4:	b590      	push	{r4, r7, lr}
 80038e6:	b089      	sub	sp, #36	; 0x24
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038ec:	240c      	movs	r4, #12
 80038ee:	193b      	adds	r3, r7, r4
 80038f0:	0018      	movs	r0, r3
 80038f2:	2314      	movs	r3, #20
 80038f4:	001a      	movs	r2, r3
 80038f6:	2100      	movs	r1, #0
 80038f8:	f005 fe4a 	bl	8009590 <memset>
  if(hi2c->Instance==I2C1)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4a31      	ldr	r2, [pc, #196]	; (80039c8 <HAL_I2C_MspInit+0xe4>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d15c      	bne.n	80039c0 <HAL_I2C_MspInit+0xdc>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003906:	4b31      	ldr	r3, [pc, #196]	; (80039cc <HAL_I2C_MspInit+0xe8>)
 8003908:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800390a:	4b30      	ldr	r3, [pc, #192]	; (80039cc <HAL_I2C_MspInit+0xe8>)
 800390c:	2102      	movs	r1, #2
 800390e:	430a      	orrs	r2, r1
 8003910:	62da      	str	r2, [r3, #44]	; 0x2c
 8003912:	4b2e      	ldr	r3, [pc, #184]	; (80039cc <HAL_I2C_MspInit+0xe8>)
 8003914:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003916:	2202      	movs	r2, #2
 8003918:	4013      	ands	r3, r2
 800391a:	60bb      	str	r3, [r7, #8]
 800391c:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800391e:	0021      	movs	r1, r4
 8003920:	187b      	adds	r3, r7, r1
 8003922:	22c0      	movs	r2, #192	; 0xc0
 8003924:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003926:	187b      	adds	r3, r7, r1
 8003928:	2212      	movs	r2, #18
 800392a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800392c:	187b      	adds	r3, r7, r1
 800392e:	2200      	movs	r2, #0
 8003930:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003932:	187b      	adds	r3, r7, r1
 8003934:	2203      	movs	r2, #3
 8003936:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8003938:	187b      	adds	r3, r7, r1
 800393a:	2201      	movs	r2, #1
 800393c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800393e:	187b      	adds	r3, r7, r1
 8003940:	4a23      	ldr	r2, [pc, #140]	; (80039d0 <HAL_I2C_MspInit+0xec>)
 8003942:	0019      	movs	r1, r3
 8003944:	0010      	movs	r0, r2
 8003946:	f000 fe69 	bl	800461c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800394a:	4b20      	ldr	r3, [pc, #128]	; (80039cc <HAL_I2C_MspInit+0xe8>)
 800394c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800394e:	4b1f      	ldr	r3, [pc, #124]	; (80039cc <HAL_I2C_MspInit+0xe8>)
 8003950:	2180      	movs	r1, #128	; 0x80
 8003952:	0389      	lsls	r1, r1, #14
 8003954:	430a      	orrs	r2, r1
 8003956:	639a      	str	r2, [r3, #56]	; 0x38

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel3;
 8003958:	4b1e      	ldr	r3, [pc, #120]	; (80039d4 <HAL_I2C_MspInit+0xf0>)
 800395a:	4a1f      	ldr	r2, [pc, #124]	; (80039d8 <HAL_I2C_MspInit+0xf4>)
 800395c:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_6;
 800395e:	4b1d      	ldr	r3, [pc, #116]	; (80039d4 <HAL_I2C_MspInit+0xf0>)
 8003960:	2206      	movs	r2, #6
 8003962:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003964:	4b1b      	ldr	r3, [pc, #108]	; (80039d4 <HAL_I2C_MspInit+0xf0>)
 8003966:	2200      	movs	r2, #0
 8003968:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800396a:	4b1a      	ldr	r3, [pc, #104]	; (80039d4 <HAL_I2C_MspInit+0xf0>)
 800396c:	2200      	movs	r2, #0
 800396e:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003970:	4b18      	ldr	r3, [pc, #96]	; (80039d4 <HAL_I2C_MspInit+0xf0>)
 8003972:	2280      	movs	r2, #128	; 0x80
 8003974:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003976:	4b17      	ldr	r3, [pc, #92]	; (80039d4 <HAL_I2C_MspInit+0xf0>)
 8003978:	2280      	movs	r2, #128	; 0x80
 800397a:	0052      	lsls	r2, r2, #1
 800397c:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800397e:	4b15      	ldr	r3, [pc, #84]	; (80039d4 <HAL_I2C_MspInit+0xf0>)
 8003980:	2280      	movs	r2, #128	; 0x80
 8003982:	00d2      	lsls	r2, r2, #3
 8003984:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8003986:	4b13      	ldr	r3, [pc, #76]	; (80039d4 <HAL_I2C_MspInit+0xf0>)
 8003988:	2200      	movs	r2, #0
 800398a:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800398c:	4b11      	ldr	r3, [pc, #68]	; (80039d4 <HAL_I2C_MspInit+0xf0>)
 800398e:	2280      	movs	r2, #128	; 0x80
 8003990:	0192      	lsls	r2, r2, #6
 8003992:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8003994:	4b0f      	ldr	r3, [pc, #60]	; (80039d4 <HAL_I2C_MspInit+0xf0>)
 8003996:	0018      	movs	r0, r3
 8003998:	f000 fcc6 	bl	8004328 <HAL_DMA_Init>
 800399c:	1e03      	subs	r3, r0, #0
 800399e:	d001      	beq.n	80039a4 <HAL_I2C_MspInit+0xc0>
    {
      Error_Handler();
 80039a0:	f7ff fc3e 	bl	8003220 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	4a0b      	ldr	r2, [pc, #44]	; (80039d4 <HAL_I2C_MspInit+0xf0>)
 80039a8:	63da      	str	r2, [r3, #60]	; 0x3c
 80039aa:	4b0a      	ldr	r3, [pc, #40]	; (80039d4 <HAL_I2C_MspInit+0xf0>)
 80039ac:	687a      	ldr	r2, [r7, #4]
 80039ae:	629a      	str	r2, [r3, #40]	; 0x28

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 80039b0:	2200      	movs	r2, #0
 80039b2:	2100      	movs	r1, #0
 80039b4:	2017      	movs	r0, #23
 80039b6:	f000 fc85 	bl	80042c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 80039ba:	2017      	movs	r0, #23
 80039bc:	f000 fc97 	bl	80042ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80039c0:	46c0      	nop			; (mov r8, r8)
 80039c2:	46bd      	mov	sp, r7
 80039c4:	b009      	add	sp, #36	; 0x24
 80039c6:	bd90      	pop	{r4, r7, pc}
 80039c8:	40005400 	.word	0x40005400
 80039cc:	40021000 	.word	0x40021000
 80039d0:	50000400 	.word	0x50000400
 80039d4:	20000244 	.word	0x20000244
 80039d8:	40020030 	.word	0x40020030

080039dc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80039dc:	b590      	push	{r4, r7, lr}
 80039de:	b089      	sub	sp, #36	; 0x24
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039e4:	240c      	movs	r4, #12
 80039e6:	193b      	adds	r3, r7, r4
 80039e8:	0018      	movs	r0, r3
 80039ea:	2314      	movs	r3, #20
 80039ec:	001a      	movs	r2, r3
 80039ee:	2100      	movs	r1, #0
 80039f0:	f005 fdce 	bl	8009590 <memset>
  if(hspi->Instance==SPI1)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4a2c      	ldr	r2, [pc, #176]	; (8003aac <HAL_SPI_MspInit+0xd0>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d152      	bne.n	8003aa4 <HAL_SPI_MspInit+0xc8>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80039fe:	4b2c      	ldr	r3, [pc, #176]	; (8003ab0 <HAL_SPI_MspInit+0xd4>)
 8003a00:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003a02:	4b2b      	ldr	r3, [pc, #172]	; (8003ab0 <HAL_SPI_MspInit+0xd4>)
 8003a04:	2180      	movs	r1, #128	; 0x80
 8003a06:	0149      	lsls	r1, r1, #5
 8003a08:	430a      	orrs	r2, r1
 8003a0a:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a0c:	4b28      	ldr	r3, [pc, #160]	; (8003ab0 <HAL_SPI_MspInit+0xd4>)
 8003a0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a10:	4b27      	ldr	r3, [pc, #156]	; (8003ab0 <HAL_SPI_MspInit+0xd4>)
 8003a12:	2101      	movs	r1, #1
 8003a14:	430a      	orrs	r2, r1
 8003a16:	62da      	str	r2, [r3, #44]	; 0x2c
 8003a18:	4b25      	ldr	r3, [pc, #148]	; (8003ab0 <HAL_SPI_MspInit+0xd4>)
 8003a1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a1c:	2201      	movs	r2, #1
 8003a1e:	4013      	ands	r3, r2
 8003a20:	60bb      	str	r3, [r7, #8]
 8003a22:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8003a24:	0021      	movs	r1, r4
 8003a26:	187b      	adds	r3, r7, r1
 8003a28:	22e0      	movs	r2, #224	; 0xe0
 8003a2a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a2c:	187b      	adds	r3, r7, r1
 8003a2e:	2202      	movs	r2, #2
 8003a30:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a32:	187b      	adds	r3, r7, r1
 8003a34:	2200      	movs	r2, #0
 8003a36:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a38:	187b      	adds	r3, r7, r1
 8003a3a:	2203      	movs	r2, #3
 8003a3c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8003a3e:	187b      	adds	r3, r7, r1
 8003a40:	2200      	movs	r2, #0
 8003a42:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a44:	187a      	adds	r2, r7, r1
 8003a46:	23a0      	movs	r3, #160	; 0xa0
 8003a48:	05db      	lsls	r3, r3, #23
 8003a4a:	0011      	movs	r1, r2
 8003a4c:	0018      	movs	r0, r3
 8003a4e:	f000 fde5 	bl	800461c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8003a52:	4b18      	ldr	r3, [pc, #96]	; (8003ab4 <HAL_SPI_MspInit+0xd8>)
 8003a54:	4a18      	ldr	r2, [pc, #96]	; (8003ab8 <HAL_SPI_MspInit+0xdc>)
 8003a56:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
 8003a58:	4b16      	ldr	r3, [pc, #88]	; (8003ab4 <HAL_SPI_MspInit+0xd8>)
 8003a5a:	2201      	movs	r2, #1
 8003a5c:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003a5e:	4b15      	ldr	r3, [pc, #84]	; (8003ab4 <HAL_SPI_MspInit+0xd8>)
 8003a60:	2200      	movs	r2, #0
 8003a62:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003a64:	4b13      	ldr	r3, [pc, #76]	; (8003ab4 <HAL_SPI_MspInit+0xd8>)
 8003a66:	2200      	movs	r2, #0
 8003a68:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003a6a:	4b12      	ldr	r3, [pc, #72]	; (8003ab4 <HAL_SPI_MspInit+0xd8>)
 8003a6c:	2280      	movs	r2, #128	; 0x80
 8003a6e:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003a70:	4b10      	ldr	r3, [pc, #64]	; (8003ab4 <HAL_SPI_MspInit+0xd8>)
 8003a72:	2200      	movs	r2, #0
 8003a74:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003a76:	4b0f      	ldr	r3, [pc, #60]	; (8003ab4 <HAL_SPI_MspInit+0xd8>)
 8003a78:	2200      	movs	r2, #0
 8003a7a:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8003a7c:	4b0d      	ldr	r3, [pc, #52]	; (8003ab4 <HAL_SPI_MspInit+0xd8>)
 8003a7e:	2200      	movs	r2, #0
 8003a80:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003a82:	4b0c      	ldr	r3, [pc, #48]	; (8003ab4 <HAL_SPI_MspInit+0xd8>)
 8003a84:	2200      	movs	r2, #0
 8003a86:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8003a88:	4b0a      	ldr	r3, [pc, #40]	; (8003ab4 <HAL_SPI_MspInit+0xd8>)
 8003a8a:	0018      	movs	r0, r3
 8003a8c:	f000 fc4c 	bl	8004328 <HAL_DMA_Init>
 8003a90:	1e03      	subs	r3, r0, #0
 8003a92:	d001      	beq.n	8003a98 <HAL_SPI_MspInit+0xbc>
    {
      Error_Handler();
 8003a94:	f7ff fbc4 	bl	8003220 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	4a06      	ldr	r2, [pc, #24]	; (8003ab4 <HAL_SPI_MspInit+0xd8>)
 8003a9c:	64da      	str	r2, [r3, #76]	; 0x4c
 8003a9e:	4b05      	ldr	r3, [pc, #20]	; (8003ab4 <HAL_SPI_MspInit+0xd8>)
 8003aa0:	687a      	ldr	r2, [r7, #4]
 8003aa2:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003aa4:	46c0      	nop			; (mov r8, r8)
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	b009      	add	sp, #36	; 0x24
 8003aaa:	bd90      	pop	{r4, r7, pc}
 8003aac:	40013000 	.word	0x40013000
 8003ab0:	40021000 	.word	0x40021000
 8003ab4:	200002e4 	.word	0x200002e4
 8003ab8:	4002001c 	.word	0x4002001c

08003abc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b08a      	sub	sp, #40	; 0x28
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ac4:	2314      	movs	r3, #20
 8003ac6:	18fb      	adds	r3, r7, r3
 8003ac8:	0018      	movs	r0, r3
 8003aca:	2314      	movs	r3, #20
 8003acc:	001a      	movs	r2, r3
 8003ace:	2100      	movs	r1, #0
 8003ad0:	f005 fd5e 	bl	8009590 <memset>
  if(htim_base->Instance==TIM2)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681a      	ldr	r2, [r3, #0]
 8003ad8:	2380      	movs	r3, #128	; 0x80
 8003ada:	05db      	lsls	r3, r3, #23
 8003adc:	429a      	cmp	r2, r3
 8003ade:	d10e      	bne.n	8003afe <HAL_TIM_Base_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003ae0:	4b3f      	ldr	r3, [pc, #252]	; (8003be0 <HAL_TIM_Base_MspInit+0x124>)
 8003ae2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ae4:	4b3e      	ldr	r3, [pc, #248]	; (8003be0 <HAL_TIM_Base_MspInit+0x124>)
 8003ae6:	2101      	movs	r1, #1
 8003ae8:	430a      	orrs	r2, r1
 8003aea:	639a      	str	r2, [r3, #56]	; 0x38
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003aec:	2200      	movs	r2, #0
 8003aee:	2100      	movs	r1, #0
 8003af0:	200f      	movs	r0, #15
 8003af2:	f000 fbe7 	bl	80042c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003af6:	200f      	movs	r0, #15
 8003af8:	f000 fbf9 	bl	80042ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM22_MspInit 1 */

  /* USER CODE END TIM22_MspInit 1 */
  }

}
 8003afc:	e06b      	b.n	8003bd6 <HAL_TIM_Base_MspInit+0x11a>
  else if(htim_base->Instance==TIM21)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4a38      	ldr	r2, [pc, #224]	; (8003be4 <HAL_TIM_Base_MspInit+0x128>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d131      	bne.n	8003b6c <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM21_CLK_ENABLE();
 8003b08:	4b35      	ldr	r3, [pc, #212]	; (8003be0 <HAL_TIM_Base_MspInit+0x124>)
 8003b0a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b0c:	4b34      	ldr	r3, [pc, #208]	; (8003be0 <HAL_TIM_Base_MspInit+0x124>)
 8003b0e:	2104      	movs	r1, #4
 8003b10:	430a      	orrs	r2, r1
 8003b12:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b14:	4b32      	ldr	r3, [pc, #200]	; (8003be0 <HAL_TIM_Base_MspInit+0x124>)
 8003b16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b18:	4b31      	ldr	r3, [pc, #196]	; (8003be0 <HAL_TIM_Base_MspInit+0x124>)
 8003b1a:	2101      	movs	r1, #1
 8003b1c:	430a      	orrs	r2, r1
 8003b1e:	62da      	str	r2, [r3, #44]	; 0x2c
 8003b20:	4b2f      	ldr	r3, [pc, #188]	; (8003be0 <HAL_TIM_Base_MspInit+0x124>)
 8003b22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b24:	2201      	movs	r2, #1
 8003b26:	4013      	ands	r3, r2
 8003b28:	613b      	str	r3, [r7, #16]
 8003b2a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = DISTANCE_SENSOR_FRONT_INPUT_CAPTURE_Pin;
 8003b2c:	2114      	movs	r1, #20
 8003b2e:	187b      	adds	r3, r7, r1
 8003b30:	2204      	movs	r2, #4
 8003b32:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b34:	187b      	adds	r3, r7, r1
 8003b36:	2202      	movs	r2, #2
 8003b38:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b3a:	187b      	adds	r3, r7, r1
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b40:	187b      	adds	r3, r7, r1
 8003b42:	2200      	movs	r2, #0
 8003b44:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_TIM21;
 8003b46:	187b      	adds	r3, r7, r1
 8003b48:	2200      	movs	r2, #0
 8003b4a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(DISTANCE_SENSOR_FRONT_INPUT_CAPTURE_GPIO_Port, &GPIO_InitStruct);
 8003b4c:	187a      	adds	r2, r7, r1
 8003b4e:	23a0      	movs	r3, #160	; 0xa0
 8003b50:	05db      	lsls	r3, r3, #23
 8003b52:	0011      	movs	r1, r2
 8003b54:	0018      	movs	r0, r3
 8003b56:	f000 fd61 	bl	800461c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM21_IRQn, 0, 0);
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	2100      	movs	r1, #0
 8003b5e:	2014      	movs	r0, #20
 8003b60:	f000 fbb0 	bl	80042c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM21_IRQn);
 8003b64:	2014      	movs	r0, #20
 8003b66:	f000 fbc2 	bl	80042ee <HAL_NVIC_EnableIRQ>
}
 8003b6a:	e034      	b.n	8003bd6 <HAL_TIM_Base_MspInit+0x11a>
  else if(htim_base->Instance==TIM22)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a1d      	ldr	r2, [pc, #116]	; (8003be8 <HAL_TIM_Base_MspInit+0x12c>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d12f      	bne.n	8003bd6 <HAL_TIM_Base_MspInit+0x11a>
    __HAL_RCC_TIM22_CLK_ENABLE();
 8003b76:	4b1a      	ldr	r3, [pc, #104]	; (8003be0 <HAL_TIM_Base_MspInit+0x124>)
 8003b78:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b7a:	4b19      	ldr	r3, [pc, #100]	; (8003be0 <HAL_TIM_Base_MspInit+0x124>)
 8003b7c:	2120      	movs	r1, #32
 8003b7e:	430a      	orrs	r2, r1
 8003b80:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b82:	4b17      	ldr	r3, [pc, #92]	; (8003be0 <HAL_TIM_Base_MspInit+0x124>)
 8003b84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b86:	4b16      	ldr	r3, [pc, #88]	; (8003be0 <HAL_TIM_Base_MspInit+0x124>)
 8003b88:	2102      	movs	r1, #2
 8003b8a:	430a      	orrs	r2, r1
 8003b8c:	62da      	str	r2, [r3, #44]	; 0x2c
 8003b8e:	4b14      	ldr	r3, [pc, #80]	; (8003be0 <HAL_TIM_Base_MspInit+0x124>)
 8003b90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b92:	2202      	movs	r2, #2
 8003b94:	4013      	ands	r3, r2
 8003b96:	60fb      	str	r3, [r7, #12]
 8003b98:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = DISTANCE_SENSOR_BACK_INPUT_CAPTURE_Pin;
 8003b9a:	2114      	movs	r1, #20
 8003b9c:	187b      	adds	r3, r7, r1
 8003b9e:	2210      	movs	r2, #16
 8003ba0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ba2:	187b      	adds	r3, r7, r1
 8003ba4:	2202      	movs	r2, #2
 8003ba6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ba8:	187b      	adds	r3, r7, r1
 8003baa:	2200      	movs	r2, #0
 8003bac:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bae:	187b      	adds	r3, r7, r1
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM22;
 8003bb4:	187b      	adds	r3, r7, r1
 8003bb6:	2204      	movs	r2, #4
 8003bb8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(DISTANCE_SENSOR_BACK_INPUT_CAPTURE_GPIO_Port, &GPIO_InitStruct);
 8003bba:	187b      	adds	r3, r7, r1
 8003bbc:	4a0b      	ldr	r2, [pc, #44]	; (8003bec <HAL_TIM_Base_MspInit+0x130>)
 8003bbe:	0019      	movs	r1, r3
 8003bc0:	0010      	movs	r0, r2
 8003bc2:	f000 fd2b 	bl	800461c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM22_IRQn, 0, 0);
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	2100      	movs	r1, #0
 8003bca:	2016      	movs	r0, #22
 8003bcc:	f000 fb7a 	bl	80042c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM22_IRQn);
 8003bd0:	2016      	movs	r0, #22
 8003bd2:	f000 fb8c 	bl	80042ee <HAL_NVIC_EnableIRQ>
}
 8003bd6:	46c0      	nop			; (mov r8, r8)
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	b00a      	add	sp, #40	; 0x28
 8003bdc:	bd80      	pop	{r7, pc}
 8003bde:	46c0      	nop			; (mov r8, r8)
 8003be0:	40021000 	.word	0x40021000
 8003be4:	40010800 	.word	0x40010800
 8003be8:	40011400 	.word	0x40011400
 8003bec:	50000400 	.word	0x50000400

08003bf0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003bf0:	b590      	push	{r4, r7, lr}
 8003bf2:	b08b      	sub	sp, #44	; 0x2c
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bf8:	2414      	movs	r4, #20
 8003bfa:	193b      	adds	r3, r7, r4
 8003bfc:	0018      	movs	r0, r3
 8003bfe:	2314      	movs	r3, #20
 8003c00:	001a      	movs	r2, r3
 8003c02:	2100      	movs	r1, #0
 8003c04:	f005 fcc4 	bl	8009590 <memset>
  if(htim->Instance==TIM2)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681a      	ldr	r2, [r3, #0]
 8003c0c:	2380      	movs	r3, #128	; 0x80
 8003c0e:	05db      	lsls	r3, r3, #23
 8003c10:	429a      	cmp	r2, r3
 8003c12:	d123      	bne.n	8003c5c <HAL_TIM_MspPostInit+0x6c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c14:	4b3b      	ldr	r3, [pc, #236]	; (8003d04 <HAL_TIM_MspPostInit+0x114>)
 8003c16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c18:	4b3a      	ldr	r3, [pc, #232]	; (8003d04 <HAL_TIM_MspPostInit+0x114>)
 8003c1a:	2101      	movs	r1, #1
 8003c1c:	430a      	orrs	r2, r1
 8003c1e:	62da      	str	r2, [r3, #44]	; 0x2c
 8003c20:	4b38      	ldr	r3, [pc, #224]	; (8003d04 <HAL_TIM_MspPostInit+0x114>)
 8003c22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c24:	2201      	movs	r2, #1
 8003c26:	4013      	ands	r3, r2
 8003c28:	613b      	str	r3, [r7, #16]
 8003c2a:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = SPEAKER_Pin;
 8003c2c:	0021      	movs	r1, r4
 8003c2e:	187b      	adds	r3, r7, r1
 8003c30:	2201      	movs	r2, #1
 8003c32:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c34:	187b      	adds	r3, r7, r1
 8003c36:	2202      	movs	r2, #2
 8003c38:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c3a:	187b      	adds	r3, r7, r1
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c40:	187b      	adds	r3, r7, r1
 8003c42:	2200      	movs	r2, #0
 8003c44:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8003c46:	187b      	adds	r3, r7, r1
 8003c48:	2202      	movs	r2, #2
 8003c4a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(SPEAKER_GPIO_Port, &GPIO_InitStruct);
 8003c4c:	187a      	adds	r2, r7, r1
 8003c4e:	23a0      	movs	r3, #160	; 0xa0
 8003c50:	05db      	lsls	r3, r3, #23
 8003c52:	0011      	movs	r1, r2
 8003c54:	0018      	movs	r0, r3
 8003c56:	f000 fce1 	bl	800461c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM22_MspPostInit 1 */

  /* USER CODE END TIM22_MspPostInit 1 */
  }

}
 8003c5a:	e04f      	b.n	8003cfc <HAL_TIM_MspPostInit+0x10c>
  else if(htim->Instance==TIM21)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a29      	ldr	r2, [pc, #164]	; (8003d08 <HAL_TIM_MspPostInit+0x118>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d123      	bne.n	8003cae <HAL_TIM_MspPostInit+0xbe>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c66:	4b27      	ldr	r3, [pc, #156]	; (8003d04 <HAL_TIM_MspPostInit+0x114>)
 8003c68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c6a:	4b26      	ldr	r3, [pc, #152]	; (8003d04 <HAL_TIM_MspPostInit+0x114>)
 8003c6c:	2101      	movs	r1, #1
 8003c6e:	430a      	orrs	r2, r1
 8003c70:	62da      	str	r2, [r3, #44]	; 0x2c
 8003c72:	4b24      	ldr	r3, [pc, #144]	; (8003d04 <HAL_TIM_MspPostInit+0x114>)
 8003c74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c76:	2201      	movs	r2, #1
 8003c78:	4013      	ands	r3, r2
 8003c7a:	60fb      	str	r3, [r7, #12]
 8003c7c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = DISTANCE_SENSOR_FRONT_PULSE_Pin;
 8003c7e:	2114      	movs	r1, #20
 8003c80:	187b      	adds	r3, r7, r1
 8003c82:	2208      	movs	r2, #8
 8003c84:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c86:	187b      	adds	r3, r7, r1
 8003c88:	2202      	movs	r2, #2
 8003c8a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c8c:	187b      	adds	r3, r7, r1
 8003c8e:	2200      	movs	r2, #0
 8003c90:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003c92:	187b      	adds	r3, r7, r1
 8003c94:	2201      	movs	r2, #1
 8003c96:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_TIM21;
 8003c98:	187b      	adds	r3, r7, r1
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(DISTANCE_SENSOR_FRONT_PULSE_GPIO_Port, &GPIO_InitStruct);
 8003c9e:	187a      	adds	r2, r7, r1
 8003ca0:	23a0      	movs	r3, #160	; 0xa0
 8003ca2:	05db      	lsls	r3, r3, #23
 8003ca4:	0011      	movs	r1, r2
 8003ca6:	0018      	movs	r0, r3
 8003ca8:	f000 fcb8 	bl	800461c <HAL_GPIO_Init>
}
 8003cac:	e026      	b.n	8003cfc <HAL_TIM_MspPostInit+0x10c>
  else if(htim->Instance==TIM22)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	4a16      	ldr	r2, [pc, #88]	; (8003d0c <HAL_TIM_MspPostInit+0x11c>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d121      	bne.n	8003cfc <HAL_TIM_MspPostInit+0x10c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003cb8:	4b12      	ldr	r3, [pc, #72]	; (8003d04 <HAL_TIM_MspPostInit+0x114>)
 8003cba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cbc:	4b11      	ldr	r3, [pc, #68]	; (8003d04 <HAL_TIM_MspPostInit+0x114>)
 8003cbe:	2102      	movs	r1, #2
 8003cc0:	430a      	orrs	r2, r1
 8003cc2:	62da      	str	r2, [r3, #44]	; 0x2c
 8003cc4:	4b0f      	ldr	r3, [pc, #60]	; (8003d04 <HAL_TIM_MspPostInit+0x114>)
 8003cc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cc8:	2202      	movs	r2, #2
 8003cca:	4013      	ands	r3, r2
 8003ccc:	60bb      	str	r3, [r7, #8]
 8003cce:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = DISTANCE_SENSOR_BACK_PULSE_Pin;
 8003cd0:	2114      	movs	r1, #20
 8003cd2:	187b      	adds	r3, r7, r1
 8003cd4:	2220      	movs	r2, #32
 8003cd6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cd8:	187b      	adds	r3, r7, r1
 8003cda:	2202      	movs	r2, #2
 8003cdc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cde:	187b      	adds	r3, r7, r1
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003ce4:	187b      	adds	r3, r7, r1
 8003ce6:	2201      	movs	r2, #1
 8003ce8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM22;
 8003cea:	187b      	adds	r3, r7, r1
 8003cec:	2204      	movs	r2, #4
 8003cee:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(DISTANCE_SENSOR_BACK_PULSE_GPIO_Port, &GPIO_InitStruct);
 8003cf0:	187b      	adds	r3, r7, r1
 8003cf2:	4a07      	ldr	r2, [pc, #28]	; (8003d10 <HAL_TIM_MspPostInit+0x120>)
 8003cf4:	0019      	movs	r1, r3
 8003cf6:	0010      	movs	r0, r2
 8003cf8:	f000 fc90 	bl	800461c <HAL_GPIO_Init>
}
 8003cfc:	46c0      	nop			; (mov r8, r8)
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	b00b      	add	sp, #44	; 0x2c
 8003d02:	bd90      	pop	{r4, r7, pc}
 8003d04:	40021000 	.word	0x40021000
 8003d08:	40010800 	.word	0x40010800
 8003d0c:	40011400 	.word	0x40011400
 8003d10:	50000400 	.word	0x50000400

08003d14 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003d14:	b590      	push	{r4, r7, lr}
 8003d16:	b089      	sub	sp, #36	; 0x24
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d1c:	240c      	movs	r4, #12
 8003d1e:	193b      	adds	r3, r7, r4
 8003d20:	0018      	movs	r0, r3
 8003d22:	2314      	movs	r3, #20
 8003d24:	001a      	movs	r2, r3
 8003d26:	2100      	movs	r1, #0
 8003d28:	f005 fc32 	bl	8009590 <memset>
  if(huart->Instance==USART1)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a18      	ldr	r2, [pc, #96]	; (8003d94 <HAL_UART_MspInit+0x80>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d12a      	bne.n	8003d8c <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003d36:	4b18      	ldr	r3, [pc, #96]	; (8003d98 <HAL_UART_MspInit+0x84>)
 8003d38:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d3a:	4b17      	ldr	r3, [pc, #92]	; (8003d98 <HAL_UART_MspInit+0x84>)
 8003d3c:	2180      	movs	r1, #128	; 0x80
 8003d3e:	01c9      	lsls	r1, r1, #7
 8003d40:	430a      	orrs	r2, r1
 8003d42:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d44:	4b14      	ldr	r3, [pc, #80]	; (8003d98 <HAL_UART_MspInit+0x84>)
 8003d46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d48:	4b13      	ldr	r3, [pc, #76]	; (8003d98 <HAL_UART_MspInit+0x84>)
 8003d4a:	2101      	movs	r1, #1
 8003d4c:	430a      	orrs	r2, r1
 8003d4e:	62da      	str	r2, [r3, #44]	; 0x2c
 8003d50:	4b11      	ldr	r3, [pc, #68]	; (8003d98 <HAL_UART_MspInit+0x84>)
 8003d52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d54:	2201      	movs	r2, #1
 8003d56:	4013      	ands	r3, r2
 8003d58:	60bb      	str	r3, [r7, #8]
 8003d5a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003d5c:	193b      	adds	r3, r7, r4
 8003d5e:	22c0      	movs	r2, #192	; 0xc0
 8003d60:	00d2      	lsls	r2, r2, #3
 8003d62:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d64:	0021      	movs	r1, r4
 8003d66:	187b      	adds	r3, r7, r1
 8003d68:	2202      	movs	r2, #2
 8003d6a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d6c:	187b      	adds	r3, r7, r1
 8003d6e:	2200      	movs	r2, #0
 8003d70:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d72:	187b      	adds	r3, r7, r1
 8003d74:	2203      	movs	r2, #3
 8003d76:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8003d78:	187b      	adds	r3, r7, r1
 8003d7a:	2204      	movs	r2, #4
 8003d7c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d7e:	187a      	adds	r2, r7, r1
 8003d80:	23a0      	movs	r3, #160	; 0xa0
 8003d82:	05db      	lsls	r3, r3, #23
 8003d84:	0011      	movs	r1, r2
 8003d86:	0018      	movs	r0, r3
 8003d88:	f000 fc48 	bl	800461c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003d8c:	46c0      	nop			; (mov r8, r8)
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	b009      	add	sp, #36	; 0x24
 8003d92:	bd90      	pop	{r4, r7, pc}
 8003d94:	40013800 	.word	0x40013800
 8003d98:	40021000 	.word	0x40021000

08003d9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003da0:	e7fe      	b.n	8003da0 <NMI_Handler+0x4>

08003da2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003da2:	b580      	push	{r7, lr}
 8003da4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003da6:	e7fe      	b.n	8003da6 <HardFault_Handler+0x4>

08003da8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003dac:	46c0      	nop			; (mov r8, r8)
 8003dae:	46bd      	mov	sp, r7
 8003db0:	bd80      	pop	{r7, pc}

08003db2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003db2:	b580      	push	{r7, lr}
 8003db4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003db6:	46c0      	nop			; (mov r8, r8)
 8003db8:	46bd      	mov	sp, r7
 8003dba:	bd80      	pop	{r7, pc}

08003dbc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003dc0:	f000 f994 	bl	80040ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003dc4:	46c0      	nop			; (mov r8, r8)
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bd80      	pop	{r7, pc}
	...

08003dcc <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8003dd0:	4b05      	ldr	r3, [pc, #20]	; (8003de8 <DMA1_Channel2_3_IRQHandler+0x1c>)
 8003dd2:	0018      	movs	r0, r3
 8003dd4:	f000 fb67 	bl	80044a6 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8003dd8:	4b04      	ldr	r3, [pc, #16]	; (8003dec <DMA1_Channel2_3_IRQHandler+0x20>)
 8003dda:	0018      	movs	r0, r3
 8003ddc:	f000 fb63 	bl	80044a6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8003de0:	46c0      	nop			; (mov r8, r8)
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bd80      	pop	{r7, pc}
 8003de6:	46c0      	nop			; (mov r8, r8)
 8003de8:	200002e4 	.word	0x200002e4
 8003dec:	20000244 	.word	0x20000244

08003df0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003df4:	4b03      	ldr	r3, [pc, #12]	; (8003e04 <TIM2_IRQHandler+0x14>)
 8003df6:	0018      	movs	r0, r3
 8003df8:	f003 f97b 	bl	80070f2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003dfc:	46c0      	nop			; (mov r8, r8)
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	bd80      	pop	{r7, pc}
 8003e02:	46c0      	nop			; (mov r8, r8)
 8003e04:	2000032c 	.word	0x2000032c

08003e08 <TIM21_IRQHandler>:

/**
  * @brief This function handles TIM21 global interrupt.
  */
void TIM21_IRQHandler(void)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM21_IRQn 0 */

  /* USER CODE END TIM21_IRQn 0 */
  HAL_TIM_IRQHandler(&htim21);
 8003e0c:	4b03      	ldr	r3, [pc, #12]	; (8003e1c <TIM21_IRQHandler+0x14>)
 8003e0e:	0018      	movs	r0, r3
 8003e10:	f003 f96f 	bl	80070f2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM21_IRQn 1 */

  /* USER CODE END TIM21_IRQn 1 */
}
 8003e14:	46c0      	nop			; (mov r8, r8)
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bd80      	pop	{r7, pc}
 8003e1a:	46c0      	nop			; (mov r8, r8)
 8003e1c:	2000036c 	.word	0x2000036c

08003e20 <TIM22_IRQHandler>:

/**
  * @brief This function handles TIM22 global interrupt.
  */
void TIM22_IRQHandler(void)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM22_IRQn 0 */

  /* USER CODE END TIM22_IRQn 0 */
  HAL_TIM_IRQHandler(&htim22);
 8003e24:	4b03      	ldr	r3, [pc, #12]	; (8003e34 <TIM22_IRQHandler+0x14>)
 8003e26:	0018      	movs	r0, r3
 8003e28:	f003 f963 	bl	80070f2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM22_IRQn 1 */

  /* USER CODE END TIM22_IRQn 1 */
}
 8003e2c:	46c0      	nop			; (mov r8, r8)
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	bd80      	pop	{r7, pc}
 8003e32:	46c0      	nop			; (mov r8, r8)
 8003e34:	200003ac 	.word	0x200003ac

08003e38 <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_IRQHandler(void)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 8003e3c:	4b09      	ldr	r3, [pc, #36]	; (8003e64 <I2C1_IRQHandler+0x2c>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	699a      	ldr	r2, [r3, #24]
 8003e42:	23e0      	movs	r3, #224	; 0xe0
 8003e44:	00db      	lsls	r3, r3, #3
 8003e46:	4013      	ands	r3, r2
 8003e48:	d004      	beq.n	8003e54 <I2C1_IRQHandler+0x1c>
    HAL_I2C_ER_IRQHandler(&hi2c1);
 8003e4a:	4b06      	ldr	r3, [pc, #24]	; (8003e64 <I2C1_IRQHandler+0x2c>)
 8003e4c:	0018      	movs	r0, r3
 8003e4e:	f000 fe45 	bl	8004adc <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 8003e52:	e003      	b.n	8003e5c <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 8003e54:	4b03      	ldr	r3, [pc, #12]	; (8003e64 <I2C1_IRQHandler+0x2c>)
 8003e56:	0018      	movs	r0, r3
 8003e58:	f000 fe26 	bl	8004aa8 <HAL_I2C_EV_IRQHandler>
}
 8003e5c:	46c0      	nop			; (mov r8, r8)
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	bd80      	pop	{r7, pc}
 8003e62:	46c0      	nop			; (mov r8, r8)
 8003e64:	200001f0 	.word	0x200001f0

08003e68 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	af00      	add	r7, sp, #0
  return 1;
 8003e6c:	2301      	movs	r3, #1
}
 8003e6e:	0018      	movs	r0, r3
 8003e70:	46bd      	mov	sp, r7
 8003e72:	bd80      	pop	{r7, pc}

08003e74 <_kill>:

int _kill(int pid, int sig)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b082      	sub	sp, #8
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
 8003e7c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003e7e:	f005 fbe1 	bl	8009644 <__errno>
 8003e82:	0003      	movs	r3, r0
 8003e84:	2216      	movs	r2, #22
 8003e86:	601a      	str	r2, [r3, #0]
  return -1;
 8003e88:	2301      	movs	r3, #1
 8003e8a:	425b      	negs	r3, r3
}
 8003e8c:	0018      	movs	r0, r3
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	b002      	add	sp, #8
 8003e92:	bd80      	pop	{r7, pc}

08003e94 <_exit>:

void _exit (int status)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b082      	sub	sp, #8
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	425a      	negs	r2, r3
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	0011      	movs	r1, r2
 8003ea4:	0018      	movs	r0, r3
 8003ea6:	f7ff ffe5 	bl	8003e74 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003eaa:	e7fe      	b.n	8003eaa <_exit+0x16>

08003eac <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b086      	sub	sp, #24
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	60f8      	str	r0, [r7, #12]
 8003eb4:	60b9      	str	r1, [r7, #8]
 8003eb6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003eb8:	2300      	movs	r3, #0
 8003eba:	617b      	str	r3, [r7, #20]
 8003ebc:	e00a      	b.n	8003ed4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003ebe:	e000      	b.n	8003ec2 <_read+0x16>
 8003ec0:	bf00      	nop
 8003ec2:	0001      	movs	r1, r0
 8003ec4:	68bb      	ldr	r3, [r7, #8]
 8003ec6:	1c5a      	adds	r2, r3, #1
 8003ec8:	60ba      	str	r2, [r7, #8]
 8003eca:	b2ca      	uxtb	r2, r1
 8003ecc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ece:	697b      	ldr	r3, [r7, #20]
 8003ed0:	3301      	adds	r3, #1
 8003ed2:	617b      	str	r3, [r7, #20]
 8003ed4:	697a      	ldr	r2, [r7, #20]
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	429a      	cmp	r2, r3
 8003eda:	dbf0      	blt.n	8003ebe <_read+0x12>
  }

  return len;
 8003edc:	687b      	ldr	r3, [r7, #4]
}
 8003ede:	0018      	movs	r0, r3
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	b006      	add	sp, #24
 8003ee4:	bd80      	pop	{r7, pc}

08003ee6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003ee6:	b580      	push	{r7, lr}
 8003ee8:	b086      	sub	sp, #24
 8003eea:	af00      	add	r7, sp, #0
 8003eec:	60f8      	str	r0, [r7, #12]
 8003eee:	60b9      	str	r1, [r7, #8]
 8003ef0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	617b      	str	r3, [r7, #20]
 8003ef6:	e009      	b.n	8003f0c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003ef8:	68bb      	ldr	r3, [r7, #8]
 8003efa:	1c5a      	adds	r2, r3, #1
 8003efc:	60ba      	str	r2, [r7, #8]
 8003efe:	781b      	ldrb	r3, [r3, #0]
 8003f00:	0018      	movs	r0, r3
 8003f02:	e000      	b.n	8003f06 <_write+0x20>
 8003f04:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	3301      	adds	r3, #1
 8003f0a:	617b      	str	r3, [r7, #20]
 8003f0c:	697a      	ldr	r2, [r7, #20]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	429a      	cmp	r2, r3
 8003f12:	dbf1      	blt.n	8003ef8 <_write+0x12>
  }
  return len;
 8003f14:	687b      	ldr	r3, [r7, #4]
}
 8003f16:	0018      	movs	r0, r3
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	b006      	add	sp, #24
 8003f1c:	bd80      	pop	{r7, pc}

08003f1e <_close>:

int _close(int file)
{
 8003f1e:	b580      	push	{r7, lr}
 8003f20:	b082      	sub	sp, #8
 8003f22:	af00      	add	r7, sp, #0
 8003f24:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003f26:	2301      	movs	r3, #1
 8003f28:	425b      	negs	r3, r3
}
 8003f2a:	0018      	movs	r0, r3
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	b002      	add	sp, #8
 8003f30:	bd80      	pop	{r7, pc}

08003f32 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003f32:	b580      	push	{r7, lr}
 8003f34:	b082      	sub	sp, #8
 8003f36:	af00      	add	r7, sp, #0
 8003f38:	6078      	str	r0, [r7, #4]
 8003f3a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	2280      	movs	r2, #128	; 0x80
 8003f40:	0192      	lsls	r2, r2, #6
 8003f42:	605a      	str	r2, [r3, #4]
  return 0;
 8003f44:	2300      	movs	r3, #0
}
 8003f46:	0018      	movs	r0, r3
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	b002      	add	sp, #8
 8003f4c:	bd80      	pop	{r7, pc}

08003f4e <_isatty>:

int _isatty(int file)
{
 8003f4e:	b580      	push	{r7, lr}
 8003f50:	b082      	sub	sp, #8
 8003f52:	af00      	add	r7, sp, #0
 8003f54:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003f56:	2301      	movs	r3, #1
}
 8003f58:	0018      	movs	r0, r3
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	b002      	add	sp, #8
 8003f5e:	bd80      	pop	{r7, pc}

08003f60 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b084      	sub	sp, #16
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	60f8      	str	r0, [r7, #12]
 8003f68:	60b9      	str	r1, [r7, #8]
 8003f6a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003f6c:	2300      	movs	r3, #0
}
 8003f6e:	0018      	movs	r0, r3
 8003f70:	46bd      	mov	sp, r7
 8003f72:	b004      	add	sp, #16
 8003f74:	bd80      	pop	{r7, pc}
	...

08003f78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b086      	sub	sp, #24
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003f80:	4a14      	ldr	r2, [pc, #80]	; (8003fd4 <_sbrk+0x5c>)
 8003f82:	4b15      	ldr	r3, [pc, #84]	; (8003fd8 <_sbrk+0x60>)
 8003f84:	1ad3      	subs	r3, r2, r3
 8003f86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003f88:	697b      	ldr	r3, [r7, #20]
 8003f8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003f8c:	4b13      	ldr	r3, [pc, #76]	; (8003fdc <_sbrk+0x64>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d102      	bne.n	8003f9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003f94:	4b11      	ldr	r3, [pc, #68]	; (8003fdc <_sbrk+0x64>)
 8003f96:	4a12      	ldr	r2, [pc, #72]	; (8003fe0 <_sbrk+0x68>)
 8003f98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003f9a:	4b10      	ldr	r3, [pc, #64]	; (8003fdc <_sbrk+0x64>)
 8003f9c:	681a      	ldr	r2, [r3, #0]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	18d3      	adds	r3, r2, r3
 8003fa2:	693a      	ldr	r2, [r7, #16]
 8003fa4:	429a      	cmp	r2, r3
 8003fa6:	d207      	bcs.n	8003fb8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003fa8:	f005 fb4c 	bl	8009644 <__errno>
 8003fac:	0003      	movs	r3, r0
 8003fae:	220c      	movs	r2, #12
 8003fb0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	425b      	negs	r3, r3
 8003fb6:	e009      	b.n	8003fcc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003fb8:	4b08      	ldr	r3, [pc, #32]	; (8003fdc <_sbrk+0x64>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003fbe:	4b07      	ldr	r3, [pc, #28]	; (8003fdc <_sbrk+0x64>)
 8003fc0:	681a      	ldr	r2, [r3, #0]
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	18d2      	adds	r2, r2, r3
 8003fc6:	4b05      	ldr	r3, [pc, #20]	; (8003fdc <_sbrk+0x64>)
 8003fc8:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003fca:	68fb      	ldr	r3, [r7, #12]
}
 8003fcc:	0018      	movs	r0, r3
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	b006      	add	sp, #24
 8003fd2:	bd80      	pop	{r7, pc}
 8003fd4:	20002000 	.word	0x20002000
 8003fd8:	00000400 	.word	0x00000400
 8003fdc:	2000050c 	.word	0x2000050c
 8003fe0:	20000660 	.word	0x20000660

08003fe4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003fe8:	46c0      	nop			; (mov r8, r8)
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}
	...

08003ff0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8003ff0:	480d      	ldr	r0, [pc, #52]	; (8004028 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8003ff2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003ff4:	f7ff fff6 	bl	8003fe4 <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003ff8:	480c      	ldr	r0, [pc, #48]	; (800402c <LoopForever+0x6>)
  ldr r1, =_edata
 8003ffa:	490d      	ldr	r1, [pc, #52]	; (8004030 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003ffc:	4a0d      	ldr	r2, [pc, #52]	; (8004034 <LoopForever+0xe>)
  movs r3, #0
 8003ffe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004000:	e002      	b.n	8004008 <LoopCopyDataInit>

08004002 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004002:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004004:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004006:	3304      	adds	r3, #4

08004008 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004008:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800400a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800400c:	d3f9      	bcc.n	8004002 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800400e:	4a0a      	ldr	r2, [pc, #40]	; (8004038 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004010:	4c0a      	ldr	r4, [pc, #40]	; (800403c <LoopForever+0x16>)
  movs r3, #0
 8004012:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004014:	e001      	b.n	800401a <LoopFillZerobss>

08004016 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004016:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004018:	3204      	adds	r2, #4

0800401a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800401a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800401c:	d3fb      	bcc.n	8004016 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800401e:	f005 fb17 	bl	8009650 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004022:	f7fe fd35 	bl	8002a90 <main>

08004026 <LoopForever>:

LoopForever:
    b LoopForever
 8004026:	e7fe      	b.n	8004026 <LoopForever>
   ldr   r0, =_estack
 8004028:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800402c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004030:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8004034:	0800bd7c 	.word	0x0800bd7c
  ldr r2, =_sbss
 8004038:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 800403c:	20000660 	.word	0x20000660

08004040 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004040:	e7fe      	b.n	8004040 <ADC1_COMP_IRQHandler>
	...

08004044 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b082      	sub	sp, #8
 8004048:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800404a:	1dfb      	adds	r3, r7, #7
 800404c:	2200      	movs	r2, #0
 800404e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8004050:	4b0b      	ldr	r3, [pc, #44]	; (8004080 <HAL_Init+0x3c>)
 8004052:	681a      	ldr	r2, [r3, #0]
 8004054:	4b0a      	ldr	r3, [pc, #40]	; (8004080 <HAL_Init+0x3c>)
 8004056:	2140      	movs	r1, #64	; 0x40
 8004058:	430a      	orrs	r2, r1
 800405a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800405c:	2003      	movs	r0, #3
 800405e:	f000 f811 	bl	8004084 <HAL_InitTick>
 8004062:	1e03      	subs	r3, r0, #0
 8004064:	d003      	beq.n	800406e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8004066:	1dfb      	adds	r3, r7, #7
 8004068:	2201      	movs	r2, #1
 800406a:	701a      	strb	r2, [r3, #0]
 800406c:	e001      	b.n	8004072 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800406e:	f7ff fc25 	bl	80038bc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004072:	1dfb      	adds	r3, r7, #7
 8004074:	781b      	ldrb	r3, [r3, #0]
}
 8004076:	0018      	movs	r0, r3
 8004078:	46bd      	mov	sp, r7
 800407a:	b002      	add	sp, #8
 800407c:	bd80      	pop	{r7, pc}
 800407e:	46c0      	nop			; (mov r8, r8)
 8004080:	40022000 	.word	0x40022000

08004084 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004084:	b590      	push	{r4, r7, lr}
 8004086:	b083      	sub	sp, #12
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800408c:	4b14      	ldr	r3, [pc, #80]	; (80040e0 <HAL_InitTick+0x5c>)
 800408e:	681c      	ldr	r4, [r3, #0]
 8004090:	4b14      	ldr	r3, [pc, #80]	; (80040e4 <HAL_InitTick+0x60>)
 8004092:	781b      	ldrb	r3, [r3, #0]
 8004094:	0019      	movs	r1, r3
 8004096:	23fa      	movs	r3, #250	; 0xfa
 8004098:	0098      	lsls	r0, r3, #2
 800409a:	f7fc f851 	bl	8000140 <__udivsi3>
 800409e:	0003      	movs	r3, r0
 80040a0:	0019      	movs	r1, r3
 80040a2:	0020      	movs	r0, r4
 80040a4:	f7fc f84c 	bl	8000140 <__udivsi3>
 80040a8:	0003      	movs	r3, r0
 80040aa:	0018      	movs	r0, r3
 80040ac:	f000 f92f 	bl	800430e <HAL_SYSTICK_Config>
 80040b0:	1e03      	subs	r3, r0, #0
 80040b2:	d001      	beq.n	80040b8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80040b4:	2301      	movs	r3, #1
 80040b6:	e00f      	b.n	80040d8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2b03      	cmp	r3, #3
 80040bc:	d80b      	bhi.n	80040d6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80040be:	6879      	ldr	r1, [r7, #4]
 80040c0:	2301      	movs	r3, #1
 80040c2:	425b      	negs	r3, r3
 80040c4:	2200      	movs	r2, #0
 80040c6:	0018      	movs	r0, r3
 80040c8:	f000 f8fc 	bl	80042c4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80040cc:	4b06      	ldr	r3, [pc, #24]	; (80040e8 <HAL_InitTick+0x64>)
 80040ce:	687a      	ldr	r2, [r7, #4]
 80040d0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80040d2:	2300      	movs	r3, #0
 80040d4:	e000      	b.n	80040d8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80040d6:	2301      	movs	r3, #1
}
 80040d8:	0018      	movs	r0, r3
 80040da:	46bd      	mov	sp, r7
 80040dc:	b003      	add	sp, #12
 80040de:	bd90      	pop	{r4, r7, pc}
 80040e0:	20000000 	.word	0x20000000
 80040e4:	20000008 	.word	0x20000008
 80040e8:	20000004 	.word	0x20000004

080040ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80040f0:	4b05      	ldr	r3, [pc, #20]	; (8004108 <HAL_IncTick+0x1c>)
 80040f2:	781b      	ldrb	r3, [r3, #0]
 80040f4:	001a      	movs	r2, r3
 80040f6:	4b05      	ldr	r3, [pc, #20]	; (800410c <HAL_IncTick+0x20>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	18d2      	adds	r2, r2, r3
 80040fc:	4b03      	ldr	r3, [pc, #12]	; (800410c <HAL_IncTick+0x20>)
 80040fe:	601a      	str	r2, [r3, #0]
}
 8004100:	46c0      	nop			; (mov r8, r8)
 8004102:	46bd      	mov	sp, r7
 8004104:	bd80      	pop	{r7, pc}
 8004106:	46c0      	nop			; (mov r8, r8)
 8004108:	20000008 	.word	0x20000008
 800410c:	20000510 	.word	0x20000510

08004110 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	af00      	add	r7, sp, #0
  return uwTick;
 8004114:	4b02      	ldr	r3, [pc, #8]	; (8004120 <HAL_GetTick+0x10>)
 8004116:	681b      	ldr	r3, [r3, #0]
}
 8004118:	0018      	movs	r0, r3
 800411a:	46bd      	mov	sp, r7
 800411c:	bd80      	pop	{r7, pc}
 800411e:	46c0      	nop			; (mov r8, r8)
 8004120:	20000510 	.word	0x20000510

08004124 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b084      	sub	sp, #16
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800412c:	f7ff fff0 	bl	8004110 <HAL_GetTick>
 8004130:	0003      	movs	r3, r0
 8004132:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	3301      	adds	r3, #1
 800413c:	d005      	beq.n	800414a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800413e:	4b0a      	ldr	r3, [pc, #40]	; (8004168 <HAL_Delay+0x44>)
 8004140:	781b      	ldrb	r3, [r3, #0]
 8004142:	001a      	movs	r2, r3
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	189b      	adds	r3, r3, r2
 8004148:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800414a:	46c0      	nop			; (mov r8, r8)
 800414c:	f7ff ffe0 	bl	8004110 <HAL_GetTick>
 8004150:	0002      	movs	r2, r0
 8004152:	68bb      	ldr	r3, [r7, #8]
 8004154:	1ad3      	subs	r3, r2, r3
 8004156:	68fa      	ldr	r2, [r7, #12]
 8004158:	429a      	cmp	r2, r3
 800415a:	d8f7      	bhi.n	800414c <HAL_Delay+0x28>
  {
  }
}
 800415c:	46c0      	nop			; (mov r8, r8)
 800415e:	46c0      	nop			; (mov r8, r8)
 8004160:	46bd      	mov	sp, r7
 8004162:	b004      	add	sp, #16
 8004164:	bd80      	pop	{r7, pc}
 8004166:	46c0      	nop			; (mov r8, r8)
 8004168:	20000008 	.word	0x20000008

0800416c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b082      	sub	sp, #8
 8004170:	af00      	add	r7, sp, #0
 8004172:	0002      	movs	r2, r0
 8004174:	1dfb      	adds	r3, r7, #7
 8004176:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004178:	1dfb      	adds	r3, r7, #7
 800417a:	781b      	ldrb	r3, [r3, #0]
 800417c:	2b7f      	cmp	r3, #127	; 0x7f
 800417e:	d809      	bhi.n	8004194 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004180:	1dfb      	adds	r3, r7, #7
 8004182:	781b      	ldrb	r3, [r3, #0]
 8004184:	001a      	movs	r2, r3
 8004186:	231f      	movs	r3, #31
 8004188:	401a      	ands	r2, r3
 800418a:	4b04      	ldr	r3, [pc, #16]	; (800419c <__NVIC_EnableIRQ+0x30>)
 800418c:	2101      	movs	r1, #1
 800418e:	4091      	lsls	r1, r2
 8004190:	000a      	movs	r2, r1
 8004192:	601a      	str	r2, [r3, #0]
  }
}
 8004194:	46c0      	nop			; (mov r8, r8)
 8004196:	46bd      	mov	sp, r7
 8004198:	b002      	add	sp, #8
 800419a:	bd80      	pop	{r7, pc}
 800419c:	e000e100 	.word	0xe000e100

080041a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80041a0:	b590      	push	{r4, r7, lr}
 80041a2:	b083      	sub	sp, #12
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	0002      	movs	r2, r0
 80041a8:	6039      	str	r1, [r7, #0]
 80041aa:	1dfb      	adds	r3, r7, #7
 80041ac:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80041ae:	1dfb      	adds	r3, r7, #7
 80041b0:	781b      	ldrb	r3, [r3, #0]
 80041b2:	2b7f      	cmp	r3, #127	; 0x7f
 80041b4:	d828      	bhi.n	8004208 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80041b6:	4a2f      	ldr	r2, [pc, #188]	; (8004274 <__NVIC_SetPriority+0xd4>)
 80041b8:	1dfb      	adds	r3, r7, #7
 80041ba:	781b      	ldrb	r3, [r3, #0]
 80041bc:	b25b      	sxtb	r3, r3
 80041be:	089b      	lsrs	r3, r3, #2
 80041c0:	33c0      	adds	r3, #192	; 0xc0
 80041c2:	009b      	lsls	r3, r3, #2
 80041c4:	589b      	ldr	r3, [r3, r2]
 80041c6:	1dfa      	adds	r2, r7, #7
 80041c8:	7812      	ldrb	r2, [r2, #0]
 80041ca:	0011      	movs	r1, r2
 80041cc:	2203      	movs	r2, #3
 80041ce:	400a      	ands	r2, r1
 80041d0:	00d2      	lsls	r2, r2, #3
 80041d2:	21ff      	movs	r1, #255	; 0xff
 80041d4:	4091      	lsls	r1, r2
 80041d6:	000a      	movs	r2, r1
 80041d8:	43d2      	mvns	r2, r2
 80041da:	401a      	ands	r2, r3
 80041dc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	019b      	lsls	r3, r3, #6
 80041e2:	22ff      	movs	r2, #255	; 0xff
 80041e4:	401a      	ands	r2, r3
 80041e6:	1dfb      	adds	r3, r7, #7
 80041e8:	781b      	ldrb	r3, [r3, #0]
 80041ea:	0018      	movs	r0, r3
 80041ec:	2303      	movs	r3, #3
 80041ee:	4003      	ands	r3, r0
 80041f0:	00db      	lsls	r3, r3, #3
 80041f2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80041f4:	481f      	ldr	r0, [pc, #124]	; (8004274 <__NVIC_SetPriority+0xd4>)
 80041f6:	1dfb      	adds	r3, r7, #7
 80041f8:	781b      	ldrb	r3, [r3, #0]
 80041fa:	b25b      	sxtb	r3, r3
 80041fc:	089b      	lsrs	r3, r3, #2
 80041fe:	430a      	orrs	r2, r1
 8004200:	33c0      	adds	r3, #192	; 0xc0
 8004202:	009b      	lsls	r3, r3, #2
 8004204:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8004206:	e031      	b.n	800426c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004208:	4a1b      	ldr	r2, [pc, #108]	; (8004278 <__NVIC_SetPriority+0xd8>)
 800420a:	1dfb      	adds	r3, r7, #7
 800420c:	781b      	ldrb	r3, [r3, #0]
 800420e:	0019      	movs	r1, r3
 8004210:	230f      	movs	r3, #15
 8004212:	400b      	ands	r3, r1
 8004214:	3b08      	subs	r3, #8
 8004216:	089b      	lsrs	r3, r3, #2
 8004218:	3306      	adds	r3, #6
 800421a:	009b      	lsls	r3, r3, #2
 800421c:	18d3      	adds	r3, r2, r3
 800421e:	3304      	adds	r3, #4
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	1dfa      	adds	r2, r7, #7
 8004224:	7812      	ldrb	r2, [r2, #0]
 8004226:	0011      	movs	r1, r2
 8004228:	2203      	movs	r2, #3
 800422a:	400a      	ands	r2, r1
 800422c:	00d2      	lsls	r2, r2, #3
 800422e:	21ff      	movs	r1, #255	; 0xff
 8004230:	4091      	lsls	r1, r2
 8004232:	000a      	movs	r2, r1
 8004234:	43d2      	mvns	r2, r2
 8004236:	401a      	ands	r2, r3
 8004238:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	019b      	lsls	r3, r3, #6
 800423e:	22ff      	movs	r2, #255	; 0xff
 8004240:	401a      	ands	r2, r3
 8004242:	1dfb      	adds	r3, r7, #7
 8004244:	781b      	ldrb	r3, [r3, #0]
 8004246:	0018      	movs	r0, r3
 8004248:	2303      	movs	r3, #3
 800424a:	4003      	ands	r3, r0
 800424c:	00db      	lsls	r3, r3, #3
 800424e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004250:	4809      	ldr	r0, [pc, #36]	; (8004278 <__NVIC_SetPriority+0xd8>)
 8004252:	1dfb      	adds	r3, r7, #7
 8004254:	781b      	ldrb	r3, [r3, #0]
 8004256:	001c      	movs	r4, r3
 8004258:	230f      	movs	r3, #15
 800425a:	4023      	ands	r3, r4
 800425c:	3b08      	subs	r3, #8
 800425e:	089b      	lsrs	r3, r3, #2
 8004260:	430a      	orrs	r2, r1
 8004262:	3306      	adds	r3, #6
 8004264:	009b      	lsls	r3, r3, #2
 8004266:	18c3      	adds	r3, r0, r3
 8004268:	3304      	adds	r3, #4
 800426a:	601a      	str	r2, [r3, #0]
}
 800426c:	46c0      	nop			; (mov r8, r8)
 800426e:	46bd      	mov	sp, r7
 8004270:	b003      	add	sp, #12
 8004272:	bd90      	pop	{r4, r7, pc}
 8004274:	e000e100 	.word	0xe000e100
 8004278:	e000ed00 	.word	0xe000ed00

0800427c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b082      	sub	sp, #8
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	1e5a      	subs	r2, r3, #1
 8004288:	2380      	movs	r3, #128	; 0x80
 800428a:	045b      	lsls	r3, r3, #17
 800428c:	429a      	cmp	r2, r3
 800428e:	d301      	bcc.n	8004294 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004290:	2301      	movs	r3, #1
 8004292:	e010      	b.n	80042b6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004294:	4b0a      	ldr	r3, [pc, #40]	; (80042c0 <SysTick_Config+0x44>)
 8004296:	687a      	ldr	r2, [r7, #4]
 8004298:	3a01      	subs	r2, #1
 800429a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800429c:	2301      	movs	r3, #1
 800429e:	425b      	negs	r3, r3
 80042a0:	2103      	movs	r1, #3
 80042a2:	0018      	movs	r0, r3
 80042a4:	f7ff ff7c 	bl	80041a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80042a8:	4b05      	ldr	r3, [pc, #20]	; (80042c0 <SysTick_Config+0x44>)
 80042aa:	2200      	movs	r2, #0
 80042ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80042ae:	4b04      	ldr	r3, [pc, #16]	; (80042c0 <SysTick_Config+0x44>)
 80042b0:	2207      	movs	r2, #7
 80042b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80042b4:	2300      	movs	r3, #0
}
 80042b6:	0018      	movs	r0, r3
 80042b8:	46bd      	mov	sp, r7
 80042ba:	b002      	add	sp, #8
 80042bc:	bd80      	pop	{r7, pc}
 80042be:	46c0      	nop			; (mov r8, r8)
 80042c0:	e000e010 	.word	0xe000e010

080042c4 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b084      	sub	sp, #16
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	60b9      	str	r1, [r7, #8]
 80042cc:	607a      	str	r2, [r7, #4]
 80042ce:	210f      	movs	r1, #15
 80042d0:	187b      	adds	r3, r7, r1
 80042d2:	1c02      	adds	r2, r0, #0
 80042d4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80042d6:	68ba      	ldr	r2, [r7, #8]
 80042d8:	187b      	adds	r3, r7, r1
 80042da:	781b      	ldrb	r3, [r3, #0]
 80042dc:	b25b      	sxtb	r3, r3
 80042de:	0011      	movs	r1, r2
 80042e0:	0018      	movs	r0, r3
 80042e2:	f7ff ff5d 	bl	80041a0 <__NVIC_SetPriority>
}
 80042e6:	46c0      	nop			; (mov r8, r8)
 80042e8:	46bd      	mov	sp, r7
 80042ea:	b004      	add	sp, #16
 80042ec:	bd80      	pop	{r7, pc}

080042ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80042ee:	b580      	push	{r7, lr}
 80042f0:	b082      	sub	sp, #8
 80042f2:	af00      	add	r7, sp, #0
 80042f4:	0002      	movs	r2, r0
 80042f6:	1dfb      	adds	r3, r7, #7
 80042f8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80042fa:	1dfb      	adds	r3, r7, #7
 80042fc:	781b      	ldrb	r3, [r3, #0]
 80042fe:	b25b      	sxtb	r3, r3
 8004300:	0018      	movs	r0, r3
 8004302:	f7ff ff33 	bl	800416c <__NVIC_EnableIRQ>
}
 8004306:	46c0      	nop			; (mov r8, r8)
 8004308:	46bd      	mov	sp, r7
 800430a:	b002      	add	sp, #8
 800430c:	bd80      	pop	{r7, pc}

0800430e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800430e:	b580      	push	{r7, lr}
 8004310:	b082      	sub	sp, #8
 8004312:	af00      	add	r7, sp, #0
 8004314:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	0018      	movs	r0, r3
 800431a:	f7ff ffaf 	bl	800427c <SysTick_Config>
 800431e:	0003      	movs	r3, r0
}
 8004320:	0018      	movs	r0, r3
 8004322:	46bd      	mov	sp, r7
 8004324:	b002      	add	sp, #8
 8004326:	bd80      	pop	{r7, pc}

08004328 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b084      	sub	sp, #16
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d101      	bne.n	800433a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004336:	2301      	movs	r3, #1
 8004338:	e061      	b.n	80043fe <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	4a32      	ldr	r2, [pc, #200]	; (8004408 <HAL_DMA_Init+0xe0>)
 8004340:	4694      	mov	ip, r2
 8004342:	4463      	add	r3, ip
 8004344:	2114      	movs	r1, #20
 8004346:	0018      	movs	r0, r3
 8004348:	f7fb fefa 	bl	8000140 <__udivsi3>
 800434c:	0003      	movs	r3, r0
 800434e:	009a      	lsls	r2, r3, #2
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	4a2d      	ldr	r2, [pc, #180]	; (800440c <HAL_DMA_Init+0xe4>)
 8004358:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2225      	movs	r2, #37	; 0x25
 800435e:	2102      	movs	r1, #2
 8004360:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	4a28      	ldr	r2, [pc, #160]	; (8004410 <HAL_DMA_Init+0xe8>)
 800436e:	4013      	ands	r3, r2
 8004370:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800437a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	691b      	ldr	r3, [r3, #16]
 8004380:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004386:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	699b      	ldr	r3, [r3, #24]
 800438c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004392:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6a1b      	ldr	r3, [r3, #32]
 8004398:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800439a:	68fa      	ldr	r2, [r7, #12]
 800439c:	4313      	orrs	r3, r2
 800439e:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	68fa      	ldr	r2, [r7, #12]
 80043a6:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	689a      	ldr	r2, [r3, #8]
 80043ac:	2380      	movs	r3, #128	; 0x80
 80043ae:	01db      	lsls	r3, r3, #7
 80043b0:	429a      	cmp	r2, r3
 80043b2:	d018      	beq.n	80043e6 <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80043b4:	4b17      	ldr	r3, [pc, #92]	; (8004414 <HAL_DMA_Init+0xec>)
 80043b6:	681a      	ldr	r2, [r3, #0]
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043bc:	211c      	movs	r1, #28
 80043be:	400b      	ands	r3, r1
 80043c0:	210f      	movs	r1, #15
 80043c2:	4099      	lsls	r1, r3
 80043c4:	000b      	movs	r3, r1
 80043c6:	43d9      	mvns	r1, r3
 80043c8:	4b12      	ldr	r3, [pc, #72]	; (8004414 <HAL_DMA_Init+0xec>)
 80043ca:	400a      	ands	r2, r1
 80043cc:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80043ce:	4b11      	ldr	r3, [pc, #68]	; (8004414 <HAL_DMA_Init+0xec>)
 80043d0:	6819      	ldr	r1, [r3, #0]
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	685a      	ldr	r2, [r3, #4]
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043da:	201c      	movs	r0, #28
 80043dc:	4003      	ands	r3, r0
 80043de:	409a      	lsls	r2, r3
 80043e0:	4b0c      	ldr	r3, [pc, #48]	; (8004414 <HAL_DMA_Init+0xec>)
 80043e2:	430a      	orrs	r2, r1
 80043e4:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2200      	movs	r2, #0
 80043ea:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2225      	movs	r2, #37	; 0x25
 80043f0:	2101      	movs	r1, #1
 80043f2:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2224      	movs	r2, #36	; 0x24
 80043f8:	2100      	movs	r1, #0
 80043fa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80043fc:	2300      	movs	r3, #0
}
 80043fe:	0018      	movs	r0, r3
 8004400:	46bd      	mov	sp, r7
 8004402:	b004      	add	sp, #16
 8004404:	bd80      	pop	{r7, pc}
 8004406:	46c0      	nop			; (mov r8, r8)
 8004408:	bffdfff8 	.word	0xbffdfff8
 800440c:	40020000 	.word	0x40020000
 8004410:	ffff800f 	.word	0xffff800f
 8004414:	400200a8 	.word	0x400200a8

08004418 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b084      	sub	sp, #16
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004420:	210f      	movs	r1, #15
 8004422:	187b      	adds	r3, r7, r1
 8004424:	2200      	movs	r2, #0
 8004426:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2225      	movs	r2, #37	; 0x25
 800442c:	5c9b      	ldrb	r3, [r3, r2]
 800442e:	b2db      	uxtb	r3, r3
 8004430:	2b02      	cmp	r3, #2
 8004432:	d006      	beq.n	8004442 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2204      	movs	r2, #4
 8004438:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800443a:	187b      	adds	r3, r7, r1
 800443c:	2201      	movs	r2, #1
 800443e:	701a      	strb	r2, [r3, #0]
 8004440:	e02a      	b.n	8004498 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	681a      	ldr	r2, [r3, #0]
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	210e      	movs	r1, #14
 800444e:	438a      	bics	r2, r1
 8004450:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	681a      	ldr	r2, [r3, #0]
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	2101      	movs	r1, #1
 800445e:	438a      	bics	r2, r1
 8004460:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004466:	221c      	movs	r2, #28
 8004468:	401a      	ands	r2, r3
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800446e:	2101      	movs	r1, #1
 8004470:	4091      	lsls	r1, r2
 8004472:	000a      	movs	r2, r1
 8004474:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2225      	movs	r2, #37	; 0x25
 800447a:	2101      	movs	r1, #1
 800447c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2224      	movs	r2, #36	; 0x24
 8004482:	2100      	movs	r1, #0
 8004484:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800448a:	2b00      	cmp	r3, #0
 800448c:	d004      	beq.n	8004498 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004492:	687a      	ldr	r2, [r7, #4]
 8004494:	0010      	movs	r0, r2
 8004496:	4798      	blx	r3
    }
  }
  return status;
 8004498:	230f      	movs	r3, #15
 800449a:	18fb      	adds	r3, r7, r3
 800449c:	781b      	ldrb	r3, [r3, #0]
}
 800449e:	0018      	movs	r0, r3
 80044a0:	46bd      	mov	sp, r7
 80044a2:	b004      	add	sp, #16
 80044a4:	bd80      	pop	{r7, pc}

080044a6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80044a6:	b580      	push	{r7, lr}
 80044a8:	b084      	sub	sp, #16
 80044aa:	af00      	add	r7, sp, #0
 80044ac:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044c2:	221c      	movs	r2, #28
 80044c4:	4013      	ands	r3, r2
 80044c6:	2204      	movs	r2, #4
 80044c8:	409a      	lsls	r2, r3
 80044ca:	0013      	movs	r3, r2
 80044cc:	68fa      	ldr	r2, [r7, #12]
 80044ce:	4013      	ands	r3, r2
 80044d0:	d026      	beq.n	8004520 <HAL_DMA_IRQHandler+0x7a>
 80044d2:	68bb      	ldr	r3, [r7, #8]
 80044d4:	2204      	movs	r2, #4
 80044d6:	4013      	ands	r3, r2
 80044d8:	d022      	beq.n	8004520 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	2220      	movs	r2, #32
 80044e2:	4013      	ands	r3, r2
 80044e4:	d107      	bne.n	80044f6 <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	681a      	ldr	r2, [r3, #0]
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	2104      	movs	r1, #4
 80044f2:	438a      	bics	r2, r1
 80044f4:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044fa:	221c      	movs	r2, #28
 80044fc:	401a      	ands	r2, r3
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004502:	2104      	movs	r1, #4
 8004504:	4091      	lsls	r1, r2
 8004506:	000a      	movs	r2, r1
 8004508:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800450e:	2b00      	cmp	r3, #0
 8004510:	d100      	bne.n	8004514 <HAL_DMA_IRQHandler+0x6e>
 8004512:	e071      	b.n	80045f8 <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004518:	687a      	ldr	r2, [r7, #4]
 800451a:	0010      	movs	r0, r2
 800451c:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 800451e:	e06b      	b.n	80045f8 <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004524:	221c      	movs	r2, #28
 8004526:	4013      	ands	r3, r2
 8004528:	2202      	movs	r2, #2
 800452a:	409a      	lsls	r2, r3
 800452c:	0013      	movs	r3, r2
 800452e:	68fa      	ldr	r2, [r7, #12]
 8004530:	4013      	ands	r3, r2
 8004532:	d02d      	beq.n	8004590 <HAL_DMA_IRQHandler+0xea>
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	2202      	movs	r2, #2
 8004538:	4013      	ands	r3, r2
 800453a:	d029      	beq.n	8004590 <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	2220      	movs	r2, #32
 8004544:	4013      	ands	r3, r2
 8004546:	d10b      	bne.n	8004560 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	681a      	ldr	r2, [r3, #0]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	210a      	movs	r1, #10
 8004554:	438a      	bics	r2, r1
 8004556:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2225      	movs	r2, #37	; 0x25
 800455c:	2101      	movs	r1, #1
 800455e:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004564:	221c      	movs	r2, #28
 8004566:	401a      	ands	r2, r3
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800456c:	2102      	movs	r1, #2
 800456e:	4091      	lsls	r1, r2
 8004570:	000a      	movs	r2, r1
 8004572:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2224      	movs	r2, #36	; 0x24
 8004578:	2100      	movs	r1, #0
 800457a:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004580:	2b00      	cmp	r3, #0
 8004582:	d039      	beq.n	80045f8 <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004588:	687a      	ldr	r2, [r7, #4]
 800458a:	0010      	movs	r0, r2
 800458c:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800458e:	e033      	b.n	80045f8 <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004594:	221c      	movs	r2, #28
 8004596:	4013      	ands	r3, r2
 8004598:	2208      	movs	r2, #8
 800459a:	409a      	lsls	r2, r3
 800459c:	0013      	movs	r3, r2
 800459e:	68fa      	ldr	r2, [r7, #12]
 80045a0:	4013      	ands	r3, r2
 80045a2:	d02a      	beq.n	80045fa <HAL_DMA_IRQHandler+0x154>
 80045a4:	68bb      	ldr	r3, [r7, #8]
 80045a6:	2208      	movs	r2, #8
 80045a8:	4013      	ands	r3, r2
 80045aa:	d026      	beq.n	80045fa <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	681a      	ldr	r2, [r3, #0]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	210e      	movs	r1, #14
 80045b8:	438a      	bics	r2, r1
 80045ba:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045c0:	221c      	movs	r2, #28
 80045c2:	401a      	ands	r2, r3
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045c8:	2101      	movs	r1, #1
 80045ca:	4091      	lsls	r1, r2
 80045cc:	000a      	movs	r2, r1
 80045ce:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2201      	movs	r2, #1
 80045d4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2225      	movs	r2, #37	; 0x25
 80045da:	2101      	movs	r1, #1
 80045dc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2224      	movs	r2, #36	; 0x24
 80045e2:	2100      	movs	r1, #0
 80045e4:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d005      	beq.n	80045fa <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045f2:	687a      	ldr	r2, [r7, #4]
 80045f4:	0010      	movs	r0, r2
 80045f6:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80045f8:	46c0      	nop			; (mov r8, r8)
 80045fa:	46c0      	nop			; (mov r8, r8)
}
 80045fc:	46bd      	mov	sp, r7
 80045fe:	b004      	add	sp, #16
 8004600:	bd80      	pop	{r7, pc}

08004602 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8004602:	b580      	push	{r7, lr}
 8004604:	b082      	sub	sp, #8
 8004606:	af00      	add	r7, sp, #0
 8004608:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2225      	movs	r2, #37	; 0x25
 800460e:	5c9b      	ldrb	r3, [r3, r2]
 8004610:	b2db      	uxtb	r3, r3
}
 8004612:	0018      	movs	r0, r3
 8004614:	46bd      	mov	sp, r7
 8004616:	b002      	add	sp, #8
 8004618:	bd80      	pop	{r7, pc}
	...

0800461c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b086      	sub	sp, #24
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
 8004624:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004626:	2300      	movs	r3, #0
 8004628:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800462a:	2300      	movs	r3, #0
 800462c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800462e:	2300      	movs	r3, #0
 8004630:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8004632:	e14f      	b.n	80048d4 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	2101      	movs	r1, #1
 800463a:	697a      	ldr	r2, [r7, #20]
 800463c:	4091      	lsls	r1, r2
 800463e:	000a      	movs	r2, r1
 8004640:	4013      	ands	r3, r2
 8004642:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d100      	bne.n	800464c <HAL_GPIO_Init+0x30>
 800464a:	e140      	b.n	80048ce <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	2203      	movs	r2, #3
 8004652:	4013      	ands	r3, r2
 8004654:	2b01      	cmp	r3, #1
 8004656:	d005      	beq.n	8004664 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	2203      	movs	r2, #3
 800465e:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004660:	2b02      	cmp	r3, #2
 8004662:	d130      	bne.n	80046c6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800466a:	697b      	ldr	r3, [r7, #20]
 800466c:	005b      	lsls	r3, r3, #1
 800466e:	2203      	movs	r2, #3
 8004670:	409a      	lsls	r2, r3
 8004672:	0013      	movs	r3, r2
 8004674:	43da      	mvns	r2, r3
 8004676:	693b      	ldr	r3, [r7, #16]
 8004678:	4013      	ands	r3, r2
 800467a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	68da      	ldr	r2, [r3, #12]
 8004680:	697b      	ldr	r3, [r7, #20]
 8004682:	005b      	lsls	r3, r3, #1
 8004684:	409a      	lsls	r2, r3
 8004686:	0013      	movs	r3, r2
 8004688:	693a      	ldr	r2, [r7, #16]
 800468a:	4313      	orrs	r3, r2
 800468c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	693a      	ldr	r2, [r7, #16]
 8004692:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	685b      	ldr	r3, [r3, #4]
 8004698:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800469a:	2201      	movs	r2, #1
 800469c:	697b      	ldr	r3, [r7, #20]
 800469e:	409a      	lsls	r2, r3
 80046a0:	0013      	movs	r3, r2
 80046a2:	43da      	mvns	r2, r3
 80046a4:	693b      	ldr	r3, [r7, #16]
 80046a6:	4013      	ands	r3, r2
 80046a8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	091b      	lsrs	r3, r3, #4
 80046b0:	2201      	movs	r2, #1
 80046b2:	401a      	ands	r2, r3
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	409a      	lsls	r2, r3
 80046b8:	0013      	movs	r3, r2
 80046ba:	693a      	ldr	r2, [r7, #16]
 80046bc:	4313      	orrs	r3, r2
 80046be:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	693a      	ldr	r2, [r7, #16]
 80046c4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	2203      	movs	r2, #3
 80046cc:	4013      	ands	r3, r2
 80046ce:	2b03      	cmp	r3, #3
 80046d0:	d017      	beq.n	8004702 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	68db      	ldr	r3, [r3, #12]
 80046d6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80046d8:	697b      	ldr	r3, [r7, #20]
 80046da:	005b      	lsls	r3, r3, #1
 80046dc:	2203      	movs	r2, #3
 80046de:	409a      	lsls	r2, r3
 80046e0:	0013      	movs	r3, r2
 80046e2:	43da      	mvns	r2, r3
 80046e4:	693b      	ldr	r3, [r7, #16]
 80046e6:	4013      	ands	r3, r2
 80046e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	689a      	ldr	r2, [r3, #8]
 80046ee:	697b      	ldr	r3, [r7, #20]
 80046f0:	005b      	lsls	r3, r3, #1
 80046f2:	409a      	lsls	r2, r3
 80046f4:	0013      	movs	r3, r2
 80046f6:	693a      	ldr	r2, [r7, #16]
 80046f8:	4313      	orrs	r3, r2
 80046fa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	693a      	ldr	r2, [r7, #16]
 8004700:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	2203      	movs	r2, #3
 8004708:	4013      	ands	r3, r2
 800470a:	2b02      	cmp	r3, #2
 800470c:	d123      	bne.n	8004756 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	08da      	lsrs	r2, r3, #3
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	3208      	adds	r2, #8
 8004716:	0092      	lsls	r2, r2, #2
 8004718:	58d3      	ldr	r3, [r2, r3]
 800471a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 800471c:	697b      	ldr	r3, [r7, #20]
 800471e:	2207      	movs	r2, #7
 8004720:	4013      	ands	r3, r2
 8004722:	009b      	lsls	r3, r3, #2
 8004724:	220f      	movs	r2, #15
 8004726:	409a      	lsls	r2, r3
 8004728:	0013      	movs	r3, r2
 800472a:	43da      	mvns	r2, r3
 800472c:	693b      	ldr	r3, [r7, #16]
 800472e:	4013      	ands	r3, r2
 8004730:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	691a      	ldr	r2, [r3, #16]
 8004736:	697b      	ldr	r3, [r7, #20]
 8004738:	2107      	movs	r1, #7
 800473a:	400b      	ands	r3, r1
 800473c:	009b      	lsls	r3, r3, #2
 800473e:	409a      	lsls	r2, r3
 8004740:	0013      	movs	r3, r2
 8004742:	693a      	ldr	r2, [r7, #16]
 8004744:	4313      	orrs	r3, r2
 8004746:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004748:	697b      	ldr	r3, [r7, #20]
 800474a:	08da      	lsrs	r2, r3, #3
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	3208      	adds	r2, #8
 8004750:	0092      	lsls	r2, r2, #2
 8004752:	6939      	ldr	r1, [r7, #16]
 8004754:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800475c:	697b      	ldr	r3, [r7, #20]
 800475e:	005b      	lsls	r3, r3, #1
 8004760:	2203      	movs	r2, #3
 8004762:	409a      	lsls	r2, r3
 8004764:	0013      	movs	r3, r2
 8004766:	43da      	mvns	r2, r3
 8004768:	693b      	ldr	r3, [r7, #16]
 800476a:	4013      	ands	r3, r2
 800476c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	2203      	movs	r2, #3
 8004774:	401a      	ands	r2, r3
 8004776:	697b      	ldr	r3, [r7, #20]
 8004778:	005b      	lsls	r3, r3, #1
 800477a:	409a      	lsls	r2, r3
 800477c:	0013      	movs	r3, r2
 800477e:	693a      	ldr	r2, [r7, #16]
 8004780:	4313      	orrs	r3, r2
 8004782:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	693a      	ldr	r2, [r7, #16]
 8004788:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	685a      	ldr	r2, [r3, #4]
 800478e:	23c0      	movs	r3, #192	; 0xc0
 8004790:	029b      	lsls	r3, r3, #10
 8004792:	4013      	ands	r3, r2
 8004794:	d100      	bne.n	8004798 <HAL_GPIO_Init+0x17c>
 8004796:	e09a      	b.n	80048ce <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004798:	4b54      	ldr	r3, [pc, #336]	; (80048ec <HAL_GPIO_Init+0x2d0>)
 800479a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800479c:	4b53      	ldr	r3, [pc, #332]	; (80048ec <HAL_GPIO_Init+0x2d0>)
 800479e:	2101      	movs	r1, #1
 80047a0:	430a      	orrs	r2, r1
 80047a2:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80047a4:	4a52      	ldr	r2, [pc, #328]	; (80048f0 <HAL_GPIO_Init+0x2d4>)
 80047a6:	697b      	ldr	r3, [r7, #20]
 80047a8:	089b      	lsrs	r3, r3, #2
 80047aa:	3302      	adds	r3, #2
 80047ac:	009b      	lsls	r3, r3, #2
 80047ae:	589b      	ldr	r3, [r3, r2]
 80047b0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80047b2:	697b      	ldr	r3, [r7, #20]
 80047b4:	2203      	movs	r2, #3
 80047b6:	4013      	ands	r3, r2
 80047b8:	009b      	lsls	r3, r3, #2
 80047ba:	220f      	movs	r2, #15
 80047bc:	409a      	lsls	r2, r3
 80047be:	0013      	movs	r3, r2
 80047c0:	43da      	mvns	r2, r3
 80047c2:	693b      	ldr	r3, [r7, #16]
 80047c4:	4013      	ands	r3, r2
 80047c6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80047c8:	687a      	ldr	r2, [r7, #4]
 80047ca:	23a0      	movs	r3, #160	; 0xa0
 80047cc:	05db      	lsls	r3, r3, #23
 80047ce:	429a      	cmp	r2, r3
 80047d0:	d019      	beq.n	8004806 <HAL_GPIO_Init+0x1ea>
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	4a47      	ldr	r2, [pc, #284]	; (80048f4 <HAL_GPIO_Init+0x2d8>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d013      	beq.n	8004802 <HAL_GPIO_Init+0x1e6>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	4a46      	ldr	r2, [pc, #280]	; (80048f8 <HAL_GPIO_Init+0x2dc>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d00d      	beq.n	80047fe <HAL_GPIO_Init+0x1e2>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	4a45      	ldr	r2, [pc, #276]	; (80048fc <HAL_GPIO_Init+0x2e0>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d007      	beq.n	80047fa <HAL_GPIO_Init+0x1de>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	4a44      	ldr	r2, [pc, #272]	; (8004900 <HAL_GPIO_Init+0x2e4>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d101      	bne.n	80047f6 <HAL_GPIO_Init+0x1da>
 80047f2:	2305      	movs	r3, #5
 80047f4:	e008      	b.n	8004808 <HAL_GPIO_Init+0x1ec>
 80047f6:	2306      	movs	r3, #6
 80047f8:	e006      	b.n	8004808 <HAL_GPIO_Init+0x1ec>
 80047fa:	2303      	movs	r3, #3
 80047fc:	e004      	b.n	8004808 <HAL_GPIO_Init+0x1ec>
 80047fe:	2302      	movs	r3, #2
 8004800:	e002      	b.n	8004808 <HAL_GPIO_Init+0x1ec>
 8004802:	2301      	movs	r3, #1
 8004804:	e000      	b.n	8004808 <HAL_GPIO_Init+0x1ec>
 8004806:	2300      	movs	r3, #0
 8004808:	697a      	ldr	r2, [r7, #20]
 800480a:	2103      	movs	r1, #3
 800480c:	400a      	ands	r2, r1
 800480e:	0092      	lsls	r2, r2, #2
 8004810:	4093      	lsls	r3, r2
 8004812:	693a      	ldr	r2, [r7, #16]
 8004814:	4313      	orrs	r3, r2
 8004816:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004818:	4935      	ldr	r1, [pc, #212]	; (80048f0 <HAL_GPIO_Init+0x2d4>)
 800481a:	697b      	ldr	r3, [r7, #20]
 800481c:	089b      	lsrs	r3, r3, #2
 800481e:	3302      	adds	r3, #2
 8004820:	009b      	lsls	r3, r3, #2
 8004822:	693a      	ldr	r2, [r7, #16]
 8004824:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004826:	4b37      	ldr	r3, [pc, #220]	; (8004904 <HAL_GPIO_Init+0x2e8>)
 8004828:	689b      	ldr	r3, [r3, #8]
 800482a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	43da      	mvns	r2, r3
 8004830:	693b      	ldr	r3, [r7, #16]
 8004832:	4013      	ands	r3, r2
 8004834:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	685a      	ldr	r2, [r3, #4]
 800483a:	2380      	movs	r3, #128	; 0x80
 800483c:	035b      	lsls	r3, r3, #13
 800483e:	4013      	ands	r3, r2
 8004840:	d003      	beq.n	800484a <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 8004842:	693a      	ldr	r2, [r7, #16]
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	4313      	orrs	r3, r2
 8004848:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800484a:	4b2e      	ldr	r3, [pc, #184]	; (8004904 <HAL_GPIO_Init+0x2e8>)
 800484c:	693a      	ldr	r2, [r7, #16]
 800484e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8004850:	4b2c      	ldr	r3, [pc, #176]	; (8004904 <HAL_GPIO_Init+0x2e8>)
 8004852:	68db      	ldr	r3, [r3, #12]
 8004854:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	43da      	mvns	r2, r3
 800485a:	693b      	ldr	r3, [r7, #16]
 800485c:	4013      	ands	r3, r2
 800485e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	685a      	ldr	r2, [r3, #4]
 8004864:	2380      	movs	r3, #128	; 0x80
 8004866:	039b      	lsls	r3, r3, #14
 8004868:	4013      	ands	r3, r2
 800486a:	d003      	beq.n	8004874 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 800486c:	693a      	ldr	r2, [r7, #16]
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	4313      	orrs	r3, r2
 8004872:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004874:	4b23      	ldr	r3, [pc, #140]	; (8004904 <HAL_GPIO_Init+0x2e8>)
 8004876:	693a      	ldr	r2, [r7, #16]
 8004878:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 800487a:	4b22      	ldr	r3, [pc, #136]	; (8004904 <HAL_GPIO_Init+0x2e8>)
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	43da      	mvns	r2, r3
 8004884:	693b      	ldr	r3, [r7, #16]
 8004886:	4013      	ands	r3, r2
 8004888:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	685a      	ldr	r2, [r3, #4]
 800488e:	2380      	movs	r3, #128	; 0x80
 8004890:	029b      	lsls	r3, r3, #10
 8004892:	4013      	ands	r3, r2
 8004894:	d003      	beq.n	800489e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004896:	693a      	ldr	r2, [r7, #16]
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	4313      	orrs	r3, r2
 800489c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800489e:	4b19      	ldr	r3, [pc, #100]	; (8004904 <HAL_GPIO_Init+0x2e8>)
 80048a0:	693a      	ldr	r2, [r7, #16]
 80048a2:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80048a4:	4b17      	ldr	r3, [pc, #92]	; (8004904 <HAL_GPIO_Init+0x2e8>)
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	43da      	mvns	r2, r3
 80048ae:	693b      	ldr	r3, [r7, #16]
 80048b0:	4013      	ands	r3, r2
 80048b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	685a      	ldr	r2, [r3, #4]
 80048b8:	2380      	movs	r3, #128	; 0x80
 80048ba:	025b      	lsls	r3, r3, #9
 80048bc:	4013      	ands	r3, r2
 80048be:	d003      	beq.n	80048c8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80048c0:	693a      	ldr	r2, [r7, #16]
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	4313      	orrs	r3, r2
 80048c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80048c8:	4b0e      	ldr	r3, [pc, #56]	; (8004904 <HAL_GPIO_Init+0x2e8>)
 80048ca:	693a      	ldr	r2, [r7, #16]
 80048cc:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 80048ce:	697b      	ldr	r3, [r7, #20]
 80048d0:	3301      	adds	r3, #1
 80048d2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	681a      	ldr	r2, [r3, #0]
 80048d8:	697b      	ldr	r3, [r7, #20]
 80048da:	40da      	lsrs	r2, r3
 80048dc:	1e13      	subs	r3, r2, #0
 80048de:	d000      	beq.n	80048e2 <HAL_GPIO_Init+0x2c6>
 80048e0:	e6a8      	b.n	8004634 <HAL_GPIO_Init+0x18>
  }
}
 80048e2:	46c0      	nop			; (mov r8, r8)
 80048e4:	46c0      	nop			; (mov r8, r8)
 80048e6:	46bd      	mov	sp, r7
 80048e8:	b006      	add	sp, #24
 80048ea:	bd80      	pop	{r7, pc}
 80048ec:	40021000 	.word	0x40021000
 80048f0:	40010000 	.word	0x40010000
 80048f4:	50000400 	.word	0x50000400
 80048f8:	50000800 	.word	0x50000800
 80048fc:	50000c00 	.word	0x50000c00
 8004900:	50001c00 	.word	0x50001c00
 8004904:	40010400 	.word	0x40010400

08004908 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	b084      	sub	sp, #16
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
 8004910:	000a      	movs	r2, r1
 8004912:	1cbb      	adds	r3, r7, #2
 8004914:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	691b      	ldr	r3, [r3, #16]
 800491a:	1cba      	adds	r2, r7, #2
 800491c:	8812      	ldrh	r2, [r2, #0]
 800491e:	4013      	ands	r3, r2
 8004920:	d004      	beq.n	800492c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8004922:	230f      	movs	r3, #15
 8004924:	18fb      	adds	r3, r7, r3
 8004926:	2201      	movs	r2, #1
 8004928:	701a      	strb	r2, [r3, #0]
 800492a:	e003      	b.n	8004934 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800492c:	230f      	movs	r3, #15
 800492e:	18fb      	adds	r3, r7, r3
 8004930:	2200      	movs	r2, #0
 8004932:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8004934:	230f      	movs	r3, #15
 8004936:	18fb      	adds	r3, r7, r3
 8004938:	781b      	ldrb	r3, [r3, #0]
}
 800493a:	0018      	movs	r0, r3
 800493c:	46bd      	mov	sp, r7
 800493e:	b004      	add	sp, #16
 8004940:	bd80      	pop	{r7, pc}

08004942 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004942:	b580      	push	{r7, lr}
 8004944:	b082      	sub	sp, #8
 8004946:	af00      	add	r7, sp, #0
 8004948:	6078      	str	r0, [r7, #4]
 800494a:	0008      	movs	r0, r1
 800494c:	0011      	movs	r1, r2
 800494e:	1cbb      	adds	r3, r7, #2
 8004950:	1c02      	adds	r2, r0, #0
 8004952:	801a      	strh	r2, [r3, #0]
 8004954:	1c7b      	adds	r3, r7, #1
 8004956:	1c0a      	adds	r2, r1, #0
 8004958:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800495a:	1c7b      	adds	r3, r7, #1
 800495c:	781b      	ldrb	r3, [r3, #0]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d004      	beq.n	800496c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004962:	1cbb      	adds	r3, r7, #2
 8004964:	881a      	ldrh	r2, [r3, #0]
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 800496a:	e003      	b.n	8004974 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 800496c:	1cbb      	adds	r3, r7, #2
 800496e:	881a      	ldrh	r2, [r3, #0]
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004974:	46c0      	nop			; (mov r8, r8)
 8004976:	46bd      	mov	sp, r7
 8004978:	b002      	add	sp, #8
 800497a:	bd80      	pop	{r7, pc}

0800497c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b082      	sub	sp, #8
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d101      	bne.n	800498e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800498a:	2301      	movs	r3, #1
 800498c:	e082      	b.n	8004a94 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2241      	movs	r2, #65	; 0x41
 8004992:	5c9b      	ldrb	r3, [r3, r2]
 8004994:	b2db      	uxtb	r3, r3
 8004996:	2b00      	cmp	r3, #0
 8004998:	d107      	bne.n	80049aa <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2240      	movs	r2, #64	; 0x40
 800499e:	2100      	movs	r1, #0
 80049a0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	0018      	movs	r0, r3
 80049a6:	f7fe ff9d 	bl	80038e4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	2241      	movs	r2, #65	; 0x41
 80049ae:	2124      	movs	r1, #36	; 0x24
 80049b0:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	681a      	ldr	r2, [r3, #0]
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	2101      	movs	r1, #1
 80049be:	438a      	bics	r2, r1
 80049c0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	685a      	ldr	r2, [r3, #4]
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	4934      	ldr	r1, [pc, #208]	; (8004a9c <HAL_I2C_Init+0x120>)
 80049cc:	400a      	ands	r2, r1
 80049ce:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	689a      	ldr	r2, [r3, #8]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	4931      	ldr	r1, [pc, #196]	; (8004aa0 <HAL_I2C_Init+0x124>)
 80049dc:	400a      	ands	r2, r1
 80049de:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	68db      	ldr	r3, [r3, #12]
 80049e4:	2b01      	cmp	r3, #1
 80049e6:	d108      	bne.n	80049fa <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	689a      	ldr	r2, [r3, #8]
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	2180      	movs	r1, #128	; 0x80
 80049f2:	0209      	lsls	r1, r1, #8
 80049f4:	430a      	orrs	r2, r1
 80049f6:	609a      	str	r2, [r3, #8]
 80049f8:	e007      	b.n	8004a0a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	689a      	ldr	r2, [r3, #8]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	2184      	movs	r1, #132	; 0x84
 8004a04:	0209      	lsls	r1, r1, #8
 8004a06:	430a      	orrs	r2, r1
 8004a08:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	68db      	ldr	r3, [r3, #12]
 8004a0e:	2b02      	cmp	r3, #2
 8004a10:	d104      	bne.n	8004a1c <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	2280      	movs	r2, #128	; 0x80
 8004a18:	0112      	lsls	r2, r2, #4
 8004a1a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	685a      	ldr	r2, [r3, #4]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	491f      	ldr	r1, [pc, #124]	; (8004aa4 <HAL_I2C_Init+0x128>)
 8004a28:	430a      	orrs	r2, r1
 8004a2a:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	68da      	ldr	r2, [r3, #12]
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	491a      	ldr	r1, [pc, #104]	; (8004aa0 <HAL_I2C_Init+0x124>)
 8004a38:	400a      	ands	r2, r1
 8004a3a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	691a      	ldr	r2, [r3, #16]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	695b      	ldr	r3, [r3, #20]
 8004a44:	431a      	orrs	r2, r3
 8004a46:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	699b      	ldr	r3, [r3, #24]
 8004a4c:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	430a      	orrs	r2, r1
 8004a54:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	69d9      	ldr	r1, [r3, #28]
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6a1a      	ldr	r2, [r3, #32]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	430a      	orrs	r2, r1
 8004a64:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	681a      	ldr	r2, [r3, #0]
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	2101      	movs	r1, #1
 8004a72:	430a      	orrs	r2, r1
 8004a74:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2241      	movs	r2, #65	; 0x41
 8004a80:	2120      	movs	r1, #32
 8004a82:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2200      	movs	r2, #0
 8004a88:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2242      	movs	r2, #66	; 0x42
 8004a8e:	2100      	movs	r1, #0
 8004a90:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004a92:	2300      	movs	r3, #0
}
 8004a94:	0018      	movs	r0, r3
 8004a96:	46bd      	mov	sp, r7
 8004a98:	b002      	add	sp, #8
 8004a9a:	bd80      	pop	{r7, pc}
 8004a9c:	f0ffffff 	.word	0xf0ffffff
 8004aa0:	ffff7fff 	.word	0xffff7fff
 8004aa4:	02008000 	.word	0x02008000

08004aa8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b084      	sub	sp, #16
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	699b      	ldr	r3, [r3, #24]
 8004ab6:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d005      	beq.n	8004ad4 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004acc:	68ba      	ldr	r2, [r7, #8]
 8004ace:	68f9      	ldr	r1, [r7, #12]
 8004ad0:	6878      	ldr	r0, [r7, #4]
 8004ad2:	4798      	blx	r3
  }
}
 8004ad4:	46c0      	nop			; (mov r8, r8)
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	b004      	add	sp, #16
 8004ada:	bd80      	pop	{r7, pc}

08004adc <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b086      	sub	sp, #24
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	699b      	ldr	r3, [r3, #24]
 8004aea:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8004af4:	697a      	ldr	r2, [r7, #20]
 8004af6:	2380      	movs	r3, #128	; 0x80
 8004af8:	005b      	lsls	r3, r3, #1
 8004afa:	4013      	ands	r3, r2
 8004afc:	d00e      	beq.n	8004b1c <HAL_I2C_ER_IRQHandler+0x40>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004afe:	693b      	ldr	r3, [r7, #16]
 8004b00:	2280      	movs	r2, #128	; 0x80
 8004b02:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8004b04:	d00a      	beq.n	8004b1c <HAL_I2C_ER_IRQHandler+0x40>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b0a:	2201      	movs	r2, #1
 8004b0c:	431a      	orrs	r2, r3
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	2280      	movs	r2, #128	; 0x80
 8004b18:	0052      	lsls	r2, r2, #1
 8004b1a:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8004b1c:	697a      	ldr	r2, [r7, #20]
 8004b1e:	2380      	movs	r3, #128	; 0x80
 8004b20:	00db      	lsls	r3, r3, #3
 8004b22:	4013      	ands	r3, r2
 8004b24:	d00e      	beq.n	8004b44 <HAL_I2C_ER_IRQHandler+0x68>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004b26:	693b      	ldr	r3, [r7, #16]
 8004b28:	2280      	movs	r2, #128	; 0x80
 8004b2a:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8004b2c:	d00a      	beq.n	8004b44 <HAL_I2C_ER_IRQHandler+0x68>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b32:	2208      	movs	r2, #8
 8004b34:	431a      	orrs	r2, r3
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	2280      	movs	r2, #128	; 0x80
 8004b40:	00d2      	lsls	r2, r2, #3
 8004b42:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004b44:	697a      	ldr	r2, [r7, #20]
 8004b46:	2380      	movs	r3, #128	; 0x80
 8004b48:	009b      	lsls	r3, r3, #2
 8004b4a:	4013      	ands	r3, r2
 8004b4c:	d00e      	beq.n	8004b6c <HAL_I2C_ER_IRQHandler+0x90>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004b4e:	693b      	ldr	r3, [r7, #16]
 8004b50:	2280      	movs	r2, #128	; 0x80
 8004b52:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004b54:	d00a      	beq.n	8004b6c <HAL_I2C_ER_IRQHandler+0x90>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b5a:	2202      	movs	r2, #2
 8004b5c:	431a      	orrs	r2, r3
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	2280      	movs	r2, #128	; 0x80
 8004b68:	0092      	lsls	r2, r2, #2
 8004b6a:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b70:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	220b      	movs	r2, #11
 8004b76:	4013      	ands	r3, r2
 8004b78:	d005      	beq.n	8004b86 <HAL_I2C_ER_IRQHandler+0xaa>
  {
    I2C_ITError(hi2c, tmperror);
 8004b7a:	68fa      	ldr	r2, [r7, #12]
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	0011      	movs	r1, r2
 8004b80:	0018      	movs	r0, r3
 8004b82:	f000 fbbd 	bl	8005300 <I2C_ITError>
  }
}
 8004b86:	46c0      	nop			; (mov r8, r8)
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	b006      	add	sp, #24
 8004b8c:	bd80      	pop	{r7, pc}

08004b8e <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004b8e:	b580      	push	{r7, lr}
 8004b90:	b082      	sub	sp, #8
 8004b92:	af00      	add	r7, sp, #0
 8004b94:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004b96:	46c0      	nop			; (mov r8, r8)
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	b002      	add	sp, #8
 8004b9c:	bd80      	pop	{r7, pc}

08004b9e <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004b9e:	b580      	push	{r7, lr}
 8004ba0:	b082      	sub	sp, #8
 8004ba2:	af00      	add	r7, sp, #0
 8004ba4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004ba6:	46c0      	nop			; (mov r8, r8)
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	b002      	add	sp, #8
 8004bac:	bd80      	pop	{r7, pc}

08004bae <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004bae:	b580      	push	{r7, lr}
 8004bb0:	b082      	sub	sp, #8
 8004bb2:	af00      	add	r7, sp, #0
 8004bb4:	6078      	str	r0, [r7, #4]
 8004bb6:	0008      	movs	r0, r1
 8004bb8:	0011      	movs	r1, r2
 8004bba:	1cfb      	adds	r3, r7, #3
 8004bbc:	1c02      	adds	r2, r0, #0
 8004bbe:	701a      	strb	r2, [r3, #0]
 8004bc0:	003b      	movs	r3, r7
 8004bc2:	1c0a      	adds	r2, r1, #0
 8004bc4:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004bc6:	46c0      	nop			; (mov r8, r8)
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	b002      	add	sp, #8
 8004bcc:	bd80      	pop	{r7, pc}

08004bce <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004bce:	b580      	push	{r7, lr}
 8004bd0:	b082      	sub	sp, #8
 8004bd2:	af00      	add	r7, sp, #0
 8004bd4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8004bd6:	46c0      	nop			; (mov r8, r8)
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	b002      	add	sp, #8
 8004bdc:	bd80      	pop	{r7, pc}

08004bde <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004bde:	b580      	push	{r7, lr}
 8004be0:	b082      	sub	sp, #8
 8004be2:	af00      	add	r7, sp, #0
 8004be4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004be6:	46c0      	nop			; (mov r8, r8)
 8004be8:	46bd      	mov	sp, r7
 8004bea:	b002      	add	sp, #8
 8004bec:	bd80      	pop	{r7, pc}

08004bee <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004bee:	b580      	push	{r7, lr}
 8004bf0:	b082      	sub	sp, #8
 8004bf2:	af00      	add	r7, sp, #0
 8004bf4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004bf6:	46c0      	nop			; (mov r8, r8)
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	b002      	add	sp, #8
 8004bfc:	bd80      	pop	{r7, pc}
	...

08004c00 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b086      	sub	sp, #24
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	60f8      	str	r0, [r7, #12]
 8004c08:	60b9      	str	r1, [r7, #8]
 8004c0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c10:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8004c12:	68bb      	ldr	r3, [r7, #8]
 8004c14:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	2240      	movs	r2, #64	; 0x40
 8004c1a:	5c9b      	ldrb	r3, [r3, r2]
 8004c1c:	2b01      	cmp	r3, #1
 8004c1e:	d101      	bne.n	8004c24 <I2C_Slave_ISR_IT+0x24>
 8004c20:	2302      	movs	r3, #2
 8004c22:	e0e6      	b.n	8004df2 <I2C_Slave_ISR_IT+0x1f2>
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	2240      	movs	r2, #64	; 0x40
 8004c28:	2101      	movs	r1, #1
 8004c2a:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004c2c:	693b      	ldr	r3, [r7, #16]
 8004c2e:	2220      	movs	r2, #32
 8004c30:	4013      	ands	r3, r2
 8004c32:	d009      	beq.n	8004c48 <I2C_Slave_ISR_IT+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2220      	movs	r2, #32
 8004c38:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004c3a:	d005      	beq.n	8004c48 <I2C_Slave_ISR_IT+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8004c3c:	693a      	ldr	r2, [r7, #16]
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	0011      	movs	r1, r2
 8004c42:	0018      	movs	r0, r3
 8004c44:	f000 f9e4 	bl	8005010 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004c48:	693b      	ldr	r3, [r7, #16]
 8004c4a:	2210      	movs	r2, #16
 8004c4c:	4013      	ands	r3, r2
 8004c4e:	d052      	beq.n	8004cf6 <I2C_Slave_ISR_IT+0xf6>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2210      	movs	r2, #16
 8004c54:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004c56:	d04e      	beq.n	8004cf6 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c5c:	b29b      	uxth	r3, r3
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d12d      	bne.n	8004cbe <I2C_Slave_ISR_IT+0xbe>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	2241      	movs	r2, #65	; 0x41
 8004c66:	5c9b      	ldrb	r3, [r3, r2]
 8004c68:	b2db      	uxtb	r3, r3
 8004c6a:	2b28      	cmp	r3, #40	; 0x28
 8004c6c:	d10b      	bne.n	8004c86 <I2C_Slave_ISR_IT+0x86>
 8004c6e:	697a      	ldr	r2, [r7, #20]
 8004c70:	2380      	movs	r3, #128	; 0x80
 8004c72:	049b      	lsls	r3, r3, #18
 8004c74:	429a      	cmp	r2, r3
 8004c76:	d106      	bne.n	8004c86 <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8004c78:	693a      	ldr	r2, [r7, #16]
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	0011      	movs	r1, r2
 8004c7e:	0018      	movs	r0, r3
 8004c80:	f000 fae6 	bl	8005250 <I2C_ITListenCplt>
 8004c84:	e036      	b.n	8004cf4 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	2241      	movs	r2, #65	; 0x41
 8004c8a:	5c9b      	ldrb	r3, [r3, r2]
 8004c8c:	b2db      	uxtb	r3, r3
 8004c8e:	2b29      	cmp	r3, #41	; 0x29
 8004c90:	d110      	bne.n	8004cb4 <I2C_Slave_ISR_IT+0xb4>
 8004c92:	697b      	ldr	r3, [r7, #20]
 8004c94:	4a59      	ldr	r2, [pc, #356]	; (8004dfc <I2C_Slave_ISR_IT+0x1fc>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d00c      	beq.n	8004cb4 <I2C_Slave_ISR_IT+0xb4>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	2210      	movs	r2, #16
 8004ca0:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	0018      	movs	r0, r3
 8004ca6:	f000 fc56 	bl	8005556 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	0018      	movs	r0, r3
 8004cae:	f000 f94b 	bl	8004f48 <I2C_ITSlaveSeqCplt>
 8004cb2:	e01f      	b.n	8004cf4 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	2210      	movs	r2, #16
 8004cba:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8004cbc:	e091      	b.n	8004de2 <I2C_Slave_ISR_IT+0x1e2>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	2210      	movs	r2, #16
 8004cc4:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cca:	2204      	movs	r2, #4
 8004ccc:	431a      	orrs	r2, r3
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d005      	beq.n	8004ce4 <I2C_Slave_ISR_IT+0xe4>
 8004cd8:	697a      	ldr	r2, [r7, #20]
 8004cda:	2380      	movs	r3, #128	; 0x80
 8004cdc:	045b      	lsls	r3, r3, #17
 8004cde:	429a      	cmp	r2, r3
 8004ce0:	d000      	beq.n	8004ce4 <I2C_Slave_ISR_IT+0xe4>
 8004ce2:	e07e      	b.n	8004de2 <I2C_Slave_ISR_IT+0x1e2>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	0011      	movs	r1, r2
 8004cec:	0018      	movs	r0, r3
 8004cee:	f000 fb07 	bl	8005300 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8004cf2:	e076      	b.n	8004de2 <I2C_Slave_ISR_IT+0x1e2>
 8004cf4:	e075      	b.n	8004de2 <I2C_Slave_ISR_IT+0x1e2>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004cf6:	693b      	ldr	r3, [r7, #16]
 8004cf8:	2204      	movs	r2, #4
 8004cfa:	4013      	ands	r3, r2
 8004cfc:	d02f      	beq.n	8004d5e <I2C_Slave_ISR_IT+0x15e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2204      	movs	r2, #4
 8004d02:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004d04:	d02b      	beq.n	8004d5e <I2C_Slave_ISR_IT+0x15e>
  {
    if (hi2c->XferCount > 0U)
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d0a:	b29b      	uxth	r3, r3
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d018      	beq.n	8004d42 <I2C_Slave_ISR_IT+0x142>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d1a:	b2d2      	uxtb	r2, r2
 8004d1c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d22:	1c5a      	adds	r2, r3, #1
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d2c:	3b01      	subs	r3, #1
 8004d2e:	b29a      	uxth	r2, r3
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d38:	b29b      	uxth	r3, r3
 8004d3a:	3b01      	subs	r3, #1
 8004d3c:	b29a      	uxth	r2, r3
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d46:	b29b      	uxth	r3, r3
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d14c      	bne.n	8004de6 <I2C_Slave_ISR_IT+0x1e6>
 8004d4c:	697b      	ldr	r3, [r7, #20]
 8004d4e:	4a2b      	ldr	r2, [pc, #172]	; (8004dfc <I2C_Slave_ISR_IT+0x1fc>)
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d048      	beq.n	8004de6 <I2C_Slave_ISR_IT+0x1e6>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	0018      	movs	r0, r3
 8004d58:	f000 f8f6 	bl	8004f48 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8004d5c:	e043      	b.n	8004de6 <I2C_Slave_ISR_IT+0x1e6>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004d5e:	693b      	ldr	r3, [r7, #16]
 8004d60:	2208      	movs	r2, #8
 8004d62:	4013      	ands	r3, r2
 8004d64:	d00a      	beq.n	8004d7c <I2C_Slave_ISR_IT+0x17c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2208      	movs	r2, #8
 8004d6a:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004d6c:	d006      	beq.n	8004d7c <I2C_Slave_ISR_IT+0x17c>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8004d6e:	693a      	ldr	r2, [r7, #16]
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	0011      	movs	r1, r2
 8004d74:	0018      	movs	r0, r3
 8004d76:	f000 f843 	bl	8004e00 <I2C_ITAddrCplt>
 8004d7a:	e035      	b.n	8004de8 <I2C_Slave_ISR_IT+0x1e8>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004d7c:	693b      	ldr	r3, [r7, #16]
 8004d7e:	2202      	movs	r2, #2
 8004d80:	4013      	ands	r3, r2
 8004d82:	d031      	beq.n	8004de8 <I2C_Slave_ISR_IT+0x1e8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2202      	movs	r2, #2
 8004d88:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004d8a:	d02d      	beq.n	8004de8 <I2C_Slave_ISR_IT+0x1e8>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d90:	b29b      	uxth	r3, r3
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d018      	beq.n	8004dc8 <I2C_Slave_ISR_IT+0x1c8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d9a:	781a      	ldrb	r2, [r3, #0]
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004da6:	1c5a      	adds	r2, r3, #1
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004db0:	b29b      	uxth	r3, r3
 8004db2:	3b01      	subs	r3, #1
 8004db4:	b29a      	uxth	r2, r3
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004dbe:	3b01      	subs	r3, #1
 8004dc0:	b29a      	uxth	r2, r3
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	851a      	strh	r2, [r3, #40]	; 0x28
 8004dc6:	e00f      	b.n	8004de8 <I2C_Slave_ISR_IT+0x1e8>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8004dc8:	697a      	ldr	r2, [r7, #20]
 8004dca:	2380      	movs	r3, #128	; 0x80
 8004dcc:	045b      	lsls	r3, r3, #17
 8004dce:	429a      	cmp	r2, r3
 8004dd0:	d002      	beq.n	8004dd8 <I2C_Slave_ISR_IT+0x1d8>
 8004dd2:	697b      	ldr	r3, [r7, #20]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d107      	bne.n	8004de8 <I2C_Slave_ISR_IT+0x1e8>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	0018      	movs	r0, r3
 8004ddc:	f000 f8b4 	bl	8004f48 <I2C_ITSlaveSeqCplt>
 8004de0:	e002      	b.n	8004de8 <I2C_Slave_ISR_IT+0x1e8>
    if (hi2c->XferCount == 0U)
 8004de2:	46c0      	nop			; (mov r8, r8)
 8004de4:	e000      	b.n	8004de8 <I2C_Slave_ISR_IT+0x1e8>
    if ((hi2c->XferCount == 0U) && \
 8004de6:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	2240      	movs	r2, #64	; 0x40
 8004dec:	2100      	movs	r1, #0
 8004dee:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004df0:	2300      	movs	r3, #0
}
 8004df2:	0018      	movs	r0, r3
 8004df4:	46bd      	mov	sp, r7
 8004df6:	b006      	add	sp, #24
 8004df8:	bd80      	pop	{r7, pc}
 8004dfa:	46c0      	nop			; (mov r8, r8)
 8004dfc:	ffff0000 	.word	0xffff0000

08004e00 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004e00:	b5b0      	push	{r4, r5, r7, lr}
 8004e02:	b084      	sub	sp, #16
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
 8004e08:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2241      	movs	r2, #65	; 0x41
 8004e0e:	5c9b      	ldrb	r3, [r3, r2]
 8004e10:	b2db      	uxtb	r3, r3
 8004e12:	001a      	movs	r2, r3
 8004e14:	2328      	movs	r3, #40	; 0x28
 8004e16:	4013      	ands	r3, r2
 8004e18:	2b28      	cmp	r3, #40	; 0x28
 8004e1a:	d000      	beq.n	8004e1e <I2C_ITAddrCplt+0x1e>
 8004e1c:	e088      	b.n	8004f30 <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	699b      	ldr	r3, [r3, #24]
 8004e24:	0c1b      	lsrs	r3, r3, #16
 8004e26:	b2da      	uxtb	r2, r3
 8004e28:	250f      	movs	r5, #15
 8004e2a:	197b      	adds	r3, r7, r5
 8004e2c:	2101      	movs	r1, #1
 8004e2e:	400a      	ands	r2, r1
 8004e30:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	699b      	ldr	r3, [r3, #24]
 8004e38:	0c1b      	lsrs	r3, r3, #16
 8004e3a:	b29a      	uxth	r2, r3
 8004e3c:	200c      	movs	r0, #12
 8004e3e:	183b      	adds	r3, r7, r0
 8004e40:	21fe      	movs	r1, #254	; 0xfe
 8004e42:	400a      	ands	r2, r1
 8004e44:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	689b      	ldr	r3, [r3, #8]
 8004e4c:	b29a      	uxth	r2, r3
 8004e4e:	240a      	movs	r4, #10
 8004e50:	193b      	adds	r3, r7, r4
 8004e52:	0592      	lsls	r2, r2, #22
 8004e54:	0d92      	lsrs	r2, r2, #22
 8004e56:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	68db      	ldr	r3, [r3, #12]
 8004e5e:	b29a      	uxth	r2, r3
 8004e60:	2308      	movs	r3, #8
 8004e62:	18fb      	adds	r3, r7, r3
 8004e64:	21fe      	movs	r1, #254	; 0xfe
 8004e66:	400a      	ands	r2, r1
 8004e68:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	68db      	ldr	r3, [r3, #12]
 8004e6e:	2b02      	cmp	r3, #2
 8004e70:	d148      	bne.n	8004f04 <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8004e72:	0021      	movs	r1, r4
 8004e74:	187b      	adds	r3, r7, r1
 8004e76:	881b      	ldrh	r3, [r3, #0]
 8004e78:	09db      	lsrs	r3, r3, #7
 8004e7a:	b29a      	uxth	r2, r3
 8004e7c:	183b      	adds	r3, r7, r0
 8004e7e:	881b      	ldrh	r3, [r3, #0]
 8004e80:	4053      	eors	r3, r2
 8004e82:	b29b      	uxth	r3, r3
 8004e84:	001a      	movs	r2, r3
 8004e86:	2306      	movs	r3, #6
 8004e88:	4013      	ands	r3, r2
 8004e8a:	d120      	bne.n	8004ece <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 8004e8c:	183b      	adds	r3, r7, r0
 8004e8e:	187a      	adds	r2, r7, r1
 8004e90:	8812      	ldrh	r2, [r2, #0]
 8004e92:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e98:	1c5a      	adds	r2, r3, #1
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ea2:	2b02      	cmp	r3, #2
 8004ea4:	d14c      	bne.n	8004f40 <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	2208      	movs	r2, #8
 8004eb2:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2240      	movs	r2, #64	; 0x40
 8004eb8:	2100      	movs	r1, #0
 8004eba:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004ebc:	183b      	adds	r3, r7, r0
 8004ebe:	881a      	ldrh	r2, [r3, #0]
 8004ec0:	197b      	adds	r3, r7, r5
 8004ec2:	7819      	ldrb	r1, [r3, #0]
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	0018      	movs	r0, r3
 8004ec8:	f7ff fe71 	bl	8004bae <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004ecc:	e038      	b.n	8004f40 <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 8004ece:	240c      	movs	r4, #12
 8004ed0:	193b      	adds	r3, r7, r4
 8004ed2:	2208      	movs	r2, #8
 8004ed4:	18ba      	adds	r2, r7, r2
 8004ed6:	8812      	ldrh	r2, [r2, #0]
 8004ed8:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004eda:	2380      	movs	r3, #128	; 0x80
 8004edc:	021a      	lsls	r2, r3, #8
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	0011      	movs	r1, r2
 8004ee2:	0018      	movs	r0, r3
 8004ee4:	f000 fb78 	bl	80055d8 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2240      	movs	r2, #64	; 0x40
 8004eec:	2100      	movs	r1, #0
 8004eee:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004ef0:	193b      	adds	r3, r7, r4
 8004ef2:	881a      	ldrh	r2, [r3, #0]
 8004ef4:	230f      	movs	r3, #15
 8004ef6:	18fb      	adds	r3, r7, r3
 8004ef8:	7819      	ldrb	r1, [r3, #0]
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	0018      	movs	r0, r3
 8004efe:	f7ff fe56 	bl	8004bae <HAL_I2C_AddrCallback>
}
 8004f02:	e01d      	b.n	8004f40 <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004f04:	2380      	movs	r3, #128	; 0x80
 8004f06:	021a      	lsls	r2, r3, #8
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	0011      	movs	r1, r2
 8004f0c:	0018      	movs	r0, r3
 8004f0e:	f000 fb63 	bl	80055d8 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2240      	movs	r2, #64	; 0x40
 8004f16:	2100      	movs	r1, #0
 8004f18:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004f1a:	230c      	movs	r3, #12
 8004f1c:	18fb      	adds	r3, r7, r3
 8004f1e:	881a      	ldrh	r2, [r3, #0]
 8004f20:	230f      	movs	r3, #15
 8004f22:	18fb      	adds	r3, r7, r3
 8004f24:	7819      	ldrb	r1, [r3, #0]
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	0018      	movs	r0, r3
 8004f2a:	f7ff fe40 	bl	8004bae <HAL_I2C_AddrCallback>
}
 8004f2e:	e007      	b.n	8004f40 <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	2208      	movs	r2, #8
 8004f36:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2240      	movs	r2, #64	; 0x40
 8004f3c:	2100      	movs	r1, #0
 8004f3e:	5499      	strb	r1, [r3, r2]
}
 8004f40:	46c0      	nop			; (mov r8, r8)
 8004f42:	46bd      	mov	sp, r7
 8004f44:	b004      	add	sp, #16
 8004f46:	bdb0      	pop	{r4, r5, r7, pc}

08004f48 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b084      	sub	sp, #16
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2242      	movs	r2, #66	; 0x42
 8004f5c:	2100      	movs	r1, #0
 8004f5e:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004f60:	68fa      	ldr	r2, [r7, #12]
 8004f62:	2380      	movs	r3, #128	; 0x80
 8004f64:	01db      	lsls	r3, r3, #7
 8004f66:	4013      	ands	r3, r2
 8004f68:	d008      	beq.n	8004f7c <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	681a      	ldr	r2, [r3, #0]
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4924      	ldr	r1, [pc, #144]	; (8005008 <I2C_ITSlaveSeqCplt+0xc0>)
 8004f76:	400a      	ands	r2, r1
 8004f78:	601a      	str	r2, [r3, #0]
 8004f7a:	e00c      	b.n	8004f96 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004f7c:	68fa      	ldr	r2, [r7, #12]
 8004f7e:	2380      	movs	r3, #128	; 0x80
 8004f80:	021b      	lsls	r3, r3, #8
 8004f82:	4013      	ands	r3, r2
 8004f84:	d007      	beq.n	8004f96 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	681a      	ldr	r2, [r3, #0]
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	491e      	ldr	r1, [pc, #120]	; (800500c <I2C_ITSlaveSeqCplt+0xc4>)
 8004f92:	400a      	ands	r2, r1
 8004f94:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	2241      	movs	r2, #65	; 0x41
 8004f9a:	5c9b      	ldrb	r3, [r3, r2]
 8004f9c:	b2db      	uxtb	r3, r3
 8004f9e:	2b29      	cmp	r3, #41	; 0x29
 8004fa0:	d114      	bne.n	8004fcc <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2241      	movs	r2, #65	; 0x41
 8004fa6:	2128      	movs	r1, #40	; 0x28
 8004fa8:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2221      	movs	r2, #33	; 0x21
 8004fae:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2101      	movs	r1, #1
 8004fb4:	0018      	movs	r0, r3
 8004fb6:	f000 fb0f 	bl	80055d8 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2240      	movs	r2, #64	; 0x40
 8004fbe:	2100      	movs	r1, #0
 8004fc0:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	0018      	movs	r0, r3
 8004fc6:	f7ff fde2 	bl	8004b8e <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004fca:	e019      	b.n	8005000 <I2C_ITSlaveSeqCplt+0xb8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2241      	movs	r2, #65	; 0x41
 8004fd0:	5c9b      	ldrb	r3, [r3, r2]
 8004fd2:	b2db      	uxtb	r3, r3
 8004fd4:	2b2a      	cmp	r3, #42	; 0x2a
 8004fd6:	d113      	bne.n	8005000 <I2C_ITSlaveSeqCplt+0xb8>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2241      	movs	r2, #65	; 0x41
 8004fdc:	2128      	movs	r1, #40	; 0x28
 8004fde:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2222      	movs	r2, #34	; 0x22
 8004fe4:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2102      	movs	r1, #2
 8004fea:	0018      	movs	r0, r3
 8004fec:	f000 faf4 	bl	80055d8 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2240      	movs	r2, #64	; 0x40
 8004ff4:	2100      	movs	r1, #0
 8004ff6:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	0018      	movs	r0, r3
 8004ffc:	f7ff fdcf 	bl	8004b9e <HAL_I2C_SlaveRxCpltCallback>
}
 8005000:	46c0      	nop			; (mov r8, r8)
 8005002:	46bd      	mov	sp, r7
 8005004:	b004      	add	sp, #16
 8005006:	bd80      	pop	{r7, pc}
 8005008:	ffffbfff 	.word	0xffffbfff
 800500c:	ffff7fff 	.word	0xffff7fff

08005010 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b086      	sub	sp, #24
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
 8005018:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8005026:	200f      	movs	r0, #15
 8005028:	183b      	adds	r3, r7, r0
 800502a:	687a      	ldr	r2, [r7, #4]
 800502c:	2141      	movs	r1, #65	; 0x41
 800502e:	5c52      	ldrb	r2, [r2, r1]
 8005030:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	2220      	movs	r2, #32
 8005038:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800503a:	183b      	adds	r3, r7, r0
 800503c:	781b      	ldrb	r3, [r3, #0]
 800503e:	2b21      	cmp	r3, #33	; 0x21
 8005040:	d003      	beq.n	800504a <I2C_ITSlaveCplt+0x3a>
 8005042:	183b      	adds	r3, r7, r0
 8005044:	781b      	ldrb	r3, [r3, #0]
 8005046:	2b29      	cmp	r3, #41	; 0x29
 8005048:	d109      	bne.n	800505e <I2C_ITSlaveCplt+0x4e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800504a:	4a7b      	ldr	r2, [pc, #492]	; (8005238 <I2C_ITSlaveCplt+0x228>)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	0011      	movs	r1, r2
 8005050:	0018      	movs	r0, r3
 8005052:	f000 fac1 	bl	80055d8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2221      	movs	r2, #33	; 0x21
 800505a:	631a      	str	r2, [r3, #48]	; 0x30
 800505c:	e011      	b.n	8005082 <I2C_ITSlaveCplt+0x72>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800505e:	220f      	movs	r2, #15
 8005060:	18bb      	adds	r3, r7, r2
 8005062:	781b      	ldrb	r3, [r3, #0]
 8005064:	2b22      	cmp	r3, #34	; 0x22
 8005066:	d003      	beq.n	8005070 <I2C_ITSlaveCplt+0x60>
 8005068:	18bb      	adds	r3, r7, r2
 800506a:	781b      	ldrb	r3, [r3, #0]
 800506c:	2b2a      	cmp	r3, #42	; 0x2a
 800506e:	d108      	bne.n	8005082 <I2C_ITSlaveCplt+0x72>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8005070:	4a72      	ldr	r2, [pc, #456]	; (800523c <I2C_ITSlaveCplt+0x22c>)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	0011      	movs	r1, r2
 8005076:	0018      	movs	r0, r3
 8005078:	f000 faae 	bl	80055d8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2222      	movs	r2, #34	; 0x22
 8005080:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	685a      	ldr	r2, [r3, #4]
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	2180      	movs	r1, #128	; 0x80
 800508e:	0209      	lsls	r1, r1, #8
 8005090:	430a      	orrs	r2, r1
 8005092:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	685a      	ldr	r2, [r3, #4]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4968      	ldr	r1, [pc, #416]	; (8005240 <I2C_ITSlaveCplt+0x230>)
 80050a0:	400a      	ands	r2, r1
 80050a2:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	0018      	movs	r0, r3
 80050a8:	f000 fa55 	bl	8005556 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80050ac:	693a      	ldr	r2, [r7, #16]
 80050ae:	2380      	movs	r3, #128	; 0x80
 80050b0:	01db      	lsls	r3, r3, #7
 80050b2:	4013      	ands	r3, r2
 80050b4:	d013      	beq.n	80050de <I2C_ITSlaveCplt+0xce>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	681a      	ldr	r2, [r3, #0]
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	4960      	ldr	r1, [pc, #384]	; (8005244 <I2C_ITSlaveCplt+0x234>)
 80050c2:	400a      	ands	r2, r1
 80050c4:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d01f      	beq.n	800510e <I2C_ITSlaveCplt+0xfe>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	685b      	ldr	r3, [r3, #4]
 80050d6:	b29a      	uxth	r2, r3
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	855a      	strh	r2, [r3, #42]	; 0x2a
 80050dc:	e017      	b.n	800510e <I2C_ITSlaveCplt+0xfe>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80050de:	693a      	ldr	r2, [r7, #16]
 80050e0:	2380      	movs	r3, #128	; 0x80
 80050e2:	021b      	lsls	r3, r3, #8
 80050e4:	4013      	ands	r3, r2
 80050e6:	d012      	beq.n	800510e <I2C_ITSlaveCplt+0xfe>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	681a      	ldr	r2, [r3, #0]
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	4955      	ldr	r1, [pc, #340]	; (8005248 <I2C_ITSlaveCplt+0x238>)
 80050f4:	400a      	ands	r2, r1
 80050f6:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d006      	beq.n	800510e <I2C_ITSlaveCplt+0xfe>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	685b      	ldr	r3, [r3, #4]
 8005108:	b29a      	uxth	r2, r3
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800510e:	697b      	ldr	r3, [r7, #20]
 8005110:	2204      	movs	r2, #4
 8005112:	4013      	ands	r3, r2
 8005114:	d020      	beq.n	8005158 <I2C_ITSlaveCplt+0x148>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8005116:	697b      	ldr	r3, [r7, #20]
 8005118:	2204      	movs	r2, #4
 800511a:	4393      	bics	r3, r2
 800511c:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005128:	b2d2      	uxtb	r2, r2
 800512a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005130:	1c5a      	adds	r2, r3, #1
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800513a:	2b00      	cmp	r3, #0
 800513c:	d00c      	beq.n	8005158 <I2C_ITSlaveCplt+0x148>
    {
      hi2c->XferSize--;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005142:	3b01      	subs	r3, #1
 8005144:	b29a      	uxth	r2, r3
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800514e:	b29b      	uxth	r3, r3
 8005150:	3b01      	subs	r3, #1
 8005152:	b29a      	uxth	r2, r3
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800515c:	b29b      	uxth	r3, r3
 800515e:	2b00      	cmp	r3, #0
 8005160:	d005      	beq.n	800516e <I2C_ITSlaveCplt+0x15e>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005166:	2204      	movs	r2, #4
 8005168:	431a      	orrs	r2, r3
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2242      	movs	r2, #66	; 0x42
 8005172:	2100      	movs	r1, #0
 8005174:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2200      	movs	r2, #0
 800517a:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005180:	2b00      	cmp	r3, #0
 8005182:	d013      	beq.n	80051ac <I2C_ITSlaveCplt+0x19c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	0011      	movs	r1, r2
 800518c:	0018      	movs	r0, r3
 800518e:	f000 f8b7 	bl	8005300 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2241      	movs	r2, #65	; 0x41
 8005196:	5c9b      	ldrb	r3, [r3, r2]
 8005198:	b2db      	uxtb	r3, r3
 800519a:	2b28      	cmp	r3, #40	; 0x28
 800519c:	d147      	bne.n	800522e <I2C_ITSlaveCplt+0x21e>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800519e:	697a      	ldr	r2, [r7, #20]
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	0011      	movs	r1, r2
 80051a4:	0018      	movs	r0, r3
 80051a6:	f000 f853 	bl	8005250 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80051aa:	e040      	b.n	800522e <I2C_ITSlaveCplt+0x21e>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051b0:	4a26      	ldr	r2, [pc, #152]	; (800524c <I2C_ITSlaveCplt+0x23c>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d016      	beq.n	80051e4 <I2C_ITSlaveCplt+0x1d4>
    I2C_ITSlaveSeqCplt(hi2c);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	0018      	movs	r0, r3
 80051ba:	f7ff fec5 	bl	8004f48 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	4a22      	ldr	r2, [pc, #136]	; (800524c <I2C_ITSlaveCplt+0x23c>)
 80051c2:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2241      	movs	r2, #65	; 0x41
 80051c8:	2120      	movs	r1, #32
 80051ca:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2200      	movs	r2, #0
 80051d0:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2240      	movs	r2, #64	; 0x40
 80051d6:	2100      	movs	r1, #0
 80051d8:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	0018      	movs	r0, r3
 80051de:	f7ff fcf6 	bl	8004bce <HAL_I2C_ListenCpltCallback>
}
 80051e2:	e024      	b.n	800522e <I2C_ITSlaveCplt+0x21e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2241      	movs	r2, #65	; 0x41
 80051e8:	5c9b      	ldrb	r3, [r3, r2]
 80051ea:	b2db      	uxtb	r3, r3
 80051ec:	2b22      	cmp	r3, #34	; 0x22
 80051ee:	d10f      	bne.n	8005210 <I2C_ITSlaveCplt+0x200>
    hi2c->State = HAL_I2C_STATE_READY;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2241      	movs	r2, #65	; 0x41
 80051f4:	2120      	movs	r1, #32
 80051f6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2200      	movs	r2, #0
 80051fc:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2240      	movs	r2, #64	; 0x40
 8005202:	2100      	movs	r1, #0
 8005204:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	0018      	movs	r0, r3
 800520a:	f7ff fcc8 	bl	8004b9e <HAL_I2C_SlaveRxCpltCallback>
}
 800520e:	e00e      	b.n	800522e <I2C_ITSlaveCplt+0x21e>
    hi2c->State = HAL_I2C_STATE_READY;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2241      	movs	r2, #65	; 0x41
 8005214:	2120      	movs	r1, #32
 8005216:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2200      	movs	r2, #0
 800521c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2240      	movs	r2, #64	; 0x40
 8005222:	2100      	movs	r1, #0
 8005224:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	0018      	movs	r0, r3
 800522a:	f7ff fcb0 	bl	8004b8e <HAL_I2C_SlaveTxCpltCallback>
}
 800522e:	46c0      	nop			; (mov r8, r8)
 8005230:	46bd      	mov	sp, r7
 8005232:	b006      	add	sp, #24
 8005234:	bd80      	pop	{r7, pc}
 8005236:	46c0      	nop			; (mov r8, r8)
 8005238:	00008001 	.word	0x00008001
 800523c:	00008002 	.word	0x00008002
 8005240:	fe00e800 	.word	0xfe00e800
 8005244:	ffffbfff 	.word	0xffffbfff
 8005248:	ffff7fff 	.word	0xffff7fff
 800524c:	ffff0000 	.word	0xffff0000

08005250 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b082      	sub	sp, #8
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
 8005258:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	4a26      	ldr	r2, [pc, #152]	; (80052f8 <I2C_ITListenCplt+0xa8>)
 800525e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2200      	movs	r2, #0
 8005264:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2241      	movs	r2, #65	; 0x41
 800526a:	2120      	movs	r1, #32
 800526c:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2242      	movs	r2, #66	; 0x42
 8005272:	2100      	movs	r1, #0
 8005274:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2200      	movs	r2, #0
 800527a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	2204      	movs	r2, #4
 8005280:	4013      	ands	r3, r2
 8005282:	d022      	beq.n	80052ca <I2C_ITListenCplt+0x7a>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800528e:	b2d2      	uxtb	r2, r2
 8005290:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005296:	1c5a      	adds	r2, r3, #1
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d012      	beq.n	80052ca <I2C_ITListenCplt+0x7a>
    {
      hi2c->XferSize--;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052a8:	3b01      	subs	r3, #1
 80052aa:	b29a      	uxth	r2, r3
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052b4:	b29b      	uxth	r3, r3
 80052b6:	3b01      	subs	r3, #1
 80052b8:	b29a      	uxth	r2, r3
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052c2:	2204      	movs	r2, #4
 80052c4:	431a      	orrs	r2, r3
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80052ca:	4a0c      	ldr	r2, [pc, #48]	; (80052fc <I2C_ITListenCplt+0xac>)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	0011      	movs	r1, r2
 80052d0:	0018      	movs	r0, r3
 80052d2:	f000 f981 	bl	80055d8 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	2210      	movs	r2, #16
 80052dc:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2240      	movs	r2, #64	; 0x40
 80052e2:	2100      	movs	r1, #0
 80052e4:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	0018      	movs	r0, r3
 80052ea:	f7ff fc70 	bl	8004bce <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80052ee:	46c0      	nop			; (mov r8, r8)
 80052f0:	46bd      	mov	sp, r7
 80052f2:	b002      	add	sp, #8
 80052f4:	bd80      	pop	{r7, pc}
 80052f6:	46c0      	nop			; (mov r8, r8)
 80052f8:	ffff0000 	.word	0xffff0000
 80052fc:	00008003 	.word	0x00008003

08005300 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b084      	sub	sp, #16
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
 8005308:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800530a:	200f      	movs	r0, #15
 800530c:	183b      	adds	r3, r7, r0
 800530e:	687a      	ldr	r2, [r7, #4]
 8005310:	2141      	movs	r1, #65	; 0x41
 8005312:	5c52      	ldrb	r2, [r2, r1]
 8005314:	701a      	strb	r2, [r3, #0]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2242      	movs	r2, #66	; 0x42
 800531a:	2100      	movs	r1, #0
 800531c:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	4a72      	ldr	r2, [pc, #456]	; (80054ec <I2C_ITError+0x1ec>)
 8005322:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2200      	movs	r2, #0
 8005328:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	431a      	orrs	r2, r3
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8005336:	183b      	adds	r3, r7, r0
 8005338:	781b      	ldrb	r3, [r3, #0]
 800533a:	2b28      	cmp	r3, #40	; 0x28
 800533c:	d007      	beq.n	800534e <I2C_ITError+0x4e>
 800533e:	183b      	adds	r3, r7, r0
 8005340:	781b      	ldrb	r3, [r3, #0]
 8005342:	2b29      	cmp	r3, #41	; 0x29
 8005344:	d003      	beq.n	800534e <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8005346:	183b      	adds	r3, r7, r0
 8005348:	781b      	ldrb	r3, [r3, #0]
 800534a:	2b2a      	cmp	r3, #42	; 0x2a
 800534c:	d10c      	bne.n	8005368 <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2103      	movs	r1, #3
 8005352:	0018      	movs	r0, r3
 8005354:	f000 f940 	bl	80055d8 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2241      	movs	r2, #65	; 0x41
 800535c:	2128      	movs	r1, #40	; 0x28
 800535e:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	4a63      	ldr	r2, [pc, #396]	; (80054f0 <I2C_ITError+0x1f0>)
 8005364:	635a      	str	r2, [r3, #52]	; 0x34
 8005366:	e032      	b.n	80053ce <I2C_ITError+0xce>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005368:	4a62      	ldr	r2, [pc, #392]	; (80054f4 <I2C_ITError+0x1f4>)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	0011      	movs	r1, r2
 800536e:	0018      	movs	r0, r3
 8005370:	f000 f932 	bl	80055d8 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	0018      	movs	r0, r3
 8005378:	f000 f8ed 	bl	8005556 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2241      	movs	r2, #65	; 0x41
 8005380:	5c9b      	ldrb	r3, [r3, r2]
 8005382:	b2db      	uxtb	r3, r3
 8005384:	2b60      	cmp	r3, #96	; 0x60
 8005386:	d01f      	beq.n	80053c8 <I2C_ITError+0xc8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2241      	movs	r2, #65	; 0x41
 800538c:	2120      	movs	r1, #32
 800538e:	5499      	strb	r1, [r3, r2]

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	699b      	ldr	r3, [r3, #24]
 8005396:	2220      	movs	r2, #32
 8005398:	4013      	ands	r3, r2
 800539a:	2b20      	cmp	r3, #32
 800539c:	d114      	bne.n	80053c8 <I2C_ITError+0xc8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	699b      	ldr	r3, [r3, #24]
 80053a4:	2210      	movs	r2, #16
 80053a6:	4013      	ands	r3, r2
 80053a8:	2b10      	cmp	r3, #16
 80053aa:	d109      	bne.n	80053c0 <I2C_ITError+0xc0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	2210      	movs	r2, #16
 80053b2:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053b8:	2204      	movs	r2, #4
 80053ba:	431a      	orrs	r2, r3
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	2220      	movs	r2, #32
 80053c6:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2200      	movs	r2, #0
 80053cc:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053d2:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d03b      	beq.n	8005454 <I2C_ITError+0x154>
 80053dc:	68bb      	ldr	r3, [r7, #8]
 80053de:	2b11      	cmp	r3, #17
 80053e0:	d002      	beq.n	80053e8 <I2C_ITError+0xe8>
 80053e2:	68bb      	ldr	r3, [r7, #8]
 80053e4:	2b21      	cmp	r3, #33	; 0x21
 80053e6:	d135      	bne.n	8005454 <I2C_ITError+0x154>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	681a      	ldr	r2, [r3, #0]
 80053ee:	2380      	movs	r3, #128	; 0x80
 80053f0:	01db      	lsls	r3, r3, #7
 80053f2:	401a      	ands	r2, r3
 80053f4:	2380      	movs	r3, #128	; 0x80
 80053f6:	01db      	lsls	r3, r3, #7
 80053f8:	429a      	cmp	r2, r3
 80053fa:	d107      	bne.n	800540c <I2C_ITError+0x10c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	681a      	ldr	r2, [r3, #0]
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	493c      	ldr	r1, [pc, #240]	; (80054f8 <I2C_ITError+0x1f8>)
 8005408:	400a      	ands	r2, r1
 800540a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005410:	0018      	movs	r0, r3
 8005412:	f7ff f8f6 	bl	8004602 <HAL_DMA_GetState>
 8005416:	0003      	movs	r3, r0
 8005418:	2b01      	cmp	r3, #1
 800541a:	d016      	beq.n	800544a <I2C_ITError+0x14a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005420:	4a36      	ldr	r2, [pc, #216]	; (80054fc <I2C_ITError+0x1fc>)
 8005422:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2240      	movs	r2, #64	; 0x40
 8005428:	2100      	movs	r1, #0
 800542a:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005430:	0018      	movs	r0, r3
 8005432:	f7fe fff1 	bl	8004418 <HAL_DMA_Abort_IT>
 8005436:	1e03      	subs	r3, r0, #0
 8005438:	d051      	beq.n	80054de <I2C_ITError+0x1de>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800543e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005444:	0018      	movs	r0, r3
 8005446:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005448:	e049      	b.n	80054de <I2C_ITError+0x1de>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	0018      	movs	r0, r3
 800544e:	f000 f859 	bl	8005504 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005452:	e044      	b.n	80054de <I2C_ITError+0x1de>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005458:	2b00      	cmp	r3, #0
 800545a:	d03b      	beq.n	80054d4 <I2C_ITError+0x1d4>
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	2b12      	cmp	r3, #18
 8005460:	d002      	beq.n	8005468 <I2C_ITError+0x168>
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	2b22      	cmp	r3, #34	; 0x22
 8005466:	d135      	bne.n	80054d4 <I2C_ITError+0x1d4>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	681a      	ldr	r2, [r3, #0]
 800546e:	2380      	movs	r3, #128	; 0x80
 8005470:	021b      	lsls	r3, r3, #8
 8005472:	401a      	ands	r2, r3
 8005474:	2380      	movs	r3, #128	; 0x80
 8005476:	021b      	lsls	r3, r3, #8
 8005478:	429a      	cmp	r2, r3
 800547a:	d107      	bne.n	800548c <I2C_ITError+0x18c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	681a      	ldr	r2, [r3, #0]
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	491e      	ldr	r1, [pc, #120]	; (8005500 <I2C_ITError+0x200>)
 8005488:	400a      	ands	r2, r1
 800548a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005490:	0018      	movs	r0, r3
 8005492:	f7ff f8b6 	bl	8004602 <HAL_DMA_GetState>
 8005496:	0003      	movs	r3, r0
 8005498:	2b01      	cmp	r3, #1
 800549a:	d016      	beq.n	80054ca <I2C_ITError+0x1ca>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054a0:	4a16      	ldr	r2, [pc, #88]	; (80054fc <I2C_ITError+0x1fc>)
 80054a2:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2240      	movs	r2, #64	; 0x40
 80054a8:	2100      	movs	r1, #0
 80054aa:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054b0:	0018      	movs	r0, r3
 80054b2:	f7fe ffb1 	bl	8004418 <HAL_DMA_Abort_IT>
 80054b6:	1e03      	subs	r3, r0, #0
 80054b8:	d013      	beq.n	80054e2 <I2C_ITError+0x1e2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054be:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054c4:	0018      	movs	r0, r3
 80054c6:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80054c8:	e00b      	b.n	80054e2 <I2C_ITError+0x1e2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	0018      	movs	r0, r3
 80054ce:	f000 f819 	bl	8005504 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80054d2:	e006      	b.n	80054e2 <I2C_ITError+0x1e2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	0018      	movs	r0, r3
 80054d8:	f000 f814 	bl	8005504 <I2C_TreatErrorCallback>
  }
}
 80054dc:	e002      	b.n	80054e4 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80054de:	46c0      	nop			; (mov r8, r8)
 80054e0:	e000      	b.n	80054e4 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80054e2:	46c0      	nop			; (mov r8, r8)
}
 80054e4:	46c0      	nop			; (mov r8, r8)
 80054e6:	46bd      	mov	sp, r7
 80054e8:	b004      	add	sp, #16
 80054ea:	bd80      	pop	{r7, pc}
 80054ec:	ffff0000 	.word	0xffff0000
 80054f0:	08004c01 	.word	0x08004c01
 80054f4:	00008003 	.word	0x00008003
 80054f8:	ffffbfff 	.word	0xffffbfff
 80054fc:	0800559b 	.word	0x0800559b
 8005500:	ffff7fff 	.word	0xffff7fff

08005504 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	b082      	sub	sp, #8
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2241      	movs	r2, #65	; 0x41
 8005510:	5c9b      	ldrb	r3, [r3, r2]
 8005512:	b2db      	uxtb	r3, r3
 8005514:	2b60      	cmp	r3, #96	; 0x60
 8005516:	d10f      	bne.n	8005538 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2241      	movs	r2, #65	; 0x41
 800551c:	2120      	movs	r1, #32
 800551e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2200      	movs	r2, #0
 8005524:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2240      	movs	r2, #64	; 0x40
 800552a:	2100      	movs	r1, #0
 800552c:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	0018      	movs	r0, r3
 8005532:	f7ff fb5c 	bl	8004bee <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005536:	e00a      	b.n	800554e <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2200      	movs	r2, #0
 800553c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2240      	movs	r2, #64	; 0x40
 8005542:	2100      	movs	r1, #0
 8005544:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	0018      	movs	r0, r3
 800554a:	f7ff fb48 	bl	8004bde <HAL_I2C_ErrorCallback>
}
 800554e:	46c0      	nop			; (mov r8, r8)
 8005550:	46bd      	mov	sp, r7
 8005552:	b002      	add	sp, #8
 8005554:	bd80      	pop	{r7, pc}

08005556 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005556:	b580      	push	{r7, lr}
 8005558:	b082      	sub	sp, #8
 800555a:	af00      	add	r7, sp, #0
 800555c:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	699b      	ldr	r3, [r3, #24]
 8005564:	2202      	movs	r2, #2
 8005566:	4013      	ands	r3, r2
 8005568:	2b02      	cmp	r3, #2
 800556a:	d103      	bne.n	8005574 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	2200      	movs	r2, #0
 8005572:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	699b      	ldr	r3, [r3, #24]
 800557a:	2201      	movs	r2, #1
 800557c:	4013      	ands	r3, r2
 800557e:	2b01      	cmp	r3, #1
 8005580:	d007      	beq.n	8005592 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	699a      	ldr	r2, [r3, #24]
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	2101      	movs	r1, #1
 800558e:	430a      	orrs	r2, r1
 8005590:	619a      	str	r2, [r3, #24]
  }
}
 8005592:	46c0      	nop			; (mov r8, r8)
 8005594:	46bd      	mov	sp, r7
 8005596:	b002      	add	sp, #8
 8005598:	bd80      	pop	{r7, pc}

0800559a <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800559a:	b580      	push	{r7, lr}
 800559c:	b084      	sub	sp, #16
 800559e:	af00      	add	r7, sp, #0
 80055a0:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055a6:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d003      	beq.n	80055b8 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055b4:	2200      	movs	r2, #0
 80055b6:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d003      	beq.n	80055c8 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055c4:	2200      	movs	r2, #0
 80055c6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	0018      	movs	r0, r3
 80055cc:	f7ff ff9a 	bl	8005504 <I2C_TreatErrorCallback>
}
 80055d0:	46c0      	nop			; (mov r8, r8)
 80055d2:	46bd      	mov	sp, r7
 80055d4:	b004      	add	sp, #16
 80055d6:	bd80      	pop	{r7, pc}

080055d8 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b084      	sub	sp, #16
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
 80055e0:	000a      	movs	r2, r1
 80055e2:	1cbb      	adds	r3, r7, #2
 80055e4:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 80055e6:	2300      	movs	r3, #0
 80055e8:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80055ea:	1cbb      	adds	r3, r7, #2
 80055ec:	881b      	ldrh	r3, [r3, #0]
 80055ee:	2201      	movs	r2, #1
 80055f0:	4013      	ands	r3, r2
 80055f2:	d010      	beq.n	8005616 <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	2242      	movs	r2, #66	; 0x42
 80055f8:	4313      	orrs	r3, r2
 80055fa:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2241      	movs	r2, #65	; 0x41
 8005600:	5c9b      	ldrb	r3, [r3, r2]
 8005602:	b2db      	uxtb	r3, r3
 8005604:	001a      	movs	r2, r3
 8005606:	2328      	movs	r3, #40	; 0x28
 8005608:	4013      	ands	r3, r2
 800560a:	2b28      	cmp	r3, #40	; 0x28
 800560c:	d003      	beq.n	8005616 <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	22b0      	movs	r2, #176	; 0xb0
 8005612:	4313      	orrs	r3, r2
 8005614:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8005616:	1cbb      	adds	r3, r7, #2
 8005618:	881b      	ldrh	r3, [r3, #0]
 800561a:	2202      	movs	r2, #2
 800561c:	4013      	ands	r3, r2
 800561e:	d010      	beq.n	8005642 <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	2244      	movs	r2, #68	; 0x44
 8005624:	4313      	orrs	r3, r2
 8005626:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2241      	movs	r2, #65	; 0x41
 800562c:	5c9b      	ldrb	r3, [r3, r2]
 800562e:	b2db      	uxtb	r3, r3
 8005630:	001a      	movs	r2, r3
 8005632:	2328      	movs	r3, #40	; 0x28
 8005634:	4013      	ands	r3, r2
 8005636:	2b28      	cmp	r3, #40	; 0x28
 8005638:	d003      	beq.n	8005642 <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	22b0      	movs	r2, #176	; 0xb0
 800563e:	4313      	orrs	r3, r2
 8005640:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005642:	1cbb      	adds	r3, r7, #2
 8005644:	2200      	movs	r2, #0
 8005646:	5e9b      	ldrsh	r3, [r3, r2]
 8005648:	2b00      	cmp	r3, #0
 800564a:	da03      	bge.n	8005654 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	22b8      	movs	r2, #184	; 0xb8
 8005650:	4313      	orrs	r3, r2
 8005652:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8005654:	1cbb      	adds	r3, r7, #2
 8005656:	881b      	ldrh	r3, [r3, #0]
 8005658:	2b10      	cmp	r3, #16
 800565a:	d103      	bne.n	8005664 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	2290      	movs	r2, #144	; 0x90
 8005660:	4313      	orrs	r3, r2
 8005662:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005664:	1cbb      	adds	r3, r7, #2
 8005666:	881b      	ldrh	r3, [r3, #0]
 8005668:	2b20      	cmp	r3, #32
 800566a:	d103      	bne.n	8005674 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	2220      	movs	r2, #32
 8005670:	4313      	orrs	r3, r2
 8005672:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8005674:	1cbb      	adds	r3, r7, #2
 8005676:	881b      	ldrh	r3, [r3, #0]
 8005678:	2b40      	cmp	r3, #64	; 0x40
 800567a:	d103      	bne.n	8005684 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	2240      	movs	r2, #64	; 0x40
 8005680:	4313      	orrs	r3, r2
 8005682:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	681a      	ldr	r2, [r3, #0]
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	43d9      	mvns	r1, r3
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	400a      	ands	r2, r1
 8005694:	601a      	str	r2, [r3, #0]
}
 8005696:	46c0      	nop			; (mov r8, r8)
 8005698:	46bd      	mov	sp, r7
 800569a:	b004      	add	sp, #16
 800569c:	bd80      	pop	{r7, pc}
	...

080056a0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b082      	sub	sp, #8
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
 80056a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2241      	movs	r2, #65	; 0x41
 80056ae:	5c9b      	ldrb	r3, [r3, r2]
 80056b0:	b2db      	uxtb	r3, r3
 80056b2:	2b20      	cmp	r3, #32
 80056b4:	d138      	bne.n	8005728 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2240      	movs	r2, #64	; 0x40
 80056ba:	5c9b      	ldrb	r3, [r3, r2]
 80056bc:	2b01      	cmp	r3, #1
 80056be:	d101      	bne.n	80056c4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80056c0:	2302      	movs	r3, #2
 80056c2:	e032      	b.n	800572a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2240      	movs	r2, #64	; 0x40
 80056c8:	2101      	movs	r1, #1
 80056ca:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2241      	movs	r2, #65	; 0x41
 80056d0:	2124      	movs	r1, #36	; 0x24
 80056d2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	681a      	ldr	r2, [r3, #0]
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	2101      	movs	r1, #1
 80056e0:	438a      	bics	r2, r1
 80056e2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	681a      	ldr	r2, [r3, #0]
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	4911      	ldr	r1, [pc, #68]	; (8005734 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80056f0:	400a      	ands	r2, r1
 80056f2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	6819      	ldr	r1, [r3, #0]
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	683a      	ldr	r2, [r7, #0]
 8005700:	430a      	orrs	r2, r1
 8005702:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	681a      	ldr	r2, [r3, #0]
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	2101      	movs	r1, #1
 8005710:	430a      	orrs	r2, r1
 8005712:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2241      	movs	r2, #65	; 0x41
 8005718:	2120      	movs	r1, #32
 800571a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2240      	movs	r2, #64	; 0x40
 8005720:	2100      	movs	r1, #0
 8005722:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005724:	2300      	movs	r3, #0
 8005726:	e000      	b.n	800572a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005728:	2302      	movs	r3, #2
  }
}
 800572a:	0018      	movs	r0, r3
 800572c:	46bd      	mov	sp, r7
 800572e:	b002      	add	sp, #8
 8005730:	bd80      	pop	{r7, pc}
 8005732:	46c0      	nop			; (mov r8, r8)
 8005734:	ffffefff 	.word	0xffffefff

08005738 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b084      	sub	sp, #16
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
 8005740:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2241      	movs	r2, #65	; 0x41
 8005746:	5c9b      	ldrb	r3, [r3, r2]
 8005748:	b2db      	uxtb	r3, r3
 800574a:	2b20      	cmp	r3, #32
 800574c:	d139      	bne.n	80057c2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	2240      	movs	r2, #64	; 0x40
 8005752:	5c9b      	ldrb	r3, [r3, r2]
 8005754:	2b01      	cmp	r3, #1
 8005756:	d101      	bne.n	800575c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005758:	2302      	movs	r3, #2
 800575a:	e033      	b.n	80057c4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2240      	movs	r2, #64	; 0x40
 8005760:	2101      	movs	r1, #1
 8005762:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2241      	movs	r2, #65	; 0x41
 8005768:	2124      	movs	r1, #36	; 0x24
 800576a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	681a      	ldr	r2, [r3, #0]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	2101      	movs	r1, #1
 8005778:	438a      	bics	r2, r1
 800577a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	4a11      	ldr	r2, [pc, #68]	; (80057cc <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8005788:	4013      	ands	r3, r2
 800578a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	021b      	lsls	r3, r3, #8
 8005790:	68fa      	ldr	r2, [r7, #12]
 8005792:	4313      	orrs	r3, r2
 8005794:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	68fa      	ldr	r2, [r7, #12]
 800579c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	681a      	ldr	r2, [r3, #0]
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	2101      	movs	r1, #1
 80057aa:	430a      	orrs	r2, r1
 80057ac:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2241      	movs	r2, #65	; 0x41
 80057b2:	2120      	movs	r1, #32
 80057b4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2240      	movs	r2, #64	; 0x40
 80057ba:	2100      	movs	r1, #0
 80057bc:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80057be:	2300      	movs	r3, #0
 80057c0:	e000      	b.n	80057c4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80057c2:	2302      	movs	r3, #2
  }
}
 80057c4:	0018      	movs	r0, r3
 80057c6:	46bd      	mov	sp, r7
 80057c8:	b004      	add	sp, #16
 80057ca:	bd80      	pop	{r7, pc}
 80057cc:	fffff0ff 	.word	0xfffff0ff

080057d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80057d0:	b5b0      	push	{r4, r5, r7, lr}
 80057d2:	b08a      	sub	sp, #40	; 0x28
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d102      	bne.n	80057e4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80057de:	2301      	movs	r3, #1
 80057e0:	f000 fb5a 	bl	8005e98 <HAL_RCC_OscConfig+0x6c8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80057e4:	4bce      	ldr	r3, [pc, #824]	; (8005b20 <HAL_RCC_OscConfig+0x350>)
 80057e6:	68db      	ldr	r3, [r3, #12]
 80057e8:	220c      	movs	r2, #12
 80057ea:	4013      	ands	r3, r2
 80057ec:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80057ee:	4bcc      	ldr	r3, [pc, #816]	; (8005b20 <HAL_RCC_OscConfig+0x350>)
 80057f0:	68da      	ldr	r2, [r3, #12]
 80057f2:	2380      	movs	r3, #128	; 0x80
 80057f4:	025b      	lsls	r3, r3, #9
 80057f6:	4013      	ands	r3, r2
 80057f8:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	2201      	movs	r2, #1
 8005800:	4013      	ands	r3, r2
 8005802:	d100      	bne.n	8005806 <HAL_RCC_OscConfig+0x36>
 8005804:	e07c      	b.n	8005900 <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005806:	6a3b      	ldr	r3, [r7, #32]
 8005808:	2b08      	cmp	r3, #8
 800580a:	d007      	beq.n	800581c <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800580c:	6a3b      	ldr	r3, [r7, #32]
 800580e:	2b0c      	cmp	r3, #12
 8005810:	d111      	bne.n	8005836 <HAL_RCC_OscConfig+0x66>
 8005812:	69fa      	ldr	r2, [r7, #28]
 8005814:	2380      	movs	r3, #128	; 0x80
 8005816:	025b      	lsls	r3, r3, #9
 8005818:	429a      	cmp	r2, r3
 800581a:	d10c      	bne.n	8005836 <HAL_RCC_OscConfig+0x66>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800581c:	4bc0      	ldr	r3, [pc, #768]	; (8005b20 <HAL_RCC_OscConfig+0x350>)
 800581e:	681a      	ldr	r2, [r3, #0]
 8005820:	2380      	movs	r3, #128	; 0x80
 8005822:	029b      	lsls	r3, r3, #10
 8005824:	4013      	ands	r3, r2
 8005826:	d100      	bne.n	800582a <HAL_RCC_OscConfig+0x5a>
 8005828:	e069      	b.n	80058fe <HAL_RCC_OscConfig+0x12e>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	685b      	ldr	r3, [r3, #4]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d165      	bne.n	80058fe <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 8005832:	2301      	movs	r3, #1
 8005834:	e330      	b.n	8005e98 <HAL_RCC_OscConfig+0x6c8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	685a      	ldr	r2, [r3, #4]
 800583a:	2380      	movs	r3, #128	; 0x80
 800583c:	025b      	lsls	r3, r3, #9
 800583e:	429a      	cmp	r2, r3
 8005840:	d107      	bne.n	8005852 <HAL_RCC_OscConfig+0x82>
 8005842:	4bb7      	ldr	r3, [pc, #732]	; (8005b20 <HAL_RCC_OscConfig+0x350>)
 8005844:	681a      	ldr	r2, [r3, #0]
 8005846:	4bb6      	ldr	r3, [pc, #728]	; (8005b20 <HAL_RCC_OscConfig+0x350>)
 8005848:	2180      	movs	r1, #128	; 0x80
 800584a:	0249      	lsls	r1, r1, #9
 800584c:	430a      	orrs	r2, r1
 800584e:	601a      	str	r2, [r3, #0]
 8005850:	e027      	b.n	80058a2 <HAL_RCC_OscConfig+0xd2>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	685a      	ldr	r2, [r3, #4]
 8005856:	23a0      	movs	r3, #160	; 0xa0
 8005858:	02db      	lsls	r3, r3, #11
 800585a:	429a      	cmp	r2, r3
 800585c:	d10e      	bne.n	800587c <HAL_RCC_OscConfig+0xac>
 800585e:	4bb0      	ldr	r3, [pc, #704]	; (8005b20 <HAL_RCC_OscConfig+0x350>)
 8005860:	681a      	ldr	r2, [r3, #0]
 8005862:	4baf      	ldr	r3, [pc, #700]	; (8005b20 <HAL_RCC_OscConfig+0x350>)
 8005864:	2180      	movs	r1, #128	; 0x80
 8005866:	02c9      	lsls	r1, r1, #11
 8005868:	430a      	orrs	r2, r1
 800586a:	601a      	str	r2, [r3, #0]
 800586c:	4bac      	ldr	r3, [pc, #688]	; (8005b20 <HAL_RCC_OscConfig+0x350>)
 800586e:	681a      	ldr	r2, [r3, #0]
 8005870:	4bab      	ldr	r3, [pc, #684]	; (8005b20 <HAL_RCC_OscConfig+0x350>)
 8005872:	2180      	movs	r1, #128	; 0x80
 8005874:	0249      	lsls	r1, r1, #9
 8005876:	430a      	orrs	r2, r1
 8005878:	601a      	str	r2, [r3, #0]
 800587a:	e012      	b.n	80058a2 <HAL_RCC_OscConfig+0xd2>
 800587c:	4ba8      	ldr	r3, [pc, #672]	; (8005b20 <HAL_RCC_OscConfig+0x350>)
 800587e:	681a      	ldr	r2, [r3, #0]
 8005880:	4ba7      	ldr	r3, [pc, #668]	; (8005b20 <HAL_RCC_OscConfig+0x350>)
 8005882:	49a8      	ldr	r1, [pc, #672]	; (8005b24 <HAL_RCC_OscConfig+0x354>)
 8005884:	400a      	ands	r2, r1
 8005886:	601a      	str	r2, [r3, #0]
 8005888:	4ba5      	ldr	r3, [pc, #660]	; (8005b20 <HAL_RCC_OscConfig+0x350>)
 800588a:	681a      	ldr	r2, [r3, #0]
 800588c:	2380      	movs	r3, #128	; 0x80
 800588e:	025b      	lsls	r3, r3, #9
 8005890:	4013      	ands	r3, r2
 8005892:	60fb      	str	r3, [r7, #12]
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	4ba2      	ldr	r3, [pc, #648]	; (8005b20 <HAL_RCC_OscConfig+0x350>)
 8005898:	681a      	ldr	r2, [r3, #0]
 800589a:	4ba1      	ldr	r3, [pc, #644]	; (8005b20 <HAL_RCC_OscConfig+0x350>)
 800589c:	49a2      	ldr	r1, [pc, #648]	; (8005b28 <HAL_RCC_OscConfig+0x358>)
 800589e:	400a      	ands	r2, r1
 80058a0:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	685b      	ldr	r3, [r3, #4]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d014      	beq.n	80058d4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058aa:	f7fe fc31 	bl	8004110 <HAL_GetTick>
 80058ae:	0003      	movs	r3, r0
 80058b0:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80058b2:	e008      	b.n	80058c6 <HAL_RCC_OscConfig+0xf6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80058b4:	f7fe fc2c 	bl	8004110 <HAL_GetTick>
 80058b8:	0002      	movs	r2, r0
 80058ba:	69bb      	ldr	r3, [r7, #24]
 80058bc:	1ad3      	subs	r3, r2, r3
 80058be:	2b64      	cmp	r3, #100	; 0x64
 80058c0:	d901      	bls.n	80058c6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80058c2:	2303      	movs	r3, #3
 80058c4:	e2e8      	b.n	8005e98 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80058c6:	4b96      	ldr	r3, [pc, #600]	; (8005b20 <HAL_RCC_OscConfig+0x350>)
 80058c8:	681a      	ldr	r2, [r3, #0]
 80058ca:	2380      	movs	r3, #128	; 0x80
 80058cc:	029b      	lsls	r3, r3, #10
 80058ce:	4013      	ands	r3, r2
 80058d0:	d0f0      	beq.n	80058b4 <HAL_RCC_OscConfig+0xe4>
 80058d2:	e015      	b.n	8005900 <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058d4:	f7fe fc1c 	bl	8004110 <HAL_GetTick>
 80058d8:	0003      	movs	r3, r0
 80058da:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80058dc:	e008      	b.n	80058f0 <HAL_RCC_OscConfig+0x120>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80058de:	f7fe fc17 	bl	8004110 <HAL_GetTick>
 80058e2:	0002      	movs	r2, r0
 80058e4:	69bb      	ldr	r3, [r7, #24]
 80058e6:	1ad3      	subs	r3, r2, r3
 80058e8:	2b64      	cmp	r3, #100	; 0x64
 80058ea:	d901      	bls.n	80058f0 <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 80058ec:	2303      	movs	r3, #3
 80058ee:	e2d3      	b.n	8005e98 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80058f0:	4b8b      	ldr	r3, [pc, #556]	; (8005b20 <HAL_RCC_OscConfig+0x350>)
 80058f2:	681a      	ldr	r2, [r3, #0]
 80058f4:	2380      	movs	r3, #128	; 0x80
 80058f6:	029b      	lsls	r3, r3, #10
 80058f8:	4013      	ands	r3, r2
 80058fa:	d1f0      	bne.n	80058de <HAL_RCC_OscConfig+0x10e>
 80058fc:	e000      	b.n	8005900 <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058fe:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	2202      	movs	r2, #2
 8005906:	4013      	ands	r3, r2
 8005908:	d100      	bne.n	800590c <HAL_RCC_OscConfig+0x13c>
 800590a:	e08b      	b.n	8005a24 <HAL_RCC_OscConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	68db      	ldr	r3, [r3, #12]
 8005910:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005912:	6a3b      	ldr	r3, [r7, #32]
 8005914:	2b04      	cmp	r3, #4
 8005916:	d005      	beq.n	8005924 <HAL_RCC_OscConfig+0x154>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005918:	6a3b      	ldr	r3, [r7, #32]
 800591a:	2b0c      	cmp	r3, #12
 800591c:	d13e      	bne.n	800599c <HAL_RCC_OscConfig+0x1cc>
 800591e:	69fb      	ldr	r3, [r7, #28]
 8005920:	2b00      	cmp	r3, #0
 8005922:	d13b      	bne.n	800599c <HAL_RCC_OscConfig+0x1cc>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8005924:	4b7e      	ldr	r3, [pc, #504]	; (8005b20 <HAL_RCC_OscConfig+0x350>)
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	2204      	movs	r2, #4
 800592a:	4013      	ands	r3, r2
 800592c:	d004      	beq.n	8005938 <HAL_RCC_OscConfig+0x168>
 800592e:	697b      	ldr	r3, [r7, #20]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d101      	bne.n	8005938 <HAL_RCC_OscConfig+0x168>
      {
        return HAL_ERROR;
 8005934:	2301      	movs	r3, #1
 8005936:	e2af      	b.n	8005e98 <HAL_RCC_OscConfig+0x6c8>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005938:	4b79      	ldr	r3, [pc, #484]	; (8005b20 <HAL_RCC_OscConfig+0x350>)
 800593a:	685b      	ldr	r3, [r3, #4]
 800593c:	4a7b      	ldr	r2, [pc, #492]	; (8005b2c <HAL_RCC_OscConfig+0x35c>)
 800593e:	4013      	ands	r3, r2
 8005940:	0019      	movs	r1, r3
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	691b      	ldr	r3, [r3, #16]
 8005946:	021a      	lsls	r2, r3, #8
 8005948:	4b75      	ldr	r3, [pc, #468]	; (8005b20 <HAL_RCC_OscConfig+0x350>)
 800594a:	430a      	orrs	r2, r1
 800594c:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800594e:	4b74      	ldr	r3, [pc, #464]	; (8005b20 <HAL_RCC_OscConfig+0x350>)
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	2209      	movs	r2, #9
 8005954:	4393      	bics	r3, r2
 8005956:	0019      	movs	r1, r3
 8005958:	4b71      	ldr	r3, [pc, #452]	; (8005b20 <HAL_RCC_OscConfig+0x350>)
 800595a:	697a      	ldr	r2, [r7, #20]
 800595c:	430a      	orrs	r2, r1
 800595e:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005960:	f000 fc6c 	bl	800623c <HAL_RCC_GetSysClockFreq>
 8005964:	0001      	movs	r1, r0
 8005966:	4b6e      	ldr	r3, [pc, #440]	; (8005b20 <HAL_RCC_OscConfig+0x350>)
 8005968:	68db      	ldr	r3, [r3, #12]
 800596a:	091b      	lsrs	r3, r3, #4
 800596c:	220f      	movs	r2, #15
 800596e:	4013      	ands	r3, r2
 8005970:	4a6f      	ldr	r2, [pc, #444]	; (8005b30 <HAL_RCC_OscConfig+0x360>)
 8005972:	5cd3      	ldrb	r3, [r2, r3]
 8005974:	000a      	movs	r2, r1
 8005976:	40da      	lsrs	r2, r3
 8005978:	4b6e      	ldr	r3, [pc, #440]	; (8005b34 <HAL_RCC_OscConfig+0x364>)
 800597a:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 800597c:	4b6e      	ldr	r3, [pc, #440]	; (8005b38 <HAL_RCC_OscConfig+0x368>)
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	2513      	movs	r5, #19
 8005982:	197c      	adds	r4, r7, r5
 8005984:	0018      	movs	r0, r3
 8005986:	f7fe fb7d 	bl	8004084 <HAL_InitTick>
 800598a:	0003      	movs	r3, r0
 800598c:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800598e:	197b      	adds	r3, r7, r5
 8005990:	781b      	ldrb	r3, [r3, #0]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d046      	beq.n	8005a24 <HAL_RCC_OscConfig+0x254>
      {
        return status;
 8005996:	197b      	adds	r3, r7, r5
 8005998:	781b      	ldrb	r3, [r3, #0]
 800599a:	e27d      	b.n	8005e98 <HAL_RCC_OscConfig+0x6c8>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 800599c:	697b      	ldr	r3, [r7, #20]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d027      	beq.n	80059f2 <HAL_RCC_OscConfig+0x222>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80059a2:	4b5f      	ldr	r3, [pc, #380]	; (8005b20 <HAL_RCC_OscConfig+0x350>)
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	2209      	movs	r2, #9
 80059a8:	4393      	bics	r3, r2
 80059aa:	0019      	movs	r1, r3
 80059ac:	4b5c      	ldr	r3, [pc, #368]	; (8005b20 <HAL_RCC_OscConfig+0x350>)
 80059ae:	697a      	ldr	r2, [r7, #20]
 80059b0:	430a      	orrs	r2, r1
 80059b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059b4:	f7fe fbac 	bl	8004110 <HAL_GetTick>
 80059b8:	0003      	movs	r3, r0
 80059ba:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80059bc:	e008      	b.n	80059d0 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80059be:	f7fe fba7 	bl	8004110 <HAL_GetTick>
 80059c2:	0002      	movs	r2, r0
 80059c4:	69bb      	ldr	r3, [r7, #24]
 80059c6:	1ad3      	subs	r3, r2, r3
 80059c8:	2b02      	cmp	r3, #2
 80059ca:	d901      	bls.n	80059d0 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 80059cc:	2303      	movs	r3, #3
 80059ce:	e263      	b.n	8005e98 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80059d0:	4b53      	ldr	r3, [pc, #332]	; (8005b20 <HAL_RCC_OscConfig+0x350>)
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	2204      	movs	r2, #4
 80059d6:	4013      	ands	r3, r2
 80059d8:	d0f1      	beq.n	80059be <HAL_RCC_OscConfig+0x1ee>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059da:	4b51      	ldr	r3, [pc, #324]	; (8005b20 <HAL_RCC_OscConfig+0x350>)
 80059dc:	685b      	ldr	r3, [r3, #4]
 80059de:	4a53      	ldr	r2, [pc, #332]	; (8005b2c <HAL_RCC_OscConfig+0x35c>)
 80059e0:	4013      	ands	r3, r2
 80059e2:	0019      	movs	r1, r3
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	691b      	ldr	r3, [r3, #16]
 80059e8:	021a      	lsls	r2, r3, #8
 80059ea:	4b4d      	ldr	r3, [pc, #308]	; (8005b20 <HAL_RCC_OscConfig+0x350>)
 80059ec:	430a      	orrs	r2, r1
 80059ee:	605a      	str	r2, [r3, #4]
 80059f0:	e018      	b.n	8005a24 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80059f2:	4b4b      	ldr	r3, [pc, #300]	; (8005b20 <HAL_RCC_OscConfig+0x350>)
 80059f4:	681a      	ldr	r2, [r3, #0]
 80059f6:	4b4a      	ldr	r3, [pc, #296]	; (8005b20 <HAL_RCC_OscConfig+0x350>)
 80059f8:	2101      	movs	r1, #1
 80059fa:	438a      	bics	r2, r1
 80059fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059fe:	f7fe fb87 	bl	8004110 <HAL_GetTick>
 8005a02:	0003      	movs	r3, r0
 8005a04:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005a06:	e008      	b.n	8005a1a <HAL_RCC_OscConfig+0x24a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005a08:	f7fe fb82 	bl	8004110 <HAL_GetTick>
 8005a0c:	0002      	movs	r2, r0
 8005a0e:	69bb      	ldr	r3, [r7, #24]
 8005a10:	1ad3      	subs	r3, r2, r3
 8005a12:	2b02      	cmp	r3, #2
 8005a14:	d901      	bls.n	8005a1a <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8005a16:	2303      	movs	r3, #3
 8005a18:	e23e      	b.n	8005e98 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005a1a:	4b41      	ldr	r3, [pc, #260]	; (8005b20 <HAL_RCC_OscConfig+0x350>)
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	2204      	movs	r2, #4
 8005a20:	4013      	ands	r3, r2
 8005a22:	d1f1      	bne.n	8005a08 <HAL_RCC_OscConfig+0x238>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	2210      	movs	r2, #16
 8005a2a:	4013      	ands	r3, r2
 8005a2c:	d100      	bne.n	8005a30 <HAL_RCC_OscConfig+0x260>
 8005a2e:	e0a1      	b.n	8005b74 <HAL_RCC_OscConfig+0x3a4>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005a30:	6a3b      	ldr	r3, [r7, #32]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d140      	bne.n	8005ab8 <HAL_RCC_OscConfig+0x2e8>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005a36:	4b3a      	ldr	r3, [pc, #232]	; (8005b20 <HAL_RCC_OscConfig+0x350>)
 8005a38:	681a      	ldr	r2, [r3, #0]
 8005a3a:	2380      	movs	r3, #128	; 0x80
 8005a3c:	009b      	lsls	r3, r3, #2
 8005a3e:	4013      	ands	r3, r2
 8005a40:	d005      	beq.n	8005a4e <HAL_RCC_OscConfig+0x27e>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	699b      	ldr	r3, [r3, #24]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d101      	bne.n	8005a4e <HAL_RCC_OscConfig+0x27e>
      {
        return HAL_ERROR;
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	e224      	b.n	8005e98 <HAL_RCC_OscConfig+0x6c8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005a4e:	4b34      	ldr	r3, [pc, #208]	; (8005b20 <HAL_RCC_OscConfig+0x350>)
 8005a50:	685b      	ldr	r3, [r3, #4]
 8005a52:	4a3a      	ldr	r2, [pc, #232]	; (8005b3c <HAL_RCC_OscConfig+0x36c>)
 8005a54:	4013      	ands	r3, r2
 8005a56:	0019      	movs	r1, r3
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6a1a      	ldr	r2, [r3, #32]
 8005a5c:	4b30      	ldr	r3, [pc, #192]	; (8005b20 <HAL_RCC_OscConfig+0x350>)
 8005a5e:	430a      	orrs	r2, r1
 8005a60:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005a62:	4b2f      	ldr	r3, [pc, #188]	; (8005b20 <HAL_RCC_OscConfig+0x350>)
 8005a64:	685b      	ldr	r3, [r3, #4]
 8005a66:	021b      	lsls	r3, r3, #8
 8005a68:	0a19      	lsrs	r1, r3, #8
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	69db      	ldr	r3, [r3, #28]
 8005a6e:	061a      	lsls	r2, r3, #24
 8005a70:	4b2b      	ldr	r3, [pc, #172]	; (8005b20 <HAL_RCC_OscConfig+0x350>)
 8005a72:	430a      	orrs	r2, r1
 8005a74:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6a1b      	ldr	r3, [r3, #32]
 8005a7a:	0b5b      	lsrs	r3, r3, #13
 8005a7c:	3301      	adds	r3, #1
 8005a7e:	2280      	movs	r2, #128	; 0x80
 8005a80:	0212      	lsls	r2, r2, #8
 8005a82:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8005a84:	4b26      	ldr	r3, [pc, #152]	; (8005b20 <HAL_RCC_OscConfig+0x350>)
 8005a86:	68db      	ldr	r3, [r3, #12]
 8005a88:	091b      	lsrs	r3, r3, #4
 8005a8a:	210f      	movs	r1, #15
 8005a8c:	400b      	ands	r3, r1
 8005a8e:	4928      	ldr	r1, [pc, #160]	; (8005b30 <HAL_RCC_OscConfig+0x360>)
 8005a90:	5ccb      	ldrb	r3, [r1, r3]
 8005a92:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8005a94:	4b27      	ldr	r3, [pc, #156]	; (8005b34 <HAL_RCC_OscConfig+0x364>)
 8005a96:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8005a98:	4b27      	ldr	r3, [pc, #156]	; (8005b38 <HAL_RCC_OscConfig+0x368>)
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	2513      	movs	r5, #19
 8005a9e:	197c      	adds	r4, r7, r5
 8005aa0:	0018      	movs	r0, r3
 8005aa2:	f7fe faef 	bl	8004084 <HAL_InitTick>
 8005aa6:	0003      	movs	r3, r0
 8005aa8:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8005aaa:	197b      	adds	r3, r7, r5
 8005aac:	781b      	ldrb	r3, [r3, #0]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d060      	beq.n	8005b74 <HAL_RCC_OscConfig+0x3a4>
        {
          return status;
 8005ab2:	197b      	adds	r3, r7, r5
 8005ab4:	781b      	ldrb	r3, [r3, #0]
 8005ab6:	e1ef      	b.n	8005e98 <HAL_RCC_OscConfig+0x6c8>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	699b      	ldr	r3, [r3, #24]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d03f      	beq.n	8005b40 <HAL_RCC_OscConfig+0x370>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005ac0:	4b17      	ldr	r3, [pc, #92]	; (8005b20 <HAL_RCC_OscConfig+0x350>)
 8005ac2:	681a      	ldr	r2, [r3, #0]
 8005ac4:	4b16      	ldr	r3, [pc, #88]	; (8005b20 <HAL_RCC_OscConfig+0x350>)
 8005ac6:	2180      	movs	r1, #128	; 0x80
 8005ac8:	0049      	lsls	r1, r1, #1
 8005aca:	430a      	orrs	r2, r1
 8005acc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ace:	f7fe fb1f 	bl	8004110 <HAL_GetTick>
 8005ad2:	0003      	movs	r3, r0
 8005ad4:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8005ad6:	e008      	b.n	8005aea <HAL_RCC_OscConfig+0x31a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005ad8:	f7fe fb1a 	bl	8004110 <HAL_GetTick>
 8005adc:	0002      	movs	r2, r0
 8005ade:	69bb      	ldr	r3, [r7, #24]
 8005ae0:	1ad3      	subs	r3, r2, r3
 8005ae2:	2b02      	cmp	r3, #2
 8005ae4:	d901      	bls.n	8005aea <HAL_RCC_OscConfig+0x31a>
          {
            return HAL_TIMEOUT;
 8005ae6:	2303      	movs	r3, #3
 8005ae8:	e1d6      	b.n	8005e98 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8005aea:	4b0d      	ldr	r3, [pc, #52]	; (8005b20 <HAL_RCC_OscConfig+0x350>)
 8005aec:	681a      	ldr	r2, [r3, #0]
 8005aee:	2380      	movs	r3, #128	; 0x80
 8005af0:	009b      	lsls	r3, r3, #2
 8005af2:	4013      	ands	r3, r2
 8005af4:	d0f0      	beq.n	8005ad8 <HAL_RCC_OscConfig+0x308>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005af6:	4b0a      	ldr	r3, [pc, #40]	; (8005b20 <HAL_RCC_OscConfig+0x350>)
 8005af8:	685b      	ldr	r3, [r3, #4]
 8005afa:	4a10      	ldr	r2, [pc, #64]	; (8005b3c <HAL_RCC_OscConfig+0x36c>)
 8005afc:	4013      	ands	r3, r2
 8005afe:	0019      	movs	r1, r3
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6a1a      	ldr	r2, [r3, #32]
 8005b04:	4b06      	ldr	r3, [pc, #24]	; (8005b20 <HAL_RCC_OscConfig+0x350>)
 8005b06:	430a      	orrs	r2, r1
 8005b08:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005b0a:	4b05      	ldr	r3, [pc, #20]	; (8005b20 <HAL_RCC_OscConfig+0x350>)
 8005b0c:	685b      	ldr	r3, [r3, #4]
 8005b0e:	021b      	lsls	r3, r3, #8
 8005b10:	0a19      	lsrs	r1, r3, #8
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	69db      	ldr	r3, [r3, #28]
 8005b16:	061a      	lsls	r2, r3, #24
 8005b18:	4b01      	ldr	r3, [pc, #4]	; (8005b20 <HAL_RCC_OscConfig+0x350>)
 8005b1a:	430a      	orrs	r2, r1
 8005b1c:	605a      	str	r2, [r3, #4]
 8005b1e:	e029      	b.n	8005b74 <HAL_RCC_OscConfig+0x3a4>
 8005b20:	40021000 	.word	0x40021000
 8005b24:	fffeffff 	.word	0xfffeffff
 8005b28:	fffbffff 	.word	0xfffbffff
 8005b2c:	ffffe0ff 	.word	0xffffe0ff
 8005b30:	0800b990 	.word	0x0800b990
 8005b34:	20000000 	.word	0x20000000
 8005b38:	20000004 	.word	0x20000004
 8005b3c:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005b40:	4bbe      	ldr	r3, [pc, #760]	; (8005e3c <HAL_RCC_OscConfig+0x66c>)
 8005b42:	681a      	ldr	r2, [r3, #0]
 8005b44:	4bbd      	ldr	r3, [pc, #756]	; (8005e3c <HAL_RCC_OscConfig+0x66c>)
 8005b46:	49be      	ldr	r1, [pc, #760]	; (8005e40 <HAL_RCC_OscConfig+0x670>)
 8005b48:	400a      	ands	r2, r1
 8005b4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b4c:	f7fe fae0 	bl	8004110 <HAL_GetTick>
 8005b50:	0003      	movs	r3, r0
 8005b52:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8005b54:	e008      	b.n	8005b68 <HAL_RCC_OscConfig+0x398>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005b56:	f7fe fadb 	bl	8004110 <HAL_GetTick>
 8005b5a:	0002      	movs	r2, r0
 8005b5c:	69bb      	ldr	r3, [r7, #24]
 8005b5e:	1ad3      	subs	r3, r2, r3
 8005b60:	2b02      	cmp	r3, #2
 8005b62:	d901      	bls.n	8005b68 <HAL_RCC_OscConfig+0x398>
          {
            return HAL_TIMEOUT;
 8005b64:	2303      	movs	r3, #3
 8005b66:	e197      	b.n	8005e98 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8005b68:	4bb4      	ldr	r3, [pc, #720]	; (8005e3c <HAL_RCC_OscConfig+0x66c>)
 8005b6a:	681a      	ldr	r2, [r3, #0]
 8005b6c:	2380      	movs	r3, #128	; 0x80
 8005b6e:	009b      	lsls	r3, r3, #2
 8005b70:	4013      	ands	r3, r2
 8005b72:	d1f0      	bne.n	8005b56 <HAL_RCC_OscConfig+0x386>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	2208      	movs	r2, #8
 8005b7a:	4013      	ands	r3, r2
 8005b7c:	d036      	beq.n	8005bec <HAL_RCC_OscConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	695b      	ldr	r3, [r3, #20]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d019      	beq.n	8005bba <HAL_RCC_OscConfig+0x3ea>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005b86:	4bad      	ldr	r3, [pc, #692]	; (8005e3c <HAL_RCC_OscConfig+0x66c>)
 8005b88:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005b8a:	4bac      	ldr	r3, [pc, #688]	; (8005e3c <HAL_RCC_OscConfig+0x66c>)
 8005b8c:	2101      	movs	r1, #1
 8005b8e:	430a      	orrs	r2, r1
 8005b90:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b92:	f7fe fabd 	bl	8004110 <HAL_GetTick>
 8005b96:	0003      	movs	r3, r0
 8005b98:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005b9a:	e008      	b.n	8005bae <HAL_RCC_OscConfig+0x3de>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005b9c:	f7fe fab8 	bl	8004110 <HAL_GetTick>
 8005ba0:	0002      	movs	r2, r0
 8005ba2:	69bb      	ldr	r3, [r7, #24]
 8005ba4:	1ad3      	subs	r3, r2, r3
 8005ba6:	2b02      	cmp	r3, #2
 8005ba8:	d901      	bls.n	8005bae <HAL_RCC_OscConfig+0x3de>
        {
          return HAL_TIMEOUT;
 8005baa:	2303      	movs	r3, #3
 8005bac:	e174      	b.n	8005e98 <HAL_RCC_OscConfig+0x6c8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005bae:	4ba3      	ldr	r3, [pc, #652]	; (8005e3c <HAL_RCC_OscConfig+0x66c>)
 8005bb0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005bb2:	2202      	movs	r2, #2
 8005bb4:	4013      	ands	r3, r2
 8005bb6:	d0f1      	beq.n	8005b9c <HAL_RCC_OscConfig+0x3cc>
 8005bb8:	e018      	b.n	8005bec <HAL_RCC_OscConfig+0x41c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005bba:	4ba0      	ldr	r3, [pc, #640]	; (8005e3c <HAL_RCC_OscConfig+0x66c>)
 8005bbc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005bbe:	4b9f      	ldr	r3, [pc, #636]	; (8005e3c <HAL_RCC_OscConfig+0x66c>)
 8005bc0:	2101      	movs	r1, #1
 8005bc2:	438a      	bics	r2, r1
 8005bc4:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005bc6:	f7fe faa3 	bl	8004110 <HAL_GetTick>
 8005bca:	0003      	movs	r3, r0
 8005bcc:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005bce:	e008      	b.n	8005be2 <HAL_RCC_OscConfig+0x412>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005bd0:	f7fe fa9e 	bl	8004110 <HAL_GetTick>
 8005bd4:	0002      	movs	r2, r0
 8005bd6:	69bb      	ldr	r3, [r7, #24]
 8005bd8:	1ad3      	subs	r3, r2, r3
 8005bda:	2b02      	cmp	r3, #2
 8005bdc:	d901      	bls.n	8005be2 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 8005bde:	2303      	movs	r3, #3
 8005be0:	e15a      	b.n	8005e98 <HAL_RCC_OscConfig+0x6c8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005be2:	4b96      	ldr	r3, [pc, #600]	; (8005e3c <HAL_RCC_OscConfig+0x66c>)
 8005be4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005be6:	2202      	movs	r2, #2
 8005be8:	4013      	ands	r3, r2
 8005bea:	d1f1      	bne.n	8005bd0 <HAL_RCC_OscConfig+0x400>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	2204      	movs	r2, #4
 8005bf2:	4013      	ands	r3, r2
 8005bf4:	d100      	bne.n	8005bf8 <HAL_RCC_OscConfig+0x428>
 8005bf6:	e0ae      	b.n	8005d56 <HAL_RCC_OscConfig+0x586>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005bf8:	2027      	movs	r0, #39	; 0x27
 8005bfa:	183b      	adds	r3, r7, r0
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c00:	4b8e      	ldr	r3, [pc, #568]	; (8005e3c <HAL_RCC_OscConfig+0x66c>)
 8005c02:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c04:	2380      	movs	r3, #128	; 0x80
 8005c06:	055b      	lsls	r3, r3, #21
 8005c08:	4013      	ands	r3, r2
 8005c0a:	d109      	bne.n	8005c20 <HAL_RCC_OscConfig+0x450>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c0c:	4b8b      	ldr	r3, [pc, #556]	; (8005e3c <HAL_RCC_OscConfig+0x66c>)
 8005c0e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c10:	4b8a      	ldr	r3, [pc, #552]	; (8005e3c <HAL_RCC_OscConfig+0x66c>)
 8005c12:	2180      	movs	r1, #128	; 0x80
 8005c14:	0549      	lsls	r1, r1, #21
 8005c16:	430a      	orrs	r2, r1
 8005c18:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8005c1a:	183b      	adds	r3, r7, r0
 8005c1c:	2201      	movs	r2, #1
 8005c1e:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c20:	4b88      	ldr	r3, [pc, #544]	; (8005e44 <HAL_RCC_OscConfig+0x674>)
 8005c22:	681a      	ldr	r2, [r3, #0]
 8005c24:	2380      	movs	r3, #128	; 0x80
 8005c26:	005b      	lsls	r3, r3, #1
 8005c28:	4013      	ands	r3, r2
 8005c2a:	d11a      	bne.n	8005c62 <HAL_RCC_OscConfig+0x492>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005c2c:	4b85      	ldr	r3, [pc, #532]	; (8005e44 <HAL_RCC_OscConfig+0x674>)
 8005c2e:	681a      	ldr	r2, [r3, #0]
 8005c30:	4b84      	ldr	r3, [pc, #528]	; (8005e44 <HAL_RCC_OscConfig+0x674>)
 8005c32:	2180      	movs	r1, #128	; 0x80
 8005c34:	0049      	lsls	r1, r1, #1
 8005c36:	430a      	orrs	r2, r1
 8005c38:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c3a:	f7fe fa69 	bl	8004110 <HAL_GetTick>
 8005c3e:	0003      	movs	r3, r0
 8005c40:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c42:	e008      	b.n	8005c56 <HAL_RCC_OscConfig+0x486>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c44:	f7fe fa64 	bl	8004110 <HAL_GetTick>
 8005c48:	0002      	movs	r2, r0
 8005c4a:	69bb      	ldr	r3, [r7, #24]
 8005c4c:	1ad3      	subs	r3, r2, r3
 8005c4e:	2b64      	cmp	r3, #100	; 0x64
 8005c50:	d901      	bls.n	8005c56 <HAL_RCC_OscConfig+0x486>
        {
          return HAL_TIMEOUT;
 8005c52:	2303      	movs	r3, #3
 8005c54:	e120      	b.n	8005e98 <HAL_RCC_OscConfig+0x6c8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c56:	4b7b      	ldr	r3, [pc, #492]	; (8005e44 <HAL_RCC_OscConfig+0x674>)
 8005c58:	681a      	ldr	r2, [r3, #0]
 8005c5a:	2380      	movs	r3, #128	; 0x80
 8005c5c:	005b      	lsls	r3, r3, #1
 8005c5e:	4013      	ands	r3, r2
 8005c60:	d0f0      	beq.n	8005c44 <HAL_RCC_OscConfig+0x474>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	689a      	ldr	r2, [r3, #8]
 8005c66:	2380      	movs	r3, #128	; 0x80
 8005c68:	005b      	lsls	r3, r3, #1
 8005c6a:	429a      	cmp	r2, r3
 8005c6c:	d107      	bne.n	8005c7e <HAL_RCC_OscConfig+0x4ae>
 8005c6e:	4b73      	ldr	r3, [pc, #460]	; (8005e3c <HAL_RCC_OscConfig+0x66c>)
 8005c70:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005c72:	4b72      	ldr	r3, [pc, #456]	; (8005e3c <HAL_RCC_OscConfig+0x66c>)
 8005c74:	2180      	movs	r1, #128	; 0x80
 8005c76:	0049      	lsls	r1, r1, #1
 8005c78:	430a      	orrs	r2, r1
 8005c7a:	651a      	str	r2, [r3, #80]	; 0x50
 8005c7c:	e031      	b.n	8005ce2 <HAL_RCC_OscConfig+0x512>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	689b      	ldr	r3, [r3, #8]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d10c      	bne.n	8005ca0 <HAL_RCC_OscConfig+0x4d0>
 8005c86:	4b6d      	ldr	r3, [pc, #436]	; (8005e3c <HAL_RCC_OscConfig+0x66c>)
 8005c88:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005c8a:	4b6c      	ldr	r3, [pc, #432]	; (8005e3c <HAL_RCC_OscConfig+0x66c>)
 8005c8c:	496c      	ldr	r1, [pc, #432]	; (8005e40 <HAL_RCC_OscConfig+0x670>)
 8005c8e:	400a      	ands	r2, r1
 8005c90:	651a      	str	r2, [r3, #80]	; 0x50
 8005c92:	4b6a      	ldr	r3, [pc, #424]	; (8005e3c <HAL_RCC_OscConfig+0x66c>)
 8005c94:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005c96:	4b69      	ldr	r3, [pc, #420]	; (8005e3c <HAL_RCC_OscConfig+0x66c>)
 8005c98:	496b      	ldr	r1, [pc, #428]	; (8005e48 <HAL_RCC_OscConfig+0x678>)
 8005c9a:	400a      	ands	r2, r1
 8005c9c:	651a      	str	r2, [r3, #80]	; 0x50
 8005c9e:	e020      	b.n	8005ce2 <HAL_RCC_OscConfig+0x512>
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	689a      	ldr	r2, [r3, #8]
 8005ca4:	23a0      	movs	r3, #160	; 0xa0
 8005ca6:	00db      	lsls	r3, r3, #3
 8005ca8:	429a      	cmp	r2, r3
 8005caa:	d10e      	bne.n	8005cca <HAL_RCC_OscConfig+0x4fa>
 8005cac:	4b63      	ldr	r3, [pc, #396]	; (8005e3c <HAL_RCC_OscConfig+0x66c>)
 8005cae:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005cb0:	4b62      	ldr	r3, [pc, #392]	; (8005e3c <HAL_RCC_OscConfig+0x66c>)
 8005cb2:	2180      	movs	r1, #128	; 0x80
 8005cb4:	00c9      	lsls	r1, r1, #3
 8005cb6:	430a      	orrs	r2, r1
 8005cb8:	651a      	str	r2, [r3, #80]	; 0x50
 8005cba:	4b60      	ldr	r3, [pc, #384]	; (8005e3c <HAL_RCC_OscConfig+0x66c>)
 8005cbc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005cbe:	4b5f      	ldr	r3, [pc, #380]	; (8005e3c <HAL_RCC_OscConfig+0x66c>)
 8005cc0:	2180      	movs	r1, #128	; 0x80
 8005cc2:	0049      	lsls	r1, r1, #1
 8005cc4:	430a      	orrs	r2, r1
 8005cc6:	651a      	str	r2, [r3, #80]	; 0x50
 8005cc8:	e00b      	b.n	8005ce2 <HAL_RCC_OscConfig+0x512>
 8005cca:	4b5c      	ldr	r3, [pc, #368]	; (8005e3c <HAL_RCC_OscConfig+0x66c>)
 8005ccc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005cce:	4b5b      	ldr	r3, [pc, #364]	; (8005e3c <HAL_RCC_OscConfig+0x66c>)
 8005cd0:	495b      	ldr	r1, [pc, #364]	; (8005e40 <HAL_RCC_OscConfig+0x670>)
 8005cd2:	400a      	ands	r2, r1
 8005cd4:	651a      	str	r2, [r3, #80]	; 0x50
 8005cd6:	4b59      	ldr	r3, [pc, #356]	; (8005e3c <HAL_RCC_OscConfig+0x66c>)
 8005cd8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005cda:	4b58      	ldr	r3, [pc, #352]	; (8005e3c <HAL_RCC_OscConfig+0x66c>)
 8005cdc:	495a      	ldr	r1, [pc, #360]	; (8005e48 <HAL_RCC_OscConfig+0x678>)
 8005cde:	400a      	ands	r2, r1
 8005ce0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	689b      	ldr	r3, [r3, #8]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d015      	beq.n	8005d16 <HAL_RCC_OscConfig+0x546>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005cea:	f7fe fa11 	bl	8004110 <HAL_GetTick>
 8005cee:	0003      	movs	r3, r0
 8005cf0:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005cf2:	e009      	b.n	8005d08 <HAL_RCC_OscConfig+0x538>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005cf4:	f7fe fa0c 	bl	8004110 <HAL_GetTick>
 8005cf8:	0002      	movs	r2, r0
 8005cfa:	69bb      	ldr	r3, [r7, #24]
 8005cfc:	1ad3      	subs	r3, r2, r3
 8005cfe:	4a53      	ldr	r2, [pc, #332]	; (8005e4c <HAL_RCC_OscConfig+0x67c>)
 8005d00:	4293      	cmp	r3, r2
 8005d02:	d901      	bls.n	8005d08 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8005d04:	2303      	movs	r3, #3
 8005d06:	e0c7      	b.n	8005e98 <HAL_RCC_OscConfig+0x6c8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005d08:	4b4c      	ldr	r3, [pc, #304]	; (8005e3c <HAL_RCC_OscConfig+0x66c>)
 8005d0a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005d0c:	2380      	movs	r3, #128	; 0x80
 8005d0e:	009b      	lsls	r3, r3, #2
 8005d10:	4013      	ands	r3, r2
 8005d12:	d0ef      	beq.n	8005cf4 <HAL_RCC_OscConfig+0x524>
 8005d14:	e014      	b.n	8005d40 <HAL_RCC_OscConfig+0x570>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d16:	f7fe f9fb 	bl	8004110 <HAL_GetTick>
 8005d1a:	0003      	movs	r3, r0
 8005d1c:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005d1e:	e009      	b.n	8005d34 <HAL_RCC_OscConfig+0x564>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005d20:	f7fe f9f6 	bl	8004110 <HAL_GetTick>
 8005d24:	0002      	movs	r2, r0
 8005d26:	69bb      	ldr	r3, [r7, #24]
 8005d28:	1ad3      	subs	r3, r2, r3
 8005d2a:	4a48      	ldr	r2, [pc, #288]	; (8005e4c <HAL_RCC_OscConfig+0x67c>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d901      	bls.n	8005d34 <HAL_RCC_OscConfig+0x564>
        {
          return HAL_TIMEOUT;
 8005d30:	2303      	movs	r3, #3
 8005d32:	e0b1      	b.n	8005e98 <HAL_RCC_OscConfig+0x6c8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005d34:	4b41      	ldr	r3, [pc, #260]	; (8005e3c <HAL_RCC_OscConfig+0x66c>)
 8005d36:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005d38:	2380      	movs	r3, #128	; 0x80
 8005d3a:	009b      	lsls	r3, r3, #2
 8005d3c:	4013      	ands	r3, r2
 8005d3e:	d1ef      	bne.n	8005d20 <HAL_RCC_OscConfig+0x550>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005d40:	2327      	movs	r3, #39	; 0x27
 8005d42:	18fb      	adds	r3, r7, r3
 8005d44:	781b      	ldrb	r3, [r3, #0]
 8005d46:	2b01      	cmp	r3, #1
 8005d48:	d105      	bne.n	8005d56 <HAL_RCC_OscConfig+0x586>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d4a:	4b3c      	ldr	r3, [pc, #240]	; (8005e3c <HAL_RCC_OscConfig+0x66c>)
 8005d4c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005d4e:	4b3b      	ldr	r3, [pc, #236]	; (8005e3c <HAL_RCC_OscConfig+0x66c>)
 8005d50:	493f      	ldr	r1, [pc, #252]	; (8005e50 <HAL_RCC_OscConfig+0x680>)
 8005d52:	400a      	ands	r2, r1
 8005d54:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d100      	bne.n	8005d60 <HAL_RCC_OscConfig+0x590>
 8005d5e:	e09a      	b.n	8005e96 <HAL_RCC_OscConfig+0x6c6>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005d60:	6a3b      	ldr	r3, [r7, #32]
 8005d62:	2b0c      	cmp	r3, #12
 8005d64:	d064      	beq.n	8005e30 <HAL_RCC_OscConfig+0x660>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d6a:	2b02      	cmp	r3, #2
 8005d6c:	d145      	bne.n	8005dfa <HAL_RCC_OscConfig+0x62a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d6e:	4b33      	ldr	r3, [pc, #204]	; (8005e3c <HAL_RCC_OscConfig+0x66c>)
 8005d70:	681a      	ldr	r2, [r3, #0]
 8005d72:	4b32      	ldr	r3, [pc, #200]	; (8005e3c <HAL_RCC_OscConfig+0x66c>)
 8005d74:	4937      	ldr	r1, [pc, #220]	; (8005e54 <HAL_RCC_OscConfig+0x684>)
 8005d76:	400a      	ands	r2, r1
 8005d78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d7a:	f7fe f9c9 	bl	8004110 <HAL_GetTick>
 8005d7e:	0003      	movs	r3, r0
 8005d80:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005d82:	e008      	b.n	8005d96 <HAL_RCC_OscConfig+0x5c6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005d84:	f7fe f9c4 	bl	8004110 <HAL_GetTick>
 8005d88:	0002      	movs	r2, r0
 8005d8a:	69bb      	ldr	r3, [r7, #24]
 8005d8c:	1ad3      	subs	r3, r2, r3
 8005d8e:	2b02      	cmp	r3, #2
 8005d90:	d901      	bls.n	8005d96 <HAL_RCC_OscConfig+0x5c6>
          {
            return HAL_TIMEOUT;
 8005d92:	2303      	movs	r3, #3
 8005d94:	e080      	b.n	8005e98 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005d96:	4b29      	ldr	r3, [pc, #164]	; (8005e3c <HAL_RCC_OscConfig+0x66c>)
 8005d98:	681a      	ldr	r2, [r3, #0]
 8005d9a:	2380      	movs	r3, #128	; 0x80
 8005d9c:	049b      	lsls	r3, r3, #18
 8005d9e:	4013      	ands	r3, r2
 8005da0:	d1f0      	bne.n	8005d84 <HAL_RCC_OscConfig+0x5b4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005da2:	4b26      	ldr	r3, [pc, #152]	; (8005e3c <HAL_RCC_OscConfig+0x66c>)
 8005da4:	68db      	ldr	r3, [r3, #12]
 8005da6:	4a2c      	ldr	r2, [pc, #176]	; (8005e58 <HAL_RCC_OscConfig+0x688>)
 8005da8:	4013      	ands	r3, r2
 8005daa:	0019      	movs	r1, r3
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005db4:	431a      	orrs	r2, r3
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dba:	431a      	orrs	r2, r3
 8005dbc:	4b1f      	ldr	r3, [pc, #124]	; (8005e3c <HAL_RCC_OscConfig+0x66c>)
 8005dbe:	430a      	orrs	r2, r1
 8005dc0:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005dc2:	4b1e      	ldr	r3, [pc, #120]	; (8005e3c <HAL_RCC_OscConfig+0x66c>)
 8005dc4:	681a      	ldr	r2, [r3, #0]
 8005dc6:	4b1d      	ldr	r3, [pc, #116]	; (8005e3c <HAL_RCC_OscConfig+0x66c>)
 8005dc8:	2180      	movs	r1, #128	; 0x80
 8005dca:	0449      	lsls	r1, r1, #17
 8005dcc:	430a      	orrs	r2, r1
 8005dce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005dd0:	f7fe f99e 	bl	8004110 <HAL_GetTick>
 8005dd4:	0003      	movs	r3, r0
 8005dd6:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8005dd8:	e008      	b.n	8005dec <HAL_RCC_OscConfig+0x61c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005dda:	f7fe f999 	bl	8004110 <HAL_GetTick>
 8005dde:	0002      	movs	r2, r0
 8005de0:	69bb      	ldr	r3, [r7, #24]
 8005de2:	1ad3      	subs	r3, r2, r3
 8005de4:	2b02      	cmp	r3, #2
 8005de6:	d901      	bls.n	8005dec <HAL_RCC_OscConfig+0x61c>
          {
            return HAL_TIMEOUT;
 8005de8:	2303      	movs	r3, #3
 8005dea:	e055      	b.n	8005e98 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8005dec:	4b13      	ldr	r3, [pc, #76]	; (8005e3c <HAL_RCC_OscConfig+0x66c>)
 8005dee:	681a      	ldr	r2, [r3, #0]
 8005df0:	2380      	movs	r3, #128	; 0x80
 8005df2:	049b      	lsls	r3, r3, #18
 8005df4:	4013      	ands	r3, r2
 8005df6:	d0f0      	beq.n	8005dda <HAL_RCC_OscConfig+0x60a>
 8005df8:	e04d      	b.n	8005e96 <HAL_RCC_OscConfig+0x6c6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005dfa:	4b10      	ldr	r3, [pc, #64]	; (8005e3c <HAL_RCC_OscConfig+0x66c>)
 8005dfc:	681a      	ldr	r2, [r3, #0]
 8005dfe:	4b0f      	ldr	r3, [pc, #60]	; (8005e3c <HAL_RCC_OscConfig+0x66c>)
 8005e00:	4914      	ldr	r1, [pc, #80]	; (8005e54 <HAL_RCC_OscConfig+0x684>)
 8005e02:	400a      	ands	r2, r1
 8005e04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e06:	f7fe f983 	bl	8004110 <HAL_GetTick>
 8005e0a:	0003      	movs	r3, r0
 8005e0c:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005e0e:	e008      	b.n	8005e22 <HAL_RCC_OscConfig+0x652>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005e10:	f7fe f97e 	bl	8004110 <HAL_GetTick>
 8005e14:	0002      	movs	r2, r0
 8005e16:	69bb      	ldr	r3, [r7, #24]
 8005e18:	1ad3      	subs	r3, r2, r3
 8005e1a:	2b02      	cmp	r3, #2
 8005e1c:	d901      	bls.n	8005e22 <HAL_RCC_OscConfig+0x652>
          {
            return HAL_TIMEOUT;
 8005e1e:	2303      	movs	r3, #3
 8005e20:	e03a      	b.n	8005e98 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005e22:	4b06      	ldr	r3, [pc, #24]	; (8005e3c <HAL_RCC_OscConfig+0x66c>)
 8005e24:	681a      	ldr	r2, [r3, #0]
 8005e26:	2380      	movs	r3, #128	; 0x80
 8005e28:	049b      	lsls	r3, r3, #18
 8005e2a:	4013      	ands	r3, r2
 8005e2c:	d1f0      	bne.n	8005e10 <HAL_RCC_OscConfig+0x640>
 8005e2e:	e032      	b.n	8005e96 <HAL_RCC_OscConfig+0x6c6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e34:	2b01      	cmp	r3, #1
 8005e36:	d111      	bne.n	8005e5c <HAL_RCC_OscConfig+0x68c>
      {
        return HAL_ERROR;
 8005e38:	2301      	movs	r3, #1
 8005e3a:	e02d      	b.n	8005e98 <HAL_RCC_OscConfig+0x6c8>
 8005e3c:	40021000 	.word	0x40021000
 8005e40:	fffffeff 	.word	0xfffffeff
 8005e44:	40007000 	.word	0x40007000
 8005e48:	fffffbff 	.word	0xfffffbff
 8005e4c:	00001388 	.word	0x00001388
 8005e50:	efffffff 	.word	0xefffffff
 8005e54:	feffffff 	.word	0xfeffffff
 8005e58:	ff02ffff 	.word	0xff02ffff
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005e5c:	4b10      	ldr	r3, [pc, #64]	; (8005ea0 <HAL_RCC_OscConfig+0x6d0>)
 8005e5e:	68db      	ldr	r3, [r3, #12]
 8005e60:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e62:	69fa      	ldr	r2, [r7, #28]
 8005e64:	2380      	movs	r3, #128	; 0x80
 8005e66:	025b      	lsls	r3, r3, #9
 8005e68:	401a      	ands	r2, r3
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e6e:	429a      	cmp	r2, r3
 8005e70:	d10f      	bne.n	8005e92 <HAL_RCC_OscConfig+0x6c2>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8005e72:	69fa      	ldr	r2, [r7, #28]
 8005e74:	23f0      	movs	r3, #240	; 0xf0
 8005e76:	039b      	lsls	r3, r3, #14
 8005e78:	401a      	ands	r2, r3
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e7e:	429a      	cmp	r2, r3
 8005e80:	d107      	bne.n	8005e92 <HAL_RCC_OscConfig+0x6c2>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8005e82:	69fa      	ldr	r2, [r7, #28]
 8005e84:	23c0      	movs	r3, #192	; 0xc0
 8005e86:	041b      	lsls	r3, r3, #16
 8005e88:	401a      	ands	r2, r3
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8005e8e:	429a      	cmp	r2, r3
 8005e90:	d001      	beq.n	8005e96 <HAL_RCC_OscConfig+0x6c6>
        {
          return HAL_ERROR;
 8005e92:	2301      	movs	r3, #1
 8005e94:	e000      	b.n	8005e98 <HAL_RCC_OscConfig+0x6c8>
        }
      }
    }
  }
  return HAL_OK;
 8005e96:	2300      	movs	r3, #0
}
 8005e98:	0018      	movs	r0, r3
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	b00a      	add	sp, #40	; 0x28
 8005e9e:	bdb0      	pop	{r4, r5, r7, pc}
 8005ea0:	40021000 	.word	0x40021000

08005ea4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ea4:	b5b0      	push	{r4, r5, r7, lr}
 8005ea6:	b084      	sub	sp, #16
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
 8005eac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d101      	bne.n	8005eb8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005eb4:	2301      	movs	r3, #1
 8005eb6:	e128      	b.n	800610a <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005eb8:	4b96      	ldr	r3, [pc, #600]	; (8006114 <HAL_RCC_ClockConfig+0x270>)
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	2201      	movs	r2, #1
 8005ebe:	4013      	ands	r3, r2
 8005ec0:	683a      	ldr	r2, [r7, #0]
 8005ec2:	429a      	cmp	r2, r3
 8005ec4:	d91e      	bls.n	8005f04 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ec6:	4b93      	ldr	r3, [pc, #588]	; (8006114 <HAL_RCC_ClockConfig+0x270>)
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	2201      	movs	r2, #1
 8005ecc:	4393      	bics	r3, r2
 8005ece:	0019      	movs	r1, r3
 8005ed0:	4b90      	ldr	r3, [pc, #576]	; (8006114 <HAL_RCC_ClockConfig+0x270>)
 8005ed2:	683a      	ldr	r2, [r7, #0]
 8005ed4:	430a      	orrs	r2, r1
 8005ed6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005ed8:	f7fe f91a 	bl	8004110 <HAL_GetTick>
 8005edc:	0003      	movs	r3, r0
 8005ede:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ee0:	e009      	b.n	8005ef6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ee2:	f7fe f915 	bl	8004110 <HAL_GetTick>
 8005ee6:	0002      	movs	r2, r0
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	1ad3      	subs	r3, r2, r3
 8005eec:	4a8a      	ldr	r2, [pc, #552]	; (8006118 <HAL_RCC_ClockConfig+0x274>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d901      	bls.n	8005ef6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8005ef2:	2303      	movs	r3, #3
 8005ef4:	e109      	b.n	800610a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ef6:	4b87      	ldr	r3, [pc, #540]	; (8006114 <HAL_RCC_ClockConfig+0x270>)
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	2201      	movs	r2, #1
 8005efc:	4013      	ands	r3, r2
 8005efe:	683a      	ldr	r2, [r7, #0]
 8005f00:	429a      	cmp	r2, r3
 8005f02:	d1ee      	bne.n	8005ee2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	2202      	movs	r2, #2
 8005f0a:	4013      	ands	r3, r2
 8005f0c:	d009      	beq.n	8005f22 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f0e:	4b83      	ldr	r3, [pc, #524]	; (800611c <HAL_RCC_ClockConfig+0x278>)
 8005f10:	68db      	ldr	r3, [r3, #12]
 8005f12:	22f0      	movs	r2, #240	; 0xf0
 8005f14:	4393      	bics	r3, r2
 8005f16:	0019      	movs	r1, r3
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	689a      	ldr	r2, [r3, #8]
 8005f1c:	4b7f      	ldr	r3, [pc, #508]	; (800611c <HAL_RCC_ClockConfig+0x278>)
 8005f1e:	430a      	orrs	r2, r1
 8005f20:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	2201      	movs	r2, #1
 8005f28:	4013      	ands	r3, r2
 8005f2a:	d100      	bne.n	8005f2e <HAL_RCC_ClockConfig+0x8a>
 8005f2c:	e089      	b.n	8006042 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	685b      	ldr	r3, [r3, #4]
 8005f32:	2b02      	cmp	r3, #2
 8005f34:	d107      	bne.n	8005f46 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005f36:	4b79      	ldr	r3, [pc, #484]	; (800611c <HAL_RCC_ClockConfig+0x278>)
 8005f38:	681a      	ldr	r2, [r3, #0]
 8005f3a:	2380      	movs	r3, #128	; 0x80
 8005f3c:	029b      	lsls	r3, r3, #10
 8005f3e:	4013      	ands	r3, r2
 8005f40:	d120      	bne.n	8005f84 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8005f42:	2301      	movs	r3, #1
 8005f44:	e0e1      	b.n	800610a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	685b      	ldr	r3, [r3, #4]
 8005f4a:	2b03      	cmp	r3, #3
 8005f4c:	d107      	bne.n	8005f5e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005f4e:	4b73      	ldr	r3, [pc, #460]	; (800611c <HAL_RCC_ClockConfig+0x278>)
 8005f50:	681a      	ldr	r2, [r3, #0]
 8005f52:	2380      	movs	r3, #128	; 0x80
 8005f54:	049b      	lsls	r3, r3, #18
 8005f56:	4013      	ands	r3, r2
 8005f58:	d114      	bne.n	8005f84 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8005f5a:	2301      	movs	r3, #1
 8005f5c:	e0d5      	b.n	800610a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	685b      	ldr	r3, [r3, #4]
 8005f62:	2b01      	cmp	r3, #1
 8005f64:	d106      	bne.n	8005f74 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005f66:	4b6d      	ldr	r3, [pc, #436]	; (800611c <HAL_RCC_ClockConfig+0x278>)
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	2204      	movs	r2, #4
 8005f6c:	4013      	ands	r3, r2
 8005f6e:	d109      	bne.n	8005f84 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8005f70:	2301      	movs	r3, #1
 8005f72:	e0ca      	b.n	800610a <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8005f74:	4b69      	ldr	r3, [pc, #420]	; (800611c <HAL_RCC_ClockConfig+0x278>)
 8005f76:	681a      	ldr	r2, [r3, #0]
 8005f78:	2380      	movs	r3, #128	; 0x80
 8005f7a:	009b      	lsls	r3, r3, #2
 8005f7c:	4013      	ands	r3, r2
 8005f7e:	d101      	bne.n	8005f84 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8005f80:	2301      	movs	r3, #1
 8005f82:	e0c2      	b.n	800610a <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005f84:	4b65      	ldr	r3, [pc, #404]	; (800611c <HAL_RCC_ClockConfig+0x278>)
 8005f86:	68db      	ldr	r3, [r3, #12]
 8005f88:	2203      	movs	r2, #3
 8005f8a:	4393      	bics	r3, r2
 8005f8c:	0019      	movs	r1, r3
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	685a      	ldr	r2, [r3, #4]
 8005f92:	4b62      	ldr	r3, [pc, #392]	; (800611c <HAL_RCC_ClockConfig+0x278>)
 8005f94:	430a      	orrs	r2, r1
 8005f96:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005f98:	f7fe f8ba 	bl	8004110 <HAL_GetTick>
 8005f9c:	0003      	movs	r3, r0
 8005f9e:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	685b      	ldr	r3, [r3, #4]
 8005fa4:	2b02      	cmp	r3, #2
 8005fa6:	d111      	bne.n	8005fcc <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005fa8:	e009      	b.n	8005fbe <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005faa:	f7fe f8b1 	bl	8004110 <HAL_GetTick>
 8005fae:	0002      	movs	r2, r0
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	1ad3      	subs	r3, r2, r3
 8005fb4:	4a58      	ldr	r2, [pc, #352]	; (8006118 <HAL_RCC_ClockConfig+0x274>)
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d901      	bls.n	8005fbe <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8005fba:	2303      	movs	r3, #3
 8005fbc:	e0a5      	b.n	800610a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005fbe:	4b57      	ldr	r3, [pc, #348]	; (800611c <HAL_RCC_ClockConfig+0x278>)
 8005fc0:	68db      	ldr	r3, [r3, #12]
 8005fc2:	220c      	movs	r2, #12
 8005fc4:	4013      	ands	r3, r2
 8005fc6:	2b08      	cmp	r3, #8
 8005fc8:	d1ef      	bne.n	8005faa <HAL_RCC_ClockConfig+0x106>
 8005fca:	e03a      	b.n	8006042 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	685b      	ldr	r3, [r3, #4]
 8005fd0:	2b03      	cmp	r3, #3
 8005fd2:	d111      	bne.n	8005ff8 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005fd4:	e009      	b.n	8005fea <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005fd6:	f7fe f89b 	bl	8004110 <HAL_GetTick>
 8005fda:	0002      	movs	r2, r0
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	1ad3      	subs	r3, r2, r3
 8005fe0:	4a4d      	ldr	r2, [pc, #308]	; (8006118 <HAL_RCC_ClockConfig+0x274>)
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	d901      	bls.n	8005fea <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8005fe6:	2303      	movs	r3, #3
 8005fe8:	e08f      	b.n	800610a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005fea:	4b4c      	ldr	r3, [pc, #304]	; (800611c <HAL_RCC_ClockConfig+0x278>)
 8005fec:	68db      	ldr	r3, [r3, #12]
 8005fee:	220c      	movs	r2, #12
 8005ff0:	4013      	ands	r3, r2
 8005ff2:	2b0c      	cmp	r3, #12
 8005ff4:	d1ef      	bne.n	8005fd6 <HAL_RCC_ClockConfig+0x132>
 8005ff6:	e024      	b.n	8006042 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	685b      	ldr	r3, [r3, #4]
 8005ffc:	2b01      	cmp	r3, #1
 8005ffe:	d11b      	bne.n	8006038 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8006000:	e009      	b.n	8006016 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006002:	f7fe f885 	bl	8004110 <HAL_GetTick>
 8006006:	0002      	movs	r2, r0
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	1ad3      	subs	r3, r2, r3
 800600c:	4a42      	ldr	r2, [pc, #264]	; (8006118 <HAL_RCC_ClockConfig+0x274>)
 800600e:	4293      	cmp	r3, r2
 8006010:	d901      	bls.n	8006016 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8006012:	2303      	movs	r3, #3
 8006014:	e079      	b.n	800610a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8006016:	4b41      	ldr	r3, [pc, #260]	; (800611c <HAL_RCC_ClockConfig+0x278>)
 8006018:	68db      	ldr	r3, [r3, #12]
 800601a:	220c      	movs	r2, #12
 800601c:	4013      	ands	r3, r2
 800601e:	2b04      	cmp	r3, #4
 8006020:	d1ef      	bne.n	8006002 <HAL_RCC_ClockConfig+0x15e>
 8006022:	e00e      	b.n	8006042 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006024:	f7fe f874 	bl	8004110 <HAL_GetTick>
 8006028:	0002      	movs	r2, r0
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	1ad3      	subs	r3, r2, r3
 800602e:	4a3a      	ldr	r2, [pc, #232]	; (8006118 <HAL_RCC_ClockConfig+0x274>)
 8006030:	4293      	cmp	r3, r2
 8006032:	d901      	bls.n	8006038 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8006034:	2303      	movs	r3, #3
 8006036:	e068      	b.n	800610a <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8006038:	4b38      	ldr	r3, [pc, #224]	; (800611c <HAL_RCC_ClockConfig+0x278>)
 800603a:	68db      	ldr	r3, [r3, #12]
 800603c:	220c      	movs	r2, #12
 800603e:	4013      	ands	r3, r2
 8006040:	d1f0      	bne.n	8006024 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006042:	4b34      	ldr	r3, [pc, #208]	; (8006114 <HAL_RCC_ClockConfig+0x270>)
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	2201      	movs	r2, #1
 8006048:	4013      	ands	r3, r2
 800604a:	683a      	ldr	r2, [r7, #0]
 800604c:	429a      	cmp	r2, r3
 800604e:	d21e      	bcs.n	800608e <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006050:	4b30      	ldr	r3, [pc, #192]	; (8006114 <HAL_RCC_ClockConfig+0x270>)
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	2201      	movs	r2, #1
 8006056:	4393      	bics	r3, r2
 8006058:	0019      	movs	r1, r3
 800605a:	4b2e      	ldr	r3, [pc, #184]	; (8006114 <HAL_RCC_ClockConfig+0x270>)
 800605c:	683a      	ldr	r2, [r7, #0]
 800605e:	430a      	orrs	r2, r1
 8006060:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006062:	f7fe f855 	bl	8004110 <HAL_GetTick>
 8006066:	0003      	movs	r3, r0
 8006068:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800606a:	e009      	b.n	8006080 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800606c:	f7fe f850 	bl	8004110 <HAL_GetTick>
 8006070:	0002      	movs	r2, r0
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	1ad3      	subs	r3, r2, r3
 8006076:	4a28      	ldr	r2, [pc, #160]	; (8006118 <HAL_RCC_ClockConfig+0x274>)
 8006078:	4293      	cmp	r3, r2
 800607a:	d901      	bls.n	8006080 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 800607c:	2303      	movs	r3, #3
 800607e:	e044      	b.n	800610a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006080:	4b24      	ldr	r3, [pc, #144]	; (8006114 <HAL_RCC_ClockConfig+0x270>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	2201      	movs	r2, #1
 8006086:	4013      	ands	r3, r2
 8006088:	683a      	ldr	r2, [r7, #0]
 800608a:	429a      	cmp	r2, r3
 800608c:	d1ee      	bne.n	800606c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	2204      	movs	r2, #4
 8006094:	4013      	ands	r3, r2
 8006096:	d009      	beq.n	80060ac <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006098:	4b20      	ldr	r3, [pc, #128]	; (800611c <HAL_RCC_ClockConfig+0x278>)
 800609a:	68db      	ldr	r3, [r3, #12]
 800609c:	4a20      	ldr	r2, [pc, #128]	; (8006120 <HAL_RCC_ClockConfig+0x27c>)
 800609e:	4013      	ands	r3, r2
 80060a0:	0019      	movs	r1, r3
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	68da      	ldr	r2, [r3, #12]
 80060a6:	4b1d      	ldr	r3, [pc, #116]	; (800611c <HAL_RCC_ClockConfig+0x278>)
 80060a8:	430a      	orrs	r2, r1
 80060aa:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	2208      	movs	r2, #8
 80060b2:	4013      	ands	r3, r2
 80060b4:	d00a      	beq.n	80060cc <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80060b6:	4b19      	ldr	r3, [pc, #100]	; (800611c <HAL_RCC_ClockConfig+0x278>)
 80060b8:	68db      	ldr	r3, [r3, #12]
 80060ba:	4a1a      	ldr	r2, [pc, #104]	; (8006124 <HAL_RCC_ClockConfig+0x280>)
 80060bc:	4013      	ands	r3, r2
 80060be:	0019      	movs	r1, r3
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	691b      	ldr	r3, [r3, #16]
 80060c4:	00da      	lsls	r2, r3, #3
 80060c6:	4b15      	ldr	r3, [pc, #84]	; (800611c <HAL_RCC_ClockConfig+0x278>)
 80060c8:	430a      	orrs	r2, r1
 80060ca:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80060cc:	f000 f8b6 	bl	800623c <HAL_RCC_GetSysClockFreq>
 80060d0:	0001      	movs	r1, r0
 80060d2:	4b12      	ldr	r3, [pc, #72]	; (800611c <HAL_RCC_ClockConfig+0x278>)
 80060d4:	68db      	ldr	r3, [r3, #12]
 80060d6:	091b      	lsrs	r3, r3, #4
 80060d8:	220f      	movs	r2, #15
 80060da:	4013      	ands	r3, r2
 80060dc:	4a12      	ldr	r2, [pc, #72]	; (8006128 <HAL_RCC_ClockConfig+0x284>)
 80060de:	5cd3      	ldrb	r3, [r2, r3]
 80060e0:	000a      	movs	r2, r1
 80060e2:	40da      	lsrs	r2, r3
 80060e4:	4b11      	ldr	r3, [pc, #68]	; (800612c <HAL_RCC_ClockConfig+0x288>)
 80060e6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80060e8:	4b11      	ldr	r3, [pc, #68]	; (8006130 <HAL_RCC_ClockConfig+0x28c>)
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	250b      	movs	r5, #11
 80060ee:	197c      	adds	r4, r7, r5
 80060f0:	0018      	movs	r0, r3
 80060f2:	f7fd ffc7 	bl	8004084 <HAL_InitTick>
 80060f6:	0003      	movs	r3, r0
 80060f8:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80060fa:	197b      	adds	r3, r7, r5
 80060fc:	781b      	ldrb	r3, [r3, #0]
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d002      	beq.n	8006108 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8006102:	197b      	adds	r3, r7, r5
 8006104:	781b      	ldrb	r3, [r3, #0]
 8006106:	e000      	b.n	800610a <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8006108:	2300      	movs	r3, #0
}
 800610a:	0018      	movs	r0, r3
 800610c:	46bd      	mov	sp, r7
 800610e:	b004      	add	sp, #16
 8006110:	bdb0      	pop	{r4, r5, r7, pc}
 8006112:	46c0      	nop			; (mov r8, r8)
 8006114:	40022000 	.word	0x40022000
 8006118:	00001388 	.word	0x00001388
 800611c:	40021000 	.word	0x40021000
 8006120:	fffff8ff 	.word	0xfffff8ff
 8006124:	ffffc7ff 	.word	0xffffc7ff
 8006128:	0800b990 	.word	0x0800b990
 800612c:	20000000 	.word	0x20000000
 8006130:	20000004 	.word	0x20000004

08006134 <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
  *            @arg @ref RCC_MCODIV_16 division by 16 applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8006134:	b590      	push	{r4, r7, lr}
 8006136:	b08d      	sub	sp, #52	; 0x34
 8006138:	af00      	add	r7, sp, #0
 800613a:	60f8      	str	r0, [r7, #12]
 800613c:	60b9      	str	r1, [r7, #8]
 800613e:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef gpio = {0};
 8006140:	241c      	movs	r4, #28
 8006142:	193b      	adds	r3, r7, r4
 8006144:	0018      	movs	r0, r3
 8006146:	2314      	movs	r3, #20
 8006148:	001a      	movs	r2, r3
 800614a:	2100      	movs	r1, #0
 800614c:	f003 fa20 	bl	8009590 <memset>
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

  /* Configure the MCO1 pin in alternate function mode */
  gpio.Mode      = GPIO_MODE_AF_PP;
 8006150:	0020      	movs	r0, r4
 8006152:	183b      	adds	r3, r7, r0
 8006154:	2202      	movs	r2, #2
 8006156:	605a      	str	r2, [r3, #4]
  gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 8006158:	183b      	adds	r3, r7, r0
 800615a:	2202      	movs	r2, #2
 800615c:	60da      	str	r2, [r3, #12]
  gpio.Pull      = GPIO_NOPULL;
 800615e:	183b      	adds	r3, r7, r0
 8006160:	2200      	movs	r2, #0
 8006162:	609a      	str	r2, [r3, #8]
  if(RCC_MCOx == RCC_MCO1)
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d11a      	bne.n	80061a0 <HAL_RCC_MCOConfig+0x6c>
  {
    gpio.Pin       = MCO1_PIN;
 800616a:	183b      	adds	r3, r7, r0
 800616c:	2280      	movs	r2, #128	; 0x80
 800616e:	0052      	lsls	r2, r2, #1
 8006170:	601a      	str	r2, [r3, #0]
    gpio.Alternate = GPIO_AF0_MCO;
 8006172:	183b      	adds	r3, r7, r0
 8006174:	2200      	movs	r2, #0
 8006176:	611a      	str	r2, [r3, #16]

    /* MCO1 Clock Enable */
    MCO1_CLK_ENABLE();
 8006178:	4b2d      	ldr	r3, [pc, #180]	; (8006230 <HAL_RCC_MCOConfig+0xfc>)
 800617a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800617c:	4b2c      	ldr	r3, [pc, #176]	; (8006230 <HAL_RCC_MCOConfig+0xfc>)
 800617e:	2101      	movs	r1, #1
 8006180:	430a      	orrs	r2, r1
 8006182:	62da      	str	r2, [r3, #44]	; 0x2c
 8006184:	4b2a      	ldr	r3, [pc, #168]	; (8006230 <HAL_RCC_MCOConfig+0xfc>)
 8006186:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006188:	2201      	movs	r2, #1
 800618a:	4013      	ands	r3, r2
 800618c:	61bb      	str	r3, [r7, #24]
 800618e:	69bb      	ldr	r3, [r7, #24]
    HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 8006190:	183a      	adds	r2, r7, r0
 8006192:	23a0      	movs	r3, #160	; 0xa0
 8006194:	05db      	lsls	r3, r3, #23
 8006196:	0011      	movs	r1, r2
 8006198:	0018      	movs	r0, r3
 800619a:	f7fe fa3f 	bl	800461c <HAL_GPIO_Init>
 800619e:	e038      	b.n	8006212 <HAL_RCC_MCOConfig+0xde>
  }
#if defined(RCC_MCO3_SUPPORT)
  else if (RCC_MCOx == RCC_MCO3)
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	2b02      	cmp	r3, #2
 80061a4:	d11a      	bne.n	80061dc <HAL_RCC_MCOConfig+0xa8>
  {
    gpio.Pin       = MCO3_PIN;
 80061a6:	201c      	movs	r0, #28
 80061a8:	183b      	adds	r3, r7, r0
 80061aa:	2280      	movs	r2, #128	; 0x80
 80061ac:	0192      	lsls	r2, r2, #6
 80061ae:	601a      	str	r2, [r3, #0]
    gpio.Alternate = MCO3_GPIO_AF;
 80061b0:	183b      	adds	r3, r7, r0
 80061b2:	2200      	movs	r2, #0
 80061b4:	611a      	str	r2, [r3, #16]

    /* MCO3 Clock Enable */
    MCO3_CLK_ENABLE();
 80061b6:	4b1e      	ldr	r3, [pc, #120]	; (8006230 <HAL_RCC_MCOConfig+0xfc>)
 80061b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061ba:	4b1d      	ldr	r3, [pc, #116]	; (8006230 <HAL_RCC_MCOConfig+0xfc>)
 80061bc:	2102      	movs	r1, #2
 80061be:	430a      	orrs	r2, r1
 80061c0:	62da      	str	r2, [r3, #44]	; 0x2c
 80061c2:	4b1b      	ldr	r3, [pc, #108]	; (8006230 <HAL_RCC_MCOConfig+0xfc>)
 80061c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061c6:	2202      	movs	r2, #2
 80061c8:	4013      	ands	r3, r2
 80061ca:	617b      	str	r3, [r7, #20]
 80061cc:	697b      	ldr	r3, [r7, #20]
    HAL_GPIO_Init(MCO3_GPIO_PORT, &gpio);
 80061ce:	183b      	adds	r3, r7, r0
 80061d0:	4a18      	ldr	r2, [pc, #96]	; (8006234 <HAL_RCC_MCOConfig+0x100>)
 80061d2:	0019      	movs	r1, r3
 80061d4:	0010      	movs	r0, r2
 80061d6:	f7fe fa21 	bl	800461c <HAL_GPIO_Init>
 80061da:	e01a      	b.n	8006212 <HAL_RCC_MCOConfig+0xde>
  }
#endif /* RCC_MCO3_SUPPORT */
  else
  {
    gpio.Pin       = MCO2_PIN;
 80061dc:	201c      	movs	r0, #28
 80061de:	183b      	adds	r3, r7, r0
 80061e0:	2280      	movs	r2, #128	; 0x80
 80061e2:	0092      	lsls	r2, r2, #2
 80061e4:	601a      	str	r2, [r3, #0]
    gpio.Alternate = GPIO_AF0_MCO;
 80061e6:	183b      	adds	r3, r7, r0
 80061e8:	2200      	movs	r2, #0
 80061ea:	611a      	str	r2, [r3, #16]

    /* MCO2 Clock Enable */
    MCO2_CLK_ENABLE();
 80061ec:	4b10      	ldr	r3, [pc, #64]	; (8006230 <HAL_RCC_MCOConfig+0xfc>)
 80061ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061f0:	4b0f      	ldr	r3, [pc, #60]	; (8006230 <HAL_RCC_MCOConfig+0xfc>)
 80061f2:	2101      	movs	r1, #1
 80061f4:	430a      	orrs	r2, r1
 80061f6:	62da      	str	r2, [r3, #44]	; 0x2c
 80061f8:	4b0d      	ldr	r3, [pc, #52]	; (8006230 <HAL_RCC_MCOConfig+0xfc>)
 80061fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061fc:	2201      	movs	r2, #1
 80061fe:	4013      	ands	r3, r2
 8006200:	613b      	str	r3, [r7, #16]
 8006202:	693b      	ldr	r3, [r7, #16]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &gpio);
 8006204:	183a      	adds	r2, r7, r0
 8006206:	23a0      	movs	r3, #160	; 0xa0
 8006208:	05db      	lsls	r3, r3, #23
 800620a:	0011      	movs	r1, r2
 800620c:	0018      	movs	r0, r3
 800620e:	f7fe fa05 	bl	800461c <HAL_GPIO_Init>
  }

  /* Configure the MCO clock source */
  __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 8006212:	4b07      	ldr	r3, [pc, #28]	; (8006230 <HAL_RCC_MCOConfig+0xfc>)
 8006214:	68db      	ldr	r3, [r3, #12]
 8006216:	4a08      	ldr	r2, [pc, #32]	; (8006238 <HAL_RCC_MCOConfig+0x104>)
 8006218:	4013      	ands	r3, r2
 800621a:	0019      	movs	r1, r3
 800621c:	68ba      	ldr	r2, [r7, #8]
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	431a      	orrs	r2, r3
 8006222:	4b03      	ldr	r3, [pc, #12]	; (8006230 <HAL_RCC_MCOConfig+0xfc>)
 8006224:	430a      	orrs	r2, r1
 8006226:	60da      	str	r2, [r3, #12]
}
 8006228:	46c0      	nop			; (mov r8, r8)
 800622a:	46bd      	mov	sp, r7
 800622c:	b00d      	add	sp, #52	; 0x34
 800622e:	bd90      	pop	{r4, r7, pc}
 8006230:	40021000 	.word	0x40021000
 8006234:	50000400 	.word	0x50000400
 8006238:	80ffffff 	.word	0x80ffffff

0800623c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800623c:	b5b0      	push	{r4, r5, r7, lr}
 800623e:	b08e      	sub	sp, #56	; 0x38
 8006240:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8006242:	4b4c      	ldr	r3, [pc, #304]	; (8006374 <HAL_RCC_GetSysClockFreq+0x138>)
 8006244:	68db      	ldr	r3, [r3, #12]
 8006246:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006248:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800624a:	230c      	movs	r3, #12
 800624c:	4013      	ands	r3, r2
 800624e:	2b0c      	cmp	r3, #12
 8006250:	d014      	beq.n	800627c <HAL_RCC_GetSysClockFreq+0x40>
 8006252:	d900      	bls.n	8006256 <HAL_RCC_GetSysClockFreq+0x1a>
 8006254:	e07b      	b.n	800634e <HAL_RCC_GetSysClockFreq+0x112>
 8006256:	2b04      	cmp	r3, #4
 8006258:	d002      	beq.n	8006260 <HAL_RCC_GetSysClockFreq+0x24>
 800625a:	2b08      	cmp	r3, #8
 800625c:	d00b      	beq.n	8006276 <HAL_RCC_GetSysClockFreq+0x3a>
 800625e:	e076      	b.n	800634e <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8006260:	4b44      	ldr	r3, [pc, #272]	; (8006374 <HAL_RCC_GetSysClockFreq+0x138>)
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	2210      	movs	r2, #16
 8006266:	4013      	ands	r3, r2
 8006268:	d002      	beq.n	8006270 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800626a:	4b43      	ldr	r3, [pc, #268]	; (8006378 <HAL_RCC_GetSysClockFreq+0x13c>)
 800626c:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800626e:	e07c      	b.n	800636a <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8006270:	4b42      	ldr	r3, [pc, #264]	; (800637c <HAL_RCC_GetSysClockFreq+0x140>)
 8006272:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8006274:	e079      	b.n	800636a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006276:	4b42      	ldr	r3, [pc, #264]	; (8006380 <HAL_RCC_GetSysClockFreq+0x144>)
 8006278:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800627a:	e076      	b.n	800636a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800627c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800627e:	0c9a      	lsrs	r2, r3, #18
 8006280:	230f      	movs	r3, #15
 8006282:	401a      	ands	r2, r3
 8006284:	4b3f      	ldr	r3, [pc, #252]	; (8006384 <HAL_RCC_GetSysClockFreq+0x148>)
 8006286:	5c9b      	ldrb	r3, [r3, r2]
 8006288:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800628a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800628c:	0d9a      	lsrs	r2, r3, #22
 800628e:	2303      	movs	r3, #3
 8006290:	4013      	ands	r3, r2
 8006292:	3301      	adds	r3, #1
 8006294:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006296:	4b37      	ldr	r3, [pc, #220]	; (8006374 <HAL_RCC_GetSysClockFreq+0x138>)
 8006298:	68da      	ldr	r2, [r3, #12]
 800629a:	2380      	movs	r3, #128	; 0x80
 800629c:	025b      	lsls	r3, r3, #9
 800629e:	4013      	ands	r3, r2
 80062a0:	d01a      	beq.n	80062d8 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80062a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062a4:	61bb      	str	r3, [r7, #24]
 80062a6:	2300      	movs	r3, #0
 80062a8:	61fb      	str	r3, [r7, #28]
 80062aa:	4a35      	ldr	r2, [pc, #212]	; (8006380 <HAL_RCC_GetSysClockFreq+0x144>)
 80062ac:	2300      	movs	r3, #0
 80062ae:	69b8      	ldr	r0, [r7, #24]
 80062b0:	69f9      	ldr	r1, [r7, #28]
 80062b2:	f7fa f953 	bl	800055c <__aeabi_lmul>
 80062b6:	0002      	movs	r2, r0
 80062b8:	000b      	movs	r3, r1
 80062ba:	0010      	movs	r0, r2
 80062bc:	0019      	movs	r1, r3
 80062be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062c0:	613b      	str	r3, [r7, #16]
 80062c2:	2300      	movs	r3, #0
 80062c4:	617b      	str	r3, [r7, #20]
 80062c6:	693a      	ldr	r2, [r7, #16]
 80062c8:	697b      	ldr	r3, [r7, #20]
 80062ca:	f7fa f927 	bl	800051c <__aeabi_uldivmod>
 80062ce:	0002      	movs	r2, r0
 80062d0:	000b      	movs	r3, r1
 80062d2:	0013      	movs	r3, r2
 80062d4:	637b      	str	r3, [r7, #52]	; 0x34
 80062d6:	e037      	b.n	8006348 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80062d8:	4b26      	ldr	r3, [pc, #152]	; (8006374 <HAL_RCC_GetSysClockFreq+0x138>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	2210      	movs	r2, #16
 80062de:	4013      	ands	r3, r2
 80062e0:	d01a      	beq.n	8006318 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 80062e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062e4:	60bb      	str	r3, [r7, #8]
 80062e6:	2300      	movs	r3, #0
 80062e8:	60fb      	str	r3, [r7, #12]
 80062ea:	4a23      	ldr	r2, [pc, #140]	; (8006378 <HAL_RCC_GetSysClockFreq+0x13c>)
 80062ec:	2300      	movs	r3, #0
 80062ee:	68b8      	ldr	r0, [r7, #8]
 80062f0:	68f9      	ldr	r1, [r7, #12]
 80062f2:	f7fa f933 	bl	800055c <__aeabi_lmul>
 80062f6:	0002      	movs	r2, r0
 80062f8:	000b      	movs	r3, r1
 80062fa:	0010      	movs	r0, r2
 80062fc:	0019      	movs	r1, r3
 80062fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006300:	603b      	str	r3, [r7, #0]
 8006302:	2300      	movs	r3, #0
 8006304:	607b      	str	r3, [r7, #4]
 8006306:	683a      	ldr	r2, [r7, #0]
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	f7fa f907 	bl	800051c <__aeabi_uldivmod>
 800630e:	0002      	movs	r2, r0
 8006310:	000b      	movs	r3, r1
 8006312:	0013      	movs	r3, r2
 8006314:	637b      	str	r3, [r7, #52]	; 0x34
 8006316:	e017      	b.n	8006348 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8006318:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800631a:	0018      	movs	r0, r3
 800631c:	2300      	movs	r3, #0
 800631e:	0019      	movs	r1, r3
 8006320:	4a16      	ldr	r2, [pc, #88]	; (800637c <HAL_RCC_GetSysClockFreq+0x140>)
 8006322:	2300      	movs	r3, #0
 8006324:	f7fa f91a 	bl	800055c <__aeabi_lmul>
 8006328:	0002      	movs	r2, r0
 800632a:	000b      	movs	r3, r1
 800632c:	0010      	movs	r0, r2
 800632e:	0019      	movs	r1, r3
 8006330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006332:	001c      	movs	r4, r3
 8006334:	2300      	movs	r3, #0
 8006336:	001d      	movs	r5, r3
 8006338:	0022      	movs	r2, r4
 800633a:	002b      	movs	r3, r5
 800633c:	f7fa f8ee 	bl	800051c <__aeabi_uldivmod>
 8006340:	0002      	movs	r2, r0
 8006342:	000b      	movs	r3, r1
 8006344:	0013      	movs	r3, r2
 8006346:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8006348:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800634a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800634c:	e00d      	b.n	800636a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800634e:	4b09      	ldr	r3, [pc, #36]	; (8006374 <HAL_RCC_GetSysClockFreq+0x138>)
 8006350:	685b      	ldr	r3, [r3, #4]
 8006352:	0b5b      	lsrs	r3, r3, #13
 8006354:	2207      	movs	r2, #7
 8006356:	4013      	ands	r3, r2
 8006358:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800635a:	6a3b      	ldr	r3, [r7, #32]
 800635c:	3301      	adds	r3, #1
 800635e:	2280      	movs	r2, #128	; 0x80
 8006360:	0212      	lsls	r2, r2, #8
 8006362:	409a      	lsls	r2, r3
 8006364:	0013      	movs	r3, r2
 8006366:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8006368:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800636a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800636c:	0018      	movs	r0, r3
 800636e:	46bd      	mov	sp, r7
 8006370:	b00e      	add	sp, #56	; 0x38
 8006372:	bdb0      	pop	{r4, r5, r7, pc}
 8006374:	40021000 	.word	0x40021000
 8006378:	003d0900 	.word	0x003d0900
 800637c:	00f42400 	.word	0x00f42400
 8006380:	007a1200 	.word	0x007a1200
 8006384:	0800b9a8 	.word	0x0800b9a8

08006388 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006388:	b580      	push	{r7, lr}
 800638a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800638c:	4b02      	ldr	r3, [pc, #8]	; (8006398 <HAL_RCC_GetHCLKFreq+0x10>)
 800638e:	681b      	ldr	r3, [r3, #0]
}
 8006390:	0018      	movs	r0, r3
 8006392:	46bd      	mov	sp, r7
 8006394:	bd80      	pop	{r7, pc}
 8006396:	46c0      	nop			; (mov r8, r8)
 8006398:	20000000 	.word	0x20000000

0800639c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800639c:	b580      	push	{r7, lr}
 800639e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80063a0:	f7ff fff2 	bl	8006388 <HAL_RCC_GetHCLKFreq>
 80063a4:	0001      	movs	r1, r0
 80063a6:	4b06      	ldr	r3, [pc, #24]	; (80063c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80063a8:	68db      	ldr	r3, [r3, #12]
 80063aa:	0a1b      	lsrs	r3, r3, #8
 80063ac:	2207      	movs	r2, #7
 80063ae:	4013      	ands	r3, r2
 80063b0:	4a04      	ldr	r2, [pc, #16]	; (80063c4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80063b2:	5cd3      	ldrb	r3, [r2, r3]
 80063b4:	40d9      	lsrs	r1, r3
 80063b6:	000b      	movs	r3, r1
}
 80063b8:	0018      	movs	r0, r3
 80063ba:	46bd      	mov	sp, r7
 80063bc:	bd80      	pop	{r7, pc}
 80063be:	46c0      	nop			; (mov r8, r8)
 80063c0:	40021000 	.word	0x40021000
 80063c4:	0800b9a0 	.word	0x0800b9a0

080063c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80063c8:	b580      	push	{r7, lr}
 80063ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80063cc:	f7ff ffdc 	bl	8006388 <HAL_RCC_GetHCLKFreq>
 80063d0:	0001      	movs	r1, r0
 80063d2:	4b06      	ldr	r3, [pc, #24]	; (80063ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80063d4:	68db      	ldr	r3, [r3, #12]
 80063d6:	0adb      	lsrs	r3, r3, #11
 80063d8:	2207      	movs	r2, #7
 80063da:	4013      	ands	r3, r2
 80063dc:	4a04      	ldr	r2, [pc, #16]	; (80063f0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80063de:	5cd3      	ldrb	r3, [r2, r3]
 80063e0:	40d9      	lsrs	r1, r3
 80063e2:	000b      	movs	r3, r1
}
 80063e4:	0018      	movs	r0, r3
 80063e6:	46bd      	mov	sp, r7
 80063e8:	bd80      	pop	{r7, pc}
 80063ea:	46c0      	nop			; (mov r8, r8)
 80063ec:	40021000 	.word	0x40021000
 80063f0:	0800b9a0 	.word	0x0800b9a0

080063f4 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	b086      	sub	sp, #24
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 80063fc:	2017      	movs	r0, #23
 80063fe:	183b      	adds	r3, r7, r0
 8006400:	2200      	movs	r2, #0
 8006402:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	2220      	movs	r2, #32
 800640a:	4013      	ands	r3, r2
 800640c:	d100      	bne.n	8006410 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 800640e:	e0c7      	b.n	80065a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006410:	4b8b      	ldr	r3, [pc, #556]	; (8006640 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8006412:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006414:	2380      	movs	r3, #128	; 0x80
 8006416:	055b      	lsls	r3, r3, #21
 8006418:	4013      	ands	r3, r2
 800641a:	d109      	bne.n	8006430 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800641c:	4b88      	ldr	r3, [pc, #544]	; (8006640 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800641e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006420:	4b87      	ldr	r3, [pc, #540]	; (8006640 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8006422:	2180      	movs	r1, #128	; 0x80
 8006424:	0549      	lsls	r1, r1, #21
 8006426:	430a      	orrs	r2, r1
 8006428:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800642a:	183b      	adds	r3, r7, r0
 800642c:	2201      	movs	r2, #1
 800642e:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006430:	4b84      	ldr	r3, [pc, #528]	; (8006644 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8006432:	681a      	ldr	r2, [r3, #0]
 8006434:	2380      	movs	r3, #128	; 0x80
 8006436:	005b      	lsls	r3, r3, #1
 8006438:	4013      	ands	r3, r2
 800643a:	d11a      	bne.n	8006472 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800643c:	4b81      	ldr	r3, [pc, #516]	; (8006644 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800643e:	681a      	ldr	r2, [r3, #0]
 8006440:	4b80      	ldr	r3, [pc, #512]	; (8006644 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8006442:	2180      	movs	r1, #128	; 0x80
 8006444:	0049      	lsls	r1, r1, #1
 8006446:	430a      	orrs	r2, r1
 8006448:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800644a:	f7fd fe61 	bl	8004110 <HAL_GetTick>
 800644e:	0003      	movs	r3, r0
 8006450:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006452:	e008      	b.n	8006466 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006454:	f7fd fe5c 	bl	8004110 <HAL_GetTick>
 8006458:	0002      	movs	r2, r0
 800645a:	693b      	ldr	r3, [r7, #16]
 800645c:	1ad3      	subs	r3, r2, r3
 800645e:	2b64      	cmp	r3, #100	; 0x64
 8006460:	d901      	bls.n	8006466 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8006462:	2303      	movs	r3, #3
 8006464:	e0e8      	b.n	8006638 <HAL_RCCEx_PeriphCLKConfig+0x244>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006466:	4b77      	ldr	r3, [pc, #476]	; (8006644 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8006468:	681a      	ldr	r2, [r3, #0]
 800646a:	2380      	movs	r3, #128	; 0x80
 800646c:	005b      	lsls	r3, r3, #1
 800646e:	4013      	ands	r3, r2
 8006470:	d0f0      	beq.n	8006454 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8006472:	4b73      	ldr	r3, [pc, #460]	; (8006640 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8006474:	681a      	ldr	r2, [r3, #0]
 8006476:	23c0      	movs	r3, #192	; 0xc0
 8006478:	039b      	lsls	r3, r3, #14
 800647a:	4013      	ands	r3, r2
 800647c:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	685a      	ldr	r2, [r3, #4]
 8006482:	23c0      	movs	r3, #192	; 0xc0
 8006484:	039b      	lsls	r3, r3, #14
 8006486:	4013      	ands	r3, r2
 8006488:	68fa      	ldr	r2, [r7, #12]
 800648a:	429a      	cmp	r2, r3
 800648c:	d013      	beq.n	80064b6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	685a      	ldr	r2, [r3, #4]
 8006492:	23c0      	movs	r3, #192	; 0xc0
 8006494:	029b      	lsls	r3, r3, #10
 8006496:	401a      	ands	r2, r3
 8006498:	23c0      	movs	r3, #192	; 0xc0
 800649a:	029b      	lsls	r3, r3, #10
 800649c:	429a      	cmp	r2, r3
 800649e:	d10a      	bne.n	80064b6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80064a0:	4b67      	ldr	r3, [pc, #412]	; (8006640 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80064a2:	681a      	ldr	r2, [r3, #0]
 80064a4:	2380      	movs	r3, #128	; 0x80
 80064a6:	029b      	lsls	r3, r3, #10
 80064a8:	401a      	ands	r2, r3
 80064aa:	2380      	movs	r3, #128	; 0x80
 80064ac:	029b      	lsls	r3, r3, #10
 80064ae:	429a      	cmp	r2, r3
 80064b0:	d101      	bne.n	80064b6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80064b2:	2301      	movs	r3, #1
 80064b4:	e0c0      	b.n	8006638 <HAL_RCCEx_PeriphCLKConfig+0x244>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80064b6:	4b62      	ldr	r3, [pc, #392]	; (8006640 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80064b8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80064ba:	23c0      	movs	r3, #192	; 0xc0
 80064bc:	029b      	lsls	r3, r3, #10
 80064be:	4013      	ands	r3, r2
 80064c0:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d03b      	beq.n	8006540 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	685a      	ldr	r2, [r3, #4]
 80064cc:	23c0      	movs	r3, #192	; 0xc0
 80064ce:	029b      	lsls	r3, r3, #10
 80064d0:	4013      	ands	r3, r2
 80064d2:	68fa      	ldr	r2, [r7, #12]
 80064d4:	429a      	cmp	r2, r3
 80064d6:	d033      	beq.n	8006540 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	2220      	movs	r2, #32
 80064de:	4013      	ands	r3, r2
 80064e0:	d02e      	beq.n	8006540 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80064e2:	4b57      	ldr	r3, [pc, #348]	; (8006640 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80064e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80064e6:	4a58      	ldr	r2, [pc, #352]	; (8006648 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80064e8:	4013      	ands	r3, r2
 80064ea:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80064ec:	4b54      	ldr	r3, [pc, #336]	; (8006640 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80064ee:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80064f0:	4b53      	ldr	r3, [pc, #332]	; (8006640 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80064f2:	2180      	movs	r1, #128	; 0x80
 80064f4:	0309      	lsls	r1, r1, #12
 80064f6:	430a      	orrs	r2, r1
 80064f8:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80064fa:	4b51      	ldr	r3, [pc, #324]	; (8006640 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80064fc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80064fe:	4b50      	ldr	r3, [pc, #320]	; (8006640 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8006500:	4952      	ldr	r1, [pc, #328]	; (800664c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006502:	400a      	ands	r2, r1
 8006504:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8006506:	4b4e      	ldr	r3, [pc, #312]	; (8006640 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8006508:	68fa      	ldr	r2, [r7, #12]
 800650a:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 800650c:	68fa      	ldr	r2, [r7, #12]
 800650e:	2380      	movs	r3, #128	; 0x80
 8006510:	005b      	lsls	r3, r3, #1
 8006512:	4013      	ands	r3, r2
 8006514:	d014      	beq.n	8006540 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006516:	f7fd fdfb 	bl	8004110 <HAL_GetTick>
 800651a:	0003      	movs	r3, r0
 800651c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800651e:	e009      	b.n	8006534 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006520:	f7fd fdf6 	bl	8004110 <HAL_GetTick>
 8006524:	0002      	movs	r2, r0
 8006526:	693b      	ldr	r3, [r7, #16]
 8006528:	1ad3      	subs	r3, r2, r3
 800652a:	4a49      	ldr	r2, [pc, #292]	; (8006650 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800652c:	4293      	cmp	r3, r2
 800652e:	d901      	bls.n	8006534 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8006530:	2303      	movs	r3, #3
 8006532:	e081      	b.n	8006638 <HAL_RCCEx_PeriphCLKConfig+0x244>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006534:	4b42      	ldr	r3, [pc, #264]	; (8006640 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8006536:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006538:	2380      	movs	r3, #128	; 0x80
 800653a:	009b      	lsls	r3, r3, #2
 800653c:	4013      	ands	r3, r2
 800653e:	d0ef      	beq.n	8006520 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	2220      	movs	r2, #32
 8006546:	4013      	ands	r3, r2
 8006548:	d01f      	beq.n	800658a <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	685a      	ldr	r2, [r3, #4]
 800654e:	23c0      	movs	r3, #192	; 0xc0
 8006550:	029b      	lsls	r3, r3, #10
 8006552:	401a      	ands	r2, r3
 8006554:	23c0      	movs	r3, #192	; 0xc0
 8006556:	029b      	lsls	r3, r3, #10
 8006558:	429a      	cmp	r2, r3
 800655a:	d10c      	bne.n	8006576 <HAL_RCCEx_PeriphCLKConfig+0x182>
 800655c:	4b38      	ldr	r3, [pc, #224]	; (8006640 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	4a3c      	ldr	r2, [pc, #240]	; (8006654 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006562:	4013      	ands	r3, r2
 8006564:	0019      	movs	r1, r3
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	685a      	ldr	r2, [r3, #4]
 800656a:	23c0      	movs	r3, #192	; 0xc0
 800656c:	039b      	lsls	r3, r3, #14
 800656e:	401a      	ands	r2, r3
 8006570:	4b33      	ldr	r3, [pc, #204]	; (8006640 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8006572:	430a      	orrs	r2, r1
 8006574:	601a      	str	r2, [r3, #0]
 8006576:	4b32      	ldr	r3, [pc, #200]	; (8006640 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8006578:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	685a      	ldr	r2, [r3, #4]
 800657e:	23c0      	movs	r3, #192	; 0xc0
 8006580:	029b      	lsls	r3, r3, #10
 8006582:	401a      	ands	r2, r3
 8006584:	4b2e      	ldr	r3, [pc, #184]	; (8006640 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8006586:	430a      	orrs	r2, r1
 8006588:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800658a:	2317      	movs	r3, #23
 800658c:	18fb      	adds	r3, r7, r3
 800658e:	781b      	ldrb	r3, [r3, #0]
 8006590:	2b01      	cmp	r3, #1
 8006592:	d105      	bne.n	80065a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006594:	4b2a      	ldr	r3, [pc, #168]	; (8006640 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8006596:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006598:	4b29      	ldr	r3, [pc, #164]	; (8006640 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800659a:	492f      	ldr	r1, [pc, #188]	; (8006658 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800659c:	400a      	ands	r2, r1
 800659e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	2201      	movs	r2, #1
 80065a6:	4013      	ands	r3, r2
 80065a8:	d009      	beq.n	80065be <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80065aa:	4b25      	ldr	r3, [pc, #148]	; (8006640 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80065ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80065ae:	2203      	movs	r2, #3
 80065b0:	4393      	bics	r3, r2
 80065b2:	0019      	movs	r1, r3
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	689a      	ldr	r2, [r3, #8]
 80065b8:	4b21      	ldr	r3, [pc, #132]	; (8006640 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80065ba:	430a      	orrs	r2, r1
 80065bc:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	2202      	movs	r2, #2
 80065c4:	4013      	ands	r3, r2
 80065c6:	d009      	beq.n	80065dc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80065c8:	4b1d      	ldr	r3, [pc, #116]	; (8006640 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80065ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80065cc:	220c      	movs	r2, #12
 80065ce:	4393      	bics	r3, r2
 80065d0:	0019      	movs	r1, r3
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	68da      	ldr	r2, [r3, #12]
 80065d6:	4b1a      	ldr	r3, [pc, #104]	; (8006640 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80065d8:	430a      	orrs	r2, r1
 80065da:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	2204      	movs	r2, #4
 80065e2:	4013      	ands	r3, r2
 80065e4:	d009      	beq.n	80065fa <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80065e6:	4b16      	ldr	r3, [pc, #88]	; (8006640 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80065e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80065ea:	4a1c      	ldr	r2, [pc, #112]	; (800665c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80065ec:	4013      	ands	r3, r2
 80065ee:	0019      	movs	r1, r3
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	691a      	ldr	r2, [r3, #16]
 80065f4:	4b12      	ldr	r3, [pc, #72]	; (8006640 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80065f6:	430a      	orrs	r2, r1
 80065f8:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	2208      	movs	r2, #8
 8006600:	4013      	ands	r3, r2
 8006602:	d009      	beq.n	8006618 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006604:	4b0e      	ldr	r3, [pc, #56]	; (8006640 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8006606:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006608:	4a15      	ldr	r2, [pc, #84]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800660a:	4013      	ands	r3, r2
 800660c:	0019      	movs	r1, r3
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	695a      	ldr	r2, [r3, #20]
 8006612:	4b0b      	ldr	r3, [pc, #44]	; (8006640 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8006614:	430a      	orrs	r2, r1
 8006616:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	2280      	movs	r2, #128	; 0x80
 800661e:	4013      	ands	r3, r2
 8006620:	d009      	beq.n	8006636 <HAL_RCCEx_PeriphCLKConfig+0x242>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8006622:	4b07      	ldr	r3, [pc, #28]	; (8006640 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8006624:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006626:	4a0f      	ldr	r2, [pc, #60]	; (8006664 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8006628:	4013      	ands	r3, r2
 800662a:	0019      	movs	r1, r3
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	699a      	ldr	r2, [r3, #24]
 8006630:	4b03      	ldr	r3, [pc, #12]	; (8006640 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8006632:	430a      	orrs	r2, r1
 8006634:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8006636:	2300      	movs	r3, #0
}
 8006638:	0018      	movs	r0, r3
 800663a:	46bd      	mov	sp, r7
 800663c:	b006      	add	sp, #24
 800663e:	bd80      	pop	{r7, pc}
 8006640:	40021000 	.word	0x40021000
 8006644:	40007000 	.word	0x40007000
 8006648:	fffcffff 	.word	0xfffcffff
 800664c:	fff7ffff 	.word	0xfff7ffff
 8006650:	00001388 	.word	0x00001388
 8006654:	ffcfffff 	.word	0xffcfffff
 8006658:	efffffff 	.word	0xefffffff
 800665c:	fffff3ff 	.word	0xfffff3ff
 8006660:	ffffcfff 	.word	0xffffcfff
 8006664:	fff3ffff 	.word	0xfff3ffff

08006668 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006668:	b580      	push	{r7, lr}
 800666a:	b082      	sub	sp, #8
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d101      	bne.n	800667a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006676:	2301      	movs	r3, #1
 8006678:	e083      	b.n	8006782 <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800667e:	2b00      	cmp	r3, #0
 8006680:	d109      	bne.n	8006696 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	685a      	ldr	r2, [r3, #4]
 8006686:	2382      	movs	r3, #130	; 0x82
 8006688:	005b      	lsls	r3, r3, #1
 800668a:	429a      	cmp	r2, r3
 800668c:	d009      	beq.n	80066a2 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2200      	movs	r2, #0
 8006692:	61da      	str	r2, [r3, #28]
 8006694:	e005      	b.n	80066a2 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	2200      	movs	r2, #0
 800669a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2200      	movs	r2, #0
 80066a0:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2200      	movs	r2, #0
 80066a6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2251      	movs	r2, #81	; 0x51
 80066ac:	5c9b      	ldrb	r3, [r3, r2]
 80066ae:	b2db      	uxtb	r3, r3
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d107      	bne.n	80066c4 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2250      	movs	r2, #80	; 0x50
 80066b8:	2100      	movs	r1, #0
 80066ba:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	0018      	movs	r0, r3
 80066c0:	f7fd f98c 	bl	80039dc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2251      	movs	r2, #81	; 0x51
 80066c8:	2102      	movs	r1, #2
 80066ca:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	681a      	ldr	r2, [r3, #0]
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	2140      	movs	r1, #64	; 0x40
 80066d8:	438a      	bics	r2, r1
 80066da:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	685a      	ldr	r2, [r3, #4]
 80066e0:	2382      	movs	r3, #130	; 0x82
 80066e2:	005b      	lsls	r3, r3, #1
 80066e4:	401a      	ands	r2, r3
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6899      	ldr	r1, [r3, #8]
 80066ea:	2384      	movs	r3, #132	; 0x84
 80066ec:	021b      	lsls	r3, r3, #8
 80066ee:	400b      	ands	r3, r1
 80066f0:	431a      	orrs	r2, r3
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	68d9      	ldr	r1, [r3, #12]
 80066f6:	2380      	movs	r3, #128	; 0x80
 80066f8:	011b      	lsls	r3, r3, #4
 80066fa:	400b      	ands	r3, r1
 80066fc:	431a      	orrs	r2, r3
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	691b      	ldr	r3, [r3, #16]
 8006702:	2102      	movs	r1, #2
 8006704:	400b      	ands	r3, r1
 8006706:	431a      	orrs	r2, r3
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	695b      	ldr	r3, [r3, #20]
 800670c:	2101      	movs	r1, #1
 800670e:	400b      	ands	r3, r1
 8006710:	431a      	orrs	r2, r3
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	6999      	ldr	r1, [r3, #24]
 8006716:	2380      	movs	r3, #128	; 0x80
 8006718:	009b      	lsls	r3, r3, #2
 800671a:	400b      	ands	r3, r1
 800671c:	431a      	orrs	r2, r3
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	69db      	ldr	r3, [r3, #28]
 8006722:	2138      	movs	r1, #56	; 0x38
 8006724:	400b      	ands	r3, r1
 8006726:	431a      	orrs	r2, r3
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	6a1b      	ldr	r3, [r3, #32]
 800672c:	2180      	movs	r1, #128	; 0x80
 800672e:	400b      	ands	r3, r1
 8006730:	431a      	orrs	r2, r3
 8006732:	0011      	movs	r1, r2
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006738:	2380      	movs	r3, #128	; 0x80
 800673a:	019b      	lsls	r3, r3, #6
 800673c:	401a      	ands	r2, r3
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	430a      	orrs	r2, r1
 8006744:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	699b      	ldr	r3, [r3, #24]
 800674a:	0c1b      	lsrs	r3, r3, #16
 800674c:	2204      	movs	r2, #4
 800674e:	4013      	ands	r3, r2
 8006750:	0019      	movs	r1, r3
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006756:	2210      	movs	r2, #16
 8006758:	401a      	ands	r2, r3
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	430a      	orrs	r2, r1
 8006760:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	69da      	ldr	r2, [r3, #28]
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	4907      	ldr	r1, [pc, #28]	; (800678c <HAL_SPI_Init+0x124>)
 800676e:	400a      	ands	r2, r1
 8006770:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	2200      	movs	r2, #0
 8006776:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2251      	movs	r2, #81	; 0x51
 800677c:	2101      	movs	r1, #1
 800677e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006780:	2300      	movs	r3, #0
}
 8006782:	0018      	movs	r0, r3
 8006784:	46bd      	mov	sp, r7
 8006786:	b002      	add	sp, #8
 8006788:	bd80      	pop	{r7, pc}
 800678a:	46c0      	nop			; (mov r8, r8)
 800678c:	fffff7ff 	.word	0xfffff7ff

08006790 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006790:	b580      	push	{r7, lr}
 8006792:	b08c      	sub	sp, #48	; 0x30
 8006794:	af00      	add	r7, sp, #0
 8006796:	60f8      	str	r0, [r7, #12]
 8006798:	60b9      	str	r1, [r7, #8]
 800679a:	607a      	str	r2, [r7, #4]
 800679c:	001a      	movs	r2, r3
 800679e:	1cbb      	adds	r3, r7, #2
 80067a0:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80067a2:	2301      	movs	r3, #1
 80067a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80067a6:	232b      	movs	r3, #43	; 0x2b
 80067a8:	18fb      	adds	r3, r7, r3
 80067aa:	2200      	movs	r2, #0
 80067ac:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	2250      	movs	r2, #80	; 0x50
 80067b2:	5c9b      	ldrb	r3, [r3, r2]
 80067b4:	2b01      	cmp	r3, #1
 80067b6:	d101      	bne.n	80067bc <HAL_SPI_TransmitReceive+0x2c>
 80067b8:	2302      	movs	r3, #2
 80067ba:	e1b0      	b.n	8006b1e <HAL_SPI_TransmitReceive+0x38e>
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	2250      	movs	r2, #80	; 0x50
 80067c0:	2101      	movs	r1, #1
 80067c2:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80067c4:	f7fd fca4 	bl	8004110 <HAL_GetTick>
 80067c8:	0003      	movs	r3, r0
 80067ca:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80067cc:	2023      	movs	r0, #35	; 0x23
 80067ce:	183b      	adds	r3, r7, r0
 80067d0:	68fa      	ldr	r2, [r7, #12]
 80067d2:	2151      	movs	r1, #81	; 0x51
 80067d4:	5c52      	ldrb	r2, [r2, r1]
 80067d6:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	685b      	ldr	r3, [r3, #4]
 80067dc:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80067de:	231a      	movs	r3, #26
 80067e0:	18fb      	adds	r3, r7, r3
 80067e2:	1cba      	adds	r2, r7, #2
 80067e4:	8812      	ldrh	r2, [r2, #0]
 80067e6:	801a      	strh	r2, [r3, #0]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80067e8:	183b      	adds	r3, r7, r0
 80067ea:	781b      	ldrb	r3, [r3, #0]
 80067ec:	2b01      	cmp	r3, #1
 80067ee:	d011      	beq.n	8006814 <HAL_SPI_TransmitReceive+0x84>
 80067f0:	69fa      	ldr	r2, [r7, #28]
 80067f2:	2382      	movs	r3, #130	; 0x82
 80067f4:	005b      	lsls	r3, r3, #1
 80067f6:	429a      	cmp	r2, r3
 80067f8:	d107      	bne.n	800680a <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	689b      	ldr	r3, [r3, #8]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d103      	bne.n	800680a <HAL_SPI_TransmitReceive+0x7a>
 8006802:	183b      	adds	r3, r7, r0
 8006804:	781b      	ldrb	r3, [r3, #0]
 8006806:	2b04      	cmp	r3, #4
 8006808:	d004      	beq.n	8006814 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 800680a:	232b      	movs	r3, #43	; 0x2b
 800680c:	18fb      	adds	r3, r7, r3
 800680e:	2202      	movs	r2, #2
 8006810:	701a      	strb	r2, [r3, #0]
    goto error;
 8006812:	e17d      	b.n	8006b10 <HAL_SPI_TransmitReceive+0x380>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006814:	68bb      	ldr	r3, [r7, #8]
 8006816:	2b00      	cmp	r3, #0
 8006818:	d006      	beq.n	8006828 <HAL_SPI_TransmitReceive+0x98>
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2b00      	cmp	r3, #0
 800681e:	d003      	beq.n	8006828 <HAL_SPI_TransmitReceive+0x98>
 8006820:	1cbb      	adds	r3, r7, #2
 8006822:	881b      	ldrh	r3, [r3, #0]
 8006824:	2b00      	cmp	r3, #0
 8006826:	d104      	bne.n	8006832 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8006828:	232b      	movs	r3, #43	; 0x2b
 800682a:	18fb      	adds	r3, r7, r3
 800682c:	2201      	movs	r2, #1
 800682e:	701a      	strb	r2, [r3, #0]
    goto error;
 8006830:	e16e      	b.n	8006b10 <HAL_SPI_TransmitReceive+0x380>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	2251      	movs	r2, #81	; 0x51
 8006836:	5c9b      	ldrb	r3, [r3, r2]
 8006838:	b2db      	uxtb	r3, r3
 800683a:	2b04      	cmp	r3, #4
 800683c:	d003      	beq.n	8006846 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	2251      	movs	r2, #81	; 0x51
 8006842:	2105      	movs	r1, #5
 8006844:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	2200      	movs	r2, #0
 800684a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	687a      	ldr	r2, [r7, #4]
 8006850:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	1cba      	adds	r2, r7, #2
 8006856:	8812      	ldrh	r2, [r2, #0]
 8006858:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	1cba      	adds	r2, r7, #2
 800685e:	8812      	ldrh	r2, [r2, #0]
 8006860:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	68ba      	ldr	r2, [r7, #8]
 8006866:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	1cba      	adds	r2, r7, #2
 800686c:	8812      	ldrh	r2, [r2, #0]
 800686e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	1cba      	adds	r2, r7, #2
 8006874:	8812      	ldrh	r2, [r2, #0]
 8006876:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	2200      	movs	r2, #0
 800687c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	2200      	movs	r2, #0
 8006882:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	2240      	movs	r2, #64	; 0x40
 800688c:	4013      	ands	r3, r2
 800688e:	2b40      	cmp	r3, #64	; 0x40
 8006890:	d007      	beq.n	80068a2 <HAL_SPI_TransmitReceive+0x112>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	681a      	ldr	r2, [r3, #0]
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	2140      	movs	r1, #64	; 0x40
 800689e:	430a      	orrs	r2, r1
 80068a0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	68da      	ldr	r2, [r3, #12]
 80068a6:	2380      	movs	r3, #128	; 0x80
 80068a8:	011b      	lsls	r3, r3, #4
 80068aa:	429a      	cmp	r2, r3
 80068ac:	d000      	beq.n	80068b0 <HAL_SPI_TransmitReceive+0x120>
 80068ae:	e07f      	b.n	80069b0 <HAL_SPI_TransmitReceive+0x220>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	685b      	ldr	r3, [r3, #4]
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d005      	beq.n	80068c4 <HAL_SPI_TransmitReceive+0x134>
 80068b8:	231a      	movs	r3, #26
 80068ba:	18fb      	adds	r3, r7, r3
 80068bc:	881b      	ldrh	r3, [r3, #0]
 80068be:	2b01      	cmp	r3, #1
 80068c0:	d000      	beq.n	80068c4 <HAL_SPI_TransmitReceive+0x134>
 80068c2:	e06a      	b.n	800699a <HAL_SPI_TransmitReceive+0x20a>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068c8:	881a      	ldrh	r2, [r3, #0]
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068d4:	1c9a      	adds	r2, r3, #2
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80068de:	b29b      	uxth	r3, r3
 80068e0:	3b01      	subs	r3, #1
 80068e2:	b29a      	uxth	r2, r3
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80068e8:	e057      	b.n	800699a <HAL_SPI_TransmitReceive+0x20a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	689b      	ldr	r3, [r3, #8]
 80068f0:	2202      	movs	r2, #2
 80068f2:	4013      	ands	r3, r2
 80068f4:	2b02      	cmp	r3, #2
 80068f6:	d11b      	bne.n	8006930 <HAL_SPI_TransmitReceive+0x1a0>
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80068fc:	b29b      	uxth	r3, r3
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d016      	beq.n	8006930 <HAL_SPI_TransmitReceive+0x1a0>
 8006902:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006904:	2b01      	cmp	r3, #1
 8006906:	d113      	bne.n	8006930 <HAL_SPI_TransmitReceive+0x1a0>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800690c:	881a      	ldrh	r2, [r3, #0]
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006918:	1c9a      	adds	r2, r3, #2
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006922:	b29b      	uxth	r3, r3
 8006924:	3b01      	subs	r3, #1
 8006926:	b29a      	uxth	r2, r3
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800692c:	2300      	movs	r3, #0
 800692e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	689b      	ldr	r3, [r3, #8]
 8006936:	2201      	movs	r2, #1
 8006938:	4013      	ands	r3, r2
 800693a:	2b01      	cmp	r3, #1
 800693c:	d119      	bne.n	8006972 <HAL_SPI_TransmitReceive+0x1e2>
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006942:	b29b      	uxth	r3, r3
 8006944:	2b00      	cmp	r3, #0
 8006946:	d014      	beq.n	8006972 <HAL_SPI_TransmitReceive+0x1e2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	68da      	ldr	r2, [r3, #12]
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006952:	b292      	uxth	r2, r2
 8006954:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800695a:	1c9a      	adds	r2, r3, #2
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006964:	b29b      	uxth	r3, r3
 8006966:	3b01      	subs	r3, #1
 8006968:	b29a      	uxth	r2, r3
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800696e:	2301      	movs	r3, #1
 8006970:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006972:	f7fd fbcd 	bl	8004110 <HAL_GetTick>
 8006976:	0002      	movs	r2, r0
 8006978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800697a:	1ad3      	subs	r3, r2, r3
 800697c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800697e:	429a      	cmp	r2, r3
 8006980:	d80b      	bhi.n	800699a <HAL_SPI_TransmitReceive+0x20a>
 8006982:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006984:	3301      	adds	r3, #1
 8006986:	d008      	beq.n	800699a <HAL_SPI_TransmitReceive+0x20a>
      {
        errorcode = HAL_TIMEOUT;
 8006988:	232b      	movs	r3, #43	; 0x2b
 800698a:	18fb      	adds	r3, r7, r3
 800698c:	2203      	movs	r2, #3
 800698e:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	2251      	movs	r2, #81	; 0x51
 8006994:	2101      	movs	r1, #1
 8006996:	5499      	strb	r1, [r3, r2]
        goto error;
 8006998:	e0ba      	b.n	8006b10 <HAL_SPI_TransmitReceive+0x380>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800699e:	b29b      	uxth	r3, r3
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d1a2      	bne.n	80068ea <HAL_SPI_TransmitReceive+0x15a>
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80069a8:	b29b      	uxth	r3, r3
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d19d      	bne.n	80068ea <HAL_SPI_TransmitReceive+0x15a>
 80069ae:	e083      	b.n	8006ab8 <HAL_SPI_TransmitReceive+0x328>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	685b      	ldr	r3, [r3, #4]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d005      	beq.n	80069c4 <HAL_SPI_TransmitReceive+0x234>
 80069b8:	231a      	movs	r3, #26
 80069ba:	18fb      	adds	r3, r7, r3
 80069bc:	881b      	ldrh	r3, [r3, #0]
 80069be:	2b01      	cmp	r3, #1
 80069c0:	d000      	beq.n	80069c4 <HAL_SPI_TransmitReceive+0x234>
 80069c2:	e06f      	b.n	8006aa4 <HAL_SPI_TransmitReceive+0x314>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	330c      	adds	r3, #12
 80069ce:	7812      	ldrb	r2, [r2, #0]
 80069d0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069d6:	1c5a      	adds	r2, r3, #1
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80069e0:	b29b      	uxth	r3, r3
 80069e2:	3b01      	subs	r3, #1
 80069e4:	b29a      	uxth	r2, r3
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80069ea:	e05b      	b.n	8006aa4 <HAL_SPI_TransmitReceive+0x314>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	689b      	ldr	r3, [r3, #8]
 80069f2:	2202      	movs	r2, #2
 80069f4:	4013      	ands	r3, r2
 80069f6:	2b02      	cmp	r3, #2
 80069f8:	d11c      	bne.n	8006a34 <HAL_SPI_TransmitReceive+0x2a4>
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80069fe:	b29b      	uxth	r3, r3
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d017      	beq.n	8006a34 <HAL_SPI_TransmitReceive+0x2a4>
 8006a04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a06:	2b01      	cmp	r3, #1
 8006a08:	d114      	bne.n	8006a34 <HAL_SPI_TransmitReceive+0x2a4>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	330c      	adds	r3, #12
 8006a14:	7812      	ldrb	r2, [r2, #0]
 8006a16:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a1c:	1c5a      	adds	r2, r3, #1
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006a26:	b29b      	uxth	r3, r3
 8006a28:	3b01      	subs	r3, #1
 8006a2a:	b29a      	uxth	r2, r3
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006a30:	2300      	movs	r3, #0
 8006a32:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	689b      	ldr	r3, [r3, #8]
 8006a3a:	2201      	movs	r2, #1
 8006a3c:	4013      	ands	r3, r2
 8006a3e:	2b01      	cmp	r3, #1
 8006a40:	d119      	bne.n	8006a76 <HAL_SPI_TransmitReceive+0x2e6>
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a46:	b29b      	uxth	r3, r3
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d014      	beq.n	8006a76 <HAL_SPI_TransmitReceive+0x2e6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	68da      	ldr	r2, [r3, #12]
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a56:	b2d2      	uxtb	r2, r2
 8006a58:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a5e:	1c5a      	adds	r2, r3, #1
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a68:	b29b      	uxth	r3, r3
 8006a6a:	3b01      	subs	r3, #1
 8006a6c:	b29a      	uxth	r2, r3
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006a72:	2301      	movs	r3, #1
 8006a74:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006a76:	f7fd fb4b 	bl	8004110 <HAL_GetTick>
 8006a7a:	0002      	movs	r2, r0
 8006a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a7e:	1ad3      	subs	r3, r2, r3
 8006a80:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006a82:	429a      	cmp	r2, r3
 8006a84:	d802      	bhi.n	8006a8c <HAL_SPI_TransmitReceive+0x2fc>
 8006a86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a88:	3301      	adds	r3, #1
 8006a8a:	d102      	bne.n	8006a92 <HAL_SPI_TransmitReceive+0x302>
 8006a8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d108      	bne.n	8006aa4 <HAL_SPI_TransmitReceive+0x314>
      {
        errorcode = HAL_TIMEOUT;
 8006a92:	232b      	movs	r3, #43	; 0x2b
 8006a94:	18fb      	adds	r3, r7, r3
 8006a96:	2203      	movs	r2, #3
 8006a98:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	2251      	movs	r2, #81	; 0x51
 8006a9e:	2101      	movs	r1, #1
 8006aa0:	5499      	strb	r1, [r3, r2]
        goto error;
 8006aa2:	e035      	b.n	8006b10 <HAL_SPI_TransmitReceive+0x380>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006aa8:	b29b      	uxth	r3, r3
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d19e      	bne.n	80069ec <HAL_SPI_TransmitReceive+0x25c>
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ab2:	b29b      	uxth	r3, r3
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d199      	bne.n	80069ec <HAL_SPI_TransmitReceive+0x25c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006ab8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006aba:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	0018      	movs	r0, r3
 8006ac0:	f000 f8c0 	bl	8006c44 <SPI_EndRxTxTransaction>
 8006ac4:	1e03      	subs	r3, r0, #0
 8006ac6:	d007      	beq.n	8006ad8 <HAL_SPI_TransmitReceive+0x348>
  {
    errorcode = HAL_ERROR;
 8006ac8:	232b      	movs	r3, #43	; 0x2b
 8006aca:	18fb      	adds	r3, r7, r3
 8006acc:	2201      	movs	r2, #1
 8006ace:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	2220      	movs	r2, #32
 8006ad4:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006ad6:	e01b      	b.n	8006b10 <HAL_SPI_TransmitReceive+0x380>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	689b      	ldr	r3, [r3, #8]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d10a      	bne.n	8006af6 <HAL_SPI_TransmitReceive+0x366>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	617b      	str	r3, [r7, #20]
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	68db      	ldr	r3, [r3, #12]
 8006aea:	617b      	str	r3, [r7, #20]
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	689b      	ldr	r3, [r3, #8]
 8006af2:	617b      	str	r3, [r7, #20]
 8006af4:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d004      	beq.n	8006b08 <HAL_SPI_TransmitReceive+0x378>
  {
    errorcode = HAL_ERROR;
 8006afe:	232b      	movs	r3, #43	; 0x2b
 8006b00:	18fb      	adds	r3, r7, r3
 8006b02:	2201      	movs	r2, #1
 8006b04:	701a      	strb	r2, [r3, #0]
 8006b06:	e003      	b.n	8006b10 <HAL_SPI_TransmitReceive+0x380>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	2251      	movs	r2, #81	; 0x51
 8006b0c:	2101      	movs	r1, #1
 8006b0e:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	2250      	movs	r2, #80	; 0x50
 8006b14:	2100      	movs	r1, #0
 8006b16:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8006b18:	232b      	movs	r3, #43	; 0x2b
 8006b1a:	18fb      	adds	r3, r7, r3
 8006b1c:	781b      	ldrb	r3, [r3, #0]
}
 8006b1e:	0018      	movs	r0, r3
 8006b20:	46bd      	mov	sp, r7
 8006b22:	b00c      	add	sp, #48	; 0x30
 8006b24:	bd80      	pop	{r7, pc}
	...

08006b28 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b088      	sub	sp, #32
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	60f8      	str	r0, [r7, #12]
 8006b30:	60b9      	str	r1, [r7, #8]
 8006b32:	603b      	str	r3, [r7, #0]
 8006b34:	1dfb      	adds	r3, r7, #7
 8006b36:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006b38:	f7fd faea 	bl	8004110 <HAL_GetTick>
 8006b3c:	0002      	movs	r2, r0
 8006b3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b40:	1a9b      	subs	r3, r3, r2
 8006b42:	683a      	ldr	r2, [r7, #0]
 8006b44:	18d3      	adds	r3, r2, r3
 8006b46:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006b48:	f7fd fae2 	bl	8004110 <HAL_GetTick>
 8006b4c:	0003      	movs	r3, r0
 8006b4e:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006b50:	4b3a      	ldr	r3, [pc, #232]	; (8006c3c <SPI_WaitFlagStateUntilTimeout+0x114>)
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	015b      	lsls	r3, r3, #5
 8006b56:	0d1b      	lsrs	r3, r3, #20
 8006b58:	69fa      	ldr	r2, [r7, #28]
 8006b5a:	4353      	muls	r3, r2
 8006b5c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006b5e:	e058      	b.n	8006c12 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006b60:	683b      	ldr	r3, [r7, #0]
 8006b62:	3301      	adds	r3, #1
 8006b64:	d055      	beq.n	8006c12 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006b66:	f7fd fad3 	bl	8004110 <HAL_GetTick>
 8006b6a:	0002      	movs	r2, r0
 8006b6c:	69bb      	ldr	r3, [r7, #24]
 8006b6e:	1ad3      	subs	r3, r2, r3
 8006b70:	69fa      	ldr	r2, [r7, #28]
 8006b72:	429a      	cmp	r2, r3
 8006b74:	d902      	bls.n	8006b7c <SPI_WaitFlagStateUntilTimeout+0x54>
 8006b76:	69fb      	ldr	r3, [r7, #28]
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d142      	bne.n	8006c02 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	685a      	ldr	r2, [r3, #4]
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	21e0      	movs	r1, #224	; 0xe0
 8006b88:	438a      	bics	r2, r1
 8006b8a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	685a      	ldr	r2, [r3, #4]
 8006b90:	2382      	movs	r3, #130	; 0x82
 8006b92:	005b      	lsls	r3, r3, #1
 8006b94:	429a      	cmp	r2, r3
 8006b96:	d113      	bne.n	8006bc0 <SPI_WaitFlagStateUntilTimeout+0x98>
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	689a      	ldr	r2, [r3, #8]
 8006b9c:	2380      	movs	r3, #128	; 0x80
 8006b9e:	021b      	lsls	r3, r3, #8
 8006ba0:	429a      	cmp	r2, r3
 8006ba2:	d005      	beq.n	8006bb0 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	689a      	ldr	r2, [r3, #8]
 8006ba8:	2380      	movs	r3, #128	; 0x80
 8006baa:	00db      	lsls	r3, r3, #3
 8006bac:	429a      	cmp	r2, r3
 8006bae:	d107      	bne.n	8006bc0 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	681a      	ldr	r2, [r3, #0]
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	2140      	movs	r1, #64	; 0x40
 8006bbc:	438a      	bics	r2, r1
 8006bbe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006bc4:	2380      	movs	r3, #128	; 0x80
 8006bc6:	019b      	lsls	r3, r3, #6
 8006bc8:	429a      	cmp	r2, r3
 8006bca:	d110      	bne.n	8006bee <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	681a      	ldr	r2, [r3, #0]
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	491a      	ldr	r1, [pc, #104]	; (8006c40 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8006bd8:	400a      	ands	r2, r1
 8006bda:	601a      	str	r2, [r3, #0]
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	681a      	ldr	r2, [r3, #0]
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	2180      	movs	r1, #128	; 0x80
 8006be8:	0189      	lsls	r1, r1, #6
 8006bea:	430a      	orrs	r2, r1
 8006bec:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	2251      	movs	r2, #81	; 0x51
 8006bf2:	2101      	movs	r1, #1
 8006bf4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	2250      	movs	r2, #80	; 0x50
 8006bfa:	2100      	movs	r1, #0
 8006bfc:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006bfe:	2303      	movs	r3, #3
 8006c00:	e017      	b.n	8006c32 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006c02:	697b      	ldr	r3, [r7, #20]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d101      	bne.n	8006c0c <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8006c08:	2300      	movs	r3, #0
 8006c0a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006c0c:	697b      	ldr	r3, [r7, #20]
 8006c0e:	3b01      	subs	r3, #1
 8006c10:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	689b      	ldr	r3, [r3, #8]
 8006c18:	68ba      	ldr	r2, [r7, #8]
 8006c1a:	4013      	ands	r3, r2
 8006c1c:	68ba      	ldr	r2, [r7, #8]
 8006c1e:	1ad3      	subs	r3, r2, r3
 8006c20:	425a      	negs	r2, r3
 8006c22:	4153      	adcs	r3, r2
 8006c24:	b2db      	uxtb	r3, r3
 8006c26:	001a      	movs	r2, r3
 8006c28:	1dfb      	adds	r3, r7, #7
 8006c2a:	781b      	ldrb	r3, [r3, #0]
 8006c2c:	429a      	cmp	r2, r3
 8006c2e:	d197      	bne.n	8006b60 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006c30:	2300      	movs	r3, #0
}
 8006c32:	0018      	movs	r0, r3
 8006c34:	46bd      	mov	sp, r7
 8006c36:	b008      	add	sp, #32
 8006c38:	bd80      	pop	{r7, pc}
 8006c3a:	46c0      	nop			; (mov r8, r8)
 8006c3c:	20000000 	.word	0x20000000
 8006c40:	ffffdfff 	.word	0xffffdfff

08006c44 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006c44:	b580      	push	{r7, lr}
 8006c46:	b088      	sub	sp, #32
 8006c48:	af02      	add	r7, sp, #8
 8006c4a:	60f8      	str	r0, [r7, #12]
 8006c4c:	60b9      	str	r1, [r7, #8]
 8006c4e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006c50:	4b1d      	ldr	r3, [pc, #116]	; (8006cc8 <SPI_EndRxTxTransaction+0x84>)
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	491d      	ldr	r1, [pc, #116]	; (8006ccc <SPI_EndRxTxTransaction+0x88>)
 8006c56:	0018      	movs	r0, r3
 8006c58:	f7f9 fa72 	bl	8000140 <__udivsi3>
 8006c5c:	0003      	movs	r3, r0
 8006c5e:	001a      	movs	r2, r3
 8006c60:	0013      	movs	r3, r2
 8006c62:	015b      	lsls	r3, r3, #5
 8006c64:	1a9b      	subs	r3, r3, r2
 8006c66:	009b      	lsls	r3, r3, #2
 8006c68:	189b      	adds	r3, r3, r2
 8006c6a:	00db      	lsls	r3, r3, #3
 8006c6c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	685a      	ldr	r2, [r3, #4]
 8006c72:	2382      	movs	r3, #130	; 0x82
 8006c74:	005b      	lsls	r3, r3, #1
 8006c76:	429a      	cmp	r2, r3
 8006c78:	d112      	bne.n	8006ca0 <SPI_EndRxTxTransaction+0x5c>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006c7a:	68ba      	ldr	r2, [r7, #8]
 8006c7c:	68f8      	ldr	r0, [r7, #12]
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	9300      	str	r3, [sp, #0]
 8006c82:	0013      	movs	r3, r2
 8006c84:	2200      	movs	r2, #0
 8006c86:	2180      	movs	r1, #128	; 0x80
 8006c88:	f7ff ff4e 	bl	8006b28 <SPI_WaitFlagStateUntilTimeout>
 8006c8c:	1e03      	subs	r3, r0, #0
 8006c8e:	d016      	beq.n	8006cbe <SPI_EndRxTxTransaction+0x7a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c94:	2220      	movs	r2, #32
 8006c96:	431a      	orrs	r2, r3
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006c9c:	2303      	movs	r3, #3
 8006c9e:	e00f      	b.n	8006cc0 <SPI_EndRxTxTransaction+0x7c>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006ca0:	697b      	ldr	r3, [r7, #20]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d00a      	beq.n	8006cbc <SPI_EndRxTxTransaction+0x78>
      {
        break;
      }
      count--;
 8006ca6:	697b      	ldr	r3, [r7, #20]
 8006ca8:	3b01      	subs	r3, #1
 8006caa:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	689b      	ldr	r3, [r3, #8]
 8006cb2:	2280      	movs	r2, #128	; 0x80
 8006cb4:	4013      	ands	r3, r2
 8006cb6:	2b80      	cmp	r3, #128	; 0x80
 8006cb8:	d0f2      	beq.n	8006ca0 <SPI_EndRxTxTransaction+0x5c>
 8006cba:	e000      	b.n	8006cbe <SPI_EndRxTxTransaction+0x7a>
        break;
 8006cbc:	46c0      	nop			; (mov r8, r8)
  }

  return HAL_OK;
 8006cbe:	2300      	movs	r3, #0
}
 8006cc0:	0018      	movs	r0, r3
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	b006      	add	sp, #24
 8006cc6:	bd80      	pop	{r7, pc}
 8006cc8:	20000000 	.word	0x20000000
 8006ccc:	016e3600 	.word	0x016e3600

08006cd0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b082      	sub	sp, #8
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d101      	bne.n	8006ce2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006cde:	2301      	movs	r3, #1
 8006ce0:	e032      	b.n	8006d48 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	2239      	movs	r2, #57	; 0x39
 8006ce6:	5c9b      	ldrb	r3, [r3, r2]
 8006ce8:	b2db      	uxtb	r3, r3
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d107      	bne.n	8006cfe <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	2238      	movs	r2, #56	; 0x38
 8006cf2:	2100      	movs	r1, #0
 8006cf4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	0018      	movs	r0, r3
 8006cfa:	f7fc fedf 	bl	8003abc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	2239      	movs	r2, #57	; 0x39
 8006d02:	2102      	movs	r1, #2
 8006d04:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681a      	ldr	r2, [r3, #0]
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	3304      	adds	r3, #4
 8006d0e:	0019      	movs	r1, r3
 8006d10:	0010      	movs	r0, r2
 8006d12:	f000 fd61 	bl	80077d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	223e      	movs	r2, #62	; 0x3e
 8006d1a:	2101      	movs	r1, #1
 8006d1c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	223a      	movs	r2, #58	; 0x3a
 8006d22:	2101      	movs	r1, #1
 8006d24:	5499      	strb	r1, [r3, r2]
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	223b      	movs	r2, #59	; 0x3b
 8006d2a:	2101      	movs	r1, #1
 8006d2c:	5499      	strb	r1, [r3, r2]
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	223c      	movs	r2, #60	; 0x3c
 8006d32:	2101      	movs	r1, #1
 8006d34:	5499      	strb	r1, [r3, r2]
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	223d      	movs	r2, #61	; 0x3d
 8006d3a:	2101      	movs	r1, #1
 8006d3c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	2239      	movs	r2, #57	; 0x39
 8006d42:	2101      	movs	r1, #1
 8006d44:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006d46:	2300      	movs	r3, #0
}
 8006d48:	0018      	movs	r0, r3
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	b002      	add	sp, #8
 8006d4e:	bd80      	pop	{r7, pc}

08006d50 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006d50:	b580      	push	{r7, lr}
 8006d52:	b082      	sub	sp, #8
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	68da      	ldr	r2, [r3, #12]
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	2101      	movs	r1, #1
 8006d64:	438a      	bics	r2, r1
 8006d66:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	6a1b      	ldr	r3, [r3, #32]
 8006d6e:	4a0a      	ldr	r2, [pc, #40]	; (8006d98 <HAL_TIM_Base_Stop_IT+0x48>)
 8006d70:	4013      	ands	r3, r2
 8006d72:	d107      	bne.n	8006d84 <HAL_TIM_Base_Stop_IT+0x34>
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	681a      	ldr	r2, [r3, #0]
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	2101      	movs	r1, #1
 8006d80:	438a      	bics	r2, r1
 8006d82:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2239      	movs	r2, #57	; 0x39
 8006d88:	2101      	movs	r1, #1
 8006d8a:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8006d8c:	2300      	movs	r3, #0
}
 8006d8e:	0018      	movs	r0, r3
 8006d90:	46bd      	mov	sp, r7
 8006d92:	b002      	add	sp, #8
 8006d94:	bd80      	pop	{r7, pc}
 8006d96:	46c0      	nop			; (mov r8, r8)
 8006d98:	00001111 	.word	0x00001111

08006d9c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006d9c:	b580      	push	{r7, lr}
 8006d9e:	b082      	sub	sp, #8
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d101      	bne.n	8006dae <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006daa:	2301      	movs	r3, #1
 8006dac:	e032      	b.n	8006e14 <HAL_TIM_PWM_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	2239      	movs	r2, #57	; 0x39
 8006db2:	5c9b      	ldrb	r3, [r3, r2]
 8006db4:	b2db      	uxtb	r3, r3
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d107      	bne.n	8006dca <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	2238      	movs	r2, #56	; 0x38
 8006dbe:	2100      	movs	r1, #0
 8006dc0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	0018      	movs	r0, r3
 8006dc6:	f000 f829 	bl	8006e1c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	2239      	movs	r2, #57	; 0x39
 8006dce:	2102      	movs	r1, #2
 8006dd0:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681a      	ldr	r2, [r3, #0]
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	3304      	adds	r3, #4
 8006dda:	0019      	movs	r1, r3
 8006ddc:	0010      	movs	r0, r2
 8006dde:	f000 fcfb 	bl	80077d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	223e      	movs	r2, #62	; 0x3e
 8006de6:	2101      	movs	r1, #1
 8006de8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	223a      	movs	r2, #58	; 0x3a
 8006dee:	2101      	movs	r1, #1
 8006df0:	5499      	strb	r1, [r3, r2]
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	223b      	movs	r2, #59	; 0x3b
 8006df6:	2101      	movs	r1, #1
 8006df8:	5499      	strb	r1, [r3, r2]
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	223c      	movs	r2, #60	; 0x3c
 8006dfe:	2101      	movs	r1, #1
 8006e00:	5499      	strb	r1, [r3, r2]
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	223d      	movs	r2, #61	; 0x3d
 8006e06:	2101      	movs	r1, #1
 8006e08:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	2239      	movs	r2, #57	; 0x39
 8006e0e:	2101      	movs	r1, #1
 8006e10:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006e12:	2300      	movs	r3, #0
}
 8006e14:	0018      	movs	r0, r3
 8006e16:	46bd      	mov	sp, r7
 8006e18:	b002      	add	sp, #8
 8006e1a:	bd80      	pop	{r7, pc}

08006e1c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006e1c:	b580      	push	{r7, lr}
 8006e1e:	b082      	sub	sp, #8
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006e24:	46c0      	nop			; (mov r8, r8)
 8006e26:	46bd      	mov	sp, r7
 8006e28:	b002      	add	sp, #8
 8006e2a:	bd80      	pop	{r7, pc}

08006e2c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006e2c:	b580      	push	{r7, lr}
 8006e2e:	b084      	sub	sp, #16
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
 8006e34:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d108      	bne.n	8006e4e <HAL_TIM_PWM_Start+0x22>
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	223a      	movs	r2, #58	; 0x3a
 8006e40:	5c9b      	ldrb	r3, [r3, r2]
 8006e42:	b2db      	uxtb	r3, r3
 8006e44:	3b01      	subs	r3, #1
 8006e46:	1e5a      	subs	r2, r3, #1
 8006e48:	4193      	sbcs	r3, r2
 8006e4a:	b2db      	uxtb	r3, r3
 8006e4c:	e01f      	b.n	8006e8e <HAL_TIM_PWM_Start+0x62>
 8006e4e:	683b      	ldr	r3, [r7, #0]
 8006e50:	2b04      	cmp	r3, #4
 8006e52:	d108      	bne.n	8006e66 <HAL_TIM_PWM_Start+0x3a>
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	223b      	movs	r2, #59	; 0x3b
 8006e58:	5c9b      	ldrb	r3, [r3, r2]
 8006e5a:	b2db      	uxtb	r3, r3
 8006e5c:	3b01      	subs	r3, #1
 8006e5e:	1e5a      	subs	r2, r3, #1
 8006e60:	4193      	sbcs	r3, r2
 8006e62:	b2db      	uxtb	r3, r3
 8006e64:	e013      	b.n	8006e8e <HAL_TIM_PWM_Start+0x62>
 8006e66:	683b      	ldr	r3, [r7, #0]
 8006e68:	2b08      	cmp	r3, #8
 8006e6a:	d108      	bne.n	8006e7e <HAL_TIM_PWM_Start+0x52>
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	223c      	movs	r2, #60	; 0x3c
 8006e70:	5c9b      	ldrb	r3, [r3, r2]
 8006e72:	b2db      	uxtb	r3, r3
 8006e74:	3b01      	subs	r3, #1
 8006e76:	1e5a      	subs	r2, r3, #1
 8006e78:	4193      	sbcs	r3, r2
 8006e7a:	b2db      	uxtb	r3, r3
 8006e7c:	e007      	b.n	8006e8e <HAL_TIM_PWM_Start+0x62>
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	223d      	movs	r2, #61	; 0x3d
 8006e82:	5c9b      	ldrb	r3, [r3, r2]
 8006e84:	b2db      	uxtb	r3, r3
 8006e86:	3b01      	subs	r3, #1
 8006e88:	1e5a      	subs	r2, r3, #1
 8006e8a:	4193      	sbcs	r3, r2
 8006e8c:	b2db      	uxtb	r3, r3
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d001      	beq.n	8006e96 <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8006e92:	2301      	movs	r3, #1
 8006e94:	e04d      	b.n	8006f32 <HAL_TIM_PWM_Start+0x106>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006e96:	683b      	ldr	r3, [r7, #0]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d104      	bne.n	8006ea6 <HAL_TIM_PWM_Start+0x7a>
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	223a      	movs	r2, #58	; 0x3a
 8006ea0:	2102      	movs	r1, #2
 8006ea2:	5499      	strb	r1, [r3, r2]
 8006ea4:	e013      	b.n	8006ece <HAL_TIM_PWM_Start+0xa2>
 8006ea6:	683b      	ldr	r3, [r7, #0]
 8006ea8:	2b04      	cmp	r3, #4
 8006eaa:	d104      	bne.n	8006eb6 <HAL_TIM_PWM_Start+0x8a>
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	223b      	movs	r2, #59	; 0x3b
 8006eb0:	2102      	movs	r1, #2
 8006eb2:	5499      	strb	r1, [r3, r2]
 8006eb4:	e00b      	b.n	8006ece <HAL_TIM_PWM_Start+0xa2>
 8006eb6:	683b      	ldr	r3, [r7, #0]
 8006eb8:	2b08      	cmp	r3, #8
 8006eba:	d104      	bne.n	8006ec6 <HAL_TIM_PWM_Start+0x9a>
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	223c      	movs	r2, #60	; 0x3c
 8006ec0:	2102      	movs	r1, #2
 8006ec2:	5499      	strb	r1, [r3, r2]
 8006ec4:	e003      	b.n	8006ece <HAL_TIM_PWM_Start+0xa2>
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	223d      	movs	r2, #61	; 0x3d
 8006eca:	2102      	movs	r1, #2
 8006ecc:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	6839      	ldr	r1, [r7, #0]
 8006ed4:	2201      	movs	r2, #1
 8006ed6:	0018      	movs	r0, r3
 8006ed8:	f000 ff8e 	bl	8007df8 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681a      	ldr	r2, [r3, #0]
 8006ee0:	2380      	movs	r3, #128	; 0x80
 8006ee2:	05db      	lsls	r3, r3, #23
 8006ee4:	429a      	cmp	r2, r3
 8006ee6:	d009      	beq.n	8006efc <HAL_TIM_PWM_Start+0xd0>
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	4a13      	ldr	r2, [pc, #76]	; (8006f3c <HAL_TIM_PWM_Start+0x110>)
 8006eee:	4293      	cmp	r3, r2
 8006ef0:	d004      	beq.n	8006efc <HAL_TIM_PWM_Start+0xd0>
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	4a12      	ldr	r2, [pc, #72]	; (8006f40 <HAL_TIM_PWM_Start+0x114>)
 8006ef8:	4293      	cmp	r3, r2
 8006efa:	d111      	bne.n	8006f20 <HAL_TIM_PWM_Start+0xf4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	689b      	ldr	r3, [r3, #8]
 8006f02:	2207      	movs	r2, #7
 8006f04:	4013      	ands	r3, r2
 8006f06:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	2b06      	cmp	r3, #6
 8006f0c:	d010      	beq.n	8006f30 <HAL_TIM_PWM_Start+0x104>
    {
      __HAL_TIM_ENABLE(htim);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	681a      	ldr	r2, [r3, #0]
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	2101      	movs	r1, #1
 8006f1a:	430a      	orrs	r2, r1
 8006f1c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f1e:	e007      	b.n	8006f30 <HAL_TIM_PWM_Start+0x104>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	681a      	ldr	r2, [r3, #0]
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	2101      	movs	r1, #1
 8006f2c:	430a      	orrs	r2, r1
 8006f2e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006f30:	2300      	movs	r3, #0
}
 8006f32:	0018      	movs	r0, r3
 8006f34:	46bd      	mov	sp, r7
 8006f36:	b004      	add	sp, #16
 8006f38:	bd80      	pop	{r7, pc}
 8006f3a:	46c0      	nop			; (mov r8, r8)
 8006f3c:	40010800 	.word	0x40010800
 8006f40:	40011400 	.word	0x40011400

08006f44 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006f44:	b580      	push	{r7, lr}
 8006f46:	b082      	sub	sp, #8
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	6078      	str	r0, [r7, #4]
 8006f4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	6839      	ldr	r1, [r7, #0]
 8006f54:	2200      	movs	r2, #0
 8006f56:	0018      	movs	r0, r3
 8006f58:	f000 ff4e 	bl	8007df8 <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	6a1b      	ldr	r3, [r3, #32]
 8006f62:	4a16      	ldr	r2, [pc, #88]	; (8006fbc <HAL_TIM_PWM_Stop+0x78>)
 8006f64:	4013      	ands	r3, r2
 8006f66:	d107      	bne.n	8006f78 <HAL_TIM_PWM_Stop+0x34>
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	681a      	ldr	r2, [r3, #0]
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	2101      	movs	r1, #1
 8006f74:	438a      	bics	r2, r1
 8006f76:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006f78:	683b      	ldr	r3, [r7, #0]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d104      	bne.n	8006f88 <HAL_TIM_PWM_Stop+0x44>
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	223a      	movs	r2, #58	; 0x3a
 8006f82:	2101      	movs	r1, #1
 8006f84:	5499      	strb	r1, [r3, r2]
 8006f86:	e013      	b.n	8006fb0 <HAL_TIM_PWM_Stop+0x6c>
 8006f88:	683b      	ldr	r3, [r7, #0]
 8006f8a:	2b04      	cmp	r3, #4
 8006f8c:	d104      	bne.n	8006f98 <HAL_TIM_PWM_Stop+0x54>
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	223b      	movs	r2, #59	; 0x3b
 8006f92:	2101      	movs	r1, #1
 8006f94:	5499      	strb	r1, [r3, r2]
 8006f96:	e00b      	b.n	8006fb0 <HAL_TIM_PWM_Stop+0x6c>
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	2b08      	cmp	r3, #8
 8006f9c:	d104      	bne.n	8006fa8 <HAL_TIM_PWM_Stop+0x64>
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	223c      	movs	r2, #60	; 0x3c
 8006fa2:	2101      	movs	r1, #1
 8006fa4:	5499      	strb	r1, [r3, r2]
 8006fa6:	e003      	b.n	8006fb0 <HAL_TIM_PWM_Stop+0x6c>
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	223d      	movs	r2, #61	; 0x3d
 8006fac:	2101      	movs	r1, #1
 8006fae:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8006fb0:	2300      	movs	r3, #0
}
 8006fb2:	0018      	movs	r0, r3
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	b002      	add	sp, #8
 8006fb8:	bd80      	pop	{r7, pc}
 8006fba:	46c0      	nop			; (mov r8, r8)
 8006fbc:	00001111 	.word	0x00001111

08006fc0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006fc0:	b580      	push	{r7, lr}
 8006fc2:	b082      	sub	sp, #8
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d101      	bne.n	8006fd2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006fce:	2301      	movs	r3, #1
 8006fd0:	e032      	b.n	8007038 <HAL_TIM_IC_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	2239      	movs	r2, #57	; 0x39
 8006fd6:	5c9b      	ldrb	r3, [r3, r2]
 8006fd8:	b2db      	uxtb	r3, r3
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d107      	bne.n	8006fee <HAL_TIM_IC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	2238      	movs	r2, #56	; 0x38
 8006fe2:	2100      	movs	r1, #0
 8006fe4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	0018      	movs	r0, r3
 8006fea:	f000 f829 	bl	8007040 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	2239      	movs	r2, #57	; 0x39
 8006ff2:	2102      	movs	r1, #2
 8006ff4:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681a      	ldr	r2, [r3, #0]
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	3304      	adds	r3, #4
 8006ffe:	0019      	movs	r1, r3
 8007000:	0010      	movs	r0, r2
 8007002:	f000 fbe9 	bl	80077d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	223e      	movs	r2, #62	; 0x3e
 800700a:	2101      	movs	r1, #1
 800700c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	223a      	movs	r2, #58	; 0x3a
 8007012:	2101      	movs	r1, #1
 8007014:	5499      	strb	r1, [r3, r2]
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	223b      	movs	r2, #59	; 0x3b
 800701a:	2101      	movs	r1, #1
 800701c:	5499      	strb	r1, [r3, r2]
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	223c      	movs	r2, #60	; 0x3c
 8007022:	2101      	movs	r1, #1
 8007024:	5499      	strb	r1, [r3, r2]
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	223d      	movs	r2, #61	; 0x3d
 800702a:	2101      	movs	r1, #1
 800702c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	2239      	movs	r2, #57	; 0x39
 8007032:	2101      	movs	r1, #1
 8007034:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007036:	2300      	movs	r3, #0
}
 8007038:	0018      	movs	r0, r3
 800703a:	46bd      	mov	sp, r7
 800703c:	b002      	add	sp, #8
 800703e:	bd80      	pop	{r7, pc}

08007040 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8007040:	b580      	push	{r7, lr}
 8007042:	b082      	sub	sp, #8
 8007044:	af00      	add	r7, sp, #0
 8007046:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8007048:	46c0      	nop			; (mov r8, r8)
 800704a:	46bd      	mov	sp, r7
 800704c:	b002      	add	sp, #8
 800704e:	bd80      	pop	{r7, pc}

08007050 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8007050:	b580      	push	{r7, lr}
 8007052:	b082      	sub	sp, #8
 8007054:	af00      	add	r7, sp, #0
 8007056:	6078      	str	r0, [r7, #4]
 8007058:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	2b00      	cmp	r3, #0
 800705e:	d101      	bne.n	8007064 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8007060:	2301      	movs	r3, #1
 8007062:	e03a      	b.n	80070da <HAL_TIM_OnePulse_Init+0x8a>
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2239      	movs	r2, #57	; 0x39
 8007068:	5c9b      	ldrb	r3, [r3, r2]
 800706a:	b2db      	uxtb	r3, r3
 800706c:	2b00      	cmp	r3, #0
 800706e:	d107      	bne.n	8007080 <HAL_TIM_OnePulse_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2238      	movs	r2, #56	; 0x38
 8007074:	2100      	movs	r1, #0
 8007076:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	0018      	movs	r0, r3
 800707c:	f000 f831 	bl	80070e2 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2239      	movs	r2, #57	; 0x39
 8007084:	2102      	movs	r1, #2
 8007086:	5499      	strb	r1, [r3, r2]

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681a      	ldr	r2, [r3, #0]
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	3304      	adds	r3, #4
 8007090:	0019      	movs	r1, r3
 8007092:	0010      	movs	r0, r2
 8007094:	f000 fba0 	bl	80077d8 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	681a      	ldr	r2, [r3, #0]
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	2108      	movs	r1, #8
 80070a4:	438a      	bics	r2, r1
 80070a6:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	6819      	ldr	r1, [r3, #0]
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	683a      	ldr	r2, [r7, #0]
 80070b4:	430a      	orrs	r2, r1
 80070b6:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	223e      	movs	r2, #62	; 0x3e
 80070bc:	2101      	movs	r1, #1
 80070be:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	223a      	movs	r2, #58	; 0x3a
 80070c4:	2101      	movs	r1, #1
 80070c6:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	223b      	movs	r2, #59	; 0x3b
 80070cc:	2101      	movs	r1, #1
 80070ce:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	2239      	movs	r2, #57	; 0x39
 80070d4:	2101      	movs	r1, #1
 80070d6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80070d8:	2300      	movs	r3, #0
}
 80070da:	0018      	movs	r0, r3
 80070dc:	46bd      	mov	sp, r7
 80070de:	b002      	add	sp, #8
 80070e0:	bd80      	pop	{r7, pc}

080070e2 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 80070e2:	b580      	push	{r7, lr}
 80070e4:	b082      	sub	sp, #8
 80070e6:	af00      	add	r7, sp, #0
 80070e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 80070ea:	46c0      	nop			; (mov r8, r8)
 80070ec:	46bd      	mov	sp, r7
 80070ee:	b002      	add	sp, #8
 80070f0:	bd80      	pop	{r7, pc}

080070f2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80070f2:	b580      	push	{r7, lr}
 80070f4:	b082      	sub	sp, #8
 80070f6:	af00      	add	r7, sp, #0
 80070f8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	691b      	ldr	r3, [r3, #16]
 8007100:	2202      	movs	r2, #2
 8007102:	4013      	ands	r3, r2
 8007104:	2b02      	cmp	r3, #2
 8007106:	d124      	bne.n	8007152 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	68db      	ldr	r3, [r3, #12]
 800710e:	2202      	movs	r2, #2
 8007110:	4013      	ands	r3, r2
 8007112:	2b02      	cmp	r3, #2
 8007114:	d11d      	bne.n	8007152 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	2203      	movs	r2, #3
 800711c:	4252      	negs	r2, r2
 800711e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	2201      	movs	r2, #1
 8007124:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	699b      	ldr	r3, [r3, #24]
 800712c:	2203      	movs	r2, #3
 800712e:	4013      	ands	r3, r2
 8007130:	d004      	beq.n	800713c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	0018      	movs	r0, r3
 8007136:	f7fb fc55 	bl	80029e4 <HAL_TIM_IC_CaptureCallback>
 800713a:	e007      	b.n	800714c <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	0018      	movs	r0, r3
 8007140:	f000 fb32 	bl	80077a8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	0018      	movs	r0, r3
 8007148:	f000 fb36 	bl	80077b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2200      	movs	r2, #0
 8007150:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	691b      	ldr	r3, [r3, #16]
 8007158:	2204      	movs	r2, #4
 800715a:	4013      	ands	r3, r2
 800715c:	2b04      	cmp	r3, #4
 800715e:	d125      	bne.n	80071ac <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	68db      	ldr	r3, [r3, #12]
 8007166:	2204      	movs	r2, #4
 8007168:	4013      	ands	r3, r2
 800716a:	2b04      	cmp	r3, #4
 800716c:	d11e      	bne.n	80071ac <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	2205      	movs	r2, #5
 8007174:	4252      	negs	r2, r2
 8007176:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2202      	movs	r2, #2
 800717c:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	699a      	ldr	r2, [r3, #24]
 8007184:	23c0      	movs	r3, #192	; 0xc0
 8007186:	009b      	lsls	r3, r3, #2
 8007188:	4013      	ands	r3, r2
 800718a:	d004      	beq.n	8007196 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	0018      	movs	r0, r3
 8007190:	f7fb fc28 	bl	80029e4 <HAL_TIM_IC_CaptureCallback>
 8007194:	e007      	b.n	80071a6 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	0018      	movs	r0, r3
 800719a:	f000 fb05 	bl	80077a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	0018      	movs	r0, r3
 80071a2:	f000 fb09 	bl	80077b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	2200      	movs	r2, #0
 80071aa:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	691b      	ldr	r3, [r3, #16]
 80071b2:	2208      	movs	r2, #8
 80071b4:	4013      	ands	r3, r2
 80071b6:	2b08      	cmp	r3, #8
 80071b8:	d124      	bne.n	8007204 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	68db      	ldr	r3, [r3, #12]
 80071c0:	2208      	movs	r2, #8
 80071c2:	4013      	ands	r3, r2
 80071c4:	2b08      	cmp	r3, #8
 80071c6:	d11d      	bne.n	8007204 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	2209      	movs	r2, #9
 80071ce:	4252      	negs	r2, r2
 80071d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	2204      	movs	r2, #4
 80071d6:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	69db      	ldr	r3, [r3, #28]
 80071de:	2203      	movs	r2, #3
 80071e0:	4013      	ands	r3, r2
 80071e2:	d004      	beq.n	80071ee <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	0018      	movs	r0, r3
 80071e8:	f7fb fbfc 	bl	80029e4 <HAL_TIM_IC_CaptureCallback>
 80071ec:	e007      	b.n	80071fe <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	0018      	movs	r0, r3
 80071f2:	f000 fad9 	bl	80077a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	0018      	movs	r0, r3
 80071fa:	f000 fadd 	bl	80077b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	2200      	movs	r2, #0
 8007202:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	691b      	ldr	r3, [r3, #16]
 800720a:	2210      	movs	r2, #16
 800720c:	4013      	ands	r3, r2
 800720e:	2b10      	cmp	r3, #16
 8007210:	d125      	bne.n	800725e <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	68db      	ldr	r3, [r3, #12]
 8007218:	2210      	movs	r2, #16
 800721a:	4013      	ands	r3, r2
 800721c:	2b10      	cmp	r3, #16
 800721e:	d11e      	bne.n	800725e <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	2211      	movs	r2, #17
 8007226:	4252      	negs	r2, r2
 8007228:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	2208      	movs	r2, #8
 800722e:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	69da      	ldr	r2, [r3, #28]
 8007236:	23c0      	movs	r3, #192	; 0xc0
 8007238:	009b      	lsls	r3, r3, #2
 800723a:	4013      	ands	r3, r2
 800723c:	d004      	beq.n	8007248 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	0018      	movs	r0, r3
 8007242:	f7fb fbcf 	bl	80029e4 <HAL_TIM_IC_CaptureCallback>
 8007246:	e007      	b.n	8007258 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	0018      	movs	r0, r3
 800724c:	f000 faac 	bl	80077a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	0018      	movs	r0, r3
 8007254:	f000 fab0 	bl	80077b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	2200      	movs	r2, #0
 800725c:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	691b      	ldr	r3, [r3, #16]
 8007264:	2201      	movs	r2, #1
 8007266:	4013      	ands	r3, r2
 8007268:	2b01      	cmp	r3, #1
 800726a:	d10f      	bne.n	800728c <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	68db      	ldr	r3, [r3, #12]
 8007272:	2201      	movs	r2, #1
 8007274:	4013      	ands	r3, r2
 8007276:	2b01      	cmp	r3, #1
 8007278:	d108      	bne.n	800728c <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	2202      	movs	r2, #2
 8007280:	4252      	negs	r2, r2
 8007282:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	0018      	movs	r0, r3
 8007288:	f7fb fbd0 	bl	8002a2c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	691b      	ldr	r3, [r3, #16]
 8007292:	2240      	movs	r2, #64	; 0x40
 8007294:	4013      	ands	r3, r2
 8007296:	2b40      	cmp	r3, #64	; 0x40
 8007298:	d10f      	bne.n	80072ba <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	68db      	ldr	r3, [r3, #12]
 80072a0:	2240      	movs	r2, #64	; 0x40
 80072a2:	4013      	ands	r3, r2
 80072a4:	2b40      	cmp	r3, #64	; 0x40
 80072a6:	d108      	bne.n	80072ba <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	2241      	movs	r2, #65	; 0x41
 80072ae:	4252      	negs	r2, r2
 80072b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	0018      	movs	r0, r3
 80072b6:	f000 fa87 	bl	80077c8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80072ba:	46c0      	nop			; (mov r8, r8)
 80072bc:	46bd      	mov	sp, r7
 80072be:	b002      	add	sp, #8
 80072c0:	bd80      	pop	{r7, pc}
	...

080072c4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80072c4:	b580      	push	{r7, lr}
 80072c6:	b086      	sub	sp, #24
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	60f8      	str	r0, [r7, #12]
 80072cc:	60b9      	str	r1, [r7, #8]
 80072ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80072d0:	2317      	movs	r3, #23
 80072d2:	18fb      	adds	r3, r7, r3
 80072d4:	2200      	movs	r2, #0
 80072d6:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	2238      	movs	r2, #56	; 0x38
 80072dc:	5c9b      	ldrb	r3, [r3, r2]
 80072de:	2b01      	cmp	r3, #1
 80072e0:	d101      	bne.n	80072e6 <HAL_TIM_IC_ConfigChannel+0x22>
 80072e2:	2302      	movs	r3, #2
 80072e4:	e08c      	b.n	8007400 <HAL_TIM_IC_ConfigChannel+0x13c>
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	2238      	movs	r2, #56	; 0x38
 80072ea:	2101      	movs	r1, #1
 80072ec:	5499      	strb	r1, [r3, r2]

  if (Channel == TIM_CHANNEL_1)
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d11b      	bne.n	800732c <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80072f8:	68bb      	ldr	r3, [r7, #8]
 80072fa:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80072fc:	68bb      	ldr	r3, [r7, #8]
 80072fe:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007300:	68bb      	ldr	r3, [r7, #8]
 8007302:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8007304:	f000 fbc0 	bl	8007a88 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	699a      	ldr	r2, [r3, #24]
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	210c      	movs	r1, #12
 8007314:	438a      	bics	r2, r1
 8007316:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	6999      	ldr	r1, [r3, #24]
 800731e:	68bb      	ldr	r3, [r7, #8]
 8007320:	689a      	ldr	r2, [r3, #8]
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	430a      	orrs	r2, r1
 8007328:	619a      	str	r2, [r3, #24]
 800732a:	e062      	b.n	80073f2 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_2)
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2b04      	cmp	r3, #4
 8007330:	d11c      	bne.n	800736c <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007336:	68bb      	ldr	r3, [r7, #8]
 8007338:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800733a:	68bb      	ldr	r3, [r7, #8]
 800733c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800733e:	68bb      	ldr	r3, [r7, #8]
 8007340:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8007342:	f000 fc25 	bl	8007b90 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	699a      	ldr	r2, [r3, #24]
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	492d      	ldr	r1, [pc, #180]	; (8007408 <HAL_TIM_IC_ConfigChannel+0x144>)
 8007352:	400a      	ands	r2, r1
 8007354:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	6999      	ldr	r1, [r3, #24]
 800735c:	68bb      	ldr	r3, [r7, #8]
 800735e:	689b      	ldr	r3, [r3, #8]
 8007360:	021a      	lsls	r2, r3, #8
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	430a      	orrs	r2, r1
 8007368:	619a      	str	r2, [r3, #24]
 800736a:	e042      	b.n	80073f2 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_3)
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2b08      	cmp	r3, #8
 8007370:	d11b      	bne.n	80073aa <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007376:	68bb      	ldr	r3, [r7, #8]
 8007378:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800737a:	68bb      	ldr	r3, [r7, #8]
 800737c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800737e:	68bb      	ldr	r3, [r7, #8]
 8007380:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8007382:	f000 fc79 	bl	8007c78 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	69da      	ldr	r2, [r3, #28]
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	210c      	movs	r1, #12
 8007392:	438a      	bics	r2, r1
 8007394:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	69d9      	ldr	r1, [r3, #28]
 800739c:	68bb      	ldr	r3, [r7, #8]
 800739e:	689a      	ldr	r2, [r3, #8]
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	430a      	orrs	r2, r1
 80073a6:	61da      	str	r2, [r3, #28]
 80073a8:	e023      	b.n	80073f2 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_4)
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	2b0c      	cmp	r3, #12
 80073ae:	d11c      	bne.n	80073ea <HAL_TIM_IC_ConfigChannel+0x126>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80073b4:	68bb      	ldr	r3, [r7, #8]
 80073b6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80073b8:	68bb      	ldr	r3, [r7, #8]
 80073ba:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80073bc:	68bb      	ldr	r3, [r7, #8]
 80073be:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80073c0:	f000 fc9a 	bl	8007cf8 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	69da      	ldr	r2, [r3, #28]
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	490e      	ldr	r1, [pc, #56]	; (8007408 <HAL_TIM_IC_ConfigChannel+0x144>)
 80073d0:	400a      	ands	r2, r1
 80073d2:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	69d9      	ldr	r1, [r3, #28]
 80073da:	68bb      	ldr	r3, [r7, #8]
 80073dc:	689b      	ldr	r3, [r3, #8]
 80073de:	021a      	lsls	r2, r3, #8
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	430a      	orrs	r2, r1
 80073e6:	61da      	str	r2, [r3, #28]
 80073e8:	e003      	b.n	80073f2 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else
  {
    status = HAL_ERROR;
 80073ea:	2317      	movs	r3, #23
 80073ec:	18fb      	adds	r3, r7, r3
 80073ee:	2201      	movs	r2, #1
 80073f0:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(htim);
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	2238      	movs	r2, #56	; 0x38
 80073f6:	2100      	movs	r1, #0
 80073f8:	5499      	strb	r1, [r3, r2]

  return status;
 80073fa:	2317      	movs	r3, #23
 80073fc:	18fb      	adds	r3, r7, r3
 80073fe:	781b      	ldrb	r3, [r3, #0]
}
 8007400:	0018      	movs	r0, r3
 8007402:	46bd      	mov	sp, r7
 8007404:	b006      	add	sp, #24
 8007406:	bd80      	pop	{r7, pc}
 8007408:	fffff3ff 	.word	0xfffff3ff

0800740c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800740c:	b580      	push	{r7, lr}
 800740e:	b086      	sub	sp, #24
 8007410:	af00      	add	r7, sp, #0
 8007412:	60f8      	str	r0, [r7, #12]
 8007414:	60b9      	str	r1, [r7, #8]
 8007416:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007418:	2317      	movs	r3, #23
 800741a:	18fb      	adds	r3, r7, r3
 800741c:	2200      	movs	r2, #0
 800741e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	2238      	movs	r2, #56	; 0x38
 8007424:	5c9b      	ldrb	r3, [r3, r2]
 8007426:	2b01      	cmp	r3, #1
 8007428:	d101      	bne.n	800742e <HAL_TIM_PWM_ConfigChannel+0x22>
 800742a:	2302      	movs	r3, #2
 800742c:	e0ad      	b.n	800758a <HAL_TIM_PWM_ConfigChannel+0x17e>
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	2238      	movs	r2, #56	; 0x38
 8007432:	2101      	movs	r1, #1
 8007434:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	2b0c      	cmp	r3, #12
 800743a:	d100      	bne.n	800743e <HAL_TIM_PWM_ConfigChannel+0x32>
 800743c:	e076      	b.n	800752c <HAL_TIM_PWM_ConfigChannel+0x120>
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	2b0c      	cmp	r3, #12
 8007442:	d900      	bls.n	8007446 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8007444:	e095      	b.n	8007572 <HAL_TIM_PWM_ConfigChannel+0x166>
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	2b08      	cmp	r3, #8
 800744a:	d04e      	beq.n	80074ea <HAL_TIM_PWM_ConfigChannel+0xde>
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	2b08      	cmp	r3, #8
 8007450:	d900      	bls.n	8007454 <HAL_TIM_PWM_ConfigChannel+0x48>
 8007452:	e08e      	b.n	8007572 <HAL_TIM_PWM_ConfigChannel+0x166>
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	2b00      	cmp	r3, #0
 8007458:	d003      	beq.n	8007462 <HAL_TIM_PWM_ConfigChannel+0x56>
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	2b04      	cmp	r3, #4
 800745e:	d021      	beq.n	80074a4 <HAL_TIM_PWM_ConfigChannel+0x98>
 8007460:	e087      	b.n	8007572 <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	68ba      	ldr	r2, [r7, #8]
 8007468:	0011      	movs	r1, r2
 800746a:	0018      	movs	r0, r3
 800746c:	f000 fa08 	bl	8007880 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	699a      	ldr	r2, [r3, #24]
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	2108      	movs	r1, #8
 800747c:	430a      	orrs	r2, r1
 800747e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	699a      	ldr	r2, [r3, #24]
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	2104      	movs	r1, #4
 800748c:	438a      	bics	r2, r1
 800748e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	6999      	ldr	r1, [r3, #24]
 8007496:	68bb      	ldr	r3, [r7, #8]
 8007498:	68da      	ldr	r2, [r3, #12]
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	430a      	orrs	r2, r1
 80074a0:	619a      	str	r2, [r3, #24]
      break;
 80074a2:	e06b      	b.n	800757c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	68ba      	ldr	r2, [r7, #8]
 80074aa:	0011      	movs	r1, r2
 80074ac:	0018      	movs	r0, r3
 80074ae:	f000 fa23 	bl	80078f8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	699a      	ldr	r2, [r3, #24]
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	2180      	movs	r1, #128	; 0x80
 80074be:	0109      	lsls	r1, r1, #4
 80074c0:	430a      	orrs	r2, r1
 80074c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	699a      	ldr	r2, [r3, #24]
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	4931      	ldr	r1, [pc, #196]	; (8007594 <HAL_TIM_PWM_ConfigChannel+0x188>)
 80074d0:	400a      	ands	r2, r1
 80074d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	6999      	ldr	r1, [r3, #24]
 80074da:	68bb      	ldr	r3, [r7, #8]
 80074dc:	68db      	ldr	r3, [r3, #12]
 80074de:	021a      	lsls	r2, r3, #8
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	430a      	orrs	r2, r1
 80074e6:	619a      	str	r2, [r3, #24]
      break;
 80074e8:	e048      	b.n	800757c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	68ba      	ldr	r2, [r7, #8]
 80074f0:	0011      	movs	r1, r2
 80074f2:	0018      	movs	r0, r3
 80074f4:	f000 fa42 	bl	800797c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	69da      	ldr	r2, [r3, #28]
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	2108      	movs	r1, #8
 8007504:	430a      	orrs	r2, r1
 8007506:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	69da      	ldr	r2, [r3, #28]
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	2104      	movs	r1, #4
 8007514:	438a      	bics	r2, r1
 8007516:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	69d9      	ldr	r1, [r3, #28]
 800751e:	68bb      	ldr	r3, [r7, #8]
 8007520:	68da      	ldr	r2, [r3, #12]
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	430a      	orrs	r2, r1
 8007528:	61da      	str	r2, [r3, #28]
      break;
 800752a:	e027      	b.n	800757c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	68ba      	ldr	r2, [r7, #8]
 8007532:	0011      	movs	r1, r2
 8007534:	0018      	movs	r0, r3
 8007536:	f000 fa61 	bl	80079fc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	69da      	ldr	r2, [r3, #28]
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	2180      	movs	r1, #128	; 0x80
 8007546:	0109      	lsls	r1, r1, #4
 8007548:	430a      	orrs	r2, r1
 800754a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	69da      	ldr	r2, [r3, #28]
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	490f      	ldr	r1, [pc, #60]	; (8007594 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8007558:	400a      	ands	r2, r1
 800755a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	69d9      	ldr	r1, [r3, #28]
 8007562:	68bb      	ldr	r3, [r7, #8]
 8007564:	68db      	ldr	r3, [r3, #12]
 8007566:	021a      	lsls	r2, r3, #8
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	430a      	orrs	r2, r1
 800756e:	61da      	str	r2, [r3, #28]
      break;
 8007570:	e004      	b.n	800757c <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8007572:	2317      	movs	r3, #23
 8007574:	18fb      	adds	r3, r7, r3
 8007576:	2201      	movs	r2, #1
 8007578:	701a      	strb	r2, [r3, #0]
      break;
 800757a:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	2238      	movs	r2, #56	; 0x38
 8007580:	2100      	movs	r1, #0
 8007582:	5499      	strb	r1, [r3, r2]

  return status;
 8007584:	2317      	movs	r3, #23
 8007586:	18fb      	adds	r3, r7, r3
 8007588:	781b      	ldrb	r3, [r3, #0]
}
 800758a:	0018      	movs	r0, r3
 800758c:	46bd      	mov	sp, r7
 800758e:	b006      	add	sp, #24
 8007590:	bd80      	pop	{r7, pc}
 8007592:	46c0      	nop			; (mov r8, r8)
 8007594:	fffffbff 	.word	0xfffffbff

08007598 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007598:	b580      	push	{r7, lr}
 800759a:	b084      	sub	sp, #16
 800759c:	af00      	add	r7, sp, #0
 800759e:	6078      	str	r0, [r7, #4]
 80075a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80075a2:	230f      	movs	r3, #15
 80075a4:	18fb      	adds	r3, r7, r3
 80075a6:	2200      	movs	r2, #0
 80075a8:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	2238      	movs	r2, #56	; 0x38
 80075ae:	5c9b      	ldrb	r3, [r3, r2]
 80075b0:	2b01      	cmp	r3, #1
 80075b2:	d101      	bne.n	80075b8 <HAL_TIM_ConfigClockSource+0x20>
 80075b4:	2302      	movs	r3, #2
 80075b6:	e0bc      	b.n	8007732 <HAL_TIM_ConfigClockSource+0x19a>
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	2238      	movs	r2, #56	; 0x38
 80075bc:	2101      	movs	r1, #1
 80075be:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	2239      	movs	r2, #57	; 0x39
 80075c4:	2102      	movs	r1, #2
 80075c6:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	689b      	ldr	r3, [r3, #8]
 80075ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80075d0:	68bb      	ldr	r3, [r7, #8]
 80075d2:	2277      	movs	r2, #119	; 0x77
 80075d4:	4393      	bics	r3, r2
 80075d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80075d8:	68bb      	ldr	r3, [r7, #8]
 80075da:	4a58      	ldr	r2, [pc, #352]	; (800773c <HAL_TIM_ConfigClockSource+0x1a4>)
 80075dc:	4013      	ands	r3, r2
 80075de:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	68ba      	ldr	r2, [r7, #8]
 80075e6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80075e8:	683b      	ldr	r3, [r7, #0]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	2280      	movs	r2, #128	; 0x80
 80075ee:	0192      	lsls	r2, r2, #6
 80075f0:	4293      	cmp	r3, r2
 80075f2:	d040      	beq.n	8007676 <HAL_TIM_ConfigClockSource+0xde>
 80075f4:	2280      	movs	r2, #128	; 0x80
 80075f6:	0192      	lsls	r2, r2, #6
 80075f8:	4293      	cmp	r3, r2
 80075fa:	d900      	bls.n	80075fe <HAL_TIM_ConfigClockSource+0x66>
 80075fc:	e088      	b.n	8007710 <HAL_TIM_ConfigClockSource+0x178>
 80075fe:	2280      	movs	r2, #128	; 0x80
 8007600:	0152      	lsls	r2, r2, #5
 8007602:	4293      	cmp	r3, r2
 8007604:	d100      	bne.n	8007608 <HAL_TIM_ConfigClockSource+0x70>
 8007606:	e088      	b.n	800771a <HAL_TIM_ConfigClockSource+0x182>
 8007608:	2280      	movs	r2, #128	; 0x80
 800760a:	0152      	lsls	r2, r2, #5
 800760c:	4293      	cmp	r3, r2
 800760e:	d900      	bls.n	8007612 <HAL_TIM_ConfigClockSource+0x7a>
 8007610:	e07e      	b.n	8007710 <HAL_TIM_ConfigClockSource+0x178>
 8007612:	2b70      	cmp	r3, #112	; 0x70
 8007614:	d018      	beq.n	8007648 <HAL_TIM_ConfigClockSource+0xb0>
 8007616:	d900      	bls.n	800761a <HAL_TIM_ConfigClockSource+0x82>
 8007618:	e07a      	b.n	8007710 <HAL_TIM_ConfigClockSource+0x178>
 800761a:	2b60      	cmp	r3, #96	; 0x60
 800761c:	d04f      	beq.n	80076be <HAL_TIM_ConfigClockSource+0x126>
 800761e:	d900      	bls.n	8007622 <HAL_TIM_ConfigClockSource+0x8a>
 8007620:	e076      	b.n	8007710 <HAL_TIM_ConfigClockSource+0x178>
 8007622:	2b50      	cmp	r3, #80	; 0x50
 8007624:	d03b      	beq.n	800769e <HAL_TIM_ConfigClockSource+0x106>
 8007626:	d900      	bls.n	800762a <HAL_TIM_ConfigClockSource+0x92>
 8007628:	e072      	b.n	8007710 <HAL_TIM_ConfigClockSource+0x178>
 800762a:	2b40      	cmp	r3, #64	; 0x40
 800762c:	d057      	beq.n	80076de <HAL_TIM_ConfigClockSource+0x146>
 800762e:	d900      	bls.n	8007632 <HAL_TIM_ConfigClockSource+0x9a>
 8007630:	e06e      	b.n	8007710 <HAL_TIM_ConfigClockSource+0x178>
 8007632:	2b30      	cmp	r3, #48	; 0x30
 8007634:	d063      	beq.n	80076fe <HAL_TIM_ConfigClockSource+0x166>
 8007636:	d86b      	bhi.n	8007710 <HAL_TIM_ConfigClockSource+0x178>
 8007638:	2b20      	cmp	r3, #32
 800763a:	d060      	beq.n	80076fe <HAL_TIM_ConfigClockSource+0x166>
 800763c:	d868      	bhi.n	8007710 <HAL_TIM_ConfigClockSource+0x178>
 800763e:	2b00      	cmp	r3, #0
 8007640:	d05d      	beq.n	80076fe <HAL_TIM_ConfigClockSource+0x166>
 8007642:	2b10      	cmp	r3, #16
 8007644:	d05b      	beq.n	80076fe <HAL_TIM_ConfigClockSource+0x166>
 8007646:	e063      	b.n	8007710 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007654:	683b      	ldr	r3, [r7, #0]
 8007656:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007658:	f000 fbae 	bl	8007db8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	689b      	ldr	r3, [r3, #8]
 8007662:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007664:	68bb      	ldr	r3, [r7, #8]
 8007666:	2277      	movs	r2, #119	; 0x77
 8007668:	4313      	orrs	r3, r2
 800766a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	68ba      	ldr	r2, [r7, #8]
 8007672:	609a      	str	r2, [r3, #8]
      break;
 8007674:	e052      	b.n	800771c <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800767a:	683b      	ldr	r3, [r7, #0]
 800767c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800767e:	683b      	ldr	r3, [r7, #0]
 8007680:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007682:	683b      	ldr	r3, [r7, #0]
 8007684:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007686:	f000 fb97 	bl	8007db8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	689a      	ldr	r2, [r3, #8]
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	2180      	movs	r1, #128	; 0x80
 8007696:	01c9      	lsls	r1, r1, #7
 8007698:	430a      	orrs	r2, r1
 800769a:	609a      	str	r2, [r3, #8]
      break;
 800769c:	e03e      	b.n	800771c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80076a2:	683b      	ldr	r3, [r7, #0]
 80076a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80076a6:	683b      	ldr	r3, [r7, #0]
 80076a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80076aa:	001a      	movs	r2, r3
 80076ac:	f000 fa42 	bl	8007b34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	2150      	movs	r1, #80	; 0x50
 80076b6:	0018      	movs	r0, r3
 80076b8:	f000 fb64 	bl	8007d84 <TIM_ITRx_SetConfig>
      break;
 80076bc:	e02e      	b.n	800771c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80076c2:	683b      	ldr	r3, [r7, #0]
 80076c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80076c6:	683b      	ldr	r3, [r7, #0]
 80076c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80076ca:	001a      	movs	r2, r3
 80076cc:	f000 faa2 	bl	8007c14 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	2160      	movs	r1, #96	; 0x60
 80076d6:	0018      	movs	r0, r3
 80076d8:	f000 fb54 	bl	8007d84 <TIM_ITRx_SetConfig>
      break;
 80076dc:	e01e      	b.n	800771c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80076e2:	683b      	ldr	r3, [r7, #0]
 80076e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80076e6:	683b      	ldr	r3, [r7, #0]
 80076e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80076ea:	001a      	movs	r2, r3
 80076ec:	f000 fa22 	bl	8007b34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	2140      	movs	r1, #64	; 0x40
 80076f6:	0018      	movs	r0, r3
 80076f8:	f000 fb44 	bl	8007d84 <TIM_ITRx_SetConfig>
      break;
 80076fc:	e00e      	b.n	800771c <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681a      	ldr	r2, [r3, #0]
 8007702:	683b      	ldr	r3, [r7, #0]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	0019      	movs	r1, r3
 8007708:	0010      	movs	r0, r2
 800770a:	f000 fb3b 	bl	8007d84 <TIM_ITRx_SetConfig>
      break;
 800770e:	e005      	b.n	800771c <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8007710:	230f      	movs	r3, #15
 8007712:	18fb      	adds	r3, r7, r3
 8007714:	2201      	movs	r2, #1
 8007716:	701a      	strb	r2, [r3, #0]
      break;
 8007718:	e000      	b.n	800771c <HAL_TIM_ConfigClockSource+0x184>
      break;
 800771a:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2239      	movs	r2, #57	; 0x39
 8007720:	2101      	movs	r1, #1
 8007722:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2238      	movs	r2, #56	; 0x38
 8007728:	2100      	movs	r1, #0
 800772a:	5499      	strb	r1, [r3, r2]

  return status;
 800772c:	230f      	movs	r3, #15
 800772e:	18fb      	adds	r3, r7, r3
 8007730:	781b      	ldrb	r3, [r3, #0]
}
 8007732:	0018      	movs	r0, r3
 8007734:	46bd      	mov	sp, r7
 8007736:	b004      	add	sp, #16
 8007738:	bd80      	pop	{r7, pc}
 800773a:	46c0      	nop			; (mov r8, r8)
 800773c:	ffff00ff 	.word	0xffff00ff

08007740 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007740:	b580      	push	{r7, lr}
 8007742:	b084      	sub	sp, #16
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
 8007748:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800774a:	2300      	movs	r3, #0
 800774c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800774e:	683b      	ldr	r3, [r7, #0]
 8007750:	2b0c      	cmp	r3, #12
 8007752:	d01e      	beq.n	8007792 <HAL_TIM_ReadCapturedValue+0x52>
 8007754:	683b      	ldr	r3, [r7, #0]
 8007756:	2b0c      	cmp	r3, #12
 8007758:	d820      	bhi.n	800779c <HAL_TIM_ReadCapturedValue+0x5c>
 800775a:	683b      	ldr	r3, [r7, #0]
 800775c:	2b08      	cmp	r3, #8
 800775e:	d013      	beq.n	8007788 <HAL_TIM_ReadCapturedValue+0x48>
 8007760:	683b      	ldr	r3, [r7, #0]
 8007762:	2b08      	cmp	r3, #8
 8007764:	d81a      	bhi.n	800779c <HAL_TIM_ReadCapturedValue+0x5c>
 8007766:	683b      	ldr	r3, [r7, #0]
 8007768:	2b00      	cmp	r3, #0
 800776a:	d003      	beq.n	8007774 <HAL_TIM_ReadCapturedValue+0x34>
 800776c:	683b      	ldr	r3, [r7, #0]
 800776e:	2b04      	cmp	r3, #4
 8007770:	d005      	beq.n	800777e <HAL_TIM_ReadCapturedValue+0x3e>

      break;
    }

    default:
      break;
 8007772:	e013      	b.n	800779c <HAL_TIM_ReadCapturedValue+0x5c>
      tmpreg =  htim->Instance->CCR1;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800777a:	60fb      	str	r3, [r7, #12]
      break;
 800777c:	e00f      	b.n	800779e <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR2;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007784:	60fb      	str	r3, [r7, #12]
      break;
 8007786:	e00a      	b.n	800779e <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR3;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800778e:	60fb      	str	r3, [r7, #12]
      break;
 8007790:	e005      	b.n	800779e <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR4;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007798:	60fb      	str	r3, [r7, #12]
      break;
 800779a:	e000      	b.n	800779e <HAL_TIM_ReadCapturedValue+0x5e>
      break;
 800779c:	46c0      	nop			; (mov r8, r8)
  }

  return tmpreg;
 800779e:	68fb      	ldr	r3, [r7, #12]
}
 80077a0:	0018      	movs	r0, r3
 80077a2:	46bd      	mov	sp, r7
 80077a4:	b004      	add	sp, #16
 80077a6:	bd80      	pop	{r7, pc}

080077a8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b082      	sub	sp, #8
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80077b0:	46c0      	nop			; (mov r8, r8)
 80077b2:	46bd      	mov	sp, r7
 80077b4:	b002      	add	sp, #8
 80077b6:	bd80      	pop	{r7, pc}

080077b8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b082      	sub	sp, #8
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80077c0:	46c0      	nop			; (mov r8, r8)
 80077c2:	46bd      	mov	sp, r7
 80077c4:	b002      	add	sp, #8
 80077c6:	bd80      	pop	{r7, pc}

080077c8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80077c8:	b580      	push	{r7, lr}
 80077ca:	b082      	sub	sp, #8
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80077d0:	46c0      	nop			; (mov r8, r8)
 80077d2:	46bd      	mov	sp, r7
 80077d4:	b002      	add	sp, #8
 80077d6:	bd80      	pop	{r7, pc}

080077d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80077d8:	b580      	push	{r7, lr}
 80077da:	b084      	sub	sp, #16
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
 80077e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80077e8:	687a      	ldr	r2, [r7, #4]
 80077ea:	2380      	movs	r3, #128	; 0x80
 80077ec:	05db      	lsls	r3, r3, #23
 80077ee:	429a      	cmp	r2, r3
 80077f0:	d007      	beq.n	8007802 <TIM_Base_SetConfig+0x2a>
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	4a1f      	ldr	r2, [pc, #124]	; (8007874 <TIM_Base_SetConfig+0x9c>)
 80077f6:	4293      	cmp	r3, r2
 80077f8:	d003      	beq.n	8007802 <TIM_Base_SetConfig+0x2a>
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	4a1e      	ldr	r2, [pc, #120]	; (8007878 <TIM_Base_SetConfig+0xa0>)
 80077fe:	4293      	cmp	r3, r2
 8007800:	d108      	bne.n	8007814 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	2270      	movs	r2, #112	; 0x70
 8007806:	4393      	bics	r3, r2
 8007808:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800780a:	683b      	ldr	r3, [r7, #0]
 800780c:	685b      	ldr	r3, [r3, #4]
 800780e:	68fa      	ldr	r2, [r7, #12]
 8007810:	4313      	orrs	r3, r2
 8007812:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007814:	687a      	ldr	r2, [r7, #4]
 8007816:	2380      	movs	r3, #128	; 0x80
 8007818:	05db      	lsls	r3, r3, #23
 800781a:	429a      	cmp	r2, r3
 800781c:	d007      	beq.n	800782e <TIM_Base_SetConfig+0x56>
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	4a14      	ldr	r2, [pc, #80]	; (8007874 <TIM_Base_SetConfig+0x9c>)
 8007822:	4293      	cmp	r3, r2
 8007824:	d003      	beq.n	800782e <TIM_Base_SetConfig+0x56>
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	4a13      	ldr	r2, [pc, #76]	; (8007878 <TIM_Base_SetConfig+0xa0>)
 800782a:	4293      	cmp	r3, r2
 800782c:	d108      	bne.n	8007840 <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	4a12      	ldr	r2, [pc, #72]	; (800787c <TIM_Base_SetConfig+0xa4>)
 8007832:	4013      	ands	r3, r2
 8007834:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007836:	683b      	ldr	r3, [r7, #0]
 8007838:	68db      	ldr	r3, [r3, #12]
 800783a:	68fa      	ldr	r2, [r7, #12]
 800783c:	4313      	orrs	r3, r2
 800783e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	2280      	movs	r2, #128	; 0x80
 8007844:	4393      	bics	r3, r2
 8007846:	001a      	movs	r2, r3
 8007848:	683b      	ldr	r3, [r7, #0]
 800784a:	691b      	ldr	r3, [r3, #16]
 800784c:	4313      	orrs	r3, r2
 800784e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	68fa      	ldr	r2, [r7, #12]
 8007854:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007856:	683b      	ldr	r3, [r7, #0]
 8007858:	689a      	ldr	r2, [r3, #8]
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800785e:	683b      	ldr	r3, [r7, #0]
 8007860:	681a      	ldr	r2, [r3, #0]
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	2201      	movs	r2, #1
 800786a:	615a      	str	r2, [r3, #20]
}
 800786c:	46c0      	nop			; (mov r8, r8)
 800786e:	46bd      	mov	sp, r7
 8007870:	b004      	add	sp, #16
 8007872:	bd80      	pop	{r7, pc}
 8007874:	40010800 	.word	0x40010800
 8007878:	40011400 	.word	0x40011400
 800787c:	fffffcff 	.word	0xfffffcff

08007880 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007880:	b580      	push	{r7, lr}
 8007882:	b086      	sub	sp, #24
 8007884:	af00      	add	r7, sp, #0
 8007886:	6078      	str	r0, [r7, #4]
 8007888:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	6a1b      	ldr	r3, [r3, #32]
 800788e:	2201      	movs	r2, #1
 8007890:	4393      	bics	r3, r2
 8007892:	001a      	movs	r2, r3
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	6a1b      	ldr	r3, [r3, #32]
 800789c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	685b      	ldr	r3, [r3, #4]
 80078a2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	699b      	ldr	r3, [r3, #24]
 80078a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	2270      	movs	r2, #112	; 0x70
 80078ae:	4393      	bics	r3, r2
 80078b0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	2203      	movs	r2, #3
 80078b6:	4393      	bics	r3, r2
 80078b8:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80078ba:	683b      	ldr	r3, [r7, #0]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	68fa      	ldr	r2, [r7, #12]
 80078c0:	4313      	orrs	r3, r2
 80078c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80078c4:	697b      	ldr	r3, [r7, #20]
 80078c6:	2202      	movs	r2, #2
 80078c8:	4393      	bics	r3, r2
 80078ca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	689b      	ldr	r3, [r3, #8]
 80078d0:	697a      	ldr	r2, [r7, #20]
 80078d2:	4313      	orrs	r3, r2
 80078d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	693a      	ldr	r2, [r7, #16]
 80078da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	68fa      	ldr	r2, [r7, #12]
 80078e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80078e2:	683b      	ldr	r3, [r7, #0]
 80078e4:	685a      	ldr	r2, [r3, #4]
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	697a      	ldr	r2, [r7, #20]
 80078ee:	621a      	str	r2, [r3, #32]
}
 80078f0:	46c0      	nop			; (mov r8, r8)
 80078f2:	46bd      	mov	sp, r7
 80078f4:	b006      	add	sp, #24
 80078f6:	bd80      	pop	{r7, pc}

080078f8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80078f8:	b580      	push	{r7, lr}
 80078fa:	b086      	sub	sp, #24
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
 8007900:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	6a1b      	ldr	r3, [r3, #32]
 8007906:	2210      	movs	r2, #16
 8007908:	4393      	bics	r3, r2
 800790a:	001a      	movs	r2, r3
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	6a1b      	ldr	r3, [r3, #32]
 8007914:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	685b      	ldr	r3, [r3, #4]
 800791a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	699b      	ldr	r3, [r3, #24]
 8007920:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	4a13      	ldr	r2, [pc, #76]	; (8007974 <TIM_OC2_SetConfig+0x7c>)
 8007926:	4013      	ands	r3, r2
 8007928:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	4a12      	ldr	r2, [pc, #72]	; (8007978 <TIM_OC2_SetConfig+0x80>)
 800792e:	4013      	ands	r3, r2
 8007930:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007932:	683b      	ldr	r3, [r7, #0]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	021b      	lsls	r3, r3, #8
 8007938:	68fa      	ldr	r2, [r7, #12]
 800793a:	4313      	orrs	r3, r2
 800793c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800793e:	697b      	ldr	r3, [r7, #20]
 8007940:	2220      	movs	r2, #32
 8007942:	4393      	bics	r3, r2
 8007944:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007946:	683b      	ldr	r3, [r7, #0]
 8007948:	689b      	ldr	r3, [r3, #8]
 800794a:	011b      	lsls	r3, r3, #4
 800794c:	697a      	ldr	r2, [r7, #20]
 800794e:	4313      	orrs	r3, r2
 8007950:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	693a      	ldr	r2, [r7, #16]
 8007956:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	68fa      	ldr	r2, [r7, #12]
 800795c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800795e:	683b      	ldr	r3, [r7, #0]
 8007960:	685a      	ldr	r2, [r3, #4]
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	697a      	ldr	r2, [r7, #20]
 800796a:	621a      	str	r2, [r3, #32]
}
 800796c:	46c0      	nop			; (mov r8, r8)
 800796e:	46bd      	mov	sp, r7
 8007970:	b006      	add	sp, #24
 8007972:	bd80      	pop	{r7, pc}
 8007974:	ffff8fff 	.word	0xffff8fff
 8007978:	fffffcff 	.word	0xfffffcff

0800797c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800797c:	b580      	push	{r7, lr}
 800797e:	b086      	sub	sp, #24
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
 8007984:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	6a1b      	ldr	r3, [r3, #32]
 800798a:	4a1a      	ldr	r2, [pc, #104]	; (80079f4 <TIM_OC3_SetConfig+0x78>)
 800798c:	401a      	ands	r2, r3
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	6a1b      	ldr	r3, [r3, #32]
 8007996:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	685b      	ldr	r3, [r3, #4]
 800799c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	69db      	ldr	r3, [r3, #28]
 80079a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	2270      	movs	r2, #112	; 0x70
 80079a8:	4393      	bics	r3, r2
 80079aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	2203      	movs	r2, #3
 80079b0:	4393      	bics	r3, r2
 80079b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80079b4:	683b      	ldr	r3, [r7, #0]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	68fa      	ldr	r2, [r7, #12]
 80079ba:	4313      	orrs	r3, r2
 80079bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80079be:	697b      	ldr	r3, [r7, #20]
 80079c0:	4a0d      	ldr	r2, [pc, #52]	; (80079f8 <TIM_OC3_SetConfig+0x7c>)
 80079c2:	4013      	ands	r3, r2
 80079c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80079c6:	683b      	ldr	r3, [r7, #0]
 80079c8:	689b      	ldr	r3, [r3, #8]
 80079ca:	021b      	lsls	r3, r3, #8
 80079cc:	697a      	ldr	r2, [r7, #20]
 80079ce:	4313      	orrs	r3, r2
 80079d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	693a      	ldr	r2, [r7, #16]
 80079d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	68fa      	ldr	r2, [r7, #12]
 80079dc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80079de:	683b      	ldr	r3, [r7, #0]
 80079e0:	685a      	ldr	r2, [r3, #4]
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	697a      	ldr	r2, [r7, #20]
 80079ea:	621a      	str	r2, [r3, #32]
}
 80079ec:	46c0      	nop			; (mov r8, r8)
 80079ee:	46bd      	mov	sp, r7
 80079f0:	b006      	add	sp, #24
 80079f2:	bd80      	pop	{r7, pc}
 80079f4:	fffffeff 	.word	0xfffffeff
 80079f8:	fffffdff 	.word	0xfffffdff

080079fc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80079fc:	b580      	push	{r7, lr}
 80079fe:	b086      	sub	sp, #24
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	6078      	str	r0, [r7, #4]
 8007a04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	6a1b      	ldr	r3, [r3, #32]
 8007a0a:	4a1b      	ldr	r2, [pc, #108]	; (8007a78 <TIM_OC4_SetConfig+0x7c>)
 8007a0c:	401a      	ands	r2, r3
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	6a1b      	ldr	r3, [r3, #32]
 8007a16:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	685b      	ldr	r3, [r3, #4]
 8007a1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	69db      	ldr	r3, [r3, #28]
 8007a22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	4a15      	ldr	r2, [pc, #84]	; (8007a7c <TIM_OC4_SetConfig+0x80>)
 8007a28:	4013      	ands	r3, r2
 8007a2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	4a14      	ldr	r2, [pc, #80]	; (8007a80 <TIM_OC4_SetConfig+0x84>)
 8007a30:	4013      	ands	r3, r2
 8007a32:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007a34:	683b      	ldr	r3, [r7, #0]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	021b      	lsls	r3, r3, #8
 8007a3a:	68fa      	ldr	r2, [r7, #12]
 8007a3c:	4313      	orrs	r3, r2
 8007a3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007a40:	697b      	ldr	r3, [r7, #20]
 8007a42:	4a10      	ldr	r2, [pc, #64]	; (8007a84 <TIM_OC4_SetConfig+0x88>)
 8007a44:	4013      	ands	r3, r2
 8007a46:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007a48:	683b      	ldr	r3, [r7, #0]
 8007a4a:	689b      	ldr	r3, [r3, #8]
 8007a4c:	031b      	lsls	r3, r3, #12
 8007a4e:	697a      	ldr	r2, [r7, #20]
 8007a50:	4313      	orrs	r3, r2
 8007a52:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	693a      	ldr	r2, [r7, #16]
 8007a58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	68fa      	ldr	r2, [r7, #12]
 8007a5e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007a60:	683b      	ldr	r3, [r7, #0]
 8007a62:	685a      	ldr	r2, [r3, #4]
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	697a      	ldr	r2, [r7, #20]
 8007a6c:	621a      	str	r2, [r3, #32]
}
 8007a6e:	46c0      	nop			; (mov r8, r8)
 8007a70:	46bd      	mov	sp, r7
 8007a72:	b006      	add	sp, #24
 8007a74:	bd80      	pop	{r7, pc}
 8007a76:	46c0      	nop			; (mov r8, r8)
 8007a78:	ffffefff 	.word	0xffffefff
 8007a7c:	ffff8fff 	.word	0xffff8fff
 8007a80:	fffffcff 	.word	0xfffffcff
 8007a84:	ffffdfff 	.word	0xffffdfff

08007a88 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	b086      	sub	sp, #24
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	60f8      	str	r0, [r7, #12]
 8007a90:	60b9      	str	r1, [r7, #8]
 8007a92:	607a      	str	r2, [r7, #4]
 8007a94:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	6a1b      	ldr	r3, [r3, #32]
 8007a9a:	2201      	movs	r2, #1
 8007a9c:	4393      	bics	r3, r2
 8007a9e:	001a      	movs	r2, r3
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	699b      	ldr	r3, [r3, #24]
 8007aa8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	6a1b      	ldr	r3, [r3, #32]
 8007aae:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007ab0:	68fa      	ldr	r2, [r7, #12]
 8007ab2:	2380      	movs	r3, #128	; 0x80
 8007ab4:	05db      	lsls	r3, r3, #23
 8007ab6:	429a      	cmp	r2, r3
 8007ab8:	d007      	beq.n	8007aca <TIM_TI1_SetConfig+0x42>
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	4a1b      	ldr	r2, [pc, #108]	; (8007b2c <TIM_TI1_SetConfig+0xa4>)
 8007abe:	4293      	cmp	r3, r2
 8007ac0:	d003      	beq.n	8007aca <TIM_TI1_SetConfig+0x42>
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	4a1a      	ldr	r2, [pc, #104]	; (8007b30 <TIM_TI1_SetConfig+0xa8>)
 8007ac6:	4293      	cmp	r3, r2
 8007ac8:	d101      	bne.n	8007ace <TIM_TI1_SetConfig+0x46>
 8007aca:	2301      	movs	r3, #1
 8007acc:	e000      	b.n	8007ad0 <TIM_TI1_SetConfig+0x48>
 8007ace:	2300      	movs	r3, #0
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d008      	beq.n	8007ae6 <TIM_TI1_SetConfig+0x5e>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007ad4:	697b      	ldr	r3, [r7, #20]
 8007ad6:	2203      	movs	r2, #3
 8007ad8:	4393      	bics	r3, r2
 8007ada:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007adc:	697a      	ldr	r2, [r7, #20]
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	4313      	orrs	r3, r2
 8007ae2:	617b      	str	r3, [r7, #20]
 8007ae4:	e003      	b.n	8007aee <TIM_TI1_SetConfig+0x66>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007ae6:	697b      	ldr	r3, [r7, #20]
 8007ae8:	2201      	movs	r2, #1
 8007aea:	4313      	orrs	r3, r2
 8007aec:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007aee:	697b      	ldr	r3, [r7, #20]
 8007af0:	22f0      	movs	r2, #240	; 0xf0
 8007af2:	4393      	bics	r3, r2
 8007af4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007af6:	683b      	ldr	r3, [r7, #0]
 8007af8:	011b      	lsls	r3, r3, #4
 8007afa:	22ff      	movs	r2, #255	; 0xff
 8007afc:	4013      	ands	r3, r2
 8007afe:	697a      	ldr	r2, [r7, #20]
 8007b00:	4313      	orrs	r3, r2
 8007b02:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007b04:	693b      	ldr	r3, [r7, #16]
 8007b06:	220a      	movs	r2, #10
 8007b08:	4393      	bics	r3, r2
 8007b0a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007b0c:	68bb      	ldr	r3, [r7, #8]
 8007b0e:	220a      	movs	r2, #10
 8007b10:	4013      	ands	r3, r2
 8007b12:	693a      	ldr	r2, [r7, #16]
 8007b14:	4313      	orrs	r3, r2
 8007b16:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	697a      	ldr	r2, [r7, #20]
 8007b1c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	693a      	ldr	r2, [r7, #16]
 8007b22:	621a      	str	r2, [r3, #32]
}
 8007b24:	46c0      	nop			; (mov r8, r8)
 8007b26:	46bd      	mov	sp, r7
 8007b28:	b006      	add	sp, #24
 8007b2a:	bd80      	pop	{r7, pc}
 8007b2c:	40010800 	.word	0x40010800
 8007b30:	40011400 	.word	0x40011400

08007b34 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007b34:	b580      	push	{r7, lr}
 8007b36:	b086      	sub	sp, #24
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	60f8      	str	r0, [r7, #12]
 8007b3c:	60b9      	str	r1, [r7, #8]
 8007b3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	6a1b      	ldr	r3, [r3, #32]
 8007b44:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	6a1b      	ldr	r3, [r3, #32]
 8007b4a:	2201      	movs	r2, #1
 8007b4c:	4393      	bics	r3, r2
 8007b4e:	001a      	movs	r2, r3
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	699b      	ldr	r3, [r3, #24]
 8007b58:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007b5a:	693b      	ldr	r3, [r7, #16]
 8007b5c:	22f0      	movs	r2, #240	; 0xf0
 8007b5e:	4393      	bics	r3, r2
 8007b60:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	011b      	lsls	r3, r3, #4
 8007b66:	693a      	ldr	r2, [r7, #16]
 8007b68:	4313      	orrs	r3, r2
 8007b6a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007b6c:	697b      	ldr	r3, [r7, #20]
 8007b6e:	220a      	movs	r2, #10
 8007b70:	4393      	bics	r3, r2
 8007b72:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007b74:	697a      	ldr	r2, [r7, #20]
 8007b76:	68bb      	ldr	r3, [r7, #8]
 8007b78:	4313      	orrs	r3, r2
 8007b7a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	693a      	ldr	r2, [r7, #16]
 8007b80:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	697a      	ldr	r2, [r7, #20]
 8007b86:	621a      	str	r2, [r3, #32]
}
 8007b88:	46c0      	nop			; (mov r8, r8)
 8007b8a:	46bd      	mov	sp, r7
 8007b8c:	b006      	add	sp, #24
 8007b8e:	bd80      	pop	{r7, pc}

08007b90 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007b90:	b580      	push	{r7, lr}
 8007b92:	b086      	sub	sp, #24
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	60f8      	str	r0, [r7, #12]
 8007b98:	60b9      	str	r1, [r7, #8]
 8007b9a:	607a      	str	r2, [r7, #4]
 8007b9c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	6a1b      	ldr	r3, [r3, #32]
 8007ba2:	2210      	movs	r2, #16
 8007ba4:	4393      	bics	r3, r2
 8007ba6:	001a      	movs	r2, r3
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	699b      	ldr	r3, [r3, #24]
 8007bb0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	6a1b      	ldr	r3, [r3, #32]
 8007bb6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007bb8:	697b      	ldr	r3, [r7, #20]
 8007bba:	4a14      	ldr	r2, [pc, #80]	; (8007c0c <TIM_TI2_SetConfig+0x7c>)
 8007bbc:	4013      	ands	r3, r2
 8007bbe:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	021b      	lsls	r3, r3, #8
 8007bc4:	697a      	ldr	r2, [r7, #20]
 8007bc6:	4313      	orrs	r3, r2
 8007bc8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007bca:	697b      	ldr	r3, [r7, #20]
 8007bcc:	4a10      	ldr	r2, [pc, #64]	; (8007c10 <TIM_TI2_SetConfig+0x80>)
 8007bce:	4013      	ands	r3, r2
 8007bd0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007bd2:	683b      	ldr	r3, [r7, #0]
 8007bd4:	031b      	lsls	r3, r3, #12
 8007bd6:	041b      	lsls	r3, r3, #16
 8007bd8:	0c1b      	lsrs	r3, r3, #16
 8007bda:	697a      	ldr	r2, [r7, #20]
 8007bdc:	4313      	orrs	r3, r2
 8007bde:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007be0:	693b      	ldr	r3, [r7, #16]
 8007be2:	22a0      	movs	r2, #160	; 0xa0
 8007be4:	4393      	bics	r3, r2
 8007be6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007be8:	68bb      	ldr	r3, [r7, #8]
 8007bea:	011b      	lsls	r3, r3, #4
 8007bec:	22a0      	movs	r2, #160	; 0xa0
 8007bee:	4013      	ands	r3, r2
 8007bf0:	693a      	ldr	r2, [r7, #16]
 8007bf2:	4313      	orrs	r3, r2
 8007bf4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	697a      	ldr	r2, [r7, #20]
 8007bfa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	693a      	ldr	r2, [r7, #16]
 8007c00:	621a      	str	r2, [r3, #32]
}
 8007c02:	46c0      	nop			; (mov r8, r8)
 8007c04:	46bd      	mov	sp, r7
 8007c06:	b006      	add	sp, #24
 8007c08:	bd80      	pop	{r7, pc}
 8007c0a:	46c0      	nop			; (mov r8, r8)
 8007c0c:	fffffcff 	.word	0xfffffcff
 8007c10:	ffff0fff 	.word	0xffff0fff

08007c14 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007c14:	b580      	push	{r7, lr}
 8007c16:	b086      	sub	sp, #24
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	60f8      	str	r0, [r7, #12]
 8007c1c:	60b9      	str	r1, [r7, #8]
 8007c1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	6a1b      	ldr	r3, [r3, #32]
 8007c24:	2210      	movs	r2, #16
 8007c26:	4393      	bics	r3, r2
 8007c28:	001a      	movs	r2, r3
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	699b      	ldr	r3, [r3, #24]
 8007c32:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	6a1b      	ldr	r3, [r3, #32]
 8007c38:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007c3a:	697b      	ldr	r3, [r7, #20]
 8007c3c:	4a0d      	ldr	r2, [pc, #52]	; (8007c74 <TIM_TI2_ConfigInputStage+0x60>)
 8007c3e:	4013      	ands	r3, r2
 8007c40:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	031b      	lsls	r3, r3, #12
 8007c46:	697a      	ldr	r2, [r7, #20]
 8007c48:	4313      	orrs	r3, r2
 8007c4a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007c4c:	693b      	ldr	r3, [r7, #16]
 8007c4e:	22a0      	movs	r2, #160	; 0xa0
 8007c50:	4393      	bics	r3, r2
 8007c52:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007c54:	68bb      	ldr	r3, [r7, #8]
 8007c56:	011b      	lsls	r3, r3, #4
 8007c58:	693a      	ldr	r2, [r7, #16]
 8007c5a:	4313      	orrs	r3, r2
 8007c5c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	697a      	ldr	r2, [r7, #20]
 8007c62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	693a      	ldr	r2, [r7, #16]
 8007c68:	621a      	str	r2, [r3, #32]
}
 8007c6a:	46c0      	nop			; (mov r8, r8)
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	b006      	add	sp, #24
 8007c70:	bd80      	pop	{r7, pc}
 8007c72:	46c0      	nop			; (mov r8, r8)
 8007c74:	ffff0fff 	.word	0xffff0fff

08007c78 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007c78:	b580      	push	{r7, lr}
 8007c7a:	b086      	sub	sp, #24
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	60f8      	str	r0, [r7, #12]
 8007c80:	60b9      	str	r1, [r7, #8]
 8007c82:	607a      	str	r2, [r7, #4]
 8007c84:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	6a1b      	ldr	r3, [r3, #32]
 8007c8a:	4a19      	ldr	r2, [pc, #100]	; (8007cf0 <TIM_TI3_SetConfig+0x78>)
 8007c8c:	401a      	ands	r2, r3
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	69db      	ldr	r3, [r3, #28]
 8007c96:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	6a1b      	ldr	r3, [r3, #32]
 8007c9c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007c9e:	697b      	ldr	r3, [r7, #20]
 8007ca0:	2203      	movs	r2, #3
 8007ca2:	4393      	bics	r3, r2
 8007ca4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8007ca6:	697a      	ldr	r2, [r7, #20]
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	4313      	orrs	r3, r2
 8007cac:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007cae:	697b      	ldr	r3, [r7, #20]
 8007cb0:	22f0      	movs	r2, #240	; 0xf0
 8007cb2:	4393      	bics	r3, r2
 8007cb4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007cb6:	683b      	ldr	r3, [r7, #0]
 8007cb8:	011b      	lsls	r3, r3, #4
 8007cba:	22ff      	movs	r2, #255	; 0xff
 8007cbc:	4013      	ands	r3, r2
 8007cbe:	697a      	ldr	r2, [r7, #20]
 8007cc0:	4313      	orrs	r3, r2
 8007cc2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007cc4:	693b      	ldr	r3, [r7, #16]
 8007cc6:	4a0b      	ldr	r2, [pc, #44]	; (8007cf4 <TIM_TI3_SetConfig+0x7c>)
 8007cc8:	4013      	ands	r3, r2
 8007cca:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007ccc:	68bb      	ldr	r3, [r7, #8]
 8007cce:	021a      	lsls	r2, r3, #8
 8007cd0:	23a0      	movs	r3, #160	; 0xa0
 8007cd2:	011b      	lsls	r3, r3, #4
 8007cd4:	4013      	ands	r3, r2
 8007cd6:	693a      	ldr	r2, [r7, #16]
 8007cd8:	4313      	orrs	r3, r2
 8007cda:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	697a      	ldr	r2, [r7, #20]
 8007ce0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	693a      	ldr	r2, [r7, #16]
 8007ce6:	621a      	str	r2, [r3, #32]
}
 8007ce8:	46c0      	nop			; (mov r8, r8)
 8007cea:	46bd      	mov	sp, r7
 8007cec:	b006      	add	sp, #24
 8007cee:	bd80      	pop	{r7, pc}
 8007cf0:	fffffeff 	.word	0xfffffeff
 8007cf4:	fffff5ff 	.word	0xfffff5ff

08007cf8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007cf8:	b580      	push	{r7, lr}
 8007cfa:	b086      	sub	sp, #24
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	60f8      	str	r0, [r7, #12]
 8007d00:	60b9      	str	r1, [r7, #8]
 8007d02:	607a      	str	r2, [r7, #4]
 8007d04:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	6a1b      	ldr	r3, [r3, #32]
 8007d0a:	4a1a      	ldr	r2, [pc, #104]	; (8007d74 <TIM_TI4_SetConfig+0x7c>)
 8007d0c:	401a      	ands	r2, r3
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	69db      	ldr	r3, [r3, #28]
 8007d16:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	6a1b      	ldr	r3, [r3, #32]
 8007d1c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007d1e:	697b      	ldr	r3, [r7, #20]
 8007d20:	4a15      	ldr	r2, [pc, #84]	; (8007d78 <TIM_TI4_SetConfig+0x80>)
 8007d22:	4013      	ands	r3, r2
 8007d24:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	021b      	lsls	r3, r3, #8
 8007d2a:	697a      	ldr	r2, [r7, #20]
 8007d2c:	4313      	orrs	r3, r2
 8007d2e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007d30:	697b      	ldr	r3, [r7, #20]
 8007d32:	4a12      	ldr	r2, [pc, #72]	; (8007d7c <TIM_TI4_SetConfig+0x84>)
 8007d34:	4013      	ands	r3, r2
 8007d36:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007d38:	683b      	ldr	r3, [r7, #0]
 8007d3a:	031b      	lsls	r3, r3, #12
 8007d3c:	041b      	lsls	r3, r3, #16
 8007d3e:	0c1b      	lsrs	r3, r3, #16
 8007d40:	697a      	ldr	r2, [r7, #20]
 8007d42:	4313      	orrs	r3, r2
 8007d44:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007d46:	693b      	ldr	r3, [r7, #16]
 8007d48:	4a0d      	ldr	r2, [pc, #52]	; (8007d80 <TIM_TI4_SetConfig+0x88>)
 8007d4a:	4013      	ands	r3, r2
 8007d4c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007d4e:	68bb      	ldr	r3, [r7, #8]
 8007d50:	031a      	lsls	r2, r3, #12
 8007d52:	23a0      	movs	r3, #160	; 0xa0
 8007d54:	021b      	lsls	r3, r3, #8
 8007d56:	4013      	ands	r3, r2
 8007d58:	693a      	ldr	r2, [r7, #16]
 8007d5a:	4313      	orrs	r3, r2
 8007d5c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	697a      	ldr	r2, [r7, #20]
 8007d62:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	693a      	ldr	r2, [r7, #16]
 8007d68:	621a      	str	r2, [r3, #32]
}
 8007d6a:	46c0      	nop			; (mov r8, r8)
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	b006      	add	sp, #24
 8007d70:	bd80      	pop	{r7, pc}
 8007d72:	46c0      	nop			; (mov r8, r8)
 8007d74:	ffffefff 	.word	0xffffefff
 8007d78:	fffffcff 	.word	0xfffffcff
 8007d7c:	ffff0fff 	.word	0xffff0fff
 8007d80:	ffff5fff 	.word	0xffff5fff

08007d84 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007d84:	b580      	push	{r7, lr}
 8007d86:	b084      	sub	sp, #16
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	6078      	str	r0, [r7, #4]
 8007d8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	689b      	ldr	r3, [r3, #8]
 8007d92:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	2270      	movs	r2, #112	; 0x70
 8007d98:	4393      	bics	r3, r2
 8007d9a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007d9c:	683a      	ldr	r2, [r7, #0]
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	4313      	orrs	r3, r2
 8007da2:	2207      	movs	r2, #7
 8007da4:	4313      	orrs	r3, r2
 8007da6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	68fa      	ldr	r2, [r7, #12]
 8007dac:	609a      	str	r2, [r3, #8]
}
 8007dae:	46c0      	nop			; (mov r8, r8)
 8007db0:	46bd      	mov	sp, r7
 8007db2:	b004      	add	sp, #16
 8007db4:	bd80      	pop	{r7, pc}
	...

08007db8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b086      	sub	sp, #24
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	60f8      	str	r0, [r7, #12]
 8007dc0:	60b9      	str	r1, [r7, #8]
 8007dc2:	607a      	str	r2, [r7, #4]
 8007dc4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	689b      	ldr	r3, [r3, #8]
 8007dca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007dcc:	697b      	ldr	r3, [r7, #20]
 8007dce:	4a09      	ldr	r2, [pc, #36]	; (8007df4 <TIM_ETR_SetConfig+0x3c>)
 8007dd0:	4013      	ands	r3, r2
 8007dd2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007dd4:	683b      	ldr	r3, [r7, #0]
 8007dd6:	021a      	lsls	r2, r3, #8
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	431a      	orrs	r2, r3
 8007ddc:	68bb      	ldr	r3, [r7, #8]
 8007dde:	4313      	orrs	r3, r2
 8007de0:	697a      	ldr	r2, [r7, #20]
 8007de2:	4313      	orrs	r3, r2
 8007de4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	697a      	ldr	r2, [r7, #20]
 8007dea:	609a      	str	r2, [r3, #8]
}
 8007dec:	46c0      	nop			; (mov r8, r8)
 8007dee:	46bd      	mov	sp, r7
 8007df0:	b006      	add	sp, #24
 8007df2:	bd80      	pop	{r7, pc}
 8007df4:	ffff00ff 	.word	0xffff00ff

08007df8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007df8:	b580      	push	{r7, lr}
 8007dfa:	b086      	sub	sp, #24
 8007dfc:	af00      	add	r7, sp, #0
 8007dfe:	60f8      	str	r0, [r7, #12]
 8007e00:	60b9      	str	r1, [r7, #8]
 8007e02:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007e04:	68bb      	ldr	r3, [r7, #8]
 8007e06:	221f      	movs	r2, #31
 8007e08:	4013      	ands	r3, r2
 8007e0a:	2201      	movs	r2, #1
 8007e0c:	409a      	lsls	r2, r3
 8007e0e:	0013      	movs	r3, r2
 8007e10:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	6a1b      	ldr	r3, [r3, #32]
 8007e16:	697a      	ldr	r2, [r7, #20]
 8007e18:	43d2      	mvns	r2, r2
 8007e1a:	401a      	ands	r2, r3
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	6a1a      	ldr	r2, [r3, #32]
 8007e24:	68bb      	ldr	r3, [r7, #8]
 8007e26:	211f      	movs	r1, #31
 8007e28:	400b      	ands	r3, r1
 8007e2a:	6879      	ldr	r1, [r7, #4]
 8007e2c:	4099      	lsls	r1, r3
 8007e2e:	000b      	movs	r3, r1
 8007e30:	431a      	orrs	r2, r3
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	621a      	str	r2, [r3, #32]
}
 8007e36:	46c0      	nop			; (mov r8, r8)
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	b006      	add	sp, #24
 8007e3c:	bd80      	pop	{r7, pc}
	...

08007e40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007e40:	b580      	push	{r7, lr}
 8007e42:	b084      	sub	sp, #16
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	6078      	str	r0, [r7, #4]
 8007e48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	2238      	movs	r2, #56	; 0x38
 8007e4e:	5c9b      	ldrb	r3, [r3, r2]
 8007e50:	2b01      	cmp	r3, #1
 8007e52:	d101      	bne.n	8007e58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007e54:	2302      	movs	r3, #2
 8007e56:	e042      	b.n	8007ede <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	2238      	movs	r2, #56	; 0x38
 8007e5c:	2101      	movs	r1, #1
 8007e5e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2239      	movs	r2, #57	; 0x39
 8007e64:	2102      	movs	r1, #2
 8007e66:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	685b      	ldr	r3, [r3, #4]
 8007e6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	689b      	ldr	r3, [r3, #8]
 8007e76:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	2270      	movs	r2, #112	; 0x70
 8007e7c:	4393      	bics	r3, r2
 8007e7e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007e80:	683b      	ldr	r3, [r7, #0]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	68fa      	ldr	r2, [r7, #12]
 8007e86:	4313      	orrs	r3, r2
 8007e88:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	68fa      	ldr	r2, [r7, #12]
 8007e90:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681a      	ldr	r2, [r3, #0]
 8007e96:	2380      	movs	r3, #128	; 0x80
 8007e98:	05db      	lsls	r3, r3, #23
 8007e9a:	429a      	cmp	r2, r3
 8007e9c:	d009      	beq.n	8007eb2 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	4a11      	ldr	r2, [pc, #68]	; (8007ee8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8007ea4:	4293      	cmp	r3, r2
 8007ea6:	d004      	beq.n	8007eb2 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	4a0f      	ldr	r2, [pc, #60]	; (8007eec <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8007eae:	4293      	cmp	r3, r2
 8007eb0:	d10c      	bne.n	8007ecc <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007eb2:	68bb      	ldr	r3, [r7, #8]
 8007eb4:	2280      	movs	r2, #128	; 0x80
 8007eb6:	4393      	bics	r3, r2
 8007eb8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007eba:	683b      	ldr	r3, [r7, #0]
 8007ebc:	685b      	ldr	r3, [r3, #4]
 8007ebe:	68ba      	ldr	r2, [r7, #8]
 8007ec0:	4313      	orrs	r3, r2
 8007ec2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	68ba      	ldr	r2, [r7, #8]
 8007eca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2239      	movs	r2, #57	; 0x39
 8007ed0:	2101      	movs	r1, #1
 8007ed2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2238      	movs	r2, #56	; 0x38
 8007ed8:	2100      	movs	r1, #0
 8007eda:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007edc:	2300      	movs	r3, #0
}
 8007ede:	0018      	movs	r0, r3
 8007ee0:	46bd      	mov	sp, r7
 8007ee2:	b004      	add	sp, #16
 8007ee4:	bd80      	pop	{r7, pc}
 8007ee6:	46c0      	nop			; (mov r8, r8)
 8007ee8:	40010800 	.word	0x40010800
 8007eec:	40011400 	.word	0x40011400

08007ef0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007ef0:	b580      	push	{r7, lr}
 8007ef2:	b082      	sub	sp, #8
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d101      	bne.n	8007f02 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007efe:	2301      	movs	r3, #1
 8007f00:	e044      	b.n	8007f8c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d107      	bne.n	8007f1a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	2278      	movs	r2, #120	; 0x78
 8007f0e:	2100      	movs	r1, #0
 8007f10:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	0018      	movs	r0, r3
 8007f16:	f7fb fefd 	bl	8003d14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	2224      	movs	r2, #36	; 0x24
 8007f1e:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	681a      	ldr	r2, [r3, #0]
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	2101      	movs	r1, #1
 8007f2c:	438a      	bics	r2, r1
 8007f2e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	0018      	movs	r0, r3
 8007f34:	f000 f8d0 	bl	80080d8 <UART_SetConfig>
 8007f38:	0003      	movs	r3, r0
 8007f3a:	2b01      	cmp	r3, #1
 8007f3c:	d101      	bne.n	8007f42 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007f3e:	2301      	movs	r3, #1
 8007f40:	e024      	b.n	8007f8c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d003      	beq.n	8007f52 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	0018      	movs	r0, r3
 8007f4e:	f000 fb47 	bl	80085e0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	685a      	ldr	r2, [r3, #4]
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	490d      	ldr	r1, [pc, #52]	; (8007f94 <HAL_UART_Init+0xa4>)
 8007f5e:	400a      	ands	r2, r1
 8007f60:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	689a      	ldr	r2, [r3, #8]
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	212a      	movs	r1, #42	; 0x2a
 8007f6e:	438a      	bics	r2, r1
 8007f70:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	681a      	ldr	r2, [r3, #0]
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	2101      	movs	r1, #1
 8007f7e:	430a      	orrs	r2, r1
 8007f80:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	0018      	movs	r0, r3
 8007f86:	f000 fbdf 	bl	8008748 <UART_CheckIdleState>
 8007f8a:	0003      	movs	r3, r0
}
 8007f8c:	0018      	movs	r0, r3
 8007f8e:	46bd      	mov	sp, r7
 8007f90:	b002      	add	sp, #8
 8007f92:	bd80      	pop	{r7, pc}
 8007f94:	ffffb7ff 	.word	0xffffb7ff

08007f98 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007f98:	b580      	push	{r7, lr}
 8007f9a:	b08a      	sub	sp, #40	; 0x28
 8007f9c:	af02      	add	r7, sp, #8
 8007f9e:	60f8      	str	r0, [r7, #12]
 8007fa0:	60b9      	str	r1, [r7, #8]
 8007fa2:	603b      	str	r3, [r7, #0]
 8007fa4:	1dbb      	adds	r3, r7, #6
 8007fa6:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007fac:	2b20      	cmp	r3, #32
 8007fae:	d000      	beq.n	8007fb2 <HAL_UART_Transmit+0x1a>
 8007fb0:	e08c      	b.n	80080cc <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8007fb2:	68bb      	ldr	r3, [r7, #8]
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d003      	beq.n	8007fc0 <HAL_UART_Transmit+0x28>
 8007fb8:	1dbb      	adds	r3, r7, #6
 8007fba:	881b      	ldrh	r3, [r3, #0]
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d101      	bne.n	8007fc4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8007fc0:	2301      	movs	r3, #1
 8007fc2:	e084      	b.n	80080ce <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	689a      	ldr	r2, [r3, #8]
 8007fc8:	2380      	movs	r3, #128	; 0x80
 8007fca:	015b      	lsls	r3, r3, #5
 8007fcc:	429a      	cmp	r2, r3
 8007fce:	d109      	bne.n	8007fe4 <HAL_UART_Transmit+0x4c>
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	691b      	ldr	r3, [r3, #16]
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d105      	bne.n	8007fe4 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8007fd8:	68bb      	ldr	r3, [r7, #8]
 8007fda:	2201      	movs	r2, #1
 8007fdc:	4013      	ands	r3, r2
 8007fde:	d001      	beq.n	8007fe4 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8007fe0:	2301      	movs	r3, #1
 8007fe2:	e074      	b.n	80080ce <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	2284      	movs	r2, #132	; 0x84
 8007fe8:	2100      	movs	r1, #0
 8007fea:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	2221      	movs	r2, #33	; 0x21
 8007ff0:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007ff2:	f7fc f88d 	bl	8004110 <HAL_GetTick>
 8007ff6:	0003      	movs	r3, r0
 8007ff8:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	1dba      	adds	r2, r7, #6
 8007ffe:	2150      	movs	r1, #80	; 0x50
 8008000:	8812      	ldrh	r2, [r2, #0]
 8008002:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	1dba      	adds	r2, r7, #6
 8008008:	2152      	movs	r1, #82	; 0x52
 800800a:	8812      	ldrh	r2, [r2, #0]
 800800c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	689a      	ldr	r2, [r3, #8]
 8008012:	2380      	movs	r3, #128	; 0x80
 8008014:	015b      	lsls	r3, r3, #5
 8008016:	429a      	cmp	r2, r3
 8008018:	d108      	bne.n	800802c <HAL_UART_Transmit+0x94>
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	691b      	ldr	r3, [r3, #16]
 800801e:	2b00      	cmp	r3, #0
 8008020:	d104      	bne.n	800802c <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8008022:	2300      	movs	r3, #0
 8008024:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008026:	68bb      	ldr	r3, [r7, #8]
 8008028:	61bb      	str	r3, [r7, #24]
 800802a:	e003      	b.n	8008034 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 800802c:	68bb      	ldr	r3, [r7, #8]
 800802e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008030:	2300      	movs	r3, #0
 8008032:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008034:	e02f      	b.n	8008096 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008036:	697a      	ldr	r2, [r7, #20]
 8008038:	68f8      	ldr	r0, [r7, #12]
 800803a:	683b      	ldr	r3, [r7, #0]
 800803c:	9300      	str	r3, [sp, #0]
 800803e:	0013      	movs	r3, r2
 8008040:	2200      	movs	r2, #0
 8008042:	2180      	movs	r1, #128	; 0x80
 8008044:	f000 fc28 	bl	8008898 <UART_WaitOnFlagUntilTimeout>
 8008048:	1e03      	subs	r3, r0, #0
 800804a:	d004      	beq.n	8008056 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	2220      	movs	r2, #32
 8008050:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8008052:	2303      	movs	r3, #3
 8008054:	e03b      	b.n	80080ce <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8008056:	69fb      	ldr	r3, [r7, #28]
 8008058:	2b00      	cmp	r3, #0
 800805a:	d10b      	bne.n	8008074 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800805c:	69bb      	ldr	r3, [r7, #24]
 800805e:	881b      	ldrh	r3, [r3, #0]
 8008060:	001a      	movs	r2, r3
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	05d2      	lsls	r2, r2, #23
 8008068:	0dd2      	lsrs	r2, r2, #23
 800806a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800806c:	69bb      	ldr	r3, [r7, #24]
 800806e:	3302      	adds	r3, #2
 8008070:	61bb      	str	r3, [r7, #24]
 8008072:	e007      	b.n	8008084 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008074:	69fb      	ldr	r3, [r7, #28]
 8008076:	781a      	ldrb	r2, [r3, #0]
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800807e:	69fb      	ldr	r3, [r7, #28]
 8008080:	3301      	adds	r3, #1
 8008082:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	2252      	movs	r2, #82	; 0x52
 8008088:	5a9b      	ldrh	r3, [r3, r2]
 800808a:	b29b      	uxth	r3, r3
 800808c:	3b01      	subs	r3, #1
 800808e:	b299      	uxth	r1, r3
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	2252      	movs	r2, #82	; 0x52
 8008094:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	2252      	movs	r2, #82	; 0x52
 800809a:	5a9b      	ldrh	r3, [r3, r2]
 800809c:	b29b      	uxth	r3, r3
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d1c9      	bne.n	8008036 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80080a2:	697a      	ldr	r2, [r7, #20]
 80080a4:	68f8      	ldr	r0, [r7, #12]
 80080a6:	683b      	ldr	r3, [r7, #0]
 80080a8:	9300      	str	r3, [sp, #0]
 80080aa:	0013      	movs	r3, r2
 80080ac:	2200      	movs	r2, #0
 80080ae:	2140      	movs	r1, #64	; 0x40
 80080b0:	f000 fbf2 	bl	8008898 <UART_WaitOnFlagUntilTimeout>
 80080b4:	1e03      	subs	r3, r0, #0
 80080b6:	d004      	beq.n	80080c2 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	2220      	movs	r2, #32
 80080bc:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80080be:	2303      	movs	r3, #3
 80080c0:	e005      	b.n	80080ce <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	2220      	movs	r2, #32
 80080c6:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80080c8:	2300      	movs	r3, #0
 80080ca:	e000      	b.n	80080ce <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 80080cc:	2302      	movs	r3, #2
  }
}
 80080ce:	0018      	movs	r0, r3
 80080d0:	46bd      	mov	sp, r7
 80080d2:	b008      	add	sp, #32
 80080d4:	bd80      	pop	{r7, pc}
	...

080080d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80080d8:	b5b0      	push	{r4, r5, r7, lr}
 80080da:	b08e      	sub	sp, #56	; 0x38
 80080dc:	af00      	add	r7, sp, #0
 80080de:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80080e0:	231a      	movs	r3, #26
 80080e2:	2218      	movs	r2, #24
 80080e4:	189b      	adds	r3, r3, r2
 80080e6:	19db      	adds	r3, r3, r7
 80080e8:	2200      	movs	r2, #0
 80080ea:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80080ec:	69fb      	ldr	r3, [r7, #28]
 80080ee:	689a      	ldr	r2, [r3, #8]
 80080f0:	69fb      	ldr	r3, [r7, #28]
 80080f2:	691b      	ldr	r3, [r3, #16]
 80080f4:	431a      	orrs	r2, r3
 80080f6:	69fb      	ldr	r3, [r7, #28]
 80080f8:	695b      	ldr	r3, [r3, #20]
 80080fa:	431a      	orrs	r2, r3
 80080fc:	69fb      	ldr	r3, [r7, #28]
 80080fe:	69db      	ldr	r3, [r3, #28]
 8008100:	4313      	orrs	r3, r2
 8008102:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008104:	69fb      	ldr	r3, [r7, #28]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	4ac6      	ldr	r2, [pc, #792]	; (8008424 <UART_SetConfig+0x34c>)
 800810c:	4013      	ands	r3, r2
 800810e:	0019      	movs	r1, r3
 8008110:	69fb      	ldr	r3, [r7, #28]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008116:	430a      	orrs	r2, r1
 8008118:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800811a:	69fb      	ldr	r3, [r7, #28]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	685b      	ldr	r3, [r3, #4]
 8008120:	4ac1      	ldr	r2, [pc, #772]	; (8008428 <UART_SetConfig+0x350>)
 8008122:	4013      	ands	r3, r2
 8008124:	0019      	movs	r1, r3
 8008126:	69fb      	ldr	r3, [r7, #28]
 8008128:	68da      	ldr	r2, [r3, #12]
 800812a:	69fb      	ldr	r3, [r7, #28]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	430a      	orrs	r2, r1
 8008130:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008132:	69fb      	ldr	r3, [r7, #28]
 8008134:	699b      	ldr	r3, [r3, #24]
 8008136:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008138:	69fb      	ldr	r3, [r7, #28]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	4abb      	ldr	r2, [pc, #748]	; (800842c <UART_SetConfig+0x354>)
 800813e:	4293      	cmp	r3, r2
 8008140:	d004      	beq.n	800814c <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008142:	69fb      	ldr	r3, [r7, #28]
 8008144:	6a1b      	ldr	r3, [r3, #32]
 8008146:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008148:	4313      	orrs	r3, r2
 800814a:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800814c:	69fb      	ldr	r3, [r7, #28]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	689b      	ldr	r3, [r3, #8]
 8008152:	4ab7      	ldr	r2, [pc, #732]	; (8008430 <UART_SetConfig+0x358>)
 8008154:	4013      	ands	r3, r2
 8008156:	0019      	movs	r1, r3
 8008158:	69fb      	ldr	r3, [r7, #28]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800815e:	430a      	orrs	r2, r1
 8008160:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008162:	69fb      	ldr	r3, [r7, #28]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	4ab3      	ldr	r2, [pc, #716]	; (8008434 <UART_SetConfig+0x35c>)
 8008168:	4293      	cmp	r3, r2
 800816a:	d131      	bne.n	80081d0 <UART_SetConfig+0xf8>
 800816c:	4bb2      	ldr	r3, [pc, #712]	; (8008438 <UART_SetConfig+0x360>)
 800816e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008170:	2203      	movs	r2, #3
 8008172:	4013      	ands	r3, r2
 8008174:	2b03      	cmp	r3, #3
 8008176:	d01d      	beq.n	80081b4 <UART_SetConfig+0xdc>
 8008178:	d823      	bhi.n	80081c2 <UART_SetConfig+0xea>
 800817a:	2b02      	cmp	r3, #2
 800817c:	d00c      	beq.n	8008198 <UART_SetConfig+0xc0>
 800817e:	d820      	bhi.n	80081c2 <UART_SetConfig+0xea>
 8008180:	2b00      	cmp	r3, #0
 8008182:	d002      	beq.n	800818a <UART_SetConfig+0xb2>
 8008184:	2b01      	cmp	r3, #1
 8008186:	d00e      	beq.n	80081a6 <UART_SetConfig+0xce>
 8008188:	e01b      	b.n	80081c2 <UART_SetConfig+0xea>
 800818a:	231b      	movs	r3, #27
 800818c:	2218      	movs	r2, #24
 800818e:	189b      	adds	r3, r3, r2
 8008190:	19db      	adds	r3, r3, r7
 8008192:	2201      	movs	r2, #1
 8008194:	701a      	strb	r2, [r3, #0]
 8008196:	e09c      	b.n	80082d2 <UART_SetConfig+0x1fa>
 8008198:	231b      	movs	r3, #27
 800819a:	2218      	movs	r2, #24
 800819c:	189b      	adds	r3, r3, r2
 800819e:	19db      	adds	r3, r3, r7
 80081a0:	2202      	movs	r2, #2
 80081a2:	701a      	strb	r2, [r3, #0]
 80081a4:	e095      	b.n	80082d2 <UART_SetConfig+0x1fa>
 80081a6:	231b      	movs	r3, #27
 80081a8:	2218      	movs	r2, #24
 80081aa:	189b      	adds	r3, r3, r2
 80081ac:	19db      	adds	r3, r3, r7
 80081ae:	2204      	movs	r2, #4
 80081b0:	701a      	strb	r2, [r3, #0]
 80081b2:	e08e      	b.n	80082d2 <UART_SetConfig+0x1fa>
 80081b4:	231b      	movs	r3, #27
 80081b6:	2218      	movs	r2, #24
 80081b8:	189b      	adds	r3, r3, r2
 80081ba:	19db      	adds	r3, r3, r7
 80081bc:	2208      	movs	r2, #8
 80081be:	701a      	strb	r2, [r3, #0]
 80081c0:	e087      	b.n	80082d2 <UART_SetConfig+0x1fa>
 80081c2:	231b      	movs	r3, #27
 80081c4:	2218      	movs	r2, #24
 80081c6:	189b      	adds	r3, r3, r2
 80081c8:	19db      	adds	r3, r3, r7
 80081ca:	2210      	movs	r2, #16
 80081cc:	701a      	strb	r2, [r3, #0]
 80081ce:	e080      	b.n	80082d2 <UART_SetConfig+0x1fa>
 80081d0:	69fb      	ldr	r3, [r7, #28]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	4a99      	ldr	r2, [pc, #612]	; (800843c <UART_SetConfig+0x364>)
 80081d6:	4293      	cmp	r3, r2
 80081d8:	d131      	bne.n	800823e <UART_SetConfig+0x166>
 80081da:	4b97      	ldr	r3, [pc, #604]	; (8008438 <UART_SetConfig+0x360>)
 80081dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80081de:	220c      	movs	r2, #12
 80081e0:	4013      	ands	r3, r2
 80081e2:	2b0c      	cmp	r3, #12
 80081e4:	d01d      	beq.n	8008222 <UART_SetConfig+0x14a>
 80081e6:	d823      	bhi.n	8008230 <UART_SetConfig+0x158>
 80081e8:	2b08      	cmp	r3, #8
 80081ea:	d00c      	beq.n	8008206 <UART_SetConfig+0x12e>
 80081ec:	d820      	bhi.n	8008230 <UART_SetConfig+0x158>
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d002      	beq.n	80081f8 <UART_SetConfig+0x120>
 80081f2:	2b04      	cmp	r3, #4
 80081f4:	d00e      	beq.n	8008214 <UART_SetConfig+0x13c>
 80081f6:	e01b      	b.n	8008230 <UART_SetConfig+0x158>
 80081f8:	231b      	movs	r3, #27
 80081fa:	2218      	movs	r2, #24
 80081fc:	189b      	adds	r3, r3, r2
 80081fe:	19db      	adds	r3, r3, r7
 8008200:	2200      	movs	r2, #0
 8008202:	701a      	strb	r2, [r3, #0]
 8008204:	e065      	b.n	80082d2 <UART_SetConfig+0x1fa>
 8008206:	231b      	movs	r3, #27
 8008208:	2218      	movs	r2, #24
 800820a:	189b      	adds	r3, r3, r2
 800820c:	19db      	adds	r3, r3, r7
 800820e:	2202      	movs	r2, #2
 8008210:	701a      	strb	r2, [r3, #0]
 8008212:	e05e      	b.n	80082d2 <UART_SetConfig+0x1fa>
 8008214:	231b      	movs	r3, #27
 8008216:	2218      	movs	r2, #24
 8008218:	189b      	adds	r3, r3, r2
 800821a:	19db      	adds	r3, r3, r7
 800821c:	2204      	movs	r2, #4
 800821e:	701a      	strb	r2, [r3, #0]
 8008220:	e057      	b.n	80082d2 <UART_SetConfig+0x1fa>
 8008222:	231b      	movs	r3, #27
 8008224:	2218      	movs	r2, #24
 8008226:	189b      	adds	r3, r3, r2
 8008228:	19db      	adds	r3, r3, r7
 800822a:	2208      	movs	r2, #8
 800822c:	701a      	strb	r2, [r3, #0]
 800822e:	e050      	b.n	80082d2 <UART_SetConfig+0x1fa>
 8008230:	231b      	movs	r3, #27
 8008232:	2218      	movs	r2, #24
 8008234:	189b      	adds	r3, r3, r2
 8008236:	19db      	adds	r3, r3, r7
 8008238:	2210      	movs	r2, #16
 800823a:	701a      	strb	r2, [r3, #0]
 800823c:	e049      	b.n	80082d2 <UART_SetConfig+0x1fa>
 800823e:	69fb      	ldr	r3, [r7, #28]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	4a7a      	ldr	r2, [pc, #488]	; (800842c <UART_SetConfig+0x354>)
 8008244:	4293      	cmp	r3, r2
 8008246:	d13e      	bne.n	80082c6 <UART_SetConfig+0x1ee>
 8008248:	4b7b      	ldr	r3, [pc, #492]	; (8008438 <UART_SetConfig+0x360>)
 800824a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800824c:	23c0      	movs	r3, #192	; 0xc0
 800824e:	011b      	lsls	r3, r3, #4
 8008250:	4013      	ands	r3, r2
 8008252:	22c0      	movs	r2, #192	; 0xc0
 8008254:	0112      	lsls	r2, r2, #4
 8008256:	4293      	cmp	r3, r2
 8008258:	d027      	beq.n	80082aa <UART_SetConfig+0x1d2>
 800825a:	22c0      	movs	r2, #192	; 0xc0
 800825c:	0112      	lsls	r2, r2, #4
 800825e:	4293      	cmp	r3, r2
 8008260:	d82a      	bhi.n	80082b8 <UART_SetConfig+0x1e0>
 8008262:	2280      	movs	r2, #128	; 0x80
 8008264:	0112      	lsls	r2, r2, #4
 8008266:	4293      	cmp	r3, r2
 8008268:	d011      	beq.n	800828e <UART_SetConfig+0x1b6>
 800826a:	2280      	movs	r2, #128	; 0x80
 800826c:	0112      	lsls	r2, r2, #4
 800826e:	4293      	cmp	r3, r2
 8008270:	d822      	bhi.n	80082b8 <UART_SetConfig+0x1e0>
 8008272:	2b00      	cmp	r3, #0
 8008274:	d004      	beq.n	8008280 <UART_SetConfig+0x1a8>
 8008276:	2280      	movs	r2, #128	; 0x80
 8008278:	00d2      	lsls	r2, r2, #3
 800827a:	4293      	cmp	r3, r2
 800827c:	d00e      	beq.n	800829c <UART_SetConfig+0x1c4>
 800827e:	e01b      	b.n	80082b8 <UART_SetConfig+0x1e0>
 8008280:	231b      	movs	r3, #27
 8008282:	2218      	movs	r2, #24
 8008284:	189b      	adds	r3, r3, r2
 8008286:	19db      	adds	r3, r3, r7
 8008288:	2200      	movs	r2, #0
 800828a:	701a      	strb	r2, [r3, #0]
 800828c:	e021      	b.n	80082d2 <UART_SetConfig+0x1fa>
 800828e:	231b      	movs	r3, #27
 8008290:	2218      	movs	r2, #24
 8008292:	189b      	adds	r3, r3, r2
 8008294:	19db      	adds	r3, r3, r7
 8008296:	2202      	movs	r2, #2
 8008298:	701a      	strb	r2, [r3, #0]
 800829a:	e01a      	b.n	80082d2 <UART_SetConfig+0x1fa>
 800829c:	231b      	movs	r3, #27
 800829e:	2218      	movs	r2, #24
 80082a0:	189b      	adds	r3, r3, r2
 80082a2:	19db      	adds	r3, r3, r7
 80082a4:	2204      	movs	r2, #4
 80082a6:	701a      	strb	r2, [r3, #0]
 80082a8:	e013      	b.n	80082d2 <UART_SetConfig+0x1fa>
 80082aa:	231b      	movs	r3, #27
 80082ac:	2218      	movs	r2, #24
 80082ae:	189b      	adds	r3, r3, r2
 80082b0:	19db      	adds	r3, r3, r7
 80082b2:	2208      	movs	r2, #8
 80082b4:	701a      	strb	r2, [r3, #0]
 80082b6:	e00c      	b.n	80082d2 <UART_SetConfig+0x1fa>
 80082b8:	231b      	movs	r3, #27
 80082ba:	2218      	movs	r2, #24
 80082bc:	189b      	adds	r3, r3, r2
 80082be:	19db      	adds	r3, r3, r7
 80082c0:	2210      	movs	r2, #16
 80082c2:	701a      	strb	r2, [r3, #0]
 80082c4:	e005      	b.n	80082d2 <UART_SetConfig+0x1fa>
 80082c6:	231b      	movs	r3, #27
 80082c8:	2218      	movs	r2, #24
 80082ca:	189b      	adds	r3, r3, r2
 80082cc:	19db      	adds	r3, r3, r7
 80082ce:	2210      	movs	r2, #16
 80082d0:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80082d2:	69fb      	ldr	r3, [r7, #28]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	4a55      	ldr	r2, [pc, #340]	; (800842c <UART_SetConfig+0x354>)
 80082d8:	4293      	cmp	r3, r2
 80082da:	d000      	beq.n	80082de <UART_SetConfig+0x206>
 80082dc:	e084      	b.n	80083e8 <UART_SetConfig+0x310>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80082de:	231b      	movs	r3, #27
 80082e0:	2218      	movs	r2, #24
 80082e2:	189b      	adds	r3, r3, r2
 80082e4:	19db      	adds	r3, r3, r7
 80082e6:	781b      	ldrb	r3, [r3, #0]
 80082e8:	2b08      	cmp	r3, #8
 80082ea:	d01d      	beq.n	8008328 <UART_SetConfig+0x250>
 80082ec:	dc20      	bgt.n	8008330 <UART_SetConfig+0x258>
 80082ee:	2b04      	cmp	r3, #4
 80082f0:	d015      	beq.n	800831e <UART_SetConfig+0x246>
 80082f2:	dc1d      	bgt.n	8008330 <UART_SetConfig+0x258>
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d002      	beq.n	80082fe <UART_SetConfig+0x226>
 80082f8:	2b02      	cmp	r3, #2
 80082fa:	d005      	beq.n	8008308 <UART_SetConfig+0x230>
 80082fc:	e018      	b.n	8008330 <UART_SetConfig+0x258>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80082fe:	f7fe f84d 	bl	800639c <HAL_RCC_GetPCLK1Freq>
 8008302:	0003      	movs	r3, r0
 8008304:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008306:	e01c      	b.n	8008342 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008308:	4b4b      	ldr	r3, [pc, #300]	; (8008438 <UART_SetConfig+0x360>)
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	2210      	movs	r2, #16
 800830e:	4013      	ands	r3, r2
 8008310:	d002      	beq.n	8008318 <UART_SetConfig+0x240>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8008312:	4b4b      	ldr	r3, [pc, #300]	; (8008440 <UART_SetConfig+0x368>)
 8008314:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008316:	e014      	b.n	8008342 <UART_SetConfig+0x26a>
          pclk = (uint32_t) HSI_VALUE;
 8008318:	4b4a      	ldr	r3, [pc, #296]	; (8008444 <UART_SetConfig+0x36c>)
 800831a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800831c:	e011      	b.n	8008342 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800831e:	f7fd ff8d 	bl	800623c <HAL_RCC_GetSysClockFreq>
 8008322:	0003      	movs	r3, r0
 8008324:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008326:	e00c      	b.n	8008342 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008328:	2380      	movs	r3, #128	; 0x80
 800832a:	021b      	lsls	r3, r3, #8
 800832c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800832e:	e008      	b.n	8008342 <UART_SetConfig+0x26a>
      default:
        pclk = 0U;
 8008330:	2300      	movs	r3, #0
 8008332:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8008334:	231a      	movs	r3, #26
 8008336:	2218      	movs	r2, #24
 8008338:	189b      	adds	r3, r3, r2
 800833a:	19db      	adds	r3, r3, r7
 800833c:	2201      	movs	r2, #1
 800833e:	701a      	strb	r2, [r3, #0]
        break;
 8008340:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008342:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008344:	2b00      	cmp	r3, #0
 8008346:	d100      	bne.n	800834a <UART_SetConfig+0x272>
 8008348:	e132      	b.n	80085b0 <UART_SetConfig+0x4d8>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800834a:	69fb      	ldr	r3, [r7, #28]
 800834c:	685a      	ldr	r2, [r3, #4]
 800834e:	0013      	movs	r3, r2
 8008350:	005b      	lsls	r3, r3, #1
 8008352:	189b      	adds	r3, r3, r2
 8008354:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008356:	429a      	cmp	r2, r3
 8008358:	d305      	bcc.n	8008366 <UART_SetConfig+0x28e>
          (pclk > (4096U * huart->Init.BaudRate)))
 800835a:	69fb      	ldr	r3, [r7, #28]
 800835c:	685b      	ldr	r3, [r3, #4]
 800835e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008360:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008362:	429a      	cmp	r2, r3
 8008364:	d906      	bls.n	8008374 <UART_SetConfig+0x29c>
      {
        ret = HAL_ERROR;
 8008366:	231a      	movs	r3, #26
 8008368:	2218      	movs	r2, #24
 800836a:	189b      	adds	r3, r3, r2
 800836c:	19db      	adds	r3, r3, r7
 800836e:	2201      	movs	r2, #1
 8008370:	701a      	strb	r2, [r3, #0]
 8008372:	e11d      	b.n	80085b0 <UART_SetConfig+0x4d8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8008374:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008376:	613b      	str	r3, [r7, #16]
 8008378:	2300      	movs	r3, #0
 800837a:	617b      	str	r3, [r7, #20]
 800837c:	6939      	ldr	r1, [r7, #16]
 800837e:	697a      	ldr	r2, [r7, #20]
 8008380:	000b      	movs	r3, r1
 8008382:	0e1b      	lsrs	r3, r3, #24
 8008384:	0010      	movs	r0, r2
 8008386:	0205      	lsls	r5, r0, #8
 8008388:	431d      	orrs	r5, r3
 800838a:	000b      	movs	r3, r1
 800838c:	021c      	lsls	r4, r3, #8
 800838e:	69fb      	ldr	r3, [r7, #28]
 8008390:	685b      	ldr	r3, [r3, #4]
 8008392:	085b      	lsrs	r3, r3, #1
 8008394:	60bb      	str	r3, [r7, #8]
 8008396:	2300      	movs	r3, #0
 8008398:	60fb      	str	r3, [r7, #12]
 800839a:	68b8      	ldr	r0, [r7, #8]
 800839c:	68f9      	ldr	r1, [r7, #12]
 800839e:	1900      	adds	r0, r0, r4
 80083a0:	4169      	adcs	r1, r5
 80083a2:	69fb      	ldr	r3, [r7, #28]
 80083a4:	685b      	ldr	r3, [r3, #4]
 80083a6:	603b      	str	r3, [r7, #0]
 80083a8:	2300      	movs	r3, #0
 80083aa:	607b      	str	r3, [r7, #4]
 80083ac:	683a      	ldr	r2, [r7, #0]
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	f7f8 f8b4 	bl	800051c <__aeabi_uldivmod>
 80083b4:	0002      	movs	r2, r0
 80083b6:	000b      	movs	r3, r1
 80083b8:	0013      	movs	r3, r2
 80083ba:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80083bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80083be:	23c0      	movs	r3, #192	; 0xc0
 80083c0:	009b      	lsls	r3, r3, #2
 80083c2:	429a      	cmp	r2, r3
 80083c4:	d309      	bcc.n	80083da <UART_SetConfig+0x302>
 80083c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80083c8:	2380      	movs	r3, #128	; 0x80
 80083ca:	035b      	lsls	r3, r3, #13
 80083cc:	429a      	cmp	r2, r3
 80083ce:	d204      	bcs.n	80083da <UART_SetConfig+0x302>
        {
          huart->Instance->BRR = usartdiv;
 80083d0:	69fb      	ldr	r3, [r7, #28]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80083d6:	60da      	str	r2, [r3, #12]
 80083d8:	e0ea      	b.n	80085b0 <UART_SetConfig+0x4d8>
        }
        else
        {
          ret = HAL_ERROR;
 80083da:	231a      	movs	r3, #26
 80083dc:	2218      	movs	r2, #24
 80083de:	189b      	adds	r3, r3, r2
 80083e0:	19db      	adds	r3, r3, r7
 80083e2:	2201      	movs	r2, #1
 80083e4:	701a      	strb	r2, [r3, #0]
 80083e6:	e0e3      	b.n	80085b0 <UART_SetConfig+0x4d8>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80083e8:	69fb      	ldr	r3, [r7, #28]
 80083ea:	69da      	ldr	r2, [r3, #28]
 80083ec:	2380      	movs	r3, #128	; 0x80
 80083ee:	021b      	lsls	r3, r3, #8
 80083f0:	429a      	cmp	r2, r3
 80083f2:	d000      	beq.n	80083f6 <UART_SetConfig+0x31e>
 80083f4:	e085      	b.n	8008502 <UART_SetConfig+0x42a>
  {
    switch (clocksource)
 80083f6:	231b      	movs	r3, #27
 80083f8:	2218      	movs	r2, #24
 80083fa:	189b      	adds	r3, r3, r2
 80083fc:	19db      	adds	r3, r3, r7
 80083fe:	781b      	ldrb	r3, [r3, #0]
 8008400:	2b08      	cmp	r3, #8
 8008402:	d837      	bhi.n	8008474 <UART_SetConfig+0x39c>
 8008404:	009a      	lsls	r2, r3, #2
 8008406:	4b10      	ldr	r3, [pc, #64]	; (8008448 <UART_SetConfig+0x370>)
 8008408:	18d3      	adds	r3, r2, r3
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800840e:	f7fd ffc5 	bl	800639c <HAL_RCC_GetPCLK1Freq>
 8008412:	0003      	movs	r3, r0
 8008414:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008416:	e036      	b.n	8008486 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008418:	f7fd ffd6 	bl	80063c8 <HAL_RCC_GetPCLK2Freq>
 800841c:	0003      	movs	r3, r0
 800841e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008420:	e031      	b.n	8008486 <UART_SetConfig+0x3ae>
 8008422:	46c0      	nop			; (mov r8, r8)
 8008424:	efff69f3 	.word	0xefff69f3
 8008428:	ffffcfff 	.word	0xffffcfff
 800842c:	40004800 	.word	0x40004800
 8008430:	fffff4ff 	.word	0xfffff4ff
 8008434:	40013800 	.word	0x40013800
 8008438:	40021000 	.word	0x40021000
 800843c:	40004400 	.word	0x40004400
 8008440:	003d0900 	.word	0x003d0900
 8008444:	00f42400 	.word	0x00f42400
 8008448:	0800b9b4 	.word	0x0800b9b4
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800844c:	4b60      	ldr	r3, [pc, #384]	; (80085d0 <UART_SetConfig+0x4f8>)
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	2210      	movs	r2, #16
 8008452:	4013      	ands	r3, r2
 8008454:	d002      	beq.n	800845c <UART_SetConfig+0x384>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8008456:	4b5f      	ldr	r3, [pc, #380]	; (80085d4 <UART_SetConfig+0x4fc>)
 8008458:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800845a:	e014      	b.n	8008486 <UART_SetConfig+0x3ae>
          pclk = (uint32_t) HSI_VALUE;
 800845c:	4b5e      	ldr	r3, [pc, #376]	; (80085d8 <UART_SetConfig+0x500>)
 800845e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008460:	e011      	b.n	8008486 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008462:	f7fd feeb 	bl	800623c <HAL_RCC_GetSysClockFreq>
 8008466:	0003      	movs	r3, r0
 8008468:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800846a:	e00c      	b.n	8008486 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800846c:	2380      	movs	r3, #128	; 0x80
 800846e:	021b      	lsls	r3, r3, #8
 8008470:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008472:	e008      	b.n	8008486 <UART_SetConfig+0x3ae>
      default:
        pclk = 0U;
 8008474:	2300      	movs	r3, #0
 8008476:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8008478:	231a      	movs	r3, #26
 800847a:	2218      	movs	r2, #24
 800847c:	189b      	adds	r3, r3, r2
 800847e:	19db      	adds	r3, r3, r7
 8008480:	2201      	movs	r2, #1
 8008482:	701a      	strb	r2, [r3, #0]
        break;
 8008484:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008486:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008488:	2b00      	cmp	r3, #0
 800848a:	d100      	bne.n	800848e <UART_SetConfig+0x3b6>
 800848c:	e090      	b.n	80085b0 <UART_SetConfig+0x4d8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800848e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008490:	005a      	lsls	r2, r3, #1
 8008492:	69fb      	ldr	r3, [r7, #28]
 8008494:	685b      	ldr	r3, [r3, #4]
 8008496:	085b      	lsrs	r3, r3, #1
 8008498:	18d2      	adds	r2, r2, r3
 800849a:	69fb      	ldr	r3, [r7, #28]
 800849c:	685b      	ldr	r3, [r3, #4]
 800849e:	0019      	movs	r1, r3
 80084a0:	0010      	movs	r0, r2
 80084a2:	f7f7 fe4d 	bl	8000140 <__udivsi3>
 80084a6:	0003      	movs	r3, r0
 80084a8:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80084aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084ac:	2b0f      	cmp	r3, #15
 80084ae:	d921      	bls.n	80084f4 <UART_SetConfig+0x41c>
 80084b0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80084b2:	2380      	movs	r3, #128	; 0x80
 80084b4:	025b      	lsls	r3, r3, #9
 80084b6:	429a      	cmp	r2, r3
 80084b8:	d21c      	bcs.n	80084f4 <UART_SetConfig+0x41c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80084ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084bc:	b29a      	uxth	r2, r3
 80084be:	200e      	movs	r0, #14
 80084c0:	2418      	movs	r4, #24
 80084c2:	1903      	adds	r3, r0, r4
 80084c4:	19db      	adds	r3, r3, r7
 80084c6:	210f      	movs	r1, #15
 80084c8:	438a      	bics	r2, r1
 80084ca:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80084cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084ce:	085b      	lsrs	r3, r3, #1
 80084d0:	b29b      	uxth	r3, r3
 80084d2:	2207      	movs	r2, #7
 80084d4:	4013      	ands	r3, r2
 80084d6:	b299      	uxth	r1, r3
 80084d8:	1903      	adds	r3, r0, r4
 80084da:	19db      	adds	r3, r3, r7
 80084dc:	1902      	adds	r2, r0, r4
 80084de:	19d2      	adds	r2, r2, r7
 80084e0:	8812      	ldrh	r2, [r2, #0]
 80084e2:	430a      	orrs	r2, r1
 80084e4:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80084e6:	69fb      	ldr	r3, [r7, #28]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	1902      	adds	r2, r0, r4
 80084ec:	19d2      	adds	r2, r2, r7
 80084ee:	8812      	ldrh	r2, [r2, #0]
 80084f0:	60da      	str	r2, [r3, #12]
 80084f2:	e05d      	b.n	80085b0 <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 80084f4:	231a      	movs	r3, #26
 80084f6:	2218      	movs	r2, #24
 80084f8:	189b      	adds	r3, r3, r2
 80084fa:	19db      	adds	r3, r3, r7
 80084fc:	2201      	movs	r2, #1
 80084fe:	701a      	strb	r2, [r3, #0]
 8008500:	e056      	b.n	80085b0 <UART_SetConfig+0x4d8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008502:	231b      	movs	r3, #27
 8008504:	2218      	movs	r2, #24
 8008506:	189b      	adds	r3, r3, r2
 8008508:	19db      	adds	r3, r3, r7
 800850a:	781b      	ldrb	r3, [r3, #0]
 800850c:	2b08      	cmp	r3, #8
 800850e:	d822      	bhi.n	8008556 <UART_SetConfig+0x47e>
 8008510:	009a      	lsls	r2, r3, #2
 8008512:	4b32      	ldr	r3, [pc, #200]	; (80085dc <UART_SetConfig+0x504>)
 8008514:	18d3      	adds	r3, r2, r3
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800851a:	f7fd ff3f 	bl	800639c <HAL_RCC_GetPCLK1Freq>
 800851e:	0003      	movs	r3, r0
 8008520:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008522:	e021      	b.n	8008568 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008524:	f7fd ff50 	bl	80063c8 <HAL_RCC_GetPCLK2Freq>
 8008528:	0003      	movs	r3, r0
 800852a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800852c:	e01c      	b.n	8008568 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800852e:	4b28      	ldr	r3, [pc, #160]	; (80085d0 <UART_SetConfig+0x4f8>)
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	2210      	movs	r2, #16
 8008534:	4013      	ands	r3, r2
 8008536:	d002      	beq.n	800853e <UART_SetConfig+0x466>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8008538:	4b26      	ldr	r3, [pc, #152]	; (80085d4 <UART_SetConfig+0x4fc>)
 800853a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800853c:	e014      	b.n	8008568 <UART_SetConfig+0x490>
          pclk = (uint32_t) HSI_VALUE;
 800853e:	4b26      	ldr	r3, [pc, #152]	; (80085d8 <UART_SetConfig+0x500>)
 8008540:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008542:	e011      	b.n	8008568 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008544:	f7fd fe7a 	bl	800623c <HAL_RCC_GetSysClockFreq>
 8008548:	0003      	movs	r3, r0
 800854a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800854c:	e00c      	b.n	8008568 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800854e:	2380      	movs	r3, #128	; 0x80
 8008550:	021b      	lsls	r3, r3, #8
 8008552:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008554:	e008      	b.n	8008568 <UART_SetConfig+0x490>
      default:
        pclk = 0U;
 8008556:	2300      	movs	r3, #0
 8008558:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800855a:	231a      	movs	r3, #26
 800855c:	2218      	movs	r2, #24
 800855e:	189b      	adds	r3, r3, r2
 8008560:	19db      	adds	r3, r3, r7
 8008562:	2201      	movs	r2, #1
 8008564:	701a      	strb	r2, [r3, #0]
        break;
 8008566:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8008568:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800856a:	2b00      	cmp	r3, #0
 800856c:	d020      	beq.n	80085b0 <UART_SetConfig+0x4d8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800856e:	69fb      	ldr	r3, [r7, #28]
 8008570:	685b      	ldr	r3, [r3, #4]
 8008572:	085a      	lsrs	r2, r3, #1
 8008574:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008576:	18d2      	adds	r2, r2, r3
 8008578:	69fb      	ldr	r3, [r7, #28]
 800857a:	685b      	ldr	r3, [r3, #4]
 800857c:	0019      	movs	r1, r3
 800857e:	0010      	movs	r0, r2
 8008580:	f7f7 fdde 	bl	8000140 <__udivsi3>
 8008584:	0003      	movs	r3, r0
 8008586:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008588:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800858a:	2b0f      	cmp	r3, #15
 800858c:	d90a      	bls.n	80085a4 <UART_SetConfig+0x4cc>
 800858e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008590:	2380      	movs	r3, #128	; 0x80
 8008592:	025b      	lsls	r3, r3, #9
 8008594:	429a      	cmp	r2, r3
 8008596:	d205      	bcs.n	80085a4 <UART_SetConfig+0x4cc>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008598:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800859a:	b29a      	uxth	r2, r3
 800859c:	69fb      	ldr	r3, [r7, #28]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	60da      	str	r2, [r3, #12]
 80085a2:	e005      	b.n	80085b0 <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 80085a4:	231a      	movs	r3, #26
 80085a6:	2218      	movs	r2, #24
 80085a8:	189b      	adds	r3, r3, r2
 80085aa:	19db      	adds	r3, r3, r7
 80085ac:	2201      	movs	r2, #1
 80085ae:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80085b0:	69fb      	ldr	r3, [r7, #28]
 80085b2:	2200      	movs	r2, #0
 80085b4:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80085b6:	69fb      	ldr	r3, [r7, #28]
 80085b8:	2200      	movs	r2, #0
 80085ba:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80085bc:	231a      	movs	r3, #26
 80085be:	2218      	movs	r2, #24
 80085c0:	189b      	adds	r3, r3, r2
 80085c2:	19db      	adds	r3, r3, r7
 80085c4:	781b      	ldrb	r3, [r3, #0]
}
 80085c6:	0018      	movs	r0, r3
 80085c8:	46bd      	mov	sp, r7
 80085ca:	b00e      	add	sp, #56	; 0x38
 80085cc:	bdb0      	pop	{r4, r5, r7, pc}
 80085ce:	46c0      	nop			; (mov r8, r8)
 80085d0:	40021000 	.word	0x40021000
 80085d4:	003d0900 	.word	0x003d0900
 80085d8:	00f42400 	.word	0x00f42400
 80085dc:	0800b9d8 	.word	0x0800b9d8

080085e0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80085e0:	b580      	push	{r7, lr}
 80085e2:	b082      	sub	sp, #8
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085ec:	2201      	movs	r2, #1
 80085ee:	4013      	ands	r3, r2
 80085f0:	d00b      	beq.n	800860a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	685b      	ldr	r3, [r3, #4]
 80085f8:	4a4a      	ldr	r2, [pc, #296]	; (8008724 <UART_AdvFeatureConfig+0x144>)
 80085fa:	4013      	ands	r3, r2
 80085fc:	0019      	movs	r1, r3
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	430a      	orrs	r2, r1
 8008608:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800860e:	2202      	movs	r2, #2
 8008610:	4013      	ands	r3, r2
 8008612:	d00b      	beq.n	800862c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	685b      	ldr	r3, [r3, #4]
 800861a:	4a43      	ldr	r2, [pc, #268]	; (8008728 <UART_AdvFeatureConfig+0x148>)
 800861c:	4013      	ands	r3, r2
 800861e:	0019      	movs	r1, r3
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	430a      	orrs	r2, r1
 800862a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008630:	2204      	movs	r2, #4
 8008632:	4013      	ands	r3, r2
 8008634:	d00b      	beq.n	800864e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	685b      	ldr	r3, [r3, #4]
 800863c:	4a3b      	ldr	r2, [pc, #236]	; (800872c <UART_AdvFeatureConfig+0x14c>)
 800863e:	4013      	ands	r3, r2
 8008640:	0019      	movs	r1, r3
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	430a      	orrs	r2, r1
 800864c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008652:	2208      	movs	r2, #8
 8008654:	4013      	ands	r3, r2
 8008656:	d00b      	beq.n	8008670 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	685b      	ldr	r3, [r3, #4]
 800865e:	4a34      	ldr	r2, [pc, #208]	; (8008730 <UART_AdvFeatureConfig+0x150>)
 8008660:	4013      	ands	r3, r2
 8008662:	0019      	movs	r1, r3
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	430a      	orrs	r2, r1
 800866e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008674:	2210      	movs	r2, #16
 8008676:	4013      	ands	r3, r2
 8008678:	d00b      	beq.n	8008692 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	689b      	ldr	r3, [r3, #8]
 8008680:	4a2c      	ldr	r2, [pc, #176]	; (8008734 <UART_AdvFeatureConfig+0x154>)
 8008682:	4013      	ands	r3, r2
 8008684:	0019      	movs	r1, r3
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	430a      	orrs	r2, r1
 8008690:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008696:	2220      	movs	r2, #32
 8008698:	4013      	ands	r3, r2
 800869a:	d00b      	beq.n	80086b4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	689b      	ldr	r3, [r3, #8]
 80086a2:	4a25      	ldr	r2, [pc, #148]	; (8008738 <UART_AdvFeatureConfig+0x158>)
 80086a4:	4013      	ands	r3, r2
 80086a6:	0019      	movs	r1, r3
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	430a      	orrs	r2, r1
 80086b2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086b8:	2240      	movs	r2, #64	; 0x40
 80086ba:	4013      	ands	r3, r2
 80086bc:	d01d      	beq.n	80086fa <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	685b      	ldr	r3, [r3, #4]
 80086c4:	4a1d      	ldr	r2, [pc, #116]	; (800873c <UART_AdvFeatureConfig+0x15c>)
 80086c6:	4013      	ands	r3, r2
 80086c8:	0019      	movs	r1, r3
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	430a      	orrs	r2, r1
 80086d4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80086da:	2380      	movs	r3, #128	; 0x80
 80086dc:	035b      	lsls	r3, r3, #13
 80086de:	429a      	cmp	r2, r3
 80086e0:	d10b      	bne.n	80086fa <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	685b      	ldr	r3, [r3, #4]
 80086e8:	4a15      	ldr	r2, [pc, #84]	; (8008740 <UART_AdvFeatureConfig+0x160>)
 80086ea:	4013      	ands	r3, r2
 80086ec:	0019      	movs	r1, r3
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	430a      	orrs	r2, r1
 80086f8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086fe:	2280      	movs	r2, #128	; 0x80
 8008700:	4013      	ands	r3, r2
 8008702:	d00b      	beq.n	800871c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	685b      	ldr	r3, [r3, #4]
 800870a:	4a0e      	ldr	r2, [pc, #56]	; (8008744 <UART_AdvFeatureConfig+0x164>)
 800870c:	4013      	ands	r3, r2
 800870e:	0019      	movs	r1, r3
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	430a      	orrs	r2, r1
 800871a:	605a      	str	r2, [r3, #4]
  }
}
 800871c:	46c0      	nop			; (mov r8, r8)
 800871e:	46bd      	mov	sp, r7
 8008720:	b002      	add	sp, #8
 8008722:	bd80      	pop	{r7, pc}
 8008724:	fffdffff 	.word	0xfffdffff
 8008728:	fffeffff 	.word	0xfffeffff
 800872c:	fffbffff 	.word	0xfffbffff
 8008730:	ffff7fff 	.word	0xffff7fff
 8008734:	ffffefff 	.word	0xffffefff
 8008738:	ffffdfff 	.word	0xffffdfff
 800873c:	ffefffff 	.word	0xffefffff
 8008740:	ff9fffff 	.word	0xff9fffff
 8008744:	fff7ffff 	.word	0xfff7ffff

08008748 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008748:	b580      	push	{r7, lr}
 800874a:	b092      	sub	sp, #72	; 0x48
 800874c:	af02      	add	r7, sp, #8
 800874e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2284      	movs	r2, #132	; 0x84
 8008754:	2100      	movs	r1, #0
 8008756:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008758:	f7fb fcda 	bl	8004110 <HAL_GetTick>
 800875c:	0003      	movs	r3, r0
 800875e:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	2208      	movs	r2, #8
 8008768:	4013      	ands	r3, r2
 800876a:	2b08      	cmp	r3, #8
 800876c:	d12c      	bne.n	80087c8 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800876e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008770:	2280      	movs	r2, #128	; 0x80
 8008772:	0391      	lsls	r1, r2, #14
 8008774:	6878      	ldr	r0, [r7, #4]
 8008776:	4a46      	ldr	r2, [pc, #280]	; (8008890 <UART_CheckIdleState+0x148>)
 8008778:	9200      	str	r2, [sp, #0]
 800877a:	2200      	movs	r2, #0
 800877c:	f000 f88c 	bl	8008898 <UART_WaitOnFlagUntilTimeout>
 8008780:	1e03      	subs	r3, r0, #0
 8008782:	d021      	beq.n	80087c8 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008784:	f3ef 8310 	mrs	r3, PRIMASK
 8008788:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800878a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800878c:	63bb      	str	r3, [r7, #56]	; 0x38
 800878e:	2301      	movs	r3, #1
 8008790:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008792:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008794:	f383 8810 	msr	PRIMASK, r3
}
 8008798:	46c0      	nop			; (mov r8, r8)
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	681a      	ldr	r2, [r3, #0]
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	2180      	movs	r1, #128	; 0x80
 80087a6:	438a      	bics	r2, r1
 80087a8:	601a      	str	r2, [r3, #0]
 80087aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80087ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087b0:	f383 8810 	msr	PRIMASK, r3
}
 80087b4:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	2220      	movs	r2, #32
 80087ba:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	2278      	movs	r2, #120	; 0x78
 80087c0:	2100      	movs	r1, #0
 80087c2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80087c4:	2303      	movs	r3, #3
 80087c6:	e05f      	b.n	8008888 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	2204      	movs	r2, #4
 80087d0:	4013      	ands	r3, r2
 80087d2:	2b04      	cmp	r3, #4
 80087d4:	d146      	bne.n	8008864 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80087d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80087d8:	2280      	movs	r2, #128	; 0x80
 80087da:	03d1      	lsls	r1, r2, #15
 80087dc:	6878      	ldr	r0, [r7, #4]
 80087de:	4a2c      	ldr	r2, [pc, #176]	; (8008890 <UART_CheckIdleState+0x148>)
 80087e0:	9200      	str	r2, [sp, #0]
 80087e2:	2200      	movs	r2, #0
 80087e4:	f000 f858 	bl	8008898 <UART_WaitOnFlagUntilTimeout>
 80087e8:	1e03      	subs	r3, r0, #0
 80087ea:	d03b      	beq.n	8008864 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80087ec:	f3ef 8310 	mrs	r3, PRIMASK
 80087f0:	60fb      	str	r3, [r7, #12]
  return(result);
 80087f2:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80087f4:	637b      	str	r3, [r7, #52]	; 0x34
 80087f6:	2301      	movs	r3, #1
 80087f8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80087fa:	693b      	ldr	r3, [r7, #16]
 80087fc:	f383 8810 	msr	PRIMASK, r3
}
 8008800:	46c0      	nop			; (mov r8, r8)
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	681a      	ldr	r2, [r3, #0]
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	4921      	ldr	r1, [pc, #132]	; (8008894 <UART_CheckIdleState+0x14c>)
 800880e:	400a      	ands	r2, r1
 8008810:	601a      	str	r2, [r3, #0]
 8008812:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008814:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008816:	697b      	ldr	r3, [r7, #20]
 8008818:	f383 8810 	msr	PRIMASK, r3
}
 800881c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800881e:	f3ef 8310 	mrs	r3, PRIMASK
 8008822:	61bb      	str	r3, [r7, #24]
  return(result);
 8008824:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008826:	633b      	str	r3, [r7, #48]	; 0x30
 8008828:	2301      	movs	r3, #1
 800882a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800882c:	69fb      	ldr	r3, [r7, #28]
 800882e:	f383 8810 	msr	PRIMASK, r3
}
 8008832:	46c0      	nop			; (mov r8, r8)
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	689a      	ldr	r2, [r3, #8]
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	2101      	movs	r1, #1
 8008840:	438a      	bics	r2, r1
 8008842:	609a      	str	r2, [r3, #8]
 8008844:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008846:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008848:	6a3b      	ldr	r3, [r7, #32]
 800884a:	f383 8810 	msr	PRIMASK, r3
}
 800884e:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	2280      	movs	r2, #128	; 0x80
 8008854:	2120      	movs	r1, #32
 8008856:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	2278      	movs	r2, #120	; 0x78
 800885c:	2100      	movs	r1, #0
 800885e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008860:	2303      	movs	r3, #3
 8008862:	e011      	b.n	8008888 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	2220      	movs	r2, #32
 8008868:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	2280      	movs	r2, #128	; 0x80
 800886e:	2120      	movs	r1, #32
 8008870:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	2200      	movs	r2, #0
 8008876:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	2200      	movs	r2, #0
 800887c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	2278      	movs	r2, #120	; 0x78
 8008882:	2100      	movs	r1, #0
 8008884:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008886:	2300      	movs	r3, #0
}
 8008888:	0018      	movs	r0, r3
 800888a:	46bd      	mov	sp, r7
 800888c:	b010      	add	sp, #64	; 0x40
 800888e:	bd80      	pop	{r7, pc}
 8008890:	01ffffff 	.word	0x01ffffff
 8008894:	fffffedf 	.word	0xfffffedf

08008898 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008898:	b580      	push	{r7, lr}
 800889a:	b084      	sub	sp, #16
 800889c:	af00      	add	r7, sp, #0
 800889e:	60f8      	str	r0, [r7, #12]
 80088a0:	60b9      	str	r1, [r7, #8]
 80088a2:	603b      	str	r3, [r7, #0]
 80088a4:	1dfb      	adds	r3, r7, #7
 80088a6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80088a8:	e04b      	b.n	8008942 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80088aa:	69bb      	ldr	r3, [r7, #24]
 80088ac:	3301      	adds	r3, #1
 80088ae:	d048      	beq.n	8008942 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80088b0:	f7fb fc2e 	bl	8004110 <HAL_GetTick>
 80088b4:	0002      	movs	r2, r0
 80088b6:	683b      	ldr	r3, [r7, #0]
 80088b8:	1ad3      	subs	r3, r2, r3
 80088ba:	69ba      	ldr	r2, [r7, #24]
 80088bc:	429a      	cmp	r2, r3
 80088be:	d302      	bcc.n	80088c6 <UART_WaitOnFlagUntilTimeout+0x2e>
 80088c0:	69bb      	ldr	r3, [r7, #24]
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d101      	bne.n	80088ca <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80088c6:	2303      	movs	r3, #3
 80088c8:	e04b      	b.n	8008962 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	2204      	movs	r2, #4
 80088d2:	4013      	ands	r3, r2
 80088d4:	d035      	beq.n	8008942 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	69db      	ldr	r3, [r3, #28]
 80088dc:	2208      	movs	r2, #8
 80088de:	4013      	ands	r3, r2
 80088e0:	2b08      	cmp	r3, #8
 80088e2:	d111      	bne.n	8008908 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	2208      	movs	r2, #8
 80088ea:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	0018      	movs	r0, r3
 80088f0:	f000 f83c 	bl	800896c <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	2284      	movs	r2, #132	; 0x84
 80088f8:	2108      	movs	r1, #8
 80088fa:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	2278      	movs	r2, #120	; 0x78
 8008900:	2100      	movs	r1, #0
 8008902:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8008904:	2301      	movs	r3, #1
 8008906:	e02c      	b.n	8008962 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	69da      	ldr	r2, [r3, #28]
 800890e:	2380      	movs	r3, #128	; 0x80
 8008910:	011b      	lsls	r3, r3, #4
 8008912:	401a      	ands	r2, r3
 8008914:	2380      	movs	r3, #128	; 0x80
 8008916:	011b      	lsls	r3, r3, #4
 8008918:	429a      	cmp	r2, r3
 800891a:	d112      	bne.n	8008942 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	2280      	movs	r2, #128	; 0x80
 8008922:	0112      	lsls	r2, r2, #4
 8008924:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	0018      	movs	r0, r3
 800892a:	f000 f81f 	bl	800896c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	2284      	movs	r2, #132	; 0x84
 8008932:	2120      	movs	r1, #32
 8008934:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	2278      	movs	r2, #120	; 0x78
 800893a:	2100      	movs	r1, #0
 800893c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800893e:	2303      	movs	r3, #3
 8008940:	e00f      	b.n	8008962 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	69db      	ldr	r3, [r3, #28]
 8008948:	68ba      	ldr	r2, [r7, #8]
 800894a:	4013      	ands	r3, r2
 800894c:	68ba      	ldr	r2, [r7, #8]
 800894e:	1ad3      	subs	r3, r2, r3
 8008950:	425a      	negs	r2, r3
 8008952:	4153      	adcs	r3, r2
 8008954:	b2db      	uxtb	r3, r3
 8008956:	001a      	movs	r2, r3
 8008958:	1dfb      	adds	r3, r7, #7
 800895a:	781b      	ldrb	r3, [r3, #0]
 800895c:	429a      	cmp	r2, r3
 800895e:	d0a4      	beq.n	80088aa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008960:	2300      	movs	r3, #0
}
 8008962:	0018      	movs	r0, r3
 8008964:	46bd      	mov	sp, r7
 8008966:	b004      	add	sp, #16
 8008968:	bd80      	pop	{r7, pc}
	...

0800896c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800896c:	b580      	push	{r7, lr}
 800896e:	b08e      	sub	sp, #56	; 0x38
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008974:	f3ef 8310 	mrs	r3, PRIMASK
 8008978:	617b      	str	r3, [r7, #20]
  return(result);
 800897a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800897c:	637b      	str	r3, [r7, #52]	; 0x34
 800897e:	2301      	movs	r3, #1
 8008980:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008982:	69bb      	ldr	r3, [r7, #24]
 8008984:	f383 8810 	msr	PRIMASK, r3
}
 8008988:	46c0      	nop			; (mov r8, r8)
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	681a      	ldr	r2, [r3, #0]
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	4926      	ldr	r1, [pc, #152]	; (8008a30 <UART_EndRxTransfer+0xc4>)
 8008996:	400a      	ands	r2, r1
 8008998:	601a      	str	r2, [r3, #0]
 800899a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800899c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800899e:	69fb      	ldr	r3, [r7, #28]
 80089a0:	f383 8810 	msr	PRIMASK, r3
}
 80089a4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80089a6:	f3ef 8310 	mrs	r3, PRIMASK
 80089aa:	623b      	str	r3, [r7, #32]
  return(result);
 80089ac:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089ae:	633b      	str	r3, [r7, #48]	; 0x30
 80089b0:	2301      	movs	r3, #1
 80089b2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80089b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089b6:	f383 8810 	msr	PRIMASK, r3
}
 80089ba:	46c0      	nop			; (mov r8, r8)
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	689a      	ldr	r2, [r3, #8]
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	2101      	movs	r1, #1
 80089c8:	438a      	bics	r2, r1
 80089ca:	609a      	str	r2, [r3, #8]
 80089cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089ce:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80089d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089d2:	f383 8810 	msr	PRIMASK, r3
}
 80089d6:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80089dc:	2b01      	cmp	r3, #1
 80089de:	d118      	bne.n	8008a12 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80089e0:	f3ef 8310 	mrs	r3, PRIMASK
 80089e4:	60bb      	str	r3, [r7, #8]
  return(result);
 80089e6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80089ea:	2301      	movs	r3, #1
 80089ec:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	f383 8810 	msr	PRIMASK, r3
}
 80089f4:	46c0      	nop			; (mov r8, r8)
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	681a      	ldr	r2, [r3, #0]
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	2110      	movs	r1, #16
 8008a02:	438a      	bics	r2, r1
 8008a04:	601a      	str	r2, [r3, #0]
 8008a06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a08:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a0a:	693b      	ldr	r3, [r7, #16]
 8008a0c:	f383 8810 	msr	PRIMASK, r3
}
 8008a10:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	2280      	movs	r2, #128	; 0x80
 8008a16:	2120      	movs	r1, #32
 8008a18:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	2200      	movs	r2, #0
 8008a1e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	2200      	movs	r2, #0
 8008a24:	669a      	str	r2, [r3, #104]	; 0x68
}
 8008a26:	46c0      	nop			; (mov r8, r8)
 8008a28:	46bd      	mov	sp, r7
 8008a2a:	b00e      	add	sp, #56	; 0x38
 8008a2c:	bd80      	pop	{r7, pc}
 8008a2e:	46c0      	nop			; (mov r8, r8)
 8008a30:	fffffedf 	.word	0xfffffedf

08008a34 <__cvt>:
 8008a34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008a36:	001e      	movs	r6, r3
 8008a38:	2300      	movs	r3, #0
 8008a3a:	0014      	movs	r4, r2
 8008a3c:	b08b      	sub	sp, #44	; 0x2c
 8008a3e:	429e      	cmp	r6, r3
 8008a40:	da04      	bge.n	8008a4c <__cvt+0x18>
 8008a42:	2180      	movs	r1, #128	; 0x80
 8008a44:	0609      	lsls	r1, r1, #24
 8008a46:	1873      	adds	r3, r6, r1
 8008a48:	001e      	movs	r6, r3
 8008a4a:	232d      	movs	r3, #45	; 0x2d
 8008a4c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008a4e:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8008a50:	7013      	strb	r3, [r2, #0]
 8008a52:	2320      	movs	r3, #32
 8008a54:	2203      	movs	r2, #3
 8008a56:	439f      	bics	r7, r3
 8008a58:	2f46      	cmp	r7, #70	; 0x46
 8008a5a:	d007      	beq.n	8008a6c <__cvt+0x38>
 8008a5c:	003b      	movs	r3, r7
 8008a5e:	3b45      	subs	r3, #69	; 0x45
 8008a60:	4259      	negs	r1, r3
 8008a62:	414b      	adcs	r3, r1
 8008a64:	9910      	ldr	r1, [sp, #64]	; 0x40
 8008a66:	3a01      	subs	r2, #1
 8008a68:	18cb      	adds	r3, r1, r3
 8008a6a:	9310      	str	r3, [sp, #64]	; 0x40
 8008a6c:	ab09      	add	r3, sp, #36	; 0x24
 8008a6e:	9304      	str	r3, [sp, #16]
 8008a70:	ab08      	add	r3, sp, #32
 8008a72:	9303      	str	r3, [sp, #12]
 8008a74:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008a76:	9200      	str	r2, [sp, #0]
 8008a78:	9302      	str	r3, [sp, #8]
 8008a7a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008a7c:	0022      	movs	r2, r4
 8008a7e:	9301      	str	r3, [sp, #4]
 8008a80:	0033      	movs	r3, r6
 8008a82:	f000 fea7 	bl	80097d4 <_dtoa_r>
 8008a86:	0005      	movs	r5, r0
 8008a88:	2f47      	cmp	r7, #71	; 0x47
 8008a8a:	d102      	bne.n	8008a92 <__cvt+0x5e>
 8008a8c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008a8e:	07db      	lsls	r3, r3, #31
 8008a90:	d528      	bpl.n	8008ae4 <__cvt+0xb0>
 8008a92:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008a94:	18eb      	adds	r3, r5, r3
 8008a96:	9307      	str	r3, [sp, #28]
 8008a98:	2f46      	cmp	r7, #70	; 0x46
 8008a9a:	d114      	bne.n	8008ac6 <__cvt+0x92>
 8008a9c:	782b      	ldrb	r3, [r5, #0]
 8008a9e:	2b30      	cmp	r3, #48	; 0x30
 8008aa0:	d10c      	bne.n	8008abc <__cvt+0x88>
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	2300      	movs	r3, #0
 8008aa6:	0020      	movs	r0, r4
 8008aa8:	0031      	movs	r1, r6
 8008aaa:	f7f7 fccf 	bl	800044c <__aeabi_dcmpeq>
 8008aae:	2800      	cmp	r0, #0
 8008ab0:	d104      	bne.n	8008abc <__cvt+0x88>
 8008ab2:	2301      	movs	r3, #1
 8008ab4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008ab6:	1a9b      	subs	r3, r3, r2
 8008ab8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008aba:	6013      	str	r3, [r2, #0]
 8008abc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008abe:	9a07      	ldr	r2, [sp, #28]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	18d3      	adds	r3, r2, r3
 8008ac4:	9307      	str	r3, [sp, #28]
 8008ac6:	2200      	movs	r2, #0
 8008ac8:	2300      	movs	r3, #0
 8008aca:	0020      	movs	r0, r4
 8008acc:	0031      	movs	r1, r6
 8008ace:	f7f7 fcbd 	bl	800044c <__aeabi_dcmpeq>
 8008ad2:	2800      	cmp	r0, #0
 8008ad4:	d001      	beq.n	8008ada <__cvt+0xa6>
 8008ad6:	9b07      	ldr	r3, [sp, #28]
 8008ad8:	9309      	str	r3, [sp, #36]	; 0x24
 8008ada:	2230      	movs	r2, #48	; 0x30
 8008adc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ade:	9907      	ldr	r1, [sp, #28]
 8008ae0:	428b      	cmp	r3, r1
 8008ae2:	d306      	bcc.n	8008af2 <__cvt+0xbe>
 8008ae4:	0028      	movs	r0, r5
 8008ae6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ae8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008aea:	1b5b      	subs	r3, r3, r5
 8008aec:	6013      	str	r3, [r2, #0]
 8008aee:	b00b      	add	sp, #44	; 0x2c
 8008af0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008af2:	1c59      	adds	r1, r3, #1
 8008af4:	9109      	str	r1, [sp, #36]	; 0x24
 8008af6:	701a      	strb	r2, [r3, #0]
 8008af8:	e7f0      	b.n	8008adc <__cvt+0xa8>

08008afa <__exponent>:
 8008afa:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008afc:	1c83      	adds	r3, r0, #2
 8008afe:	b087      	sub	sp, #28
 8008b00:	9303      	str	r3, [sp, #12]
 8008b02:	0005      	movs	r5, r0
 8008b04:	000c      	movs	r4, r1
 8008b06:	232b      	movs	r3, #43	; 0x2b
 8008b08:	7002      	strb	r2, [r0, #0]
 8008b0a:	2900      	cmp	r1, #0
 8008b0c:	da01      	bge.n	8008b12 <__exponent+0x18>
 8008b0e:	424c      	negs	r4, r1
 8008b10:	3302      	adds	r3, #2
 8008b12:	706b      	strb	r3, [r5, #1]
 8008b14:	2c09      	cmp	r4, #9
 8008b16:	dd2f      	ble.n	8008b78 <__exponent+0x7e>
 8008b18:	270a      	movs	r7, #10
 8008b1a:	ab04      	add	r3, sp, #16
 8008b1c:	1dde      	adds	r6, r3, #7
 8008b1e:	0020      	movs	r0, r4
 8008b20:	0039      	movs	r1, r7
 8008b22:	9601      	str	r6, [sp, #4]
 8008b24:	f7f7 fc7c 	bl	8000420 <__aeabi_idivmod>
 8008b28:	3e01      	subs	r6, #1
 8008b2a:	3130      	adds	r1, #48	; 0x30
 8008b2c:	0020      	movs	r0, r4
 8008b2e:	7031      	strb	r1, [r6, #0]
 8008b30:	0039      	movs	r1, r7
 8008b32:	9402      	str	r4, [sp, #8]
 8008b34:	f7f7 fb8e 	bl	8000254 <__divsi3>
 8008b38:	9b02      	ldr	r3, [sp, #8]
 8008b3a:	0004      	movs	r4, r0
 8008b3c:	2b63      	cmp	r3, #99	; 0x63
 8008b3e:	dcee      	bgt.n	8008b1e <__exponent+0x24>
 8008b40:	9b01      	ldr	r3, [sp, #4]
 8008b42:	3430      	adds	r4, #48	; 0x30
 8008b44:	1e9a      	subs	r2, r3, #2
 8008b46:	0013      	movs	r3, r2
 8008b48:	9903      	ldr	r1, [sp, #12]
 8008b4a:	7014      	strb	r4, [r2, #0]
 8008b4c:	a804      	add	r0, sp, #16
 8008b4e:	3007      	adds	r0, #7
 8008b50:	4298      	cmp	r0, r3
 8008b52:	d80c      	bhi.n	8008b6e <__exponent+0x74>
 8008b54:	2300      	movs	r3, #0
 8008b56:	4282      	cmp	r2, r0
 8008b58:	d804      	bhi.n	8008b64 <__exponent+0x6a>
 8008b5a:	aa04      	add	r2, sp, #16
 8008b5c:	3309      	adds	r3, #9
 8008b5e:	189b      	adds	r3, r3, r2
 8008b60:	9a01      	ldr	r2, [sp, #4]
 8008b62:	1a9b      	subs	r3, r3, r2
 8008b64:	9a03      	ldr	r2, [sp, #12]
 8008b66:	18d3      	adds	r3, r2, r3
 8008b68:	1b58      	subs	r0, r3, r5
 8008b6a:	b007      	add	sp, #28
 8008b6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b6e:	7818      	ldrb	r0, [r3, #0]
 8008b70:	3301      	adds	r3, #1
 8008b72:	7008      	strb	r0, [r1, #0]
 8008b74:	3101      	adds	r1, #1
 8008b76:	e7e9      	b.n	8008b4c <__exponent+0x52>
 8008b78:	2330      	movs	r3, #48	; 0x30
 8008b7a:	3430      	adds	r4, #48	; 0x30
 8008b7c:	70ab      	strb	r3, [r5, #2]
 8008b7e:	70ec      	strb	r4, [r5, #3]
 8008b80:	1d2b      	adds	r3, r5, #4
 8008b82:	e7f1      	b.n	8008b68 <__exponent+0x6e>

08008b84 <_printf_float>:
 8008b84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008b86:	b095      	sub	sp, #84	; 0x54
 8008b88:	000c      	movs	r4, r1
 8008b8a:	9208      	str	r2, [sp, #32]
 8008b8c:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8008b8e:	9309      	str	r3, [sp, #36]	; 0x24
 8008b90:	0007      	movs	r7, r0
 8008b92:	f000 fd05 	bl	80095a0 <_localeconv_r>
 8008b96:	6803      	ldr	r3, [r0, #0]
 8008b98:	0018      	movs	r0, r3
 8008b9a:	930c      	str	r3, [sp, #48]	; 0x30
 8008b9c:	f7f7 fab4 	bl	8000108 <strlen>
 8008ba0:	2300      	movs	r3, #0
 8008ba2:	9312      	str	r3, [sp, #72]	; 0x48
 8008ba4:	7e23      	ldrb	r3, [r4, #24]
 8008ba6:	2207      	movs	r2, #7
 8008ba8:	930a      	str	r3, [sp, #40]	; 0x28
 8008baa:	6823      	ldr	r3, [r4, #0]
 8008bac:	900d      	str	r0, [sp, #52]	; 0x34
 8008bae:	930b      	str	r3, [sp, #44]	; 0x2c
 8008bb0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008bb2:	682b      	ldr	r3, [r5, #0]
 8008bb4:	05c9      	lsls	r1, r1, #23
 8008bb6:	d547      	bpl.n	8008c48 <_printf_float+0xc4>
 8008bb8:	189b      	adds	r3, r3, r2
 8008bba:	4393      	bics	r3, r2
 8008bbc:	001a      	movs	r2, r3
 8008bbe:	3208      	adds	r2, #8
 8008bc0:	602a      	str	r2, [r5, #0]
 8008bc2:	681e      	ldr	r6, [r3, #0]
 8008bc4:	685d      	ldr	r5, [r3, #4]
 8008bc6:	0032      	movs	r2, r6
 8008bc8:	002b      	movs	r3, r5
 8008bca:	64a2      	str	r2, [r4, #72]	; 0x48
 8008bcc:	64e3      	str	r3, [r4, #76]	; 0x4c
 8008bce:	2201      	movs	r2, #1
 8008bd0:	006b      	lsls	r3, r5, #1
 8008bd2:	085b      	lsrs	r3, r3, #1
 8008bd4:	930e      	str	r3, [sp, #56]	; 0x38
 8008bd6:	0030      	movs	r0, r6
 8008bd8:	4bab      	ldr	r3, [pc, #684]	; (8008e88 <_printf_float+0x304>)
 8008bda:	990e      	ldr	r1, [sp, #56]	; 0x38
 8008bdc:	4252      	negs	r2, r2
 8008bde:	f7f9 fd67 	bl	80026b0 <__aeabi_dcmpun>
 8008be2:	2800      	cmp	r0, #0
 8008be4:	d132      	bne.n	8008c4c <_printf_float+0xc8>
 8008be6:	2201      	movs	r2, #1
 8008be8:	0030      	movs	r0, r6
 8008bea:	4ba7      	ldr	r3, [pc, #668]	; (8008e88 <_printf_float+0x304>)
 8008bec:	990e      	ldr	r1, [sp, #56]	; 0x38
 8008bee:	4252      	negs	r2, r2
 8008bf0:	f7f7 fc3c 	bl	800046c <__aeabi_dcmple>
 8008bf4:	2800      	cmp	r0, #0
 8008bf6:	d129      	bne.n	8008c4c <_printf_float+0xc8>
 8008bf8:	2200      	movs	r2, #0
 8008bfa:	2300      	movs	r3, #0
 8008bfc:	0030      	movs	r0, r6
 8008bfe:	0029      	movs	r1, r5
 8008c00:	f7f7 fc2a 	bl	8000458 <__aeabi_dcmplt>
 8008c04:	2800      	cmp	r0, #0
 8008c06:	d003      	beq.n	8008c10 <_printf_float+0x8c>
 8008c08:	0023      	movs	r3, r4
 8008c0a:	222d      	movs	r2, #45	; 0x2d
 8008c0c:	3343      	adds	r3, #67	; 0x43
 8008c0e:	701a      	strb	r2, [r3, #0]
 8008c10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c12:	4d9e      	ldr	r5, [pc, #632]	; (8008e8c <_printf_float+0x308>)
 8008c14:	2b47      	cmp	r3, #71	; 0x47
 8008c16:	d900      	bls.n	8008c1a <_printf_float+0x96>
 8008c18:	4d9d      	ldr	r5, [pc, #628]	; (8008e90 <_printf_float+0x30c>)
 8008c1a:	2303      	movs	r3, #3
 8008c1c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008c1e:	6123      	str	r3, [r4, #16]
 8008c20:	3301      	adds	r3, #1
 8008c22:	439a      	bics	r2, r3
 8008c24:	2300      	movs	r3, #0
 8008c26:	6022      	str	r2, [r4, #0]
 8008c28:	930b      	str	r3, [sp, #44]	; 0x2c
 8008c2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c2c:	0021      	movs	r1, r4
 8008c2e:	9300      	str	r3, [sp, #0]
 8008c30:	0038      	movs	r0, r7
 8008c32:	9b08      	ldr	r3, [sp, #32]
 8008c34:	aa13      	add	r2, sp, #76	; 0x4c
 8008c36:	f000 f9fb 	bl	8009030 <_printf_common>
 8008c3a:	3001      	adds	r0, #1
 8008c3c:	d000      	beq.n	8008c40 <_printf_float+0xbc>
 8008c3e:	e0a3      	b.n	8008d88 <_printf_float+0x204>
 8008c40:	2001      	movs	r0, #1
 8008c42:	4240      	negs	r0, r0
 8008c44:	b015      	add	sp, #84	; 0x54
 8008c46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008c48:	3307      	adds	r3, #7
 8008c4a:	e7b6      	b.n	8008bba <_printf_float+0x36>
 8008c4c:	0032      	movs	r2, r6
 8008c4e:	002b      	movs	r3, r5
 8008c50:	0030      	movs	r0, r6
 8008c52:	0029      	movs	r1, r5
 8008c54:	f7f9 fd2c 	bl	80026b0 <__aeabi_dcmpun>
 8008c58:	2800      	cmp	r0, #0
 8008c5a:	d00b      	beq.n	8008c74 <_printf_float+0xf0>
 8008c5c:	2d00      	cmp	r5, #0
 8008c5e:	da03      	bge.n	8008c68 <_printf_float+0xe4>
 8008c60:	0023      	movs	r3, r4
 8008c62:	222d      	movs	r2, #45	; 0x2d
 8008c64:	3343      	adds	r3, #67	; 0x43
 8008c66:	701a      	strb	r2, [r3, #0]
 8008c68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c6a:	4d8a      	ldr	r5, [pc, #552]	; (8008e94 <_printf_float+0x310>)
 8008c6c:	2b47      	cmp	r3, #71	; 0x47
 8008c6e:	d9d4      	bls.n	8008c1a <_printf_float+0x96>
 8008c70:	4d89      	ldr	r5, [pc, #548]	; (8008e98 <_printf_float+0x314>)
 8008c72:	e7d2      	b.n	8008c1a <_printf_float+0x96>
 8008c74:	2220      	movs	r2, #32
 8008c76:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008c78:	6863      	ldr	r3, [r4, #4]
 8008c7a:	4391      	bics	r1, r2
 8008c7c:	910e      	str	r1, [sp, #56]	; 0x38
 8008c7e:	1c5a      	adds	r2, r3, #1
 8008c80:	d14a      	bne.n	8008d18 <_printf_float+0x194>
 8008c82:	3307      	adds	r3, #7
 8008c84:	6063      	str	r3, [r4, #4]
 8008c86:	2380      	movs	r3, #128	; 0x80
 8008c88:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008c8a:	00db      	lsls	r3, r3, #3
 8008c8c:	4313      	orrs	r3, r2
 8008c8e:	2200      	movs	r2, #0
 8008c90:	9206      	str	r2, [sp, #24]
 8008c92:	aa12      	add	r2, sp, #72	; 0x48
 8008c94:	9205      	str	r2, [sp, #20]
 8008c96:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008c98:	6023      	str	r3, [r4, #0]
 8008c9a:	9204      	str	r2, [sp, #16]
 8008c9c:	aa11      	add	r2, sp, #68	; 0x44
 8008c9e:	9203      	str	r2, [sp, #12]
 8008ca0:	2223      	movs	r2, #35	; 0x23
 8008ca2:	a908      	add	r1, sp, #32
 8008ca4:	9301      	str	r3, [sp, #4]
 8008ca6:	6863      	ldr	r3, [r4, #4]
 8008ca8:	1852      	adds	r2, r2, r1
 8008caa:	9202      	str	r2, [sp, #8]
 8008cac:	9300      	str	r3, [sp, #0]
 8008cae:	0032      	movs	r2, r6
 8008cb0:	002b      	movs	r3, r5
 8008cb2:	0038      	movs	r0, r7
 8008cb4:	f7ff febe 	bl	8008a34 <__cvt>
 8008cb8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008cba:	0005      	movs	r5, r0
 8008cbc:	2b47      	cmp	r3, #71	; 0x47
 8008cbe:	d109      	bne.n	8008cd4 <_printf_float+0x150>
 8008cc0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008cc2:	1cda      	adds	r2, r3, #3
 8008cc4:	db02      	blt.n	8008ccc <_printf_float+0x148>
 8008cc6:	6862      	ldr	r2, [r4, #4]
 8008cc8:	4293      	cmp	r3, r2
 8008cca:	dd49      	ble.n	8008d60 <_printf_float+0x1dc>
 8008ccc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008cce:	3b02      	subs	r3, #2
 8008cd0:	b2db      	uxtb	r3, r3
 8008cd2:	930a      	str	r3, [sp, #40]	; 0x28
 8008cd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008cd6:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008cd8:	2b65      	cmp	r3, #101	; 0x65
 8008cda:	d824      	bhi.n	8008d26 <_printf_float+0x1a2>
 8008cdc:	0020      	movs	r0, r4
 8008cde:	001a      	movs	r2, r3
 8008ce0:	3901      	subs	r1, #1
 8008ce2:	3050      	adds	r0, #80	; 0x50
 8008ce4:	9111      	str	r1, [sp, #68]	; 0x44
 8008ce6:	f7ff ff08 	bl	8008afa <__exponent>
 8008cea:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008cec:	900b      	str	r0, [sp, #44]	; 0x2c
 8008cee:	1813      	adds	r3, r2, r0
 8008cf0:	6123      	str	r3, [r4, #16]
 8008cf2:	2a01      	cmp	r2, #1
 8008cf4:	dc02      	bgt.n	8008cfc <_printf_float+0x178>
 8008cf6:	6822      	ldr	r2, [r4, #0]
 8008cf8:	07d2      	lsls	r2, r2, #31
 8008cfa:	d501      	bpl.n	8008d00 <_printf_float+0x17c>
 8008cfc:	3301      	adds	r3, #1
 8008cfe:	6123      	str	r3, [r4, #16]
 8008d00:	2323      	movs	r3, #35	; 0x23
 8008d02:	aa08      	add	r2, sp, #32
 8008d04:	189b      	adds	r3, r3, r2
 8008d06:	781b      	ldrb	r3, [r3, #0]
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d100      	bne.n	8008d0e <_printf_float+0x18a>
 8008d0c:	e78d      	b.n	8008c2a <_printf_float+0xa6>
 8008d0e:	0023      	movs	r3, r4
 8008d10:	222d      	movs	r2, #45	; 0x2d
 8008d12:	3343      	adds	r3, #67	; 0x43
 8008d14:	701a      	strb	r2, [r3, #0]
 8008d16:	e788      	b.n	8008c2a <_printf_float+0xa6>
 8008d18:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008d1a:	2a47      	cmp	r2, #71	; 0x47
 8008d1c:	d1b3      	bne.n	8008c86 <_printf_float+0x102>
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d1b1      	bne.n	8008c86 <_printf_float+0x102>
 8008d22:	3301      	adds	r3, #1
 8008d24:	e7ae      	b.n	8008c84 <_printf_float+0x100>
 8008d26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d28:	2b66      	cmp	r3, #102	; 0x66
 8008d2a:	d11b      	bne.n	8008d64 <_printf_float+0x1e0>
 8008d2c:	6863      	ldr	r3, [r4, #4]
 8008d2e:	2900      	cmp	r1, #0
 8008d30:	dd09      	ble.n	8008d46 <_printf_float+0x1c2>
 8008d32:	6121      	str	r1, [r4, #16]
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d102      	bne.n	8008d3e <_printf_float+0x1ba>
 8008d38:	6822      	ldr	r2, [r4, #0]
 8008d3a:	07d2      	lsls	r2, r2, #31
 8008d3c:	d50b      	bpl.n	8008d56 <_printf_float+0x1d2>
 8008d3e:	3301      	adds	r3, #1
 8008d40:	185b      	adds	r3, r3, r1
 8008d42:	6123      	str	r3, [r4, #16]
 8008d44:	e007      	b.n	8008d56 <_printf_float+0x1d2>
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d103      	bne.n	8008d52 <_printf_float+0x1ce>
 8008d4a:	2201      	movs	r2, #1
 8008d4c:	6821      	ldr	r1, [r4, #0]
 8008d4e:	4211      	tst	r1, r2
 8008d50:	d000      	beq.n	8008d54 <_printf_float+0x1d0>
 8008d52:	1c9a      	adds	r2, r3, #2
 8008d54:	6122      	str	r2, [r4, #16]
 8008d56:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008d58:	65a3      	str	r3, [r4, #88]	; 0x58
 8008d5a:	2300      	movs	r3, #0
 8008d5c:	930b      	str	r3, [sp, #44]	; 0x2c
 8008d5e:	e7cf      	b.n	8008d00 <_printf_float+0x17c>
 8008d60:	2367      	movs	r3, #103	; 0x67
 8008d62:	930a      	str	r3, [sp, #40]	; 0x28
 8008d64:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008d66:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008d68:	4299      	cmp	r1, r3
 8008d6a:	db06      	blt.n	8008d7a <_printf_float+0x1f6>
 8008d6c:	6823      	ldr	r3, [r4, #0]
 8008d6e:	6121      	str	r1, [r4, #16]
 8008d70:	07db      	lsls	r3, r3, #31
 8008d72:	d5f0      	bpl.n	8008d56 <_printf_float+0x1d2>
 8008d74:	3101      	adds	r1, #1
 8008d76:	6121      	str	r1, [r4, #16]
 8008d78:	e7ed      	b.n	8008d56 <_printf_float+0x1d2>
 8008d7a:	2201      	movs	r2, #1
 8008d7c:	2900      	cmp	r1, #0
 8008d7e:	dc01      	bgt.n	8008d84 <_printf_float+0x200>
 8008d80:	1892      	adds	r2, r2, r2
 8008d82:	1a52      	subs	r2, r2, r1
 8008d84:	189b      	adds	r3, r3, r2
 8008d86:	e7dc      	b.n	8008d42 <_printf_float+0x1be>
 8008d88:	6822      	ldr	r2, [r4, #0]
 8008d8a:	0553      	lsls	r3, r2, #21
 8008d8c:	d408      	bmi.n	8008da0 <_printf_float+0x21c>
 8008d8e:	6923      	ldr	r3, [r4, #16]
 8008d90:	002a      	movs	r2, r5
 8008d92:	0038      	movs	r0, r7
 8008d94:	9908      	ldr	r1, [sp, #32]
 8008d96:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008d98:	47a8      	blx	r5
 8008d9a:	3001      	adds	r0, #1
 8008d9c:	d12a      	bne.n	8008df4 <_printf_float+0x270>
 8008d9e:	e74f      	b.n	8008c40 <_printf_float+0xbc>
 8008da0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008da2:	2b65      	cmp	r3, #101	; 0x65
 8008da4:	d800      	bhi.n	8008da8 <_printf_float+0x224>
 8008da6:	e0ec      	b.n	8008f82 <_printf_float+0x3fe>
 8008da8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8008daa:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8008dac:	2200      	movs	r2, #0
 8008dae:	2300      	movs	r3, #0
 8008db0:	f7f7 fb4c 	bl	800044c <__aeabi_dcmpeq>
 8008db4:	2800      	cmp	r0, #0
 8008db6:	d034      	beq.n	8008e22 <_printf_float+0x29e>
 8008db8:	2301      	movs	r3, #1
 8008dba:	0038      	movs	r0, r7
 8008dbc:	4a37      	ldr	r2, [pc, #220]	; (8008e9c <_printf_float+0x318>)
 8008dbe:	9908      	ldr	r1, [sp, #32]
 8008dc0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008dc2:	47a8      	blx	r5
 8008dc4:	3001      	adds	r0, #1
 8008dc6:	d100      	bne.n	8008dca <_printf_float+0x246>
 8008dc8:	e73a      	b.n	8008c40 <_printf_float+0xbc>
 8008dca:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008dcc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008dce:	429a      	cmp	r2, r3
 8008dd0:	db02      	blt.n	8008dd8 <_printf_float+0x254>
 8008dd2:	6823      	ldr	r3, [r4, #0]
 8008dd4:	07db      	lsls	r3, r3, #31
 8008dd6:	d50d      	bpl.n	8008df4 <_printf_float+0x270>
 8008dd8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008dda:	0038      	movs	r0, r7
 8008ddc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008dde:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008de0:	9908      	ldr	r1, [sp, #32]
 8008de2:	47a8      	blx	r5
 8008de4:	2500      	movs	r5, #0
 8008de6:	3001      	adds	r0, #1
 8008de8:	d100      	bne.n	8008dec <_printf_float+0x268>
 8008dea:	e729      	b.n	8008c40 <_printf_float+0xbc>
 8008dec:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008dee:	3b01      	subs	r3, #1
 8008df0:	42ab      	cmp	r3, r5
 8008df2:	dc0a      	bgt.n	8008e0a <_printf_float+0x286>
 8008df4:	6823      	ldr	r3, [r4, #0]
 8008df6:	079b      	lsls	r3, r3, #30
 8008df8:	d500      	bpl.n	8008dfc <_printf_float+0x278>
 8008dfa:	e116      	b.n	800902a <_printf_float+0x4a6>
 8008dfc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008dfe:	68e0      	ldr	r0, [r4, #12]
 8008e00:	4298      	cmp	r0, r3
 8008e02:	db00      	blt.n	8008e06 <_printf_float+0x282>
 8008e04:	e71e      	b.n	8008c44 <_printf_float+0xc0>
 8008e06:	0018      	movs	r0, r3
 8008e08:	e71c      	b.n	8008c44 <_printf_float+0xc0>
 8008e0a:	0022      	movs	r2, r4
 8008e0c:	2301      	movs	r3, #1
 8008e0e:	0038      	movs	r0, r7
 8008e10:	9908      	ldr	r1, [sp, #32]
 8008e12:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008e14:	321a      	adds	r2, #26
 8008e16:	47b0      	blx	r6
 8008e18:	3001      	adds	r0, #1
 8008e1a:	d100      	bne.n	8008e1e <_printf_float+0x29a>
 8008e1c:	e710      	b.n	8008c40 <_printf_float+0xbc>
 8008e1e:	3501      	adds	r5, #1
 8008e20:	e7e4      	b.n	8008dec <_printf_float+0x268>
 8008e22:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	dc3b      	bgt.n	8008ea0 <_printf_float+0x31c>
 8008e28:	2301      	movs	r3, #1
 8008e2a:	0038      	movs	r0, r7
 8008e2c:	4a1b      	ldr	r2, [pc, #108]	; (8008e9c <_printf_float+0x318>)
 8008e2e:	9908      	ldr	r1, [sp, #32]
 8008e30:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008e32:	47b0      	blx	r6
 8008e34:	3001      	adds	r0, #1
 8008e36:	d100      	bne.n	8008e3a <_printf_float+0x2b6>
 8008e38:	e702      	b.n	8008c40 <_printf_float+0xbc>
 8008e3a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008e3c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008e3e:	4313      	orrs	r3, r2
 8008e40:	d102      	bne.n	8008e48 <_printf_float+0x2c4>
 8008e42:	6823      	ldr	r3, [r4, #0]
 8008e44:	07db      	lsls	r3, r3, #31
 8008e46:	d5d5      	bpl.n	8008df4 <_printf_float+0x270>
 8008e48:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008e4a:	0038      	movs	r0, r7
 8008e4c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008e4e:	9908      	ldr	r1, [sp, #32]
 8008e50:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008e52:	47b0      	blx	r6
 8008e54:	2300      	movs	r3, #0
 8008e56:	3001      	adds	r0, #1
 8008e58:	d100      	bne.n	8008e5c <_printf_float+0x2d8>
 8008e5a:	e6f1      	b.n	8008c40 <_printf_float+0xbc>
 8008e5c:	930a      	str	r3, [sp, #40]	; 0x28
 8008e5e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008e60:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008e62:	425b      	negs	r3, r3
 8008e64:	4293      	cmp	r3, r2
 8008e66:	dc01      	bgt.n	8008e6c <_printf_float+0x2e8>
 8008e68:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008e6a:	e791      	b.n	8008d90 <_printf_float+0x20c>
 8008e6c:	0022      	movs	r2, r4
 8008e6e:	2301      	movs	r3, #1
 8008e70:	0038      	movs	r0, r7
 8008e72:	9908      	ldr	r1, [sp, #32]
 8008e74:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008e76:	321a      	adds	r2, #26
 8008e78:	47b0      	blx	r6
 8008e7a:	3001      	adds	r0, #1
 8008e7c:	d100      	bne.n	8008e80 <_printf_float+0x2fc>
 8008e7e:	e6df      	b.n	8008c40 <_printf_float+0xbc>
 8008e80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e82:	3301      	adds	r3, #1
 8008e84:	e7ea      	b.n	8008e5c <_printf_float+0x2d8>
 8008e86:	46c0      	nop			; (mov r8, r8)
 8008e88:	7fefffff 	.word	0x7fefffff
 8008e8c:	0800b9fc 	.word	0x0800b9fc
 8008e90:	0800ba00 	.word	0x0800ba00
 8008e94:	0800ba04 	.word	0x0800ba04
 8008e98:	0800ba08 	.word	0x0800ba08
 8008e9c:	0800ba0c 	.word	0x0800ba0c
 8008ea0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008ea2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008ea4:	920a      	str	r2, [sp, #40]	; 0x28
 8008ea6:	429a      	cmp	r2, r3
 8008ea8:	dd00      	ble.n	8008eac <_printf_float+0x328>
 8008eaa:	930a      	str	r3, [sp, #40]	; 0x28
 8008eac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	dc3d      	bgt.n	8008f2e <_printf_float+0x3aa>
 8008eb2:	2300      	movs	r3, #0
 8008eb4:	930e      	str	r3, [sp, #56]	; 0x38
 8008eb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008eb8:	43db      	mvns	r3, r3
 8008eba:	17db      	asrs	r3, r3, #31
 8008ebc:	930f      	str	r3, [sp, #60]	; 0x3c
 8008ebe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008ec0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008ec2:	930b      	str	r3, [sp, #44]	; 0x2c
 8008ec4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008ec6:	4013      	ands	r3, r2
 8008ec8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008eca:	1ad3      	subs	r3, r2, r3
 8008ecc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008ece:	4293      	cmp	r3, r2
 8008ed0:	dc36      	bgt.n	8008f40 <_printf_float+0x3bc>
 8008ed2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008ed4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008ed6:	429a      	cmp	r2, r3
 8008ed8:	db40      	blt.n	8008f5c <_printf_float+0x3d8>
 8008eda:	6823      	ldr	r3, [r4, #0]
 8008edc:	07db      	lsls	r3, r3, #31
 8008ede:	d43d      	bmi.n	8008f5c <_printf_float+0x3d8>
 8008ee0:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8008ee2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008ee4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008ee6:	1af3      	subs	r3, r6, r3
 8008ee8:	1ab6      	subs	r6, r6, r2
 8008eea:	429e      	cmp	r6, r3
 8008eec:	dd00      	ble.n	8008ef0 <_printf_float+0x36c>
 8008eee:	001e      	movs	r6, r3
 8008ef0:	2e00      	cmp	r6, #0
 8008ef2:	dc3c      	bgt.n	8008f6e <_printf_float+0x3ea>
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	930a      	str	r3, [sp, #40]	; 0x28
 8008ef8:	43f3      	mvns	r3, r6
 8008efa:	17db      	asrs	r3, r3, #31
 8008efc:	930b      	str	r3, [sp, #44]	; 0x2c
 8008efe:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008f00:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008f02:	1a9b      	subs	r3, r3, r2
 8008f04:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008f06:	4032      	ands	r2, r6
 8008f08:	1a9b      	subs	r3, r3, r2
 8008f0a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008f0c:	4293      	cmp	r3, r2
 8008f0e:	dc00      	bgt.n	8008f12 <_printf_float+0x38e>
 8008f10:	e770      	b.n	8008df4 <_printf_float+0x270>
 8008f12:	0022      	movs	r2, r4
 8008f14:	2301      	movs	r3, #1
 8008f16:	0038      	movs	r0, r7
 8008f18:	9908      	ldr	r1, [sp, #32]
 8008f1a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008f1c:	321a      	adds	r2, #26
 8008f1e:	47a8      	blx	r5
 8008f20:	3001      	adds	r0, #1
 8008f22:	d100      	bne.n	8008f26 <_printf_float+0x3a2>
 8008f24:	e68c      	b.n	8008c40 <_printf_float+0xbc>
 8008f26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f28:	3301      	adds	r3, #1
 8008f2a:	930a      	str	r3, [sp, #40]	; 0x28
 8008f2c:	e7e7      	b.n	8008efe <_printf_float+0x37a>
 8008f2e:	002a      	movs	r2, r5
 8008f30:	0038      	movs	r0, r7
 8008f32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f34:	9908      	ldr	r1, [sp, #32]
 8008f36:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008f38:	47b0      	blx	r6
 8008f3a:	3001      	adds	r0, #1
 8008f3c:	d1b9      	bne.n	8008eb2 <_printf_float+0x32e>
 8008f3e:	e67f      	b.n	8008c40 <_printf_float+0xbc>
 8008f40:	0022      	movs	r2, r4
 8008f42:	2301      	movs	r3, #1
 8008f44:	0038      	movs	r0, r7
 8008f46:	9908      	ldr	r1, [sp, #32]
 8008f48:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008f4a:	321a      	adds	r2, #26
 8008f4c:	47b0      	blx	r6
 8008f4e:	3001      	adds	r0, #1
 8008f50:	d100      	bne.n	8008f54 <_printf_float+0x3d0>
 8008f52:	e675      	b.n	8008c40 <_printf_float+0xbc>
 8008f54:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008f56:	3301      	adds	r3, #1
 8008f58:	930e      	str	r3, [sp, #56]	; 0x38
 8008f5a:	e7b0      	b.n	8008ebe <_printf_float+0x33a>
 8008f5c:	0038      	movs	r0, r7
 8008f5e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008f60:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008f62:	9908      	ldr	r1, [sp, #32]
 8008f64:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008f66:	47b0      	blx	r6
 8008f68:	3001      	adds	r0, #1
 8008f6a:	d1b9      	bne.n	8008ee0 <_printf_float+0x35c>
 8008f6c:	e668      	b.n	8008c40 <_printf_float+0xbc>
 8008f6e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f70:	0038      	movs	r0, r7
 8008f72:	18ea      	adds	r2, r5, r3
 8008f74:	9908      	ldr	r1, [sp, #32]
 8008f76:	0033      	movs	r3, r6
 8008f78:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008f7a:	47a8      	blx	r5
 8008f7c:	3001      	adds	r0, #1
 8008f7e:	d1b9      	bne.n	8008ef4 <_printf_float+0x370>
 8008f80:	e65e      	b.n	8008c40 <_printf_float+0xbc>
 8008f82:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008f84:	2b01      	cmp	r3, #1
 8008f86:	dc02      	bgt.n	8008f8e <_printf_float+0x40a>
 8008f88:	2301      	movs	r3, #1
 8008f8a:	421a      	tst	r2, r3
 8008f8c:	d03a      	beq.n	8009004 <_printf_float+0x480>
 8008f8e:	2301      	movs	r3, #1
 8008f90:	002a      	movs	r2, r5
 8008f92:	0038      	movs	r0, r7
 8008f94:	9908      	ldr	r1, [sp, #32]
 8008f96:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008f98:	47b0      	blx	r6
 8008f9a:	3001      	adds	r0, #1
 8008f9c:	d100      	bne.n	8008fa0 <_printf_float+0x41c>
 8008f9e:	e64f      	b.n	8008c40 <_printf_float+0xbc>
 8008fa0:	0038      	movs	r0, r7
 8008fa2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008fa4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008fa6:	9908      	ldr	r1, [sp, #32]
 8008fa8:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008faa:	47b0      	blx	r6
 8008fac:	3001      	adds	r0, #1
 8008fae:	d100      	bne.n	8008fb2 <_printf_float+0x42e>
 8008fb0:	e646      	b.n	8008c40 <_printf_float+0xbc>
 8008fb2:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8008fb4:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8008fb6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008fb8:	2200      	movs	r2, #0
 8008fba:	001e      	movs	r6, r3
 8008fbc:	2300      	movs	r3, #0
 8008fbe:	f7f7 fa45 	bl	800044c <__aeabi_dcmpeq>
 8008fc2:	2800      	cmp	r0, #0
 8008fc4:	d11c      	bne.n	8009000 <_printf_float+0x47c>
 8008fc6:	0033      	movs	r3, r6
 8008fc8:	1c6a      	adds	r2, r5, #1
 8008fca:	3b01      	subs	r3, #1
 8008fcc:	0038      	movs	r0, r7
 8008fce:	9908      	ldr	r1, [sp, #32]
 8008fd0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008fd2:	47a8      	blx	r5
 8008fd4:	3001      	adds	r0, #1
 8008fd6:	d10f      	bne.n	8008ff8 <_printf_float+0x474>
 8008fd8:	e632      	b.n	8008c40 <_printf_float+0xbc>
 8008fda:	0022      	movs	r2, r4
 8008fdc:	2301      	movs	r3, #1
 8008fde:	0038      	movs	r0, r7
 8008fe0:	9908      	ldr	r1, [sp, #32]
 8008fe2:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008fe4:	321a      	adds	r2, #26
 8008fe6:	47b0      	blx	r6
 8008fe8:	3001      	adds	r0, #1
 8008fea:	d100      	bne.n	8008fee <_printf_float+0x46a>
 8008fec:	e628      	b.n	8008c40 <_printf_float+0xbc>
 8008fee:	3501      	adds	r5, #1
 8008ff0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008ff2:	3b01      	subs	r3, #1
 8008ff4:	42ab      	cmp	r3, r5
 8008ff6:	dcf0      	bgt.n	8008fda <_printf_float+0x456>
 8008ff8:	0022      	movs	r2, r4
 8008ffa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008ffc:	3250      	adds	r2, #80	; 0x50
 8008ffe:	e6c8      	b.n	8008d92 <_printf_float+0x20e>
 8009000:	2500      	movs	r5, #0
 8009002:	e7f5      	b.n	8008ff0 <_printf_float+0x46c>
 8009004:	002a      	movs	r2, r5
 8009006:	e7e1      	b.n	8008fcc <_printf_float+0x448>
 8009008:	0022      	movs	r2, r4
 800900a:	2301      	movs	r3, #1
 800900c:	0038      	movs	r0, r7
 800900e:	9908      	ldr	r1, [sp, #32]
 8009010:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8009012:	3219      	adds	r2, #25
 8009014:	47b0      	blx	r6
 8009016:	3001      	adds	r0, #1
 8009018:	d100      	bne.n	800901c <_printf_float+0x498>
 800901a:	e611      	b.n	8008c40 <_printf_float+0xbc>
 800901c:	3501      	adds	r5, #1
 800901e:	68e3      	ldr	r3, [r4, #12]
 8009020:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009022:	1a9b      	subs	r3, r3, r2
 8009024:	42ab      	cmp	r3, r5
 8009026:	dcef      	bgt.n	8009008 <_printf_float+0x484>
 8009028:	e6e8      	b.n	8008dfc <_printf_float+0x278>
 800902a:	2500      	movs	r5, #0
 800902c:	e7f7      	b.n	800901e <_printf_float+0x49a>
 800902e:	46c0      	nop			; (mov r8, r8)

08009030 <_printf_common>:
 8009030:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009032:	0016      	movs	r6, r2
 8009034:	9301      	str	r3, [sp, #4]
 8009036:	688a      	ldr	r2, [r1, #8]
 8009038:	690b      	ldr	r3, [r1, #16]
 800903a:	000c      	movs	r4, r1
 800903c:	9000      	str	r0, [sp, #0]
 800903e:	4293      	cmp	r3, r2
 8009040:	da00      	bge.n	8009044 <_printf_common+0x14>
 8009042:	0013      	movs	r3, r2
 8009044:	0022      	movs	r2, r4
 8009046:	6033      	str	r3, [r6, #0]
 8009048:	3243      	adds	r2, #67	; 0x43
 800904a:	7812      	ldrb	r2, [r2, #0]
 800904c:	2a00      	cmp	r2, #0
 800904e:	d001      	beq.n	8009054 <_printf_common+0x24>
 8009050:	3301      	adds	r3, #1
 8009052:	6033      	str	r3, [r6, #0]
 8009054:	6823      	ldr	r3, [r4, #0]
 8009056:	069b      	lsls	r3, r3, #26
 8009058:	d502      	bpl.n	8009060 <_printf_common+0x30>
 800905a:	6833      	ldr	r3, [r6, #0]
 800905c:	3302      	adds	r3, #2
 800905e:	6033      	str	r3, [r6, #0]
 8009060:	6822      	ldr	r2, [r4, #0]
 8009062:	2306      	movs	r3, #6
 8009064:	0015      	movs	r5, r2
 8009066:	401d      	ands	r5, r3
 8009068:	421a      	tst	r2, r3
 800906a:	d027      	beq.n	80090bc <_printf_common+0x8c>
 800906c:	0023      	movs	r3, r4
 800906e:	3343      	adds	r3, #67	; 0x43
 8009070:	781b      	ldrb	r3, [r3, #0]
 8009072:	1e5a      	subs	r2, r3, #1
 8009074:	4193      	sbcs	r3, r2
 8009076:	6822      	ldr	r2, [r4, #0]
 8009078:	0692      	lsls	r2, r2, #26
 800907a:	d430      	bmi.n	80090de <_printf_common+0xae>
 800907c:	0022      	movs	r2, r4
 800907e:	9901      	ldr	r1, [sp, #4]
 8009080:	9800      	ldr	r0, [sp, #0]
 8009082:	9d08      	ldr	r5, [sp, #32]
 8009084:	3243      	adds	r2, #67	; 0x43
 8009086:	47a8      	blx	r5
 8009088:	3001      	adds	r0, #1
 800908a:	d025      	beq.n	80090d8 <_printf_common+0xa8>
 800908c:	2206      	movs	r2, #6
 800908e:	6823      	ldr	r3, [r4, #0]
 8009090:	2500      	movs	r5, #0
 8009092:	4013      	ands	r3, r2
 8009094:	2b04      	cmp	r3, #4
 8009096:	d105      	bne.n	80090a4 <_printf_common+0x74>
 8009098:	6833      	ldr	r3, [r6, #0]
 800909a:	68e5      	ldr	r5, [r4, #12]
 800909c:	1aed      	subs	r5, r5, r3
 800909e:	43eb      	mvns	r3, r5
 80090a0:	17db      	asrs	r3, r3, #31
 80090a2:	401d      	ands	r5, r3
 80090a4:	68a3      	ldr	r3, [r4, #8]
 80090a6:	6922      	ldr	r2, [r4, #16]
 80090a8:	4293      	cmp	r3, r2
 80090aa:	dd01      	ble.n	80090b0 <_printf_common+0x80>
 80090ac:	1a9b      	subs	r3, r3, r2
 80090ae:	18ed      	adds	r5, r5, r3
 80090b0:	2600      	movs	r6, #0
 80090b2:	42b5      	cmp	r5, r6
 80090b4:	d120      	bne.n	80090f8 <_printf_common+0xc8>
 80090b6:	2000      	movs	r0, #0
 80090b8:	e010      	b.n	80090dc <_printf_common+0xac>
 80090ba:	3501      	adds	r5, #1
 80090bc:	68e3      	ldr	r3, [r4, #12]
 80090be:	6832      	ldr	r2, [r6, #0]
 80090c0:	1a9b      	subs	r3, r3, r2
 80090c2:	42ab      	cmp	r3, r5
 80090c4:	ddd2      	ble.n	800906c <_printf_common+0x3c>
 80090c6:	0022      	movs	r2, r4
 80090c8:	2301      	movs	r3, #1
 80090ca:	9901      	ldr	r1, [sp, #4]
 80090cc:	9800      	ldr	r0, [sp, #0]
 80090ce:	9f08      	ldr	r7, [sp, #32]
 80090d0:	3219      	adds	r2, #25
 80090d2:	47b8      	blx	r7
 80090d4:	3001      	adds	r0, #1
 80090d6:	d1f0      	bne.n	80090ba <_printf_common+0x8a>
 80090d8:	2001      	movs	r0, #1
 80090da:	4240      	negs	r0, r0
 80090dc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80090de:	2030      	movs	r0, #48	; 0x30
 80090e0:	18e1      	adds	r1, r4, r3
 80090e2:	3143      	adds	r1, #67	; 0x43
 80090e4:	7008      	strb	r0, [r1, #0]
 80090e6:	0021      	movs	r1, r4
 80090e8:	1c5a      	adds	r2, r3, #1
 80090ea:	3145      	adds	r1, #69	; 0x45
 80090ec:	7809      	ldrb	r1, [r1, #0]
 80090ee:	18a2      	adds	r2, r4, r2
 80090f0:	3243      	adds	r2, #67	; 0x43
 80090f2:	3302      	adds	r3, #2
 80090f4:	7011      	strb	r1, [r2, #0]
 80090f6:	e7c1      	b.n	800907c <_printf_common+0x4c>
 80090f8:	0022      	movs	r2, r4
 80090fa:	2301      	movs	r3, #1
 80090fc:	9901      	ldr	r1, [sp, #4]
 80090fe:	9800      	ldr	r0, [sp, #0]
 8009100:	9f08      	ldr	r7, [sp, #32]
 8009102:	321a      	adds	r2, #26
 8009104:	47b8      	blx	r7
 8009106:	3001      	adds	r0, #1
 8009108:	d0e6      	beq.n	80090d8 <_printf_common+0xa8>
 800910a:	3601      	adds	r6, #1
 800910c:	e7d1      	b.n	80090b2 <_printf_common+0x82>
	...

08009110 <_printf_i>:
 8009110:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009112:	b08b      	sub	sp, #44	; 0x2c
 8009114:	9206      	str	r2, [sp, #24]
 8009116:	000a      	movs	r2, r1
 8009118:	3243      	adds	r2, #67	; 0x43
 800911a:	9307      	str	r3, [sp, #28]
 800911c:	9005      	str	r0, [sp, #20]
 800911e:	9204      	str	r2, [sp, #16]
 8009120:	7e0a      	ldrb	r2, [r1, #24]
 8009122:	000c      	movs	r4, r1
 8009124:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009126:	2a78      	cmp	r2, #120	; 0x78
 8009128:	d809      	bhi.n	800913e <_printf_i+0x2e>
 800912a:	2a62      	cmp	r2, #98	; 0x62
 800912c:	d80b      	bhi.n	8009146 <_printf_i+0x36>
 800912e:	2a00      	cmp	r2, #0
 8009130:	d100      	bne.n	8009134 <_printf_i+0x24>
 8009132:	e0be      	b.n	80092b2 <_printf_i+0x1a2>
 8009134:	497c      	ldr	r1, [pc, #496]	; (8009328 <_printf_i+0x218>)
 8009136:	9103      	str	r1, [sp, #12]
 8009138:	2a58      	cmp	r2, #88	; 0x58
 800913a:	d100      	bne.n	800913e <_printf_i+0x2e>
 800913c:	e093      	b.n	8009266 <_printf_i+0x156>
 800913e:	0026      	movs	r6, r4
 8009140:	3642      	adds	r6, #66	; 0x42
 8009142:	7032      	strb	r2, [r6, #0]
 8009144:	e022      	b.n	800918c <_printf_i+0x7c>
 8009146:	0010      	movs	r0, r2
 8009148:	3863      	subs	r0, #99	; 0x63
 800914a:	2815      	cmp	r0, #21
 800914c:	d8f7      	bhi.n	800913e <_printf_i+0x2e>
 800914e:	f7f6 ffed 	bl	800012c <__gnu_thumb1_case_shi>
 8009152:	0016      	.short	0x0016
 8009154:	fff6001f 	.word	0xfff6001f
 8009158:	fff6fff6 	.word	0xfff6fff6
 800915c:	001ffff6 	.word	0x001ffff6
 8009160:	fff6fff6 	.word	0xfff6fff6
 8009164:	fff6fff6 	.word	0xfff6fff6
 8009168:	003600a3 	.word	0x003600a3
 800916c:	fff60083 	.word	0xfff60083
 8009170:	00b4fff6 	.word	0x00b4fff6
 8009174:	0036fff6 	.word	0x0036fff6
 8009178:	fff6fff6 	.word	0xfff6fff6
 800917c:	0087      	.short	0x0087
 800917e:	0026      	movs	r6, r4
 8009180:	681a      	ldr	r2, [r3, #0]
 8009182:	3642      	adds	r6, #66	; 0x42
 8009184:	1d11      	adds	r1, r2, #4
 8009186:	6019      	str	r1, [r3, #0]
 8009188:	6813      	ldr	r3, [r2, #0]
 800918a:	7033      	strb	r3, [r6, #0]
 800918c:	2301      	movs	r3, #1
 800918e:	e0a2      	b.n	80092d6 <_printf_i+0x1c6>
 8009190:	6818      	ldr	r0, [r3, #0]
 8009192:	6809      	ldr	r1, [r1, #0]
 8009194:	1d02      	adds	r2, r0, #4
 8009196:	060d      	lsls	r5, r1, #24
 8009198:	d50b      	bpl.n	80091b2 <_printf_i+0xa2>
 800919a:	6805      	ldr	r5, [r0, #0]
 800919c:	601a      	str	r2, [r3, #0]
 800919e:	2d00      	cmp	r5, #0
 80091a0:	da03      	bge.n	80091aa <_printf_i+0x9a>
 80091a2:	232d      	movs	r3, #45	; 0x2d
 80091a4:	9a04      	ldr	r2, [sp, #16]
 80091a6:	426d      	negs	r5, r5
 80091a8:	7013      	strb	r3, [r2, #0]
 80091aa:	4b5f      	ldr	r3, [pc, #380]	; (8009328 <_printf_i+0x218>)
 80091ac:	270a      	movs	r7, #10
 80091ae:	9303      	str	r3, [sp, #12]
 80091b0:	e01b      	b.n	80091ea <_printf_i+0xda>
 80091b2:	6805      	ldr	r5, [r0, #0]
 80091b4:	601a      	str	r2, [r3, #0]
 80091b6:	0649      	lsls	r1, r1, #25
 80091b8:	d5f1      	bpl.n	800919e <_printf_i+0x8e>
 80091ba:	b22d      	sxth	r5, r5
 80091bc:	e7ef      	b.n	800919e <_printf_i+0x8e>
 80091be:	680d      	ldr	r5, [r1, #0]
 80091c0:	6819      	ldr	r1, [r3, #0]
 80091c2:	1d08      	adds	r0, r1, #4
 80091c4:	6018      	str	r0, [r3, #0]
 80091c6:	062e      	lsls	r6, r5, #24
 80091c8:	d501      	bpl.n	80091ce <_printf_i+0xbe>
 80091ca:	680d      	ldr	r5, [r1, #0]
 80091cc:	e003      	b.n	80091d6 <_printf_i+0xc6>
 80091ce:	066d      	lsls	r5, r5, #25
 80091d0:	d5fb      	bpl.n	80091ca <_printf_i+0xba>
 80091d2:	680d      	ldr	r5, [r1, #0]
 80091d4:	b2ad      	uxth	r5, r5
 80091d6:	4b54      	ldr	r3, [pc, #336]	; (8009328 <_printf_i+0x218>)
 80091d8:	2708      	movs	r7, #8
 80091da:	9303      	str	r3, [sp, #12]
 80091dc:	2a6f      	cmp	r2, #111	; 0x6f
 80091de:	d000      	beq.n	80091e2 <_printf_i+0xd2>
 80091e0:	3702      	adds	r7, #2
 80091e2:	0023      	movs	r3, r4
 80091e4:	2200      	movs	r2, #0
 80091e6:	3343      	adds	r3, #67	; 0x43
 80091e8:	701a      	strb	r2, [r3, #0]
 80091ea:	6863      	ldr	r3, [r4, #4]
 80091ec:	60a3      	str	r3, [r4, #8]
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	db03      	blt.n	80091fa <_printf_i+0xea>
 80091f2:	2104      	movs	r1, #4
 80091f4:	6822      	ldr	r2, [r4, #0]
 80091f6:	438a      	bics	r2, r1
 80091f8:	6022      	str	r2, [r4, #0]
 80091fa:	2d00      	cmp	r5, #0
 80091fc:	d102      	bne.n	8009204 <_printf_i+0xf4>
 80091fe:	9e04      	ldr	r6, [sp, #16]
 8009200:	2b00      	cmp	r3, #0
 8009202:	d00c      	beq.n	800921e <_printf_i+0x10e>
 8009204:	9e04      	ldr	r6, [sp, #16]
 8009206:	0028      	movs	r0, r5
 8009208:	0039      	movs	r1, r7
 800920a:	f7f7 f81f 	bl	800024c <__aeabi_uidivmod>
 800920e:	9b03      	ldr	r3, [sp, #12]
 8009210:	3e01      	subs	r6, #1
 8009212:	5c5b      	ldrb	r3, [r3, r1]
 8009214:	7033      	strb	r3, [r6, #0]
 8009216:	002b      	movs	r3, r5
 8009218:	0005      	movs	r5, r0
 800921a:	429f      	cmp	r7, r3
 800921c:	d9f3      	bls.n	8009206 <_printf_i+0xf6>
 800921e:	2f08      	cmp	r7, #8
 8009220:	d109      	bne.n	8009236 <_printf_i+0x126>
 8009222:	6823      	ldr	r3, [r4, #0]
 8009224:	07db      	lsls	r3, r3, #31
 8009226:	d506      	bpl.n	8009236 <_printf_i+0x126>
 8009228:	6862      	ldr	r2, [r4, #4]
 800922a:	6923      	ldr	r3, [r4, #16]
 800922c:	429a      	cmp	r2, r3
 800922e:	dc02      	bgt.n	8009236 <_printf_i+0x126>
 8009230:	2330      	movs	r3, #48	; 0x30
 8009232:	3e01      	subs	r6, #1
 8009234:	7033      	strb	r3, [r6, #0]
 8009236:	9b04      	ldr	r3, [sp, #16]
 8009238:	1b9b      	subs	r3, r3, r6
 800923a:	6123      	str	r3, [r4, #16]
 800923c:	9b07      	ldr	r3, [sp, #28]
 800923e:	0021      	movs	r1, r4
 8009240:	9300      	str	r3, [sp, #0]
 8009242:	9805      	ldr	r0, [sp, #20]
 8009244:	9b06      	ldr	r3, [sp, #24]
 8009246:	aa09      	add	r2, sp, #36	; 0x24
 8009248:	f7ff fef2 	bl	8009030 <_printf_common>
 800924c:	3001      	adds	r0, #1
 800924e:	d147      	bne.n	80092e0 <_printf_i+0x1d0>
 8009250:	2001      	movs	r0, #1
 8009252:	4240      	negs	r0, r0
 8009254:	b00b      	add	sp, #44	; 0x2c
 8009256:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009258:	2220      	movs	r2, #32
 800925a:	6809      	ldr	r1, [r1, #0]
 800925c:	430a      	orrs	r2, r1
 800925e:	6022      	str	r2, [r4, #0]
 8009260:	2278      	movs	r2, #120	; 0x78
 8009262:	4932      	ldr	r1, [pc, #200]	; (800932c <_printf_i+0x21c>)
 8009264:	9103      	str	r1, [sp, #12]
 8009266:	0021      	movs	r1, r4
 8009268:	3145      	adds	r1, #69	; 0x45
 800926a:	700a      	strb	r2, [r1, #0]
 800926c:	6819      	ldr	r1, [r3, #0]
 800926e:	6822      	ldr	r2, [r4, #0]
 8009270:	c920      	ldmia	r1!, {r5}
 8009272:	0610      	lsls	r0, r2, #24
 8009274:	d402      	bmi.n	800927c <_printf_i+0x16c>
 8009276:	0650      	lsls	r0, r2, #25
 8009278:	d500      	bpl.n	800927c <_printf_i+0x16c>
 800927a:	b2ad      	uxth	r5, r5
 800927c:	6019      	str	r1, [r3, #0]
 800927e:	07d3      	lsls	r3, r2, #31
 8009280:	d502      	bpl.n	8009288 <_printf_i+0x178>
 8009282:	2320      	movs	r3, #32
 8009284:	4313      	orrs	r3, r2
 8009286:	6023      	str	r3, [r4, #0]
 8009288:	2710      	movs	r7, #16
 800928a:	2d00      	cmp	r5, #0
 800928c:	d1a9      	bne.n	80091e2 <_printf_i+0xd2>
 800928e:	2220      	movs	r2, #32
 8009290:	6823      	ldr	r3, [r4, #0]
 8009292:	4393      	bics	r3, r2
 8009294:	6023      	str	r3, [r4, #0]
 8009296:	e7a4      	b.n	80091e2 <_printf_i+0xd2>
 8009298:	681a      	ldr	r2, [r3, #0]
 800929a:	680d      	ldr	r5, [r1, #0]
 800929c:	1d10      	adds	r0, r2, #4
 800929e:	6949      	ldr	r1, [r1, #20]
 80092a0:	6018      	str	r0, [r3, #0]
 80092a2:	6813      	ldr	r3, [r2, #0]
 80092a4:	062e      	lsls	r6, r5, #24
 80092a6:	d501      	bpl.n	80092ac <_printf_i+0x19c>
 80092a8:	6019      	str	r1, [r3, #0]
 80092aa:	e002      	b.n	80092b2 <_printf_i+0x1a2>
 80092ac:	066d      	lsls	r5, r5, #25
 80092ae:	d5fb      	bpl.n	80092a8 <_printf_i+0x198>
 80092b0:	8019      	strh	r1, [r3, #0]
 80092b2:	2300      	movs	r3, #0
 80092b4:	9e04      	ldr	r6, [sp, #16]
 80092b6:	6123      	str	r3, [r4, #16]
 80092b8:	e7c0      	b.n	800923c <_printf_i+0x12c>
 80092ba:	681a      	ldr	r2, [r3, #0]
 80092bc:	1d11      	adds	r1, r2, #4
 80092be:	6019      	str	r1, [r3, #0]
 80092c0:	6816      	ldr	r6, [r2, #0]
 80092c2:	2100      	movs	r1, #0
 80092c4:	0030      	movs	r0, r6
 80092c6:	6862      	ldr	r2, [r4, #4]
 80092c8:	f000 f9e9 	bl	800969e <memchr>
 80092cc:	2800      	cmp	r0, #0
 80092ce:	d001      	beq.n	80092d4 <_printf_i+0x1c4>
 80092d0:	1b80      	subs	r0, r0, r6
 80092d2:	6060      	str	r0, [r4, #4]
 80092d4:	6863      	ldr	r3, [r4, #4]
 80092d6:	6123      	str	r3, [r4, #16]
 80092d8:	2300      	movs	r3, #0
 80092da:	9a04      	ldr	r2, [sp, #16]
 80092dc:	7013      	strb	r3, [r2, #0]
 80092de:	e7ad      	b.n	800923c <_printf_i+0x12c>
 80092e0:	0032      	movs	r2, r6
 80092e2:	6923      	ldr	r3, [r4, #16]
 80092e4:	9906      	ldr	r1, [sp, #24]
 80092e6:	9805      	ldr	r0, [sp, #20]
 80092e8:	9d07      	ldr	r5, [sp, #28]
 80092ea:	47a8      	blx	r5
 80092ec:	3001      	adds	r0, #1
 80092ee:	d0af      	beq.n	8009250 <_printf_i+0x140>
 80092f0:	6823      	ldr	r3, [r4, #0]
 80092f2:	079b      	lsls	r3, r3, #30
 80092f4:	d415      	bmi.n	8009322 <_printf_i+0x212>
 80092f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092f8:	68e0      	ldr	r0, [r4, #12]
 80092fa:	4298      	cmp	r0, r3
 80092fc:	daaa      	bge.n	8009254 <_printf_i+0x144>
 80092fe:	0018      	movs	r0, r3
 8009300:	e7a8      	b.n	8009254 <_printf_i+0x144>
 8009302:	0022      	movs	r2, r4
 8009304:	2301      	movs	r3, #1
 8009306:	9906      	ldr	r1, [sp, #24]
 8009308:	9805      	ldr	r0, [sp, #20]
 800930a:	9e07      	ldr	r6, [sp, #28]
 800930c:	3219      	adds	r2, #25
 800930e:	47b0      	blx	r6
 8009310:	3001      	adds	r0, #1
 8009312:	d09d      	beq.n	8009250 <_printf_i+0x140>
 8009314:	3501      	adds	r5, #1
 8009316:	68e3      	ldr	r3, [r4, #12]
 8009318:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800931a:	1a9b      	subs	r3, r3, r2
 800931c:	42ab      	cmp	r3, r5
 800931e:	dcf0      	bgt.n	8009302 <_printf_i+0x1f2>
 8009320:	e7e9      	b.n	80092f6 <_printf_i+0x1e6>
 8009322:	2500      	movs	r5, #0
 8009324:	e7f7      	b.n	8009316 <_printf_i+0x206>
 8009326:	46c0      	nop			; (mov r8, r8)
 8009328:	0800ba0e 	.word	0x0800ba0e
 800932c:	0800ba1f 	.word	0x0800ba1f

08009330 <std>:
 8009330:	2300      	movs	r3, #0
 8009332:	b510      	push	{r4, lr}
 8009334:	0004      	movs	r4, r0
 8009336:	6003      	str	r3, [r0, #0]
 8009338:	6043      	str	r3, [r0, #4]
 800933a:	6083      	str	r3, [r0, #8]
 800933c:	8181      	strh	r1, [r0, #12]
 800933e:	6643      	str	r3, [r0, #100]	; 0x64
 8009340:	81c2      	strh	r2, [r0, #14]
 8009342:	6103      	str	r3, [r0, #16]
 8009344:	6143      	str	r3, [r0, #20]
 8009346:	6183      	str	r3, [r0, #24]
 8009348:	0019      	movs	r1, r3
 800934a:	2208      	movs	r2, #8
 800934c:	305c      	adds	r0, #92	; 0x5c
 800934e:	f000 f91f 	bl	8009590 <memset>
 8009352:	4b0b      	ldr	r3, [pc, #44]	; (8009380 <std+0x50>)
 8009354:	6224      	str	r4, [r4, #32]
 8009356:	6263      	str	r3, [r4, #36]	; 0x24
 8009358:	4b0a      	ldr	r3, [pc, #40]	; (8009384 <std+0x54>)
 800935a:	62a3      	str	r3, [r4, #40]	; 0x28
 800935c:	4b0a      	ldr	r3, [pc, #40]	; (8009388 <std+0x58>)
 800935e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009360:	4b0a      	ldr	r3, [pc, #40]	; (800938c <std+0x5c>)
 8009362:	6323      	str	r3, [r4, #48]	; 0x30
 8009364:	4b0a      	ldr	r3, [pc, #40]	; (8009390 <std+0x60>)
 8009366:	429c      	cmp	r4, r3
 8009368:	d005      	beq.n	8009376 <std+0x46>
 800936a:	4b0a      	ldr	r3, [pc, #40]	; (8009394 <std+0x64>)
 800936c:	429c      	cmp	r4, r3
 800936e:	d002      	beq.n	8009376 <std+0x46>
 8009370:	4b09      	ldr	r3, [pc, #36]	; (8009398 <std+0x68>)
 8009372:	429c      	cmp	r4, r3
 8009374:	d103      	bne.n	800937e <std+0x4e>
 8009376:	0020      	movs	r0, r4
 8009378:	3058      	adds	r0, #88	; 0x58
 800937a:	f000 f98d 	bl	8009698 <__retarget_lock_init_recursive>
 800937e:	bd10      	pop	{r4, pc}
 8009380:	080094f9 	.word	0x080094f9
 8009384:	08009521 	.word	0x08009521
 8009388:	08009559 	.word	0x08009559
 800938c:	08009585 	.word	0x08009585
 8009390:	20000514 	.word	0x20000514
 8009394:	2000057c 	.word	0x2000057c
 8009398:	200005e4 	.word	0x200005e4

0800939c <stdio_exit_handler>:
 800939c:	b510      	push	{r4, lr}
 800939e:	4a03      	ldr	r2, [pc, #12]	; (80093ac <stdio_exit_handler+0x10>)
 80093a0:	4903      	ldr	r1, [pc, #12]	; (80093b0 <stdio_exit_handler+0x14>)
 80093a2:	4804      	ldr	r0, [pc, #16]	; (80093b4 <stdio_exit_handler+0x18>)
 80093a4:	f000 f86c 	bl	8009480 <_fwalk_sglue>
 80093a8:	bd10      	pop	{r4, pc}
 80093aa:	46c0      	nop			; (mov r8, r8)
 80093ac:	2000000c 	.word	0x2000000c
 80093b0:	0800b10d 	.word	0x0800b10d
 80093b4:	20000018 	.word	0x20000018

080093b8 <cleanup_stdio>:
 80093b8:	6841      	ldr	r1, [r0, #4]
 80093ba:	4b0b      	ldr	r3, [pc, #44]	; (80093e8 <cleanup_stdio+0x30>)
 80093bc:	b510      	push	{r4, lr}
 80093be:	0004      	movs	r4, r0
 80093c0:	4299      	cmp	r1, r3
 80093c2:	d001      	beq.n	80093c8 <cleanup_stdio+0x10>
 80093c4:	f001 fea2 	bl	800b10c <_fflush_r>
 80093c8:	68a1      	ldr	r1, [r4, #8]
 80093ca:	4b08      	ldr	r3, [pc, #32]	; (80093ec <cleanup_stdio+0x34>)
 80093cc:	4299      	cmp	r1, r3
 80093ce:	d002      	beq.n	80093d6 <cleanup_stdio+0x1e>
 80093d0:	0020      	movs	r0, r4
 80093d2:	f001 fe9b 	bl	800b10c <_fflush_r>
 80093d6:	68e1      	ldr	r1, [r4, #12]
 80093d8:	4b05      	ldr	r3, [pc, #20]	; (80093f0 <cleanup_stdio+0x38>)
 80093da:	4299      	cmp	r1, r3
 80093dc:	d002      	beq.n	80093e4 <cleanup_stdio+0x2c>
 80093de:	0020      	movs	r0, r4
 80093e0:	f001 fe94 	bl	800b10c <_fflush_r>
 80093e4:	bd10      	pop	{r4, pc}
 80093e6:	46c0      	nop			; (mov r8, r8)
 80093e8:	20000514 	.word	0x20000514
 80093ec:	2000057c 	.word	0x2000057c
 80093f0:	200005e4 	.word	0x200005e4

080093f4 <global_stdio_init.part.0>:
 80093f4:	b510      	push	{r4, lr}
 80093f6:	4b09      	ldr	r3, [pc, #36]	; (800941c <global_stdio_init.part.0+0x28>)
 80093f8:	4a09      	ldr	r2, [pc, #36]	; (8009420 <global_stdio_init.part.0+0x2c>)
 80093fa:	2104      	movs	r1, #4
 80093fc:	601a      	str	r2, [r3, #0]
 80093fe:	4809      	ldr	r0, [pc, #36]	; (8009424 <global_stdio_init.part.0+0x30>)
 8009400:	2200      	movs	r2, #0
 8009402:	f7ff ff95 	bl	8009330 <std>
 8009406:	2201      	movs	r2, #1
 8009408:	2109      	movs	r1, #9
 800940a:	4807      	ldr	r0, [pc, #28]	; (8009428 <global_stdio_init.part.0+0x34>)
 800940c:	f7ff ff90 	bl	8009330 <std>
 8009410:	2202      	movs	r2, #2
 8009412:	2112      	movs	r1, #18
 8009414:	4805      	ldr	r0, [pc, #20]	; (800942c <global_stdio_init.part.0+0x38>)
 8009416:	f7ff ff8b 	bl	8009330 <std>
 800941a:	bd10      	pop	{r4, pc}
 800941c:	2000064c 	.word	0x2000064c
 8009420:	0800939d 	.word	0x0800939d
 8009424:	20000514 	.word	0x20000514
 8009428:	2000057c 	.word	0x2000057c
 800942c:	200005e4 	.word	0x200005e4

08009430 <__sfp_lock_acquire>:
 8009430:	b510      	push	{r4, lr}
 8009432:	4802      	ldr	r0, [pc, #8]	; (800943c <__sfp_lock_acquire+0xc>)
 8009434:	f000 f931 	bl	800969a <__retarget_lock_acquire_recursive>
 8009438:	bd10      	pop	{r4, pc}
 800943a:	46c0      	nop			; (mov r8, r8)
 800943c:	20000655 	.word	0x20000655

08009440 <__sfp_lock_release>:
 8009440:	b510      	push	{r4, lr}
 8009442:	4802      	ldr	r0, [pc, #8]	; (800944c <__sfp_lock_release+0xc>)
 8009444:	f000 f92a 	bl	800969c <__retarget_lock_release_recursive>
 8009448:	bd10      	pop	{r4, pc}
 800944a:	46c0      	nop			; (mov r8, r8)
 800944c:	20000655 	.word	0x20000655

08009450 <__sinit>:
 8009450:	b510      	push	{r4, lr}
 8009452:	0004      	movs	r4, r0
 8009454:	f7ff ffec 	bl	8009430 <__sfp_lock_acquire>
 8009458:	6a23      	ldr	r3, [r4, #32]
 800945a:	2b00      	cmp	r3, #0
 800945c:	d002      	beq.n	8009464 <__sinit+0x14>
 800945e:	f7ff ffef 	bl	8009440 <__sfp_lock_release>
 8009462:	bd10      	pop	{r4, pc}
 8009464:	4b04      	ldr	r3, [pc, #16]	; (8009478 <__sinit+0x28>)
 8009466:	6223      	str	r3, [r4, #32]
 8009468:	4b04      	ldr	r3, [pc, #16]	; (800947c <__sinit+0x2c>)
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	2b00      	cmp	r3, #0
 800946e:	d1f6      	bne.n	800945e <__sinit+0xe>
 8009470:	f7ff ffc0 	bl	80093f4 <global_stdio_init.part.0>
 8009474:	e7f3      	b.n	800945e <__sinit+0xe>
 8009476:	46c0      	nop			; (mov r8, r8)
 8009478:	080093b9 	.word	0x080093b9
 800947c:	2000064c 	.word	0x2000064c

08009480 <_fwalk_sglue>:
 8009480:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009482:	0014      	movs	r4, r2
 8009484:	2600      	movs	r6, #0
 8009486:	9000      	str	r0, [sp, #0]
 8009488:	9101      	str	r1, [sp, #4]
 800948a:	68a5      	ldr	r5, [r4, #8]
 800948c:	6867      	ldr	r7, [r4, #4]
 800948e:	3f01      	subs	r7, #1
 8009490:	d504      	bpl.n	800949c <_fwalk_sglue+0x1c>
 8009492:	6824      	ldr	r4, [r4, #0]
 8009494:	2c00      	cmp	r4, #0
 8009496:	d1f8      	bne.n	800948a <_fwalk_sglue+0xa>
 8009498:	0030      	movs	r0, r6
 800949a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800949c:	89ab      	ldrh	r3, [r5, #12]
 800949e:	2b01      	cmp	r3, #1
 80094a0:	d908      	bls.n	80094b4 <_fwalk_sglue+0x34>
 80094a2:	220e      	movs	r2, #14
 80094a4:	5eab      	ldrsh	r3, [r5, r2]
 80094a6:	3301      	adds	r3, #1
 80094a8:	d004      	beq.n	80094b4 <_fwalk_sglue+0x34>
 80094aa:	0029      	movs	r1, r5
 80094ac:	9800      	ldr	r0, [sp, #0]
 80094ae:	9b01      	ldr	r3, [sp, #4]
 80094b0:	4798      	blx	r3
 80094b2:	4306      	orrs	r6, r0
 80094b4:	3568      	adds	r5, #104	; 0x68
 80094b6:	e7ea      	b.n	800948e <_fwalk_sglue+0xe>

080094b8 <siprintf>:
 80094b8:	b40e      	push	{r1, r2, r3}
 80094ba:	b500      	push	{lr}
 80094bc:	490b      	ldr	r1, [pc, #44]	; (80094ec <siprintf+0x34>)
 80094be:	b09c      	sub	sp, #112	; 0x70
 80094c0:	ab1d      	add	r3, sp, #116	; 0x74
 80094c2:	9002      	str	r0, [sp, #8]
 80094c4:	9006      	str	r0, [sp, #24]
 80094c6:	9107      	str	r1, [sp, #28]
 80094c8:	9104      	str	r1, [sp, #16]
 80094ca:	4809      	ldr	r0, [pc, #36]	; (80094f0 <siprintf+0x38>)
 80094cc:	4909      	ldr	r1, [pc, #36]	; (80094f4 <siprintf+0x3c>)
 80094ce:	cb04      	ldmia	r3!, {r2}
 80094d0:	9105      	str	r1, [sp, #20]
 80094d2:	6800      	ldr	r0, [r0, #0]
 80094d4:	a902      	add	r1, sp, #8
 80094d6:	9301      	str	r3, [sp, #4]
 80094d8:	f001 fc8e 	bl	800adf8 <_svfiprintf_r>
 80094dc:	2200      	movs	r2, #0
 80094de:	9b02      	ldr	r3, [sp, #8]
 80094e0:	701a      	strb	r2, [r3, #0]
 80094e2:	b01c      	add	sp, #112	; 0x70
 80094e4:	bc08      	pop	{r3}
 80094e6:	b003      	add	sp, #12
 80094e8:	4718      	bx	r3
 80094ea:	46c0      	nop			; (mov r8, r8)
 80094ec:	7fffffff 	.word	0x7fffffff
 80094f0:	20000064 	.word	0x20000064
 80094f4:	ffff0208 	.word	0xffff0208

080094f8 <__sread>:
 80094f8:	b570      	push	{r4, r5, r6, lr}
 80094fa:	000c      	movs	r4, r1
 80094fc:	250e      	movs	r5, #14
 80094fe:	5f49      	ldrsh	r1, [r1, r5]
 8009500:	f000 f878 	bl	80095f4 <_read_r>
 8009504:	2800      	cmp	r0, #0
 8009506:	db03      	blt.n	8009510 <__sread+0x18>
 8009508:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800950a:	181b      	adds	r3, r3, r0
 800950c:	6563      	str	r3, [r4, #84]	; 0x54
 800950e:	bd70      	pop	{r4, r5, r6, pc}
 8009510:	89a3      	ldrh	r3, [r4, #12]
 8009512:	4a02      	ldr	r2, [pc, #8]	; (800951c <__sread+0x24>)
 8009514:	4013      	ands	r3, r2
 8009516:	81a3      	strh	r3, [r4, #12]
 8009518:	e7f9      	b.n	800950e <__sread+0x16>
 800951a:	46c0      	nop			; (mov r8, r8)
 800951c:	ffffefff 	.word	0xffffefff

08009520 <__swrite>:
 8009520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009522:	001f      	movs	r7, r3
 8009524:	898b      	ldrh	r3, [r1, #12]
 8009526:	0005      	movs	r5, r0
 8009528:	000c      	movs	r4, r1
 800952a:	0016      	movs	r6, r2
 800952c:	05db      	lsls	r3, r3, #23
 800952e:	d505      	bpl.n	800953c <__swrite+0x1c>
 8009530:	230e      	movs	r3, #14
 8009532:	5ec9      	ldrsh	r1, [r1, r3]
 8009534:	2200      	movs	r2, #0
 8009536:	2302      	movs	r3, #2
 8009538:	f000 f848 	bl	80095cc <_lseek_r>
 800953c:	89a3      	ldrh	r3, [r4, #12]
 800953e:	4a05      	ldr	r2, [pc, #20]	; (8009554 <__swrite+0x34>)
 8009540:	0028      	movs	r0, r5
 8009542:	4013      	ands	r3, r2
 8009544:	81a3      	strh	r3, [r4, #12]
 8009546:	0032      	movs	r2, r6
 8009548:	230e      	movs	r3, #14
 800954a:	5ee1      	ldrsh	r1, [r4, r3]
 800954c:	003b      	movs	r3, r7
 800954e:	f000 f865 	bl	800961c <_write_r>
 8009552:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009554:	ffffefff 	.word	0xffffefff

08009558 <__sseek>:
 8009558:	b570      	push	{r4, r5, r6, lr}
 800955a:	000c      	movs	r4, r1
 800955c:	250e      	movs	r5, #14
 800955e:	5f49      	ldrsh	r1, [r1, r5]
 8009560:	f000 f834 	bl	80095cc <_lseek_r>
 8009564:	89a3      	ldrh	r3, [r4, #12]
 8009566:	1c42      	adds	r2, r0, #1
 8009568:	d103      	bne.n	8009572 <__sseek+0x1a>
 800956a:	4a05      	ldr	r2, [pc, #20]	; (8009580 <__sseek+0x28>)
 800956c:	4013      	ands	r3, r2
 800956e:	81a3      	strh	r3, [r4, #12]
 8009570:	bd70      	pop	{r4, r5, r6, pc}
 8009572:	2280      	movs	r2, #128	; 0x80
 8009574:	0152      	lsls	r2, r2, #5
 8009576:	4313      	orrs	r3, r2
 8009578:	81a3      	strh	r3, [r4, #12]
 800957a:	6560      	str	r0, [r4, #84]	; 0x54
 800957c:	e7f8      	b.n	8009570 <__sseek+0x18>
 800957e:	46c0      	nop			; (mov r8, r8)
 8009580:	ffffefff 	.word	0xffffefff

08009584 <__sclose>:
 8009584:	b510      	push	{r4, lr}
 8009586:	230e      	movs	r3, #14
 8009588:	5ec9      	ldrsh	r1, [r1, r3]
 800958a:	f000 f80d 	bl	80095a8 <_close_r>
 800958e:	bd10      	pop	{r4, pc}

08009590 <memset>:
 8009590:	0003      	movs	r3, r0
 8009592:	1882      	adds	r2, r0, r2
 8009594:	4293      	cmp	r3, r2
 8009596:	d100      	bne.n	800959a <memset+0xa>
 8009598:	4770      	bx	lr
 800959a:	7019      	strb	r1, [r3, #0]
 800959c:	3301      	adds	r3, #1
 800959e:	e7f9      	b.n	8009594 <memset+0x4>

080095a0 <_localeconv_r>:
 80095a0:	4800      	ldr	r0, [pc, #0]	; (80095a4 <_localeconv_r+0x4>)
 80095a2:	4770      	bx	lr
 80095a4:	20000158 	.word	0x20000158

080095a8 <_close_r>:
 80095a8:	2300      	movs	r3, #0
 80095aa:	b570      	push	{r4, r5, r6, lr}
 80095ac:	4d06      	ldr	r5, [pc, #24]	; (80095c8 <_close_r+0x20>)
 80095ae:	0004      	movs	r4, r0
 80095b0:	0008      	movs	r0, r1
 80095b2:	602b      	str	r3, [r5, #0]
 80095b4:	f7fa fcb3 	bl	8003f1e <_close>
 80095b8:	1c43      	adds	r3, r0, #1
 80095ba:	d103      	bne.n	80095c4 <_close_r+0x1c>
 80095bc:	682b      	ldr	r3, [r5, #0]
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d000      	beq.n	80095c4 <_close_r+0x1c>
 80095c2:	6023      	str	r3, [r4, #0]
 80095c4:	bd70      	pop	{r4, r5, r6, pc}
 80095c6:	46c0      	nop			; (mov r8, r8)
 80095c8:	20000650 	.word	0x20000650

080095cc <_lseek_r>:
 80095cc:	b570      	push	{r4, r5, r6, lr}
 80095ce:	0004      	movs	r4, r0
 80095d0:	0008      	movs	r0, r1
 80095d2:	0011      	movs	r1, r2
 80095d4:	001a      	movs	r2, r3
 80095d6:	2300      	movs	r3, #0
 80095d8:	4d05      	ldr	r5, [pc, #20]	; (80095f0 <_lseek_r+0x24>)
 80095da:	602b      	str	r3, [r5, #0]
 80095dc:	f7fa fcc0 	bl	8003f60 <_lseek>
 80095e0:	1c43      	adds	r3, r0, #1
 80095e2:	d103      	bne.n	80095ec <_lseek_r+0x20>
 80095e4:	682b      	ldr	r3, [r5, #0]
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d000      	beq.n	80095ec <_lseek_r+0x20>
 80095ea:	6023      	str	r3, [r4, #0]
 80095ec:	bd70      	pop	{r4, r5, r6, pc}
 80095ee:	46c0      	nop			; (mov r8, r8)
 80095f0:	20000650 	.word	0x20000650

080095f4 <_read_r>:
 80095f4:	b570      	push	{r4, r5, r6, lr}
 80095f6:	0004      	movs	r4, r0
 80095f8:	0008      	movs	r0, r1
 80095fa:	0011      	movs	r1, r2
 80095fc:	001a      	movs	r2, r3
 80095fe:	2300      	movs	r3, #0
 8009600:	4d05      	ldr	r5, [pc, #20]	; (8009618 <_read_r+0x24>)
 8009602:	602b      	str	r3, [r5, #0]
 8009604:	f7fa fc52 	bl	8003eac <_read>
 8009608:	1c43      	adds	r3, r0, #1
 800960a:	d103      	bne.n	8009614 <_read_r+0x20>
 800960c:	682b      	ldr	r3, [r5, #0]
 800960e:	2b00      	cmp	r3, #0
 8009610:	d000      	beq.n	8009614 <_read_r+0x20>
 8009612:	6023      	str	r3, [r4, #0]
 8009614:	bd70      	pop	{r4, r5, r6, pc}
 8009616:	46c0      	nop			; (mov r8, r8)
 8009618:	20000650 	.word	0x20000650

0800961c <_write_r>:
 800961c:	b570      	push	{r4, r5, r6, lr}
 800961e:	0004      	movs	r4, r0
 8009620:	0008      	movs	r0, r1
 8009622:	0011      	movs	r1, r2
 8009624:	001a      	movs	r2, r3
 8009626:	2300      	movs	r3, #0
 8009628:	4d05      	ldr	r5, [pc, #20]	; (8009640 <_write_r+0x24>)
 800962a:	602b      	str	r3, [r5, #0]
 800962c:	f7fa fc5b 	bl	8003ee6 <_write>
 8009630:	1c43      	adds	r3, r0, #1
 8009632:	d103      	bne.n	800963c <_write_r+0x20>
 8009634:	682b      	ldr	r3, [r5, #0]
 8009636:	2b00      	cmp	r3, #0
 8009638:	d000      	beq.n	800963c <_write_r+0x20>
 800963a:	6023      	str	r3, [r4, #0]
 800963c:	bd70      	pop	{r4, r5, r6, pc}
 800963e:	46c0      	nop			; (mov r8, r8)
 8009640:	20000650 	.word	0x20000650

08009644 <__errno>:
 8009644:	4b01      	ldr	r3, [pc, #4]	; (800964c <__errno+0x8>)
 8009646:	6818      	ldr	r0, [r3, #0]
 8009648:	4770      	bx	lr
 800964a:	46c0      	nop			; (mov r8, r8)
 800964c:	20000064 	.word	0x20000064

08009650 <__libc_init_array>:
 8009650:	b570      	push	{r4, r5, r6, lr}
 8009652:	2600      	movs	r6, #0
 8009654:	4c0c      	ldr	r4, [pc, #48]	; (8009688 <__libc_init_array+0x38>)
 8009656:	4d0d      	ldr	r5, [pc, #52]	; (800968c <__libc_init_array+0x3c>)
 8009658:	1b64      	subs	r4, r4, r5
 800965a:	10a4      	asrs	r4, r4, #2
 800965c:	42a6      	cmp	r6, r4
 800965e:	d109      	bne.n	8009674 <__libc_init_array+0x24>
 8009660:	2600      	movs	r6, #0
 8009662:	f002 f923 	bl	800b8ac <_init>
 8009666:	4c0a      	ldr	r4, [pc, #40]	; (8009690 <__libc_init_array+0x40>)
 8009668:	4d0a      	ldr	r5, [pc, #40]	; (8009694 <__libc_init_array+0x44>)
 800966a:	1b64      	subs	r4, r4, r5
 800966c:	10a4      	asrs	r4, r4, #2
 800966e:	42a6      	cmp	r6, r4
 8009670:	d105      	bne.n	800967e <__libc_init_array+0x2e>
 8009672:	bd70      	pop	{r4, r5, r6, pc}
 8009674:	00b3      	lsls	r3, r6, #2
 8009676:	58eb      	ldr	r3, [r5, r3]
 8009678:	4798      	blx	r3
 800967a:	3601      	adds	r6, #1
 800967c:	e7ee      	b.n	800965c <__libc_init_array+0xc>
 800967e:	00b3      	lsls	r3, r6, #2
 8009680:	58eb      	ldr	r3, [r5, r3]
 8009682:	4798      	blx	r3
 8009684:	3601      	adds	r6, #1
 8009686:	e7f2      	b.n	800966e <__libc_init_array+0x1e>
 8009688:	0800bd74 	.word	0x0800bd74
 800968c:	0800bd74 	.word	0x0800bd74
 8009690:	0800bd78 	.word	0x0800bd78
 8009694:	0800bd74 	.word	0x0800bd74

08009698 <__retarget_lock_init_recursive>:
 8009698:	4770      	bx	lr

0800969a <__retarget_lock_acquire_recursive>:
 800969a:	4770      	bx	lr

0800969c <__retarget_lock_release_recursive>:
 800969c:	4770      	bx	lr

0800969e <memchr>:
 800969e:	b2c9      	uxtb	r1, r1
 80096a0:	1882      	adds	r2, r0, r2
 80096a2:	4290      	cmp	r0, r2
 80096a4:	d101      	bne.n	80096aa <memchr+0xc>
 80096a6:	2000      	movs	r0, #0
 80096a8:	4770      	bx	lr
 80096aa:	7803      	ldrb	r3, [r0, #0]
 80096ac:	428b      	cmp	r3, r1
 80096ae:	d0fb      	beq.n	80096a8 <memchr+0xa>
 80096b0:	3001      	adds	r0, #1
 80096b2:	e7f6      	b.n	80096a2 <memchr+0x4>

080096b4 <quorem>:
 80096b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80096b6:	6902      	ldr	r2, [r0, #16]
 80096b8:	690b      	ldr	r3, [r1, #16]
 80096ba:	b089      	sub	sp, #36	; 0x24
 80096bc:	0007      	movs	r7, r0
 80096be:	9104      	str	r1, [sp, #16]
 80096c0:	2000      	movs	r0, #0
 80096c2:	429a      	cmp	r2, r3
 80096c4:	db69      	blt.n	800979a <quorem+0xe6>
 80096c6:	3b01      	subs	r3, #1
 80096c8:	009c      	lsls	r4, r3, #2
 80096ca:	9301      	str	r3, [sp, #4]
 80096cc:	000b      	movs	r3, r1
 80096ce:	3314      	adds	r3, #20
 80096d0:	9306      	str	r3, [sp, #24]
 80096d2:	191b      	adds	r3, r3, r4
 80096d4:	9305      	str	r3, [sp, #20]
 80096d6:	003b      	movs	r3, r7
 80096d8:	3314      	adds	r3, #20
 80096da:	9303      	str	r3, [sp, #12]
 80096dc:	191c      	adds	r4, r3, r4
 80096de:	9b05      	ldr	r3, [sp, #20]
 80096e0:	6826      	ldr	r6, [r4, #0]
 80096e2:	681d      	ldr	r5, [r3, #0]
 80096e4:	0030      	movs	r0, r6
 80096e6:	3501      	adds	r5, #1
 80096e8:	0029      	movs	r1, r5
 80096ea:	f7f6 fd29 	bl	8000140 <__udivsi3>
 80096ee:	9002      	str	r0, [sp, #8]
 80096f0:	42ae      	cmp	r6, r5
 80096f2:	d329      	bcc.n	8009748 <quorem+0x94>
 80096f4:	9b06      	ldr	r3, [sp, #24]
 80096f6:	2600      	movs	r6, #0
 80096f8:	469c      	mov	ip, r3
 80096fa:	9d03      	ldr	r5, [sp, #12]
 80096fc:	9606      	str	r6, [sp, #24]
 80096fe:	4662      	mov	r2, ip
 8009700:	ca08      	ldmia	r2!, {r3}
 8009702:	6828      	ldr	r0, [r5, #0]
 8009704:	4694      	mov	ip, r2
 8009706:	9a02      	ldr	r2, [sp, #8]
 8009708:	b299      	uxth	r1, r3
 800970a:	4351      	muls	r1, r2
 800970c:	0c1b      	lsrs	r3, r3, #16
 800970e:	4353      	muls	r3, r2
 8009710:	1989      	adds	r1, r1, r6
 8009712:	0c0a      	lsrs	r2, r1, #16
 8009714:	189b      	adds	r3, r3, r2
 8009716:	9307      	str	r3, [sp, #28]
 8009718:	0c1e      	lsrs	r6, r3, #16
 800971a:	9b06      	ldr	r3, [sp, #24]
 800971c:	b282      	uxth	r2, r0
 800971e:	18d2      	adds	r2, r2, r3
 8009720:	466b      	mov	r3, sp
 8009722:	b289      	uxth	r1, r1
 8009724:	8b9b      	ldrh	r3, [r3, #28]
 8009726:	1a52      	subs	r2, r2, r1
 8009728:	0c01      	lsrs	r1, r0, #16
 800972a:	1ac9      	subs	r1, r1, r3
 800972c:	1413      	asrs	r3, r2, #16
 800972e:	18cb      	adds	r3, r1, r3
 8009730:	1419      	asrs	r1, r3, #16
 8009732:	b292      	uxth	r2, r2
 8009734:	041b      	lsls	r3, r3, #16
 8009736:	4313      	orrs	r3, r2
 8009738:	c508      	stmia	r5!, {r3}
 800973a:	9b05      	ldr	r3, [sp, #20]
 800973c:	9106      	str	r1, [sp, #24]
 800973e:	4563      	cmp	r3, ip
 8009740:	d2dd      	bcs.n	80096fe <quorem+0x4a>
 8009742:	6823      	ldr	r3, [r4, #0]
 8009744:	2b00      	cmp	r3, #0
 8009746:	d030      	beq.n	80097aa <quorem+0xf6>
 8009748:	0038      	movs	r0, r7
 800974a:	9904      	ldr	r1, [sp, #16]
 800974c:	f001 f9de 	bl	800ab0c <__mcmp>
 8009750:	2800      	cmp	r0, #0
 8009752:	db21      	blt.n	8009798 <quorem+0xe4>
 8009754:	0038      	movs	r0, r7
 8009756:	2600      	movs	r6, #0
 8009758:	9b02      	ldr	r3, [sp, #8]
 800975a:	9c04      	ldr	r4, [sp, #16]
 800975c:	3301      	adds	r3, #1
 800975e:	9302      	str	r3, [sp, #8]
 8009760:	3014      	adds	r0, #20
 8009762:	3414      	adds	r4, #20
 8009764:	6803      	ldr	r3, [r0, #0]
 8009766:	cc02      	ldmia	r4!, {r1}
 8009768:	b29d      	uxth	r5, r3
 800976a:	19ad      	adds	r5, r5, r6
 800976c:	b28a      	uxth	r2, r1
 800976e:	1aaa      	subs	r2, r5, r2
 8009770:	0c09      	lsrs	r1, r1, #16
 8009772:	0c1b      	lsrs	r3, r3, #16
 8009774:	1a5b      	subs	r3, r3, r1
 8009776:	1411      	asrs	r1, r2, #16
 8009778:	185b      	adds	r3, r3, r1
 800977a:	141e      	asrs	r6, r3, #16
 800977c:	b292      	uxth	r2, r2
 800977e:	041b      	lsls	r3, r3, #16
 8009780:	4313      	orrs	r3, r2
 8009782:	c008      	stmia	r0!, {r3}
 8009784:	9b05      	ldr	r3, [sp, #20]
 8009786:	42a3      	cmp	r3, r4
 8009788:	d2ec      	bcs.n	8009764 <quorem+0xb0>
 800978a:	9b01      	ldr	r3, [sp, #4]
 800978c:	9a03      	ldr	r2, [sp, #12]
 800978e:	009b      	lsls	r3, r3, #2
 8009790:	18d3      	adds	r3, r2, r3
 8009792:	681a      	ldr	r2, [r3, #0]
 8009794:	2a00      	cmp	r2, #0
 8009796:	d015      	beq.n	80097c4 <quorem+0x110>
 8009798:	9802      	ldr	r0, [sp, #8]
 800979a:	b009      	add	sp, #36	; 0x24
 800979c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800979e:	6823      	ldr	r3, [r4, #0]
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d106      	bne.n	80097b2 <quorem+0xfe>
 80097a4:	9b01      	ldr	r3, [sp, #4]
 80097a6:	3b01      	subs	r3, #1
 80097a8:	9301      	str	r3, [sp, #4]
 80097aa:	9b03      	ldr	r3, [sp, #12]
 80097ac:	3c04      	subs	r4, #4
 80097ae:	42a3      	cmp	r3, r4
 80097b0:	d3f5      	bcc.n	800979e <quorem+0xea>
 80097b2:	9b01      	ldr	r3, [sp, #4]
 80097b4:	613b      	str	r3, [r7, #16]
 80097b6:	e7c7      	b.n	8009748 <quorem+0x94>
 80097b8:	681a      	ldr	r2, [r3, #0]
 80097ba:	2a00      	cmp	r2, #0
 80097bc:	d106      	bne.n	80097cc <quorem+0x118>
 80097be:	9a01      	ldr	r2, [sp, #4]
 80097c0:	3a01      	subs	r2, #1
 80097c2:	9201      	str	r2, [sp, #4]
 80097c4:	9a03      	ldr	r2, [sp, #12]
 80097c6:	3b04      	subs	r3, #4
 80097c8:	429a      	cmp	r2, r3
 80097ca:	d3f5      	bcc.n	80097b8 <quorem+0x104>
 80097cc:	9b01      	ldr	r3, [sp, #4]
 80097ce:	613b      	str	r3, [r7, #16]
 80097d0:	e7e2      	b.n	8009798 <quorem+0xe4>
	...

080097d4 <_dtoa_r>:
 80097d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80097d6:	0014      	movs	r4, r2
 80097d8:	001d      	movs	r5, r3
 80097da:	69c6      	ldr	r6, [r0, #28]
 80097dc:	b09d      	sub	sp, #116	; 0x74
 80097de:	9408      	str	r4, [sp, #32]
 80097e0:	9509      	str	r5, [sp, #36]	; 0x24
 80097e2:	9f25      	ldr	r7, [sp, #148]	; 0x94
 80097e4:	9004      	str	r0, [sp, #16]
 80097e6:	2e00      	cmp	r6, #0
 80097e8:	d10f      	bne.n	800980a <_dtoa_r+0x36>
 80097ea:	2010      	movs	r0, #16
 80097ec:	f000 fe4a 	bl	800a484 <malloc>
 80097f0:	9b04      	ldr	r3, [sp, #16]
 80097f2:	1e02      	subs	r2, r0, #0
 80097f4:	61d8      	str	r0, [r3, #28]
 80097f6:	d104      	bne.n	8009802 <_dtoa_r+0x2e>
 80097f8:	21ef      	movs	r1, #239	; 0xef
 80097fa:	4bc6      	ldr	r3, [pc, #792]	; (8009b14 <_dtoa_r+0x340>)
 80097fc:	48c6      	ldr	r0, [pc, #792]	; (8009b18 <_dtoa_r+0x344>)
 80097fe:	f001 fcdf 	bl	800b1c0 <__assert_func>
 8009802:	6046      	str	r6, [r0, #4]
 8009804:	6086      	str	r6, [r0, #8]
 8009806:	6006      	str	r6, [r0, #0]
 8009808:	60c6      	str	r6, [r0, #12]
 800980a:	9b04      	ldr	r3, [sp, #16]
 800980c:	69db      	ldr	r3, [r3, #28]
 800980e:	6819      	ldr	r1, [r3, #0]
 8009810:	2900      	cmp	r1, #0
 8009812:	d00b      	beq.n	800982c <_dtoa_r+0x58>
 8009814:	685a      	ldr	r2, [r3, #4]
 8009816:	2301      	movs	r3, #1
 8009818:	4093      	lsls	r3, r2
 800981a:	604a      	str	r2, [r1, #4]
 800981c:	608b      	str	r3, [r1, #8]
 800981e:	9804      	ldr	r0, [sp, #16]
 8009820:	f000 ff32 	bl	800a688 <_Bfree>
 8009824:	2200      	movs	r2, #0
 8009826:	9b04      	ldr	r3, [sp, #16]
 8009828:	69db      	ldr	r3, [r3, #28]
 800982a:	601a      	str	r2, [r3, #0]
 800982c:	2d00      	cmp	r5, #0
 800982e:	da1e      	bge.n	800986e <_dtoa_r+0x9a>
 8009830:	2301      	movs	r3, #1
 8009832:	603b      	str	r3, [r7, #0]
 8009834:	006b      	lsls	r3, r5, #1
 8009836:	085b      	lsrs	r3, r3, #1
 8009838:	9309      	str	r3, [sp, #36]	; 0x24
 800983a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800983c:	4bb7      	ldr	r3, [pc, #732]	; (8009b1c <_dtoa_r+0x348>)
 800983e:	4ab7      	ldr	r2, [pc, #732]	; (8009b1c <_dtoa_r+0x348>)
 8009840:	403b      	ands	r3, r7
 8009842:	4293      	cmp	r3, r2
 8009844:	d116      	bne.n	8009874 <_dtoa_r+0xa0>
 8009846:	4bb6      	ldr	r3, [pc, #728]	; (8009b20 <_dtoa_r+0x34c>)
 8009848:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800984a:	6013      	str	r3, [r2, #0]
 800984c:	033b      	lsls	r3, r7, #12
 800984e:	0b1b      	lsrs	r3, r3, #12
 8009850:	4323      	orrs	r3, r4
 8009852:	d101      	bne.n	8009858 <_dtoa_r+0x84>
 8009854:	f000 fdb5 	bl	800a3c2 <_dtoa_r+0xbee>
 8009858:	4bb2      	ldr	r3, [pc, #712]	; (8009b24 <_dtoa_r+0x350>)
 800985a:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800985c:	9306      	str	r3, [sp, #24]
 800985e:	2a00      	cmp	r2, #0
 8009860:	d002      	beq.n	8009868 <_dtoa_r+0x94>
 8009862:	4bb1      	ldr	r3, [pc, #708]	; (8009b28 <_dtoa_r+0x354>)
 8009864:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009866:	6013      	str	r3, [r2, #0]
 8009868:	9806      	ldr	r0, [sp, #24]
 800986a:	b01d      	add	sp, #116	; 0x74
 800986c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800986e:	2300      	movs	r3, #0
 8009870:	603b      	str	r3, [r7, #0]
 8009872:	e7e2      	b.n	800983a <_dtoa_r+0x66>
 8009874:	9a08      	ldr	r2, [sp, #32]
 8009876:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009878:	9210      	str	r2, [sp, #64]	; 0x40
 800987a:	9311      	str	r3, [sp, #68]	; 0x44
 800987c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800987e:	9911      	ldr	r1, [sp, #68]	; 0x44
 8009880:	2200      	movs	r2, #0
 8009882:	2300      	movs	r3, #0
 8009884:	f7f6 fde2 	bl	800044c <__aeabi_dcmpeq>
 8009888:	1e06      	subs	r6, r0, #0
 800988a:	d009      	beq.n	80098a0 <_dtoa_r+0xcc>
 800988c:	2301      	movs	r3, #1
 800988e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009890:	6013      	str	r3, [r2, #0]
 8009892:	4ba6      	ldr	r3, [pc, #664]	; (8009b2c <_dtoa_r+0x358>)
 8009894:	9306      	str	r3, [sp, #24]
 8009896:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009898:	2b00      	cmp	r3, #0
 800989a:	d0e5      	beq.n	8009868 <_dtoa_r+0x94>
 800989c:	4ba4      	ldr	r3, [pc, #656]	; (8009b30 <_dtoa_r+0x35c>)
 800989e:	e7e1      	b.n	8009864 <_dtoa_r+0x90>
 80098a0:	ab1a      	add	r3, sp, #104	; 0x68
 80098a2:	9301      	str	r3, [sp, #4]
 80098a4:	ab1b      	add	r3, sp, #108	; 0x6c
 80098a6:	9300      	str	r3, [sp, #0]
 80098a8:	9804      	ldr	r0, [sp, #16]
 80098aa:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80098ac:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80098ae:	f001 f9e1 	bl	800ac74 <__d2b>
 80098b2:	007a      	lsls	r2, r7, #1
 80098b4:	9005      	str	r0, [sp, #20]
 80098b6:	0d52      	lsrs	r2, r2, #21
 80098b8:	d100      	bne.n	80098bc <_dtoa_r+0xe8>
 80098ba:	e07b      	b.n	80099b4 <_dtoa_r+0x1e0>
 80098bc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80098be:	9617      	str	r6, [sp, #92]	; 0x5c
 80098c0:	0319      	lsls	r1, r3, #12
 80098c2:	4b9c      	ldr	r3, [pc, #624]	; (8009b34 <_dtoa_r+0x360>)
 80098c4:	0b09      	lsrs	r1, r1, #12
 80098c6:	430b      	orrs	r3, r1
 80098c8:	499b      	ldr	r1, [pc, #620]	; (8009b38 <_dtoa_r+0x364>)
 80098ca:	1857      	adds	r7, r2, r1
 80098cc:	9810      	ldr	r0, [sp, #64]	; 0x40
 80098ce:	9911      	ldr	r1, [sp, #68]	; 0x44
 80098d0:	0019      	movs	r1, r3
 80098d2:	2200      	movs	r2, #0
 80098d4:	4b99      	ldr	r3, [pc, #612]	; (8009b3c <_dtoa_r+0x368>)
 80098d6:	f7f8 fb69 	bl	8001fac <__aeabi_dsub>
 80098da:	4a99      	ldr	r2, [pc, #612]	; (8009b40 <_dtoa_r+0x36c>)
 80098dc:	4b99      	ldr	r3, [pc, #612]	; (8009b44 <_dtoa_r+0x370>)
 80098de:	f7f8 f8a3 	bl	8001a28 <__aeabi_dmul>
 80098e2:	4a99      	ldr	r2, [pc, #612]	; (8009b48 <_dtoa_r+0x374>)
 80098e4:	4b99      	ldr	r3, [pc, #612]	; (8009b4c <_dtoa_r+0x378>)
 80098e6:	f7f7 f945 	bl	8000b74 <__aeabi_dadd>
 80098ea:	0004      	movs	r4, r0
 80098ec:	0038      	movs	r0, r7
 80098ee:	000d      	movs	r5, r1
 80098f0:	f7f8 ff32 	bl	8002758 <__aeabi_i2d>
 80098f4:	4a96      	ldr	r2, [pc, #600]	; (8009b50 <_dtoa_r+0x37c>)
 80098f6:	4b97      	ldr	r3, [pc, #604]	; (8009b54 <_dtoa_r+0x380>)
 80098f8:	f7f8 f896 	bl	8001a28 <__aeabi_dmul>
 80098fc:	0002      	movs	r2, r0
 80098fe:	000b      	movs	r3, r1
 8009900:	0020      	movs	r0, r4
 8009902:	0029      	movs	r1, r5
 8009904:	f7f7 f936 	bl	8000b74 <__aeabi_dadd>
 8009908:	0004      	movs	r4, r0
 800990a:	000d      	movs	r5, r1
 800990c:	f7f8 feee 	bl	80026ec <__aeabi_d2iz>
 8009910:	2200      	movs	r2, #0
 8009912:	9003      	str	r0, [sp, #12]
 8009914:	2300      	movs	r3, #0
 8009916:	0020      	movs	r0, r4
 8009918:	0029      	movs	r1, r5
 800991a:	f7f6 fd9d 	bl	8000458 <__aeabi_dcmplt>
 800991e:	2800      	cmp	r0, #0
 8009920:	d00b      	beq.n	800993a <_dtoa_r+0x166>
 8009922:	9803      	ldr	r0, [sp, #12]
 8009924:	f7f8 ff18 	bl	8002758 <__aeabi_i2d>
 8009928:	002b      	movs	r3, r5
 800992a:	0022      	movs	r2, r4
 800992c:	f7f6 fd8e 	bl	800044c <__aeabi_dcmpeq>
 8009930:	4243      	negs	r3, r0
 8009932:	4158      	adcs	r0, r3
 8009934:	9b03      	ldr	r3, [sp, #12]
 8009936:	1a1b      	subs	r3, r3, r0
 8009938:	9303      	str	r3, [sp, #12]
 800993a:	2301      	movs	r3, #1
 800993c:	9316      	str	r3, [sp, #88]	; 0x58
 800993e:	9b03      	ldr	r3, [sp, #12]
 8009940:	2b16      	cmp	r3, #22
 8009942:	d810      	bhi.n	8009966 <_dtoa_r+0x192>
 8009944:	9810      	ldr	r0, [sp, #64]	; 0x40
 8009946:	9911      	ldr	r1, [sp, #68]	; 0x44
 8009948:	9a03      	ldr	r2, [sp, #12]
 800994a:	4b83      	ldr	r3, [pc, #524]	; (8009b58 <_dtoa_r+0x384>)
 800994c:	00d2      	lsls	r2, r2, #3
 800994e:	189b      	adds	r3, r3, r2
 8009950:	681a      	ldr	r2, [r3, #0]
 8009952:	685b      	ldr	r3, [r3, #4]
 8009954:	f7f6 fd80 	bl	8000458 <__aeabi_dcmplt>
 8009958:	2800      	cmp	r0, #0
 800995a:	d047      	beq.n	80099ec <_dtoa_r+0x218>
 800995c:	9b03      	ldr	r3, [sp, #12]
 800995e:	3b01      	subs	r3, #1
 8009960:	9303      	str	r3, [sp, #12]
 8009962:	2300      	movs	r3, #0
 8009964:	9316      	str	r3, [sp, #88]	; 0x58
 8009966:	2200      	movs	r2, #0
 8009968:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800996a:	920a      	str	r2, [sp, #40]	; 0x28
 800996c:	1bdb      	subs	r3, r3, r7
 800996e:	1e5a      	subs	r2, r3, #1
 8009970:	d53e      	bpl.n	80099f0 <_dtoa_r+0x21c>
 8009972:	2201      	movs	r2, #1
 8009974:	1ad3      	subs	r3, r2, r3
 8009976:	930a      	str	r3, [sp, #40]	; 0x28
 8009978:	2300      	movs	r3, #0
 800997a:	930c      	str	r3, [sp, #48]	; 0x30
 800997c:	9b03      	ldr	r3, [sp, #12]
 800997e:	2b00      	cmp	r3, #0
 8009980:	db38      	blt.n	80099f4 <_dtoa_r+0x220>
 8009982:	9a03      	ldr	r2, [sp, #12]
 8009984:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009986:	4694      	mov	ip, r2
 8009988:	4463      	add	r3, ip
 800998a:	930c      	str	r3, [sp, #48]	; 0x30
 800998c:	2300      	movs	r3, #0
 800998e:	9213      	str	r2, [sp, #76]	; 0x4c
 8009990:	930d      	str	r3, [sp, #52]	; 0x34
 8009992:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009994:	2401      	movs	r4, #1
 8009996:	2b09      	cmp	r3, #9
 8009998:	d867      	bhi.n	8009a6a <_dtoa_r+0x296>
 800999a:	2b05      	cmp	r3, #5
 800999c:	dd02      	ble.n	80099a4 <_dtoa_r+0x1d0>
 800999e:	2400      	movs	r4, #0
 80099a0:	3b04      	subs	r3, #4
 80099a2:	9322      	str	r3, [sp, #136]	; 0x88
 80099a4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80099a6:	1e98      	subs	r0, r3, #2
 80099a8:	2803      	cmp	r0, #3
 80099aa:	d867      	bhi.n	8009a7c <_dtoa_r+0x2a8>
 80099ac:	f7f6 fbb4 	bl	8000118 <__gnu_thumb1_case_uqi>
 80099b0:	5b383a2b 	.word	0x5b383a2b
 80099b4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80099b6:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 80099b8:	18f6      	adds	r6, r6, r3
 80099ba:	4b68      	ldr	r3, [pc, #416]	; (8009b5c <_dtoa_r+0x388>)
 80099bc:	18f2      	adds	r2, r6, r3
 80099be:	2a20      	cmp	r2, #32
 80099c0:	dd0f      	ble.n	80099e2 <_dtoa_r+0x20e>
 80099c2:	2340      	movs	r3, #64	; 0x40
 80099c4:	1a9b      	subs	r3, r3, r2
 80099c6:	409f      	lsls	r7, r3
 80099c8:	4b65      	ldr	r3, [pc, #404]	; (8009b60 <_dtoa_r+0x38c>)
 80099ca:	0038      	movs	r0, r7
 80099cc:	18f3      	adds	r3, r6, r3
 80099ce:	40dc      	lsrs	r4, r3
 80099d0:	4320      	orrs	r0, r4
 80099d2:	f7f8 fef1 	bl	80027b8 <__aeabi_ui2d>
 80099d6:	2201      	movs	r2, #1
 80099d8:	4b62      	ldr	r3, [pc, #392]	; (8009b64 <_dtoa_r+0x390>)
 80099da:	1e77      	subs	r7, r6, #1
 80099dc:	18cb      	adds	r3, r1, r3
 80099de:	9217      	str	r2, [sp, #92]	; 0x5c
 80099e0:	e776      	b.n	80098d0 <_dtoa_r+0xfc>
 80099e2:	2320      	movs	r3, #32
 80099e4:	0020      	movs	r0, r4
 80099e6:	1a9b      	subs	r3, r3, r2
 80099e8:	4098      	lsls	r0, r3
 80099ea:	e7f2      	b.n	80099d2 <_dtoa_r+0x1fe>
 80099ec:	9016      	str	r0, [sp, #88]	; 0x58
 80099ee:	e7ba      	b.n	8009966 <_dtoa_r+0x192>
 80099f0:	920c      	str	r2, [sp, #48]	; 0x30
 80099f2:	e7c3      	b.n	800997c <_dtoa_r+0x1a8>
 80099f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80099f6:	9a03      	ldr	r2, [sp, #12]
 80099f8:	1a9b      	subs	r3, r3, r2
 80099fa:	930a      	str	r3, [sp, #40]	; 0x28
 80099fc:	4253      	negs	r3, r2
 80099fe:	930d      	str	r3, [sp, #52]	; 0x34
 8009a00:	2300      	movs	r3, #0
 8009a02:	9313      	str	r3, [sp, #76]	; 0x4c
 8009a04:	e7c5      	b.n	8009992 <_dtoa_r+0x1be>
 8009a06:	2300      	movs	r3, #0
 8009a08:	930f      	str	r3, [sp, #60]	; 0x3c
 8009a0a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009a0c:	930b      	str	r3, [sp, #44]	; 0x2c
 8009a0e:	9307      	str	r3, [sp, #28]
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	dc13      	bgt.n	8009a3c <_dtoa_r+0x268>
 8009a14:	2301      	movs	r3, #1
 8009a16:	001a      	movs	r2, r3
 8009a18:	930b      	str	r3, [sp, #44]	; 0x2c
 8009a1a:	9307      	str	r3, [sp, #28]
 8009a1c:	9223      	str	r2, [sp, #140]	; 0x8c
 8009a1e:	e00d      	b.n	8009a3c <_dtoa_r+0x268>
 8009a20:	2301      	movs	r3, #1
 8009a22:	e7f1      	b.n	8009a08 <_dtoa_r+0x234>
 8009a24:	2300      	movs	r3, #0
 8009a26:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8009a28:	930f      	str	r3, [sp, #60]	; 0x3c
 8009a2a:	4694      	mov	ip, r2
 8009a2c:	9b03      	ldr	r3, [sp, #12]
 8009a2e:	4463      	add	r3, ip
 8009a30:	930b      	str	r3, [sp, #44]	; 0x2c
 8009a32:	3301      	adds	r3, #1
 8009a34:	9307      	str	r3, [sp, #28]
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	dc00      	bgt.n	8009a3c <_dtoa_r+0x268>
 8009a3a:	2301      	movs	r3, #1
 8009a3c:	9a04      	ldr	r2, [sp, #16]
 8009a3e:	2100      	movs	r1, #0
 8009a40:	69d0      	ldr	r0, [r2, #28]
 8009a42:	2204      	movs	r2, #4
 8009a44:	0015      	movs	r5, r2
 8009a46:	3514      	adds	r5, #20
 8009a48:	429d      	cmp	r5, r3
 8009a4a:	d91b      	bls.n	8009a84 <_dtoa_r+0x2b0>
 8009a4c:	6041      	str	r1, [r0, #4]
 8009a4e:	9804      	ldr	r0, [sp, #16]
 8009a50:	f000 fdd6 	bl	800a600 <_Balloc>
 8009a54:	9006      	str	r0, [sp, #24]
 8009a56:	2800      	cmp	r0, #0
 8009a58:	d117      	bne.n	8009a8a <_dtoa_r+0x2b6>
 8009a5a:	21b0      	movs	r1, #176	; 0xb0
 8009a5c:	4b42      	ldr	r3, [pc, #264]	; (8009b68 <_dtoa_r+0x394>)
 8009a5e:	482e      	ldr	r0, [pc, #184]	; (8009b18 <_dtoa_r+0x344>)
 8009a60:	9a06      	ldr	r2, [sp, #24]
 8009a62:	31ff      	adds	r1, #255	; 0xff
 8009a64:	e6cb      	b.n	80097fe <_dtoa_r+0x2a>
 8009a66:	2301      	movs	r3, #1
 8009a68:	e7dd      	b.n	8009a26 <_dtoa_r+0x252>
 8009a6a:	2300      	movs	r3, #0
 8009a6c:	940f      	str	r4, [sp, #60]	; 0x3c
 8009a6e:	9322      	str	r3, [sp, #136]	; 0x88
 8009a70:	3b01      	subs	r3, #1
 8009a72:	930b      	str	r3, [sp, #44]	; 0x2c
 8009a74:	9307      	str	r3, [sp, #28]
 8009a76:	2200      	movs	r2, #0
 8009a78:	3313      	adds	r3, #19
 8009a7a:	e7cf      	b.n	8009a1c <_dtoa_r+0x248>
 8009a7c:	2301      	movs	r3, #1
 8009a7e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009a80:	3b02      	subs	r3, #2
 8009a82:	e7f6      	b.n	8009a72 <_dtoa_r+0x29e>
 8009a84:	3101      	adds	r1, #1
 8009a86:	0052      	lsls	r2, r2, #1
 8009a88:	e7dc      	b.n	8009a44 <_dtoa_r+0x270>
 8009a8a:	9b04      	ldr	r3, [sp, #16]
 8009a8c:	9a06      	ldr	r2, [sp, #24]
 8009a8e:	69db      	ldr	r3, [r3, #28]
 8009a90:	601a      	str	r2, [r3, #0]
 8009a92:	9b07      	ldr	r3, [sp, #28]
 8009a94:	2b0e      	cmp	r3, #14
 8009a96:	d900      	bls.n	8009a9a <_dtoa_r+0x2c6>
 8009a98:	e0e5      	b.n	8009c66 <_dtoa_r+0x492>
 8009a9a:	2c00      	cmp	r4, #0
 8009a9c:	d100      	bne.n	8009aa0 <_dtoa_r+0x2cc>
 8009a9e:	e0e2      	b.n	8009c66 <_dtoa_r+0x492>
 8009aa0:	9b03      	ldr	r3, [sp, #12]
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	dd64      	ble.n	8009b70 <_dtoa_r+0x39c>
 8009aa6:	210f      	movs	r1, #15
 8009aa8:	9a03      	ldr	r2, [sp, #12]
 8009aaa:	4b2b      	ldr	r3, [pc, #172]	; (8009b58 <_dtoa_r+0x384>)
 8009aac:	400a      	ands	r2, r1
 8009aae:	00d2      	lsls	r2, r2, #3
 8009ab0:	189b      	adds	r3, r3, r2
 8009ab2:	681e      	ldr	r6, [r3, #0]
 8009ab4:	685f      	ldr	r7, [r3, #4]
 8009ab6:	9b03      	ldr	r3, [sp, #12]
 8009ab8:	2402      	movs	r4, #2
 8009aba:	111d      	asrs	r5, r3, #4
 8009abc:	05db      	lsls	r3, r3, #23
 8009abe:	d50a      	bpl.n	8009ad6 <_dtoa_r+0x302>
 8009ac0:	4b2a      	ldr	r3, [pc, #168]	; (8009b6c <_dtoa_r+0x398>)
 8009ac2:	400d      	ands	r5, r1
 8009ac4:	6a1a      	ldr	r2, [r3, #32]
 8009ac6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ac8:	9810      	ldr	r0, [sp, #64]	; 0x40
 8009aca:	9911      	ldr	r1, [sp, #68]	; 0x44
 8009acc:	f7f7 fbb2 	bl	8001234 <__aeabi_ddiv>
 8009ad0:	9008      	str	r0, [sp, #32]
 8009ad2:	9109      	str	r1, [sp, #36]	; 0x24
 8009ad4:	3401      	adds	r4, #1
 8009ad6:	4b25      	ldr	r3, [pc, #148]	; (8009b6c <_dtoa_r+0x398>)
 8009ad8:	930e      	str	r3, [sp, #56]	; 0x38
 8009ada:	2d00      	cmp	r5, #0
 8009adc:	d108      	bne.n	8009af0 <_dtoa_r+0x31c>
 8009ade:	9808      	ldr	r0, [sp, #32]
 8009ae0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009ae2:	0032      	movs	r2, r6
 8009ae4:	003b      	movs	r3, r7
 8009ae6:	f7f7 fba5 	bl	8001234 <__aeabi_ddiv>
 8009aea:	9008      	str	r0, [sp, #32]
 8009aec:	9109      	str	r1, [sp, #36]	; 0x24
 8009aee:	e05a      	b.n	8009ba6 <_dtoa_r+0x3d2>
 8009af0:	2301      	movs	r3, #1
 8009af2:	421d      	tst	r5, r3
 8009af4:	d009      	beq.n	8009b0a <_dtoa_r+0x336>
 8009af6:	18e4      	adds	r4, r4, r3
 8009af8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009afa:	0030      	movs	r0, r6
 8009afc:	681a      	ldr	r2, [r3, #0]
 8009afe:	685b      	ldr	r3, [r3, #4]
 8009b00:	0039      	movs	r1, r7
 8009b02:	f7f7 ff91 	bl	8001a28 <__aeabi_dmul>
 8009b06:	0006      	movs	r6, r0
 8009b08:	000f      	movs	r7, r1
 8009b0a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009b0c:	106d      	asrs	r5, r5, #1
 8009b0e:	3308      	adds	r3, #8
 8009b10:	e7e2      	b.n	8009ad8 <_dtoa_r+0x304>
 8009b12:	46c0      	nop			; (mov r8, r8)
 8009b14:	0800ba3d 	.word	0x0800ba3d
 8009b18:	0800ba54 	.word	0x0800ba54
 8009b1c:	7ff00000 	.word	0x7ff00000
 8009b20:	0000270f 	.word	0x0000270f
 8009b24:	0800ba39 	.word	0x0800ba39
 8009b28:	0800ba3c 	.word	0x0800ba3c
 8009b2c:	0800ba0c 	.word	0x0800ba0c
 8009b30:	0800ba0d 	.word	0x0800ba0d
 8009b34:	3ff00000 	.word	0x3ff00000
 8009b38:	fffffc01 	.word	0xfffffc01
 8009b3c:	3ff80000 	.word	0x3ff80000
 8009b40:	636f4361 	.word	0x636f4361
 8009b44:	3fd287a7 	.word	0x3fd287a7
 8009b48:	8b60c8b3 	.word	0x8b60c8b3
 8009b4c:	3fc68a28 	.word	0x3fc68a28
 8009b50:	509f79fb 	.word	0x509f79fb
 8009b54:	3fd34413 	.word	0x3fd34413
 8009b58:	0800bb40 	.word	0x0800bb40
 8009b5c:	00000432 	.word	0x00000432
 8009b60:	00000412 	.word	0x00000412
 8009b64:	fe100000 	.word	0xfe100000
 8009b68:	0800baac 	.word	0x0800baac
 8009b6c:	0800bb18 	.word	0x0800bb18
 8009b70:	9b03      	ldr	r3, [sp, #12]
 8009b72:	2402      	movs	r4, #2
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d016      	beq.n	8009ba6 <_dtoa_r+0x3d2>
 8009b78:	9810      	ldr	r0, [sp, #64]	; 0x40
 8009b7a:	9911      	ldr	r1, [sp, #68]	; 0x44
 8009b7c:	220f      	movs	r2, #15
 8009b7e:	425d      	negs	r5, r3
 8009b80:	402a      	ands	r2, r5
 8009b82:	4bdd      	ldr	r3, [pc, #884]	; (8009ef8 <_dtoa_r+0x724>)
 8009b84:	00d2      	lsls	r2, r2, #3
 8009b86:	189b      	adds	r3, r3, r2
 8009b88:	681a      	ldr	r2, [r3, #0]
 8009b8a:	685b      	ldr	r3, [r3, #4]
 8009b8c:	f7f7 ff4c 	bl	8001a28 <__aeabi_dmul>
 8009b90:	2701      	movs	r7, #1
 8009b92:	2300      	movs	r3, #0
 8009b94:	9008      	str	r0, [sp, #32]
 8009b96:	9109      	str	r1, [sp, #36]	; 0x24
 8009b98:	4ed8      	ldr	r6, [pc, #864]	; (8009efc <_dtoa_r+0x728>)
 8009b9a:	112d      	asrs	r5, r5, #4
 8009b9c:	2d00      	cmp	r5, #0
 8009b9e:	d000      	beq.n	8009ba2 <_dtoa_r+0x3ce>
 8009ba0:	e091      	b.n	8009cc6 <_dtoa_r+0x4f2>
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d1a1      	bne.n	8009aea <_dtoa_r+0x316>
 8009ba6:	9e08      	ldr	r6, [sp, #32]
 8009ba8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009baa:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d100      	bne.n	8009bb2 <_dtoa_r+0x3de>
 8009bb0:	e094      	b.n	8009cdc <_dtoa_r+0x508>
 8009bb2:	2200      	movs	r2, #0
 8009bb4:	0030      	movs	r0, r6
 8009bb6:	0039      	movs	r1, r7
 8009bb8:	4bd1      	ldr	r3, [pc, #836]	; (8009f00 <_dtoa_r+0x72c>)
 8009bba:	f7f6 fc4d 	bl	8000458 <__aeabi_dcmplt>
 8009bbe:	2800      	cmp	r0, #0
 8009bc0:	d100      	bne.n	8009bc4 <_dtoa_r+0x3f0>
 8009bc2:	e08b      	b.n	8009cdc <_dtoa_r+0x508>
 8009bc4:	9b07      	ldr	r3, [sp, #28]
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d100      	bne.n	8009bcc <_dtoa_r+0x3f8>
 8009bca:	e087      	b.n	8009cdc <_dtoa_r+0x508>
 8009bcc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	dd45      	ble.n	8009c5e <_dtoa_r+0x48a>
 8009bd2:	9b03      	ldr	r3, [sp, #12]
 8009bd4:	2200      	movs	r2, #0
 8009bd6:	3b01      	subs	r3, #1
 8009bd8:	930e      	str	r3, [sp, #56]	; 0x38
 8009bda:	0030      	movs	r0, r6
 8009bdc:	4bc9      	ldr	r3, [pc, #804]	; (8009f04 <_dtoa_r+0x730>)
 8009bde:	0039      	movs	r1, r7
 8009be0:	f7f7 ff22 	bl	8001a28 <__aeabi_dmul>
 8009be4:	9008      	str	r0, [sp, #32]
 8009be6:	9109      	str	r1, [sp, #36]	; 0x24
 8009be8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009bea:	3401      	adds	r4, #1
 8009bec:	0020      	movs	r0, r4
 8009bee:	9e08      	ldr	r6, [sp, #32]
 8009bf0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009bf2:	9312      	str	r3, [sp, #72]	; 0x48
 8009bf4:	f7f8 fdb0 	bl	8002758 <__aeabi_i2d>
 8009bf8:	0032      	movs	r2, r6
 8009bfa:	003b      	movs	r3, r7
 8009bfc:	f7f7 ff14 	bl	8001a28 <__aeabi_dmul>
 8009c00:	2200      	movs	r2, #0
 8009c02:	4bc1      	ldr	r3, [pc, #772]	; (8009f08 <_dtoa_r+0x734>)
 8009c04:	f7f6 ffb6 	bl	8000b74 <__aeabi_dadd>
 8009c08:	4ac0      	ldr	r2, [pc, #768]	; (8009f0c <_dtoa_r+0x738>)
 8009c0a:	9014      	str	r0, [sp, #80]	; 0x50
 8009c0c:	9115      	str	r1, [sp, #84]	; 0x54
 8009c0e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009c10:	9c15      	ldr	r4, [sp, #84]	; 0x54
 8009c12:	4694      	mov	ip, r2
 8009c14:	9308      	str	r3, [sp, #32]
 8009c16:	9409      	str	r4, [sp, #36]	; 0x24
 8009c18:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009c1a:	4463      	add	r3, ip
 8009c1c:	9318      	str	r3, [sp, #96]	; 0x60
 8009c1e:	9309      	str	r3, [sp, #36]	; 0x24
 8009c20:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d15e      	bne.n	8009ce4 <_dtoa_r+0x510>
 8009c26:	2200      	movs	r2, #0
 8009c28:	4bb9      	ldr	r3, [pc, #740]	; (8009f10 <_dtoa_r+0x73c>)
 8009c2a:	0030      	movs	r0, r6
 8009c2c:	0039      	movs	r1, r7
 8009c2e:	f7f8 f9bd 	bl	8001fac <__aeabi_dsub>
 8009c32:	9a08      	ldr	r2, [sp, #32]
 8009c34:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8009c36:	0004      	movs	r4, r0
 8009c38:	000d      	movs	r5, r1
 8009c3a:	f7f6 fc21 	bl	8000480 <__aeabi_dcmpgt>
 8009c3e:	2800      	cmp	r0, #0
 8009c40:	d000      	beq.n	8009c44 <_dtoa_r+0x470>
 8009c42:	e2b3      	b.n	800a1ac <_dtoa_r+0x9d8>
 8009c44:	48b3      	ldr	r0, [pc, #716]	; (8009f14 <_dtoa_r+0x740>)
 8009c46:	9915      	ldr	r1, [sp, #84]	; 0x54
 8009c48:	4684      	mov	ip, r0
 8009c4a:	4461      	add	r1, ip
 8009c4c:	000b      	movs	r3, r1
 8009c4e:	0020      	movs	r0, r4
 8009c50:	0029      	movs	r1, r5
 8009c52:	9a08      	ldr	r2, [sp, #32]
 8009c54:	f7f6 fc00 	bl	8000458 <__aeabi_dcmplt>
 8009c58:	2800      	cmp	r0, #0
 8009c5a:	d000      	beq.n	8009c5e <_dtoa_r+0x48a>
 8009c5c:	e2a3      	b.n	800a1a6 <_dtoa_r+0x9d2>
 8009c5e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009c60:	9c11      	ldr	r4, [sp, #68]	; 0x44
 8009c62:	9308      	str	r3, [sp, #32]
 8009c64:	9409      	str	r4, [sp, #36]	; 0x24
 8009c66:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	da00      	bge.n	8009c6e <_dtoa_r+0x49a>
 8009c6c:	e179      	b.n	8009f62 <_dtoa_r+0x78e>
 8009c6e:	9a03      	ldr	r2, [sp, #12]
 8009c70:	2a0e      	cmp	r2, #14
 8009c72:	dd00      	ble.n	8009c76 <_dtoa_r+0x4a2>
 8009c74:	e175      	b.n	8009f62 <_dtoa_r+0x78e>
 8009c76:	4ba0      	ldr	r3, [pc, #640]	; (8009ef8 <_dtoa_r+0x724>)
 8009c78:	00d2      	lsls	r2, r2, #3
 8009c7a:	189b      	adds	r3, r3, r2
 8009c7c:	681e      	ldr	r6, [r3, #0]
 8009c7e:	685f      	ldr	r7, [r3, #4]
 8009c80:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	db00      	blt.n	8009c88 <_dtoa_r+0x4b4>
 8009c86:	e0e5      	b.n	8009e54 <_dtoa_r+0x680>
 8009c88:	9b07      	ldr	r3, [sp, #28]
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	dd00      	ble.n	8009c90 <_dtoa_r+0x4bc>
 8009c8e:	e0e1      	b.n	8009e54 <_dtoa_r+0x680>
 8009c90:	d000      	beq.n	8009c94 <_dtoa_r+0x4c0>
 8009c92:	e288      	b.n	800a1a6 <_dtoa_r+0x9d2>
 8009c94:	2200      	movs	r2, #0
 8009c96:	0030      	movs	r0, r6
 8009c98:	0039      	movs	r1, r7
 8009c9a:	4b9d      	ldr	r3, [pc, #628]	; (8009f10 <_dtoa_r+0x73c>)
 8009c9c:	f7f7 fec4 	bl	8001a28 <__aeabi_dmul>
 8009ca0:	9a08      	ldr	r2, [sp, #32]
 8009ca2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ca4:	f7f6 fbf6 	bl	8000494 <__aeabi_dcmpge>
 8009ca8:	9e07      	ldr	r6, [sp, #28]
 8009caa:	0037      	movs	r7, r6
 8009cac:	2800      	cmp	r0, #0
 8009cae:	d000      	beq.n	8009cb2 <_dtoa_r+0x4de>
 8009cb0:	e25f      	b.n	800a172 <_dtoa_r+0x99e>
 8009cb2:	9b06      	ldr	r3, [sp, #24]
 8009cb4:	9a06      	ldr	r2, [sp, #24]
 8009cb6:	3301      	adds	r3, #1
 8009cb8:	9308      	str	r3, [sp, #32]
 8009cba:	2331      	movs	r3, #49	; 0x31
 8009cbc:	7013      	strb	r3, [r2, #0]
 8009cbe:	9b03      	ldr	r3, [sp, #12]
 8009cc0:	3301      	adds	r3, #1
 8009cc2:	9303      	str	r3, [sp, #12]
 8009cc4:	e25a      	b.n	800a17c <_dtoa_r+0x9a8>
 8009cc6:	423d      	tst	r5, r7
 8009cc8:	d005      	beq.n	8009cd6 <_dtoa_r+0x502>
 8009cca:	6832      	ldr	r2, [r6, #0]
 8009ccc:	6873      	ldr	r3, [r6, #4]
 8009cce:	f7f7 feab 	bl	8001a28 <__aeabi_dmul>
 8009cd2:	003b      	movs	r3, r7
 8009cd4:	3401      	adds	r4, #1
 8009cd6:	106d      	asrs	r5, r5, #1
 8009cd8:	3608      	adds	r6, #8
 8009cda:	e75f      	b.n	8009b9c <_dtoa_r+0x3c8>
 8009cdc:	9b03      	ldr	r3, [sp, #12]
 8009cde:	930e      	str	r3, [sp, #56]	; 0x38
 8009ce0:	9b07      	ldr	r3, [sp, #28]
 8009ce2:	e783      	b.n	8009bec <_dtoa_r+0x418>
 8009ce4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009ce6:	4b84      	ldr	r3, [pc, #528]	; (8009ef8 <_dtoa_r+0x724>)
 8009ce8:	3a01      	subs	r2, #1
 8009cea:	00d2      	lsls	r2, r2, #3
 8009cec:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8009cee:	189b      	adds	r3, r3, r2
 8009cf0:	9c08      	ldr	r4, [sp, #32]
 8009cf2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8009cf4:	681a      	ldr	r2, [r3, #0]
 8009cf6:	685b      	ldr	r3, [r3, #4]
 8009cf8:	2900      	cmp	r1, #0
 8009cfa:	d051      	beq.n	8009da0 <_dtoa_r+0x5cc>
 8009cfc:	2000      	movs	r0, #0
 8009cfe:	4986      	ldr	r1, [pc, #536]	; (8009f18 <_dtoa_r+0x744>)
 8009d00:	f7f7 fa98 	bl	8001234 <__aeabi_ddiv>
 8009d04:	0022      	movs	r2, r4
 8009d06:	002b      	movs	r3, r5
 8009d08:	f7f8 f950 	bl	8001fac <__aeabi_dsub>
 8009d0c:	9a06      	ldr	r2, [sp, #24]
 8009d0e:	0004      	movs	r4, r0
 8009d10:	4694      	mov	ip, r2
 8009d12:	000d      	movs	r5, r1
 8009d14:	9b06      	ldr	r3, [sp, #24]
 8009d16:	9314      	str	r3, [sp, #80]	; 0x50
 8009d18:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009d1a:	4463      	add	r3, ip
 8009d1c:	9318      	str	r3, [sp, #96]	; 0x60
 8009d1e:	0039      	movs	r1, r7
 8009d20:	0030      	movs	r0, r6
 8009d22:	f7f8 fce3 	bl	80026ec <__aeabi_d2iz>
 8009d26:	9012      	str	r0, [sp, #72]	; 0x48
 8009d28:	f7f8 fd16 	bl	8002758 <__aeabi_i2d>
 8009d2c:	0002      	movs	r2, r0
 8009d2e:	000b      	movs	r3, r1
 8009d30:	0030      	movs	r0, r6
 8009d32:	0039      	movs	r1, r7
 8009d34:	f7f8 f93a 	bl	8001fac <__aeabi_dsub>
 8009d38:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009d3a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009d3c:	3301      	adds	r3, #1
 8009d3e:	9308      	str	r3, [sp, #32]
 8009d40:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009d42:	0006      	movs	r6, r0
 8009d44:	3330      	adds	r3, #48	; 0x30
 8009d46:	7013      	strb	r3, [r2, #0]
 8009d48:	0022      	movs	r2, r4
 8009d4a:	002b      	movs	r3, r5
 8009d4c:	000f      	movs	r7, r1
 8009d4e:	f7f6 fb83 	bl	8000458 <__aeabi_dcmplt>
 8009d52:	2800      	cmp	r0, #0
 8009d54:	d174      	bne.n	8009e40 <_dtoa_r+0x66c>
 8009d56:	0032      	movs	r2, r6
 8009d58:	003b      	movs	r3, r7
 8009d5a:	2000      	movs	r0, #0
 8009d5c:	4968      	ldr	r1, [pc, #416]	; (8009f00 <_dtoa_r+0x72c>)
 8009d5e:	f7f8 f925 	bl	8001fac <__aeabi_dsub>
 8009d62:	0022      	movs	r2, r4
 8009d64:	002b      	movs	r3, r5
 8009d66:	f7f6 fb77 	bl	8000458 <__aeabi_dcmplt>
 8009d6a:	2800      	cmp	r0, #0
 8009d6c:	d000      	beq.n	8009d70 <_dtoa_r+0x59c>
 8009d6e:	e0d7      	b.n	8009f20 <_dtoa_r+0x74c>
 8009d70:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8009d72:	9a08      	ldr	r2, [sp, #32]
 8009d74:	4293      	cmp	r3, r2
 8009d76:	d100      	bne.n	8009d7a <_dtoa_r+0x5a6>
 8009d78:	e771      	b.n	8009c5e <_dtoa_r+0x48a>
 8009d7a:	2200      	movs	r2, #0
 8009d7c:	0020      	movs	r0, r4
 8009d7e:	0029      	movs	r1, r5
 8009d80:	4b60      	ldr	r3, [pc, #384]	; (8009f04 <_dtoa_r+0x730>)
 8009d82:	f7f7 fe51 	bl	8001a28 <__aeabi_dmul>
 8009d86:	4b5f      	ldr	r3, [pc, #380]	; (8009f04 <_dtoa_r+0x730>)
 8009d88:	0004      	movs	r4, r0
 8009d8a:	000d      	movs	r5, r1
 8009d8c:	0030      	movs	r0, r6
 8009d8e:	0039      	movs	r1, r7
 8009d90:	2200      	movs	r2, #0
 8009d92:	f7f7 fe49 	bl	8001a28 <__aeabi_dmul>
 8009d96:	9b08      	ldr	r3, [sp, #32]
 8009d98:	0006      	movs	r6, r0
 8009d9a:	000f      	movs	r7, r1
 8009d9c:	9314      	str	r3, [sp, #80]	; 0x50
 8009d9e:	e7be      	b.n	8009d1e <_dtoa_r+0x54a>
 8009da0:	0020      	movs	r0, r4
 8009da2:	0029      	movs	r1, r5
 8009da4:	f7f7 fe40 	bl	8001a28 <__aeabi_dmul>
 8009da8:	9a06      	ldr	r2, [sp, #24]
 8009daa:	9b06      	ldr	r3, [sp, #24]
 8009dac:	4694      	mov	ip, r2
 8009dae:	9308      	str	r3, [sp, #32]
 8009db0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009db2:	9014      	str	r0, [sp, #80]	; 0x50
 8009db4:	9115      	str	r1, [sp, #84]	; 0x54
 8009db6:	4463      	add	r3, ip
 8009db8:	9319      	str	r3, [sp, #100]	; 0x64
 8009dba:	0030      	movs	r0, r6
 8009dbc:	0039      	movs	r1, r7
 8009dbe:	f7f8 fc95 	bl	80026ec <__aeabi_d2iz>
 8009dc2:	9018      	str	r0, [sp, #96]	; 0x60
 8009dc4:	f7f8 fcc8 	bl	8002758 <__aeabi_i2d>
 8009dc8:	0002      	movs	r2, r0
 8009dca:	000b      	movs	r3, r1
 8009dcc:	0030      	movs	r0, r6
 8009dce:	0039      	movs	r1, r7
 8009dd0:	f7f8 f8ec 	bl	8001fac <__aeabi_dsub>
 8009dd4:	9e18      	ldr	r6, [sp, #96]	; 0x60
 8009dd6:	9b08      	ldr	r3, [sp, #32]
 8009dd8:	3630      	adds	r6, #48	; 0x30
 8009dda:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009ddc:	701e      	strb	r6, [r3, #0]
 8009dde:	3301      	adds	r3, #1
 8009de0:	0004      	movs	r4, r0
 8009de2:	000d      	movs	r5, r1
 8009de4:	9308      	str	r3, [sp, #32]
 8009de6:	4293      	cmp	r3, r2
 8009de8:	d12d      	bne.n	8009e46 <_dtoa_r+0x672>
 8009dea:	9814      	ldr	r0, [sp, #80]	; 0x50
 8009dec:	9915      	ldr	r1, [sp, #84]	; 0x54
 8009dee:	9a06      	ldr	r2, [sp, #24]
 8009df0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009df2:	4694      	mov	ip, r2
 8009df4:	4463      	add	r3, ip
 8009df6:	2200      	movs	r2, #0
 8009df8:	9308      	str	r3, [sp, #32]
 8009dfa:	4b47      	ldr	r3, [pc, #284]	; (8009f18 <_dtoa_r+0x744>)
 8009dfc:	f7f6 feba 	bl	8000b74 <__aeabi_dadd>
 8009e00:	0002      	movs	r2, r0
 8009e02:	000b      	movs	r3, r1
 8009e04:	0020      	movs	r0, r4
 8009e06:	0029      	movs	r1, r5
 8009e08:	f7f6 fb3a 	bl	8000480 <__aeabi_dcmpgt>
 8009e0c:	2800      	cmp	r0, #0
 8009e0e:	d000      	beq.n	8009e12 <_dtoa_r+0x63e>
 8009e10:	e086      	b.n	8009f20 <_dtoa_r+0x74c>
 8009e12:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009e14:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009e16:	2000      	movs	r0, #0
 8009e18:	493f      	ldr	r1, [pc, #252]	; (8009f18 <_dtoa_r+0x744>)
 8009e1a:	f7f8 f8c7 	bl	8001fac <__aeabi_dsub>
 8009e1e:	0002      	movs	r2, r0
 8009e20:	000b      	movs	r3, r1
 8009e22:	0020      	movs	r0, r4
 8009e24:	0029      	movs	r1, r5
 8009e26:	f7f6 fb17 	bl	8000458 <__aeabi_dcmplt>
 8009e2a:	2800      	cmp	r0, #0
 8009e2c:	d100      	bne.n	8009e30 <_dtoa_r+0x65c>
 8009e2e:	e716      	b.n	8009c5e <_dtoa_r+0x48a>
 8009e30:	9b08      	ldr	r3, [sp, #32]
 8009e32:	001a      	movs	r2, r3
 8009e34:	3a01      	subs	r2, #1
 8009e36:	9208      	str	r2, [sp, #32]
 8009e38:	7812      	ldrb	r2, [r2, #0]
 8009e3a:	2a30      	cmp	r2, #48	; 0x30
 8009e3c:	d0f8      	beq.n	8009e30 <_dtoa_r+0x65c>
 8009e3e:	9308      	str	r3, [sp, #32]
 8009e40:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009e42:	9303      	str	r3, [sp, #12]
 8009e44:	e046      	b.n	8009ed4 <_dtoa_r+0x700>
 8009e46:	2200      	movs	r2, #0
 8009e48:	4b2e      	ldr	r3, [pc, #184]	; (8009f04 <_dtoa_r+0x730>)
 8009e4a:	f7f7 fded 	bl	8001a28 <__aeabi_dmul>
 8009e4e:	0006      	movs	r6, r0
 8009e50:	000f      	movs	r7, r1
 8009e52:	e7b2      	b.n	8009dba <_dtoa_r+0x5e6>
 8009e54:	9b06      	ldr	r3, [sp, #24]
 8009e56:	9a06      	ldr	r2, [sp, #24]
 8009e58:	930a      	str	r3, [sp, #40]	; 0x28
 8009e5a:	9b07      	ldr	r3, [sp, #28]
 8009e5c:	9c08      	ldr	r4, [sp, #32]
 8009e5e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8009e60:	3b01      	subs	r3, #1
 8009e62:	189b      	adds	r3, r3, r2
 8009e64:	930b      	str	r3, [sp, #44]	; 0x2c
 8009e66:	0032      	movs	r2, r6
 8009e68:	003b      	movs	r3, r7
 8009e6a:	0020      	movs	r0, r4
 8009e6c:	0029      	movs	r1, r5
 8009e6e:	f7f7 f9e1 	bl	8001234 <__aeabi_ddiv>
 8009e72:	f7f8 fc3b 	bl	80026ec <__aeabi_d2iz>
 8009e76:	9007      	str	r0, [sp, #28]
 8009e78:	f7f8 fc6e 	bl	8002758 <__aeabi_i2d>
 8009e7c:	0032      	movs	r2, r6
 8009e7e:	003b      	movs	r3, r7
 8009e80:	f7f7 fdd2 	bl	8001a28 <__aeabi_dmul>
 8009e84:	0002      	movs	r2, r0
 8009e86:	000b      	movs	r3, r1
 8009e88:	0020      	movs	r0, r4
 8009e8a:	0029      	movs	r1, r5
 8009e8c:	f7f8 f88e 	bl	8001fac <__aeabi_dsub>
 8009e90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009e92:	001a      	movs	r2, r3
 8009e94:	3201      	adds	r2, #1
 8009e96:	920a      	str	r2, [sp, #40]	; 0x28
 8009e98:	9208      	str	r2, [sp, #32]
 8009e9a:	9a07      	ldr	r2, [sp, #28]
 8009e9c:	3230      	adds	r2, #48	; 0x30
 8009e9e:	701a      	strb	r2, [r3, #0]
 8009ea0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009ea2:	429a      	cmp	r2, r3
 8009ea4:	d14f      	bne.n	8009f46 <_dtoa_r+0x772>
 8009ea6:	0002      	movs	r2, r0
 8009ea8:	000b      	movs	r3, r1
 8009eaa:	f7f6 fe63 	bl	8000b74 <__aeabi_dadd>
 8009eae:	0032      	movs	r2, r6
 8009eb0:	003b      	movs	r3, r7
 8009eb2:	0004      	movs	r4, r0
 8009eb4:	000d      	movs	r5, r1
 8009eb6:	f7f6 fae3 	bl	8000480 <__aeabi_dcmpgt>
 8009eba:	2800      	cmp	r0, #0
 8009ebc:	d12e      	bne.n	8009f1c <_dtoa_r+0x748>
 8009ebe:	0032      	movs	r2, r6
 8009ec0:	003b      	movs	r3, r7
 8009ec2:	0020      	movs	r0, r4
 8009ec4:	0029      	movs	r1, r5
 8009ec6:	f7f6 fac1 	bl	800044c <__aeabi_dcmpeq>
 8009eca:	2800      	cmp	r0, #0
 8009ecc:	d002      	beq.n	8009ed4 <_dtoa_r+0x700>
 8009ece:	9b07      	ldr	r3, [sp, #28]
 8009ed0:	07de      	lsls	r6, r3, #31
 8009ed2:	d423      	bmi.n	8009f1c <_dtoa_r+0x748>
 8009ed4:	9905      	ldr	r1, [sp, #20]
 8009ed6:	9804      	ldr	r0, [sp, #16]
 8009ed8:	f000 fbd6 	bl	800a688 <_Bfree>
 8009edc:	2300      	movs	r3, #0
 8009ede:	9a08      	ldr	r2, [sp, #32]
 8009ee0:	7013      	strb	r3, [r2, #0]
 8009ee2:	9b03      	ldr	r3, [sp, #12]
 8009ee4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009ee6:	3301      	adds	r3, #1
 8009ee8:	6013      	str	r3, [r2, #0]
 8009eea:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d100      	bne.n	8009ef2 <_dtoa_r+0x71e>
 8009ef0:	e4ba      	b.n	8009868 <_dtoa_r+0x94>
 8009ef2:	9a08      	ldr	r2, [sp, #32]
 8009ef4:	601a      	str	r2, [r3, #0]
 8009ef6:	e4b7      	b.n	8009868 <_dtoa_r+0x94>
 8009ef8:	0800bb40 	.word	0x0800bb40
 8009efc:	0800bb18 	.word	0x0800bb18
 8009f00:	3ff00000 	.word	0x3ff00000
 8009f04:	40240000 	.word	0x40240000
 8009f08:	401c0000 	.word	0x401c0000
 8009f0c:	fcc00000 	.word	0xfcc00000
 8009f10:	40140000 	.word	0x40140000
 8009f14:	7cc00000 	.word	0x7cc00000
 8009f18:	3fe00000 	.word	0x3fe00000
 8009f1c:	9b03      	ldr	r3, [sp, #12]
 8009f1e:	930e      	str	r3, [sp, #56]	; 0x38
 8009f20:	9b08      	ldr	r3, [sp, #32]
 8009f22:	9308      	str	r3, [sp, #32]
 8009f24:	3b01      	subs	r3, #1
 8009f26:	781a      	ldrb	r2, [r3, #0]
 8009f28:	2a39      	cmp	r2, #57	; 0x39
 8009f2a:	d108      	bne.n	8009f3e <_dtoa_r+0x76a>
 8009f2c:	9a06      	ldr	r2, [sp, #24]
 8009f2e:	429a      	cmp	r2, r3
 8009f30:	d1f7      	bne.n	8009f22 <_dtoa_r+0x74e>
 8009f32:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009f34:	9906      	ldr	r1, [sp, #24]
 8009f36:	3201      	adds	r2, #1
 8009f38:	920e      	str	r2, [sp, #56]	; 0x38
 8009f3a:	2230      	movs	r2, #48	; 0x30
 8009f3c:	700a      	strb	r2, [r1, #0]
 8009f3e:	781a      	ldrb	r2, [r3, #0]
 8009f40:	3201      	adds	r2, #1
 8009f42:	701a      	strb	r2, [r3, #0]
 8009f44:	e77c      	b.n	8009e40 <_dtoa_r+0x66c>
 8009f46:	2200      	movs	r2, #0
 8009f48:	4ba9      	ldr	r3, [pc, #676]	; (800a1f0 <_dtoa_r+0xa1c>)
 8009f4a:	f7f7 fd6d 	bl	8001a28 <__aeabi_dmul>
 8009f4e:	2200      	movs	r2, #0
 8009f50:	2300      	movs	r3, #0
 8009f52:	0004      	movs	r4, r0
 8009f54:	000d      	movs	r5, r1
 8009f56:	f7f6 fa79 	bl	800044c <__aeabi_dcmpeq>
 8009f5a:	2800      	cmp	r0, #0
 8009f5c:	d100      	bne.n	8009f60 <_dtoa_r+0x78c>
 8009f5e:	e782      	b.n	8009e66 <_dtoa_r+0x692>
 8009f60:	e7b8      	b.n	8009ed4 <_dtoa_r+0x700>
 8009f62:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 8009f64:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8009f66:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009f68:	2f00      	cmp	r7, #0
 8009f6a:	d012      	beq.n	8009f92 <_dtoa_r+0x7be>
 8009f6c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009f6e:	2a01      	cmp	r2, #1
 8009f70:	dc6e      	bgt.n	800a050 <_dtoa_r+0x87c>
 8009f72:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009f74:	2a00      	cmp	r2, #0
 8009f76:	d065      	beq.n	800a044 <_dtoa_r+0x870>
 8009f78:	4a9e      	ldr	r2, [pc, #632]	; (800a1f4 <_dtoa_r+0xa20>)
 8009f7a:	189b      	adds	r3, r3, r2
 8009f7c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009f7e:	2101      	movs	r1, #1
 8009f80:	18d2      	adds	r2, r2, r3
 8009f82:	920a      	str	r2, [sp, #40]	; 0x28
 8009f84:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009f86:	9804      	ldr	r0, [sp, #16]
 8009f88:	18d3      	adds	r3, r2, r3
 8009f8a:	930c      	str	r3, [sp, #48]	; 0x30
 8009f8c:	f000 fc2c 	bl	800a7e8 <__i2b>
 8009f90:	0007      	movs	r7, r0
 8009f92:	2c00      	cmp	r4, #0
 8009f94:	d00e      	beq.n	8009fb4 <_dtoa_r+0x7e0>
 8009f96:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	dd0b      	ble.n	8009fb4 <_dtoa_r+0x7e0>
 8009f9c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009f9e:	0023      	movs	r3, r4
 8009fa0:	4294      	cmp	r4, r2
 8009fa2:	dd00      	ble.n	8009fa6 <_dtoa_r+0x7d2>
 8009fa4:	0013      	movs	r3, r2
 8009fa6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009fa8:	1ae4      	subs	r4, r4, r3
 8009faa:	1ad2      	subs	r2, r2, r3
 8009fac:	920a      	str	r2, [sp, #40]	; 0x28
 8009fae:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009fb0:	1ad3      	subs	r3, r2, r3
 8009fb2:	930c      	str	r3, [sp, #48]	; 0x30
 8009fb4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d01e      	beq.n	8009ff8 <_dtoa_r+0x824>
 8009fba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d05c      	beq.n	800a07a <_dtoa_r+0x8a6>
 8009fc0:	2d00      	cmp	r5, #0
 8009fc2:	dd10      	ble.n	8009fe6 <_dtoa_r+0x812>
 8009fc4:	0039      	movs	r1, r7
 8009fc6:	002a      	movs	r2, r5
 8009fc8:	9804      	ldr	r0, [sp, #16]
 8009fca:	f000 fcd5 	bl	800a978 <__pow5mult>
 8009fce:	9a05      	ldr	r2, [sp, #20]
 8009fd0:	0001      	movs	r1, r0
 8009fd2:	0007      	movs	r7, r0
 8009fd4:	9804      	ldr	r0, [sp, #16]
 8009fd6:	f000 fc1f 	bl	800a818 <__multiply>
 8009fda:	0006      	movs	r6, r0
 8009fdc:	9905      	ldr	r1, [sp, #20]
 8009fde:	9804      	ldr	r0, [sp, #16]
 8009fe0:	f000 fb52 	bl	800a688 <_Bfree>
 8009fe4:	9605      	str	r6, [sp, #20]
 8009fe6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009fe8:	1b5a      	subs	r2, r3, r5
 8009fea:	42ab      	cmp	r3, r5
 8009fec:	d004      	beq.n	8009ff8 <_dtoa_r+0x824>
 8009fee:	9905      	ldr	r1, [sp, #20]
 8009ff0:	9804      	ldr	r0, [sp, #16]
 8009ff2:	f000 fcc1 	bl	800a978 <__pow5mult>
 8009ff6:	9005      	str	r0, [sp, #20]
 8009ff8:	2101      	movs	r1, #1
 8009ffa:	9804      	ldr	r0, [sp, #16]
 8009ffc:	f000 fbf4 	bl	800a7e8 <__i2b>
 800a000:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a002:	0006      	movs	r6, r0
 800a004:	2b00      	cmp	r3, #0
 800a006:	dd3a      	ble.n	800a07e <_dtoa_r+0x8aa>
 800a008:	001a      	movs	r2, r3
 800a00a:	0001      	movs	r1, r0
 800a00c:	9804      	ldr	r0, [sp, #16]
 800a00e:	f000 fcb3 	bl	800a978 <__pow5mult>
 800a012:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a014:	0006      	movs	r6, r0
 800a016:	2500      	movs	r5, #0
 800a018:	2b01      	cmp	r3, #1
 800a01a:	dc38      	bgt.n	800a08e <_dtoa_r+0x8ba>
 800a01c:	2500      	movs	r5, #0
 800a01e:	9b08      	ldr	r3, [sp, #32]
 800a020:	42ab      	cmp	r3, r5
 800a022:	d130      	bne.n	800a086 <_dtoa_r+0x8b2>
 800a024:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a026:	031b      	lsls	r3, r3, #12
 800a028:	42ab      	cmp	r3, r5
 800a02a:	d12c      	bne.n	800a086 <_dtoa_r+0x8b2>
 800a02c:	4b72      	ldr	r3, [pc, #456]	; (800a1f8 <_dtoa_r+0xa24>)
 800a02e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a030:	4213      	tst	r3, r2
 800a032:	d028      	beq.n	800a086 <_dtoa_r+0x8b2>
 800a034:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a036:	3501      	adds	r5, #1
 800a038:	3301      	adds	r3, #1
 800a03a:	930a      	str	r3, [sp, #40]	; 0x28
 800a03c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a03e:	3301      	adds	r3, #1
 800a040:	930c      	str	r3, [sp, #48]	; 0x30
 800a042:	e020      	b.n	800a086 <_dtoa_r+0x8b2>
 800a044:	2336      	movs	r3, #54	; 0x36
 800a046:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a048:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800a04a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a04c:	1a9b      	subs	r3, r3, r2
 800a04e:	e795      	b.n	8009f7c <_dtoa_r+0x7a8>
 800a050:	9b07      	ldr	r3, [sp, #28]
 800a052:	1e5d      	subs	r5, r3, #1
 800a054:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a056:	42ab      	cmp	r3, r5
 800a058:	db07      	blt.n	800a06a <_dtoa_r+0x896>
 800a05a:	1b5d      	subs	r5, r3, r5
 800a05c:	9b07      	ldr	r3, [sp, #28]
 800a05e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a060:	2b00      	cmp	r3, #0
 800a062:	da8b      	bge.n	8009f7c <_dtoa_r+0x7a8>
 800a064:	1ae4      	subs	r4, r4, r3
 800a066:	2300      	movs	r3, #0
 800a068:	e788      	b.n	8009f7c <_dtoa_r+0x7a8>
 800a06a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a06c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a06e:	1aeb      	subs	r3, r5, r3
 800a070:	18d3      	adds	r3, r2, r3
 800a072:	950d      	str	r5, [sp, #52]	; 0x34
 800a074:	9313      	str	r3, [sp, #76]	; 0x4c
 800a076:	2500      	movs	r5, #0
 800a078:	e7f0      	b.n	800a05c <_dtoa_r+0x888>
 800a07a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a07c:	e7b7      	b.n	8009fee <_dtoa_r+0x81a>
 800a07e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a080:	2500      	movs	r5, #0
 800a082:	2b01      	cmp	r3, #1
 800a084:	ddca      	ble.n	800a01c <_dtoa_r+0x848>
 800a086:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a088:	2001      	movs	r0, #1
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d008      	beq.n	800a0a0 <_dtoa_r+0x8cc>
 800a08e:	6933      	ldr	r3, [r6, #16]
 800a090:	3303      	adds	r3, #3
 800a092:	009b      	lsls	r3, r3, #2
 800a094:	18f3      	adds	r3, r6, r3
 800a096:	6858      	ldr	r0, [r3, #4]
 800a098:	f000 fb5e 	bl	800a758 <__hi0bits>
 800a09c:	2320      	movs	r3, #32
 800a09e:	1a18      	subs	r0, r3, r0
 800a0a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a0a2:	1818      	adds	r0, r3, r0
 800a0a4:	0002      	movs	r2, r0
 800a0a6:	231f      	movs	r3, #31
 800a0a8:	401a      	ands	r2, r3
 800a0aa:	4218      	tst	r0, r3
 800a0ac:	d047      	beq.n	800a13e <_dtoa_r+0x96a>
 800a0ae:	3301      	adds	r3, #1
 800a0b0:	1a9b      	subs	r3, r3, r2
 800a0b2:	2b04      	cmp	r3, #4
 800a0b4:	dd3f      	ble.n	800a136 <_dtoa_r+0x962>
 800a0b6:	231c      	movs	r3, #28
 800a0b8:	1a9b      	subs	r3, r3, r2
 800a0ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a0bc:	18e4      	adds	r4, r4, r3
 800a0be:	18d2      	adds	r2, r2, r3
 800a0c0:	920a      	str	r2, [sp, #40]	; 0x28
 800a0c2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a0c4:	18d3      	adds	r3, r2, r3
 800a0c6:	930c      	str	r3, [sp, #48]	; 0x30
 800a0c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	dd05      	ble.n	800a0da <_dtoa_r+0x906>
 800a0ce:	001a      	movs	r2, r3
 800a0d0:	9905      	ldr	r1, [sp, #20]
 800a0d2:	9804      	ldr	r0, [sp, #16]
 800a0d4:	f000 fcac 	bl	800aa30 <__lshift>
 800a0d8:	9005      	str	r0, [sp, #20]
 800a0da:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	dd05      	ble.n	800a0ec <_dtoa_r+0x918>
 800a0e0:	0031      	movs	r1, r6
 800a0e2:	001a      	movs	r2, r3
 800a0e4:	9804      	ldr	r0, [sp, #16]
 800a0e6:	f000 fca3 	bl	800aa30 <__lshift>
 800a0ea:	0006      	movs	r6, r0
 800a0ec:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d027      	beq.n	800a142 <_dtoa_r+0x96e>
 800a0f2:	0031      	movs	r1, r6
 800a0f4:	9805      	ldr	r0, [sp, #20]
 800a0f6:	f000 fd09 	bl	800ab0c <__mcmp>
 800a0fa:	2800      	cmp	r0, #0
 800a0fc:	da21      	bge.n	800a142 <_dtoa_r+0x96e>
 800a0fe:	9b03      	ldr	r3, [sp, #12]
 800a100:	220a      	movs	r2, #10
 800a102:	3b01      	subs	r3, #1
 800a104:	9303      	str	r3, [sp, #12]
 800a106:	9905      	ldr	r1, [sp, #20]
 800a108:	2300      	movs	r3, #0
 800a10a:	9804      	ldr	r0, [sp, #16]
 800a10c:	f000 fae0 	bl	800a6d0 <__multadd>
 800a110:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a112:	9005      	str	r0, [sp, #20]
 800a114:	2b00      	cmp	r3, #0
 800a116:	d100      	bne.n	800a11a <_dtoa_r+0x946>
 800a118:	e15d      	b.n	800a3d6 <_dtoa_r+0xc02>
 800a11a:	2300      	movs	r3, #0
 800a11c:	0039      	movs	r1, r7
 800a11e:	220a      	movs	r2, #10
 800a120:	9804      	ldr	r0, [sp, #16]
 800a122:	f000 fad5 	bl	800a6d0 <__multadd>
 800a126:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a128:	0007      	movs	r7, r0
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	dc49      	bgt.n	800a1c2 <_dtoa_r+0x9ee>
 800a12e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a130:	2b02      	cmp	r3, #2
 800a132:	dc0e      	bgt.n	800a152 <_dtoa_r+0x97e>
 800a134:	e045      	b.n	800a1c2 <_dtoa_r+0x9ee>
 800a136:	2b04      	cmp	r3, #4
 800a138:	d0c6      	beq.n	800a0c8 <_dtoa_r+0x8f4>
 800a13a:	331c      	adds	r3, #28
 800a13c:	e7bd      	b.n	800a0ba <_dtoa_r+0x8e6>
 800a13e:	0013      	movs	r3, r2
 800a140:	e7fb      	b.n	800a13a <_dtoa_r+0x966>
 800a142:	9b07      	ldr	r3, [sp, #28]
 800a144:	2b00      	cmp	r3, #0
 800a146:	dc36      	bgt.n	800a1b6 <_dtoa_r+0x9e2>
 800a148:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a14a:	2b02      	cmp	r3, #2
 800a14c:	dd33      	ble.n	800a1b6 <_dtoa_r+0x9e2>
 800a14e:	9b07      	ldr	r3, [sp, #28]
 800a150:	930b      	str	r3, [sp, #44]	; 0x2c
 800a152:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a154:	2b00      	cmp	r3, #0
 800a156:	d10c      	bne.n	800a172 <_dtoa_r+0x99e>
 800a158:	0031      	movs	r1, r6
 800a15a:	2205      	movs	r2, #5
 800a15c:	9804      	ldr	r0, [sp, #16]
 800a15e:	f000 fab7 	bl	800a6d0 <__multadd>
 800a162:	0006      	movs	r6, r0
 800a164:	0001      	movs	r1, r0
 800a166:	9805      	ldr	r0, [sp, #20]
 800a168:	f000 fcd0 	bl	800ab0c <__mcmp>
 800a16c:	2800      	cmp	r0, #0
 800a16e:	dd00      	ble.n	800a172 <_dtoa_r+0x99e>
 800a170:	e59f      	b.n	8009cb2 <_dtoa_r+0x4de>
 800a172:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a174:	43db      	mvns	r3, r3
 800a176:	9303      	str	r3, [sp, #12]
 800a178:	9b06      	ldr	r3, [sp, #24]
 800a17a:	9308      	str	r3, [sp, #32]
 800a17c:	2500      	movs	r5, #0
 800a17e:	0031      	movs	r1, r6
 800a180:	9804      	ldr	r0, [sp, #16]
 800a182:	f000 fa81 	bl	800a688 <_Bfree>
 800a186:	2f00      	cmp	r7, #0
 800a188:	d100      	bne.n	800a18c <_dtoa_r+0x9b8>
 800a18a:	e6a3      	b.n	8009ed4 <_dtoa_r+0x700>
 800a18c:	2d00      	cmp	r5, #0
 800a18e:	d005      	beq.n	800a19c <_dtoa_r+0x9c8>
 800a190:	42bd      	cmp	r5, r7
 800a192:	d003      	beq.n	800a19c <_dtoa_r+0x9c8>
 800a194:	0029      	movs	r1, r5
 800a196:	9804      	ldr	r0, [sp, #16]
 800a198:	f000 fa76 	bl	800a688 <_Bfree>
 800a19c:	0039      	movs	r1, r7
 800a19e:	9804      	ldr	r0, [sp, #16]
 800a1a0:	f000 fa72 	bl	800a688 <_Bfree>
 800a1a4:	e696      	b.n	8009ed4 <_dtoa_r+0x700>
 800a1a6:	2600      	movs	r6, #0
 800a1a8:	0037      	movs	r7, r6
 800a1aa:	e7e2      	b.n	800a172 <_dtoa_r+0x99e>
 800a1ac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a1ae:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800a1b0:	9303      	str	r3, [sp, #12]
 800a1b2:	0037      	movs	r7, r6
 800a1b4:	e57d      	b.n	8009cb2 <_dtoa_r+0x4de>
 800a1b6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d100      	bne.n	800a1be <_dtoa_r+0x9ea>
 800a1bc:	e0c3      	b.n	800a346 <_dtoa_r+0xb72>
 800a1be:	9b07      	ldr	r3, [sp, #28]
 800a1c0:	930b      	str	r3, [sp, #44]	; 0x2c
 800a1c2:	2c00      	cmp	r4, #0
 800a1c4:	dd05      	ble.n	800a1d2 <_dtoa_r+0x9fe>
 800a1c6:	0039      	movs	r1, r7
 800a1c8:	0022      	movs	r2, r4
 800a1ca:	9804      	ldr	r0, [sp, #16]
 800a1cc:	f000 fc30 	bl	800aa30 <__lshift>
 800a1d0:	0007      	movs	r7, r0
 800a1d2:	0038      	movs	r0, r7
 800a1d4:	2d00      	cmp	r5, #0
 800a1d6:	d024      	beq.n	800a222 <_dtoa_r+0xa4e>
 800a1d8:	6879      	ldr	r1, [r7, #4]
 800a1da:	9804      	ldr	r0, [sp, #16]
 800a1dc:	f000 fa10 	bl	800a600 <_Balloc>
 800a1e0:	1e04      	subs	r4, r0, #0
 800a1e2:	d111      	bne.n	800a208 <_dtoa_r+0xa34>
 800a1e4:	0022      	movs	r2, r4
 800a1e6:	4b05      	ldr	r3, [pc, #20]	; (800a1fc <_dtoa_r+0xa28>)
 800a1e8:	4805      	ldr	r0, [pc, #20]	; (800a200 <_dtoa_r+0xa2c>)
 800a1ea:	4906      	ldr	r1, [pc, #24]	; (800a204 <_dtoa_r+0xa30>)
 800a1ec:	f7ff fb07 	bl	80097fe <_dtoa_r+0x2a>
 800a1f0:	40240000 	.word	0x40240000
 800a1f4:	00000433 	.word	0x00000433
 800a1f8:	7ff00000 	.word	0x7ff00000
 800a1fc:	0800baac 	.word	0x0800baac
 800a200:	0800ba54 	.word	0x0800ba54
 800a204:	000002ef 	.word	0x000002ef
 800a208:	0039      	movs	r1, r7
 800a20a:	693a      	ldr	r2, [r7, #16]
 800a20c:	310c      	adds	r1, #12
 800a20e:	3202      	adds	r2, #2
 800a210:	0092      	lsls	r2, r2, #2
 800a212:	300c      	adds	r0, #12
 800a214:	f000 ffca 	bl	800b1ac <memcpy>
 800a218:	2201      	movs	r2, #1
 800a21a:	0021      	movs	r1, r4
 800a21c:	9804      	ldr	r0, [sp, #16]
 800a21e:	f000 fc07 	bl	800aa30 <__lshift>
 800a222:	9b06      	ldr	r3, [sp, #24]
 800a224:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a226:	9307      	str	r3, [sp, #28]
 800a228:	3b01      	subs	r3, #1
 800a22a:	189b      	adds	r3, r3, r2
 800a22c:	2201      	movs	r2, #1
 800a22e:	003d      	movs	r5, r7
 800a230:	0007      	movs	r7, r0
 800a232:	930e      	str	r3, [sp, #56]	; 0x38
 800a234:	9b08      	ldr	r3, [sp, #32]
 800a236:	4013      	ands	r3, r2
 800a238:	930d      	str	r3, [sp, #52]	; 0x34
 800a23a:	0031      	movs	r1, r6
 800a23c:	9805      	ldr	r0, [sp, #20]
 800a23e:	f7ff fa39 	bl	80096b4 <quorem>
 800a242:	0029      	movs	r1, r5
 800a244:	0004      	movs	r4, r0
 800a246:	900b      	str	r0, [sp, #44]	; 0x2c
 800a248:	9805      	ldr	r0, [sp, #20]
 800a24a:	f000 fc5f 	bl	800ab0c <__mcmp>
 800a24e:	003a      	movs	r2, r7
 800a250:	900c      	str	r0, [sp, #48]	; 0x30
 800a252:	0031      	movs	r1, r6
 800a254:	9804      	ldr	r0, [sp, #16]
 800a256:	f000 fc75 	bl	800ab44 <__mdiff>
 800a25a:	2201      	movs	r2, #1
 800a25c:	68c3      	ldr	r3, [r0, #12]
 800a25e:	3430      	adds	r4, #48	; 0x30
 800a260:	9008      	str	r0, [sp, #32]
 800a262:	920a      	str	r2, [sp, #40]	; 0x28
 800a264:	2b00      	cmp	r3, #0
 800a266:	d104      	bne.n	800a272 <_dtoa_r+0xa9e>
 800a268:	0001      	movs	r1, r0
 800a26a:	9805      	ldr	r0, [sp, #20]
 800a26c:	f000 fc4e 	bl	800ab0c <__mcmp>
 800a270:	900a      	str	r0, [sp, #40]	; 0x28
 800a272:	9908      	ldr	r1, [sp, #32]
 800a274:	9804      	ldr	r0, [sp, #16]
 800a276:	f000 fa07 	bl	800a688 <_Bfree>
 800a27a:	9b07      	ldr	r3, [sp, #28]
 800a27c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a27e:	3301      	adds	r3, #1
 800a280:	9308      	str	r3, [sp, #32]
 800a282:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a284:	4313      	orrs	r3, r2
 800a286:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a288:	4313      	orrs	r3, r2
 800a28a:	d109      	bne.n	800a2a0 <_dtoa_r+0xacc>
 800a28c:	2c39      	cmp	r4, #57	; 0x39
 800a28e:	d022      	beq.n	800a2d6 <_dtoa_r+0xb02>
 800a290:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a292:	2b00      	cmp	r3, #0
 800a294:	dd01      	ble.n	800a29a <_dtoa_r+0xac6>
 800a296:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800a298:	3431      	adds	r4, #49	; 0x31
 800a29a:	9b07      	ldr	r3, [sp, #28]
 800a29c:	701c      	strb	r4, [r3, #0]
 800a29e:	e76e      	b.n	800a17e <_dtoa_r+0x9aa>
 800a2a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	db04      	blt.n	800a2b0 <_dtoa_r+0xadc>
 800a2a6:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800a2a8:	4313      	orrs	r3, r2
 800a2aa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a2ac:	4313      	orrs	r3, r2
 800a2ae:	d11e      	bne.n	800a2ee <_dtoa_r+0xb1a>
 800a2b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	ddf1      	ble.n	800a29a <_dtoa_r+0xac6>
 800a2b6:	9905      	ldr	r1, [sp, #20]
 800a2b8:	2201      	movs	r2, #1
 800a2ba:	9804      	ldr	r0, [sp, #16]
 800a2bc:	f000 fbb8 	bl	800aa30 <__lshift>
 800a2c0:	0031      	movs	r1, r6
 800a2c2:	9005      	str	r0, [sp, #20]
 800a2c4:	f000 fc22 	bl	800ab0c <__mcmp>
 800a2c8:	2800      	cmp	r0, #0
 800a2ca:	dc02      	bgt.n	800a2d2 <_dtoa_r+0xafe>
 800a2cc:	d1e5      	bne.n	800a29a <_dtoa_r+0xac6>
 800a2ce:	07e3      	lsls	r3, r4, #31
 800a2d0:	d5e3      	bpl.n	800a29a <_dtoa_r+0xac6>
 800a2d2:	2c39      	cmp	r4, #57	; 0x39
 800a2d4:	d1df      	bne.n	800a296 <_dtoa_r+0xac2>
 800a2d6:	2339      	movs	r3, #57	; 0x39
 800a2d8:	9a07      	ldr	r2, [sp, #28]
 800a2da:	7013      	strb	r3, [r2, #0]
 800a2dc:	9b08      	ldr	r3, [sp, #32]
 800a2de:	9308      	str	r3, [sp, #32]
 800a2e0:	3b01      	subs	r3, #1
 800a2e2:	781a      	ldrb	r2, [r3, #0]
 800a2e4:	2a39      	cmp	r2, #57	; 0x39
 800a2e6:	d063      	beq.n	800a3b0 <_dtoa_r+0xbdc>
 800a2e8:	3201      	adds	r2, #1
 800a2ea:	701a      	strb	r2, [r3, #0]
 800a2ec:	e747      	b.n	800a17e <_dtoa_r+0x9aa>
 800a2ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	dd03      	ble.n	800a2fc <_dtoa_r+0xb28>
 800a2f4:	2c39      	cmp	r4, #57	; 0x39
 800a2f6:	d0ee      	beq.n	800a2d6 <_dtoa_r+0xb02>
 800a2f8:	3401      	adds	r4, #1
 800a2fa:	e7ce      	b.n	800a29a <_dtoa_r+0xac6>
 800a2fc:	9b07      	ldr	r3, [sp, #28]
 800a2fe:	9a07      	ldr	r2, [sp, #28]
 800a300:	701c      	strb	r4, [r3, #0]
 800a302:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a304:	4293      	cmp	r3, r2
 800a306:	d03e      	beq.n	800a386 <_dtoa_r+0xbb2>
 800a308:	2300      	movs	r3, #0
 800a30a:	220a      	movs	r2, #10
 800a30c:	9905      	ldr	r1, [sp, #20]
 800a30e:	9804      	ldr	r0, [sp, #16]
 800a310:	f000 f9de 	bl	800a6d0 <__multadd>
 800a314:	2300      	movs	r3, #0
 800a316:	9005      	str	r0, [sp, #20]
 800a318:	220a      	movs	r2, #10
 800a31a:	0029      	movs	r1, r5
 800a31c:	9804      	ldr	r0, [sp, #16]
 800a31e:	42bd      	cmp	r5, r7
 800a320:	d106      	bne.n	800a330 <_dtoa_r+0xb5c>
 800a322:	f000 f9d5 	bl	800a6d0 <__multadd>
 800a326:	0005      	movs	r5, r0
 800a328:	0007      	movs	r7, r0
 800a32a:	9b08      	ldr	r3, [sp, #32]
 800a32c:	9307      	str	r3, [sp, #28]
 800a32e:	e784      	b.n	800a23a <_dtoa_r+0xa66>
 800a330:	f000 f9ce 	bl	800a6d0 <__multadd>
 800a334:	0039      	movs	r1, r7
 800a336:	0005      	movs	r5, r0
 800a338:	2300      	movs	r3, #0
 800a33a:	220a      	movs	r2, #10
 800a33c:	9804      	ldr	r0, [sp, #16]
 800a33e:	f000 f9c7 	bl	800a6d0 <__multadd>
 800a342:	0007      	movs	r7, r0
 800a344:	e7f1      	b.n	800a32a <_dtoa_r+0xb56>
 800a346:	9b07      	ldr	r3, [sp, #28]
 800a348:	930b      	str	r3, [sp, #44]	; 0x2c
 800a34a:	2500      	movs	r5, #0
 800a34c:	0031      	movs	r1, r6
 800a34e:	9805      	ldr	r0, [sp, #20]
 800a350:	f7ff f9b0 	bl	80096b4 <quorem>
 800a354:	9b06      	ldr	r3, [sp, #24]
 800a356:	3030      	adds	r0, #48	; 0x30
 800a358:	5558      	strb	r0, [r3, r5]
 800a35a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a35c:	3501      	adds	r5, #1
 800a35e:	0004      	movs	r4, r0
 800a360:	42ab      	cmp	r3, r5
 800a362:	dd07      	ble.n	800a374 <_dtoa_r+0xba0>
 800a364:	2300      	movs	r3, #0
 800a366:	220a      	movs	r2, #10
 800a368:	9905      	ldr	r1, [sp, #20]
 800a36a:	9804      	ldr	r0, [sp, #16]
 800a36c:	f000 f9b0 	bl	800a6d0 <__multadd>
 800a370:	9005      	str	r0, [sp, #20]
 800a372:	e7eb      	b.n	800a34c <_dtoa_r+0xb78>
 800a374:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a376:	2301      	movs	r3, #1
 800a378:	2a00      	cmp	r2, #0
 800a37a:	dd00      	ble.n	800a37e <_dtoa_r+0xbaa>
 800a37c:	0013      	movs	r3, r2
 800a37e:	2500      	movs	r5, #0
 800a380:	9a06      	ldr	r2, [sp, #24]
 800a382:	18d3      	adds	r3, r2, r3
 800a384:	9308      	str	r3, [sp, #32]
 800a386:	9905      	ldr	r1, [sp, #20]
 800a388:	2201      	movs	r2, #1
 800a38a:	9804      	ldr	r0, [sp, #16]
 800a38c:	f000 fb50 	bl	800aa30 <__lshift>
 800a390:	0031      	movs	r1, r6
 800a392:	9005      	str	r0, [sp, #20]
 800a394:	f000 fbba 	bl	800ab0c <__mcmp>
 800a398:	2800      	cmp	r0, #0
 800a39a:	dc9f      	bgt.n	800a2dc <_dtoa_r+0xb08>
 800a39c:	d101      	bne.n	800a3a2 <_dtoa_r+0xbce>
 800a39e:	07e4      	lsls	r4, r4, #31
 800a3a0:	d49c      	bmi.n	800a2dc <_dtoa_r+0xb08>
 800a3a2:	9b08      	ldr	r3, [sp, #32]
 800a3a4:	9308      	str	r3, [sp, #32]
 800a3a6:	3b01      	subs	r3, #1
 800a3a8:	781a      	ldrb	r2, [r3, #0]
 800a3aa:	2a30      	cmp	r2, #48	; 0x30
 800a3ac:	d0fa      	beq.n	800a3a4 <_dtoa_r+0xbd0>
 800a3ae:	e6e6      	b.n	800a17e <_dtoa_r+0x9aa>
 800a3b0:	9a06      	ldr	r2, [sp, #24]
 800a3b2:	429a      	cmp	r2, r3
 800a3b4:	d193      	bne.n	800a2de <_dtoa_r+0xb0a>
 800a3b6:	9b03      	ldr	r3, [sp, #12]
 800a3b8:	3301      	adds	r3, #1
 800a3ba:	9303      	str	r3, [sp, #12]
 800a3bc:	2331      	movs	r3, #49	; 0x31
 800a3be:	7013      	strb	r3, [r2, #0]
 800a3c0:	e6dd      	b.n	800a17e <_dtoa_r+0x9aa>
 800a3c2:	4b09      	ldr	r3, [pc, #36]	; (800a3e8 <_dtoa_r+0xc14>)
 800a3c4:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a3c6:	9306      	str	r3, [sp, #24]
 800a3c8:	4b08      	ldr	r3, [pc, #32]	; (800a3ec <_dtoa_r+0xc18>)
 800a3ca:	2a00      	cmp	r2, #0
 800a3cc:	d001      	beq.n	800a3d2 <_dtoa_r+0xbfe>
 800a3ce:	f7ff fa49 	bl	8009864 <_dtoa_r+0x90>
 800a3d2:	f7ff fa49 	bl	8009868 <_dtoa_r+0x94>
 800a3d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	dcb6      	bgt.n	800a34a <_dtoa_r+0xb76>
 800a3dc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a3de:	2b02      	cmp	r3, #2
 800a3e0:	dd00      	ble.n	800a3e4 <_dtoa_r+0xc10>
 800a3e2:	e6b6      	b.n	800a152 <_dtoa_r+0x97e>
 800a3e4:	e7b1      	b.n	800a34a <_dtoa_r+0xb76>
 800a3e6:	46c0      	nop			; (mov r8, r8)
 800a3e8:	0800ba30 	.word	0x0800ba30
 800a3ec:	0800ba38 	.word	0x0800ba38

0800a3f0 <_free_r>:
 800a3f0:	b570      	push	{r4, r5, r6, lr}
 800a3f2:	0005      	movs	r5, r0
 800a3f4:	2900      	cmp	r1, #0
 800a3f6:	d010      	beq.n	800a41a <_free_r+0x2a>
 800a3f8:	1f0c      	subs	r4, r1, #4
 800a3fa:	6823      	ldr	r3, [r4, #0]
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	da00      	bge.n	800a402 <_free_r+0x12>
 800a400:	18e4      	adds	r4, r4, r3
 800a402:	0028      	movs	r0, r5
 800a404:	f000 f8ec 	bl	800a5e0 <__malloc_lock>
 800a408:	4a1d      	ldr	r2, [pc, #116]	; (800a480 <_free_r+0x90>)
 800a40a:	6813      	ldr	r3, [r2, #0]
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d105      	bne.n	800a41c <_free_r+0x2c>
 800a410:	6063      	str	r3, [r4, #4]
 800a412:	6014      	str	r4, [r2, #0]
 800a414:	0028      	movs	r0, r5
 800a416:	f000 f8eb 	bl	800a5f0 <__malloc_unlock>
 800a41a:	bd70      	pop	{r4, r5, r6, pc}
 800a41c:	42a3      	cmp	r3, r4
 800a41e:	d908      	bls.n	800a432 <_free_r+0x42>
 800a420:	6820      	ldr	r0, [r4, #0]
 800a422:	1821      	adds	r1, r4, r0
 800a424:	428b      	cmp	r3, r1
 800a426:	d1f3      	bne.n	800a410 <_free_r+0x20>
 800a428:	6819      	ldr	r1, [r3, #0]
 800a42a:	685b      	ldr	r3, [r3, #4]
 800a42c:	1809      	adds	r1, r1, r0
 800a42e:	6021      	str	r1, [r4, #0]
 800a430:	e7ee      	b.n	800a410 <_free_r+0x20>
 800a432:	001a      	movs	r2, r3
 800a434:	685b      	ldr	r3, [r3, #4]
 800a436:	2b00      	cmp	r3, #0
 800a438:	d001      	beq.n	800a43e <_free_r+0x4e>
 800a43a:	42a3      	cmp	r3, r4
 800a43c:	d9f9      	bls.n	800a432 <_free_r+0x42>
 800a43e:	6811      	ldr	r1, [r2, #0]
 800a440:	1850      	adds	r0, r2, r1
 800a442:	42a0      	cmp	r0, r4
 800a444:	d10b      	bne.n	800a45e <_free_r+0x6e>
 800a446:	6820      	ldr	r0, [r4, #0]
 800a448:	1809      	adds	r1, r1, r0
 800a44a:	1850      	adds	r0, r2, r1
 800a44c:	6011      	str	r1, [r2, #0]
 800a44e:	4283      	cmp	r3, r0
 800a450:	d1e0      	bne.n	800a414 <_free_r+0x24>
 800a452:	6818      	ldr	r0, [r3, #0]
 800a454:	685b      	ldr	r3, [r3, #4]
 800a456:	1841      	adds	r1, r0, r1
 800a458:	6011      	str	r1, [r2, #0]
 800a45a:	6053      	str	r3, [r2, #4]
 800a45c:	e7da      	b.n	800a414 <_free_r+0x24>
 800a45e:	42a0      	cmp	r0, r4
 800a460:	d902      	bls.n	800a468 <_free_r+0x78>
 800a462:	230c      	movs	r3, #12
 800a464:	602b      	str	r3, [r5, #0]
 800a466:	e7d5      	b.n	800a414 <_free_r+0x24>
 800a468:	6820      	ldr	r0, [r4, #0]
 800a46a:	1821      	adds	r1, r4, r0
 800a46c:	428b      	cmp	r3, r1
 800a46e:	d103      	bne.n	800a478 <_free_r+0x88>
 800a470:	6819      	ldr	r1, [r3, #0]
 800a472:	685b      	ldr	r3, [r3, #4]
 800a474:	1809      	adds	r1, r1, r0
 800a476:	6021      	str	r1, [r4, #0]
 800a478:	6063      	str	r3, [r4, #4]
 800a47a:	6054      	str	r4, [r2, #4]
 800a47c:	e7ca      	b.n	800a414 <_free_r+0x24>
 800a47e:	46c0      	nop			; (mov r8, r8)
 800a480:	20000658 	.word	0x20000658

0800a484 <malloc>:
 800a484:	b510      	push	{r4, lr}
 800a486:	4b03      	ldr	r3, [pc, #12]	; (800a494 <malloc+0x10>)
 800a488:	0001      	movs	r1, r0
 800a48a:	6818      	ldr	r0, [r3, #0]
 800a48c:	f000 f826 	bl	800a4dc <_malloc_r>
 800a490:	bd10      	pop	{r4, pc}
 800a492:	46c0      	nop			; (mov r8, r8)
 800a494:	20000064 	.word	0x20000064

0800a498 <sbrk_aligned>:
 800a498:	b570      	push	{r4, r5, r6, lr}
 800a49a:	4e0f      	ldr	r6, [pc, #60]	; (800a4d8 <sbrk_aligned+0x40>)
 800a49c:	000d      	movs	r5, r1
 800a49e:	6831      	ldr	r1, [r6, #0]
 800a4a0:	0004      	movs	r4, r0
 800a4a2:	2900      	cmp	r1, #0
 800a4a4:	d102      	bne.n	800a4ac <sbrk_aligned+0x14>
 800a4a6:	f000 fe6f 	bl	800b188 <_sbrk_r>
 800a4aa:	6030      	str	r0, [r6, #0]
 800a4ac:	0029      	movs	r1, r5
 800a4ae:	0020      	movs	r0, r4
 800a4b0:	f000 fe6a 	bl	800b188 <_sbrk_r>
 800a4b4:	1c43      	adds	r3, r0, #1
 800a4b6:	d00a      	beq.n	800a4ce <sbrk_aligned+0x36>
 800a4b8:	2303      	movs	r3, #3
 800a4ba:	1cc5      	adds	r5, r0, #3
 800a4bc:	439d      	bics	r5, r3
 800a4be:	42a8      	cmp	r0, r5
 800a4c0:	d007      	beq.n	800a4d2 <sbrk_aligned+0x3a>
 800a4c2:	1a29      	subs	r1, r5, r0
 800a4c4:	0020      	movs	r0, r4
 800a4c6:	f000 fe5f 	bl	800b188 <_sbrk_r>
 800a4ca:	3001      	adds	r0, #1
 800a4cc:	d101      	bne.n	800a4d2 <sbrk_aligned+0x3a>
 800a4ce:	2501      	movs	r5, #1
 800a4d0:	426d      	negs	r5, r5
 800a4d2:	0028      	movs	r0, r5
 800a4d4:	bd70      	pop	{r4, r5, r6, pc}
 800a4d6:	46c0      	nop			; (mov r8, r8)
 800a4d8:	2000065c 	.word	0x2000065c

0800a4dc <_malloc_r>:
 800a4dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a4de:	2203      	movs	r2, #3
 800a4e0:	1ccb      	adds	r3, r1, #3
 800a4e2:	4393      	bics	r3, r2
 800a4e4:	3308      	adds	r3, #8
 800a4e6:	0006      	movs	r6, r0
 800a4e8:	001f      	movs	r7, r3
 800a4ea:	2b0c      	cmp	r3, #12
 800a4ec:	d238      	bcs.n	800a560 <_malloc_r+0x84>
 800a4ee:	270c      	movs	r7, #12
 800a4f0:	42b9      	cmp	r1, r7
 800a4f2:	d837      	bhi.n	800a564 <_malloc_r+0x88>
 800a4f4:	0030      	movs	r0, r6
 800a4f6:	f000 f873 	bl	800a5e0 <__malloc_lock>
 800a4fa:	4b38      	ldr	r3, [pc, #224]	; (800a5dc <_malloc_r+0x100>)
 800a4fc:	9300      	str	r3, [sp, #0]
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	001c      	movs	r4, r3
 800a502:	2c00      	cmp	r4, #0
 800a504:	d133      	bne.n	800a56e <_malloc_r+0x92>
 800a506:	0039      	movs	r1, r7
 800a508:	0030      	movs	r0, r6
 800a50a:	f7ff ffc5 	bl	800a498 <sbrk_aligned>
 800a50e:	0004      	movs	r4, r0
 800a510:	1c43      	adds	r3, r0, #1
 800a512:	d15e      	bne.n	800a5d2 <_malloc_r+0xf6>
 800a514:	9b00      	ldr	r3, [sp, #0]
 800a516:	681c      	ldr	r4, [r3, #0]
 800a518:	0025      	movs	r5, r4
 800a51a:	2d00      	cmp	r5, #0
 800a51c:	d14e      	bne.n	800a5bc <_malloc_r+0xe0>
 800a51e:	2c00      	cmp	r4, #0
 800a520:	d051      	beq.n	800a5c6 <_malloc_r+0xea>
 800a522:	6823      	ldr	r3, [r4, #0]
 800a524:	0029      	movs	r1, r5
 800a526:	18e3      	adds	r3, r4, r3
 800a528:	0030      	movs	r0, r6
 800a52a:	9301      	str	r3, [sp, #4]
 800a52c:	f000 fe2c 	bl	800b188 <_sbrk_r>
 800a530:	9b01      	ldr	r3, [sp, #4]
 800a532:	4283      	cmp	r3, r0
 800a534:	d147      	bne.n	800a5c6 <_malloc_r+0xea>
 800a536:	6823      	ldr	r3, [r4, #0]
 800a538:	0030      	movs	r0, r6
 800a53a:	1aff      	subs	r7, r7, r3
 800a53c:	0039      	movs	r1, r7
 800a53e:	f7ff ffab 	bl	800a498 <sbrk_aligned>
 800a542:	3001      	adds	r0, #1
 800a544:	d03f      	beq.n	800a5c6 <_malloc_r+0xea>
 800a546:	6823      	ldr	r3, [r4, #0]
 800a548:	19db      	adds	r3, r3, r7
 800a54a:	6023      	str	r3, [r4, #0]
 800a54c:	9b00      	ldr	r3, [sp, #0]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	2b00      	cmp	r3, #0
 800a552:	d040      	beq.n	800a5d6 <_malloc_r+0xfa>
 800a554:	685a      	ldr	r2, [r3, #4]
 800a556:	42a2      	cmp	r2, r4
 800a558:	d133      	bne.n	800a5c2 <_malloc_r+0xe6>
 800a55a:	2200      	movs	r2, #0
 800a55c:	605a      	str	r2, [r3, #4]
 800a55e:	e014      	b.n	800a58a <_malloc_r+0xae>
 800a560:	2b00      	cmp	r3, #0
 800a562:	dac5      	bge.n	800a4f0 <_malloc_r+0x14>
 800a564:	230c      	movs	r3, #12
 800a566:	2500      	movs	r5, #0
 800a568:	6033      	str	r3, [r6, #0]
 800a56a:	0028      	movs	r0, r5
 800a56c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a56e:	6821      	ldr	r1, [r4, #0]
 800a570:	1bc9      	subs	r1, r1, r7
 800a572:	d420      	bmi.n	800a5b6 <_malloc_r+0xda>
 800a574:	290b      	cmp	r1, #11
 800a576:	d918      	bls.n	800a5aa <_malloc_r+0xce>
 800a578:	19e2      	adds	r2, r4, r7
 800a57a:	6027      	str	r7, [r4, #0]
 800a57c:	42a3      	cmp	r3, r4
 800a57e:	d112      	bne.n	800a5a6 <_malloc_r+0xca>
 800a580:	9b00      	ldr	r3, [sp, #0]
 800a582:	601a      	str	r2, [r3, #0]
 800a584:	6863      	ldr	r3, [r4, #4]
 800a586:	6011      	str	r1, [r2, #0]
 800a588:	6053      	str	r3, [r2, #4]
 800a58a:	0030      	movs	r0, r6
 800a58c:	0025      	movs	r5, r4
 800a58e:	f000 f82f 	bl	800a5f0 <__malloc_unlock>
 800a592:	2207      	movs	r2, #7
 800a594:	350b      	adds	r5, #11
 800a596:	1d23      	adds	r3, r4, #4
 800a598:	4395      	bics	r5, r2
 800a59a:	1aea      	subs	r2, r5, r3
 800a59c:	429d      	cmp	r5, r3
 800a59e:	d0e4      	beq.n	800a56a <_malloc_r+0x8e>
 800a5a0:	1b5b      	subs	r3, r3, r5
 800a5a2:	50a3      	str	r3, [r4, r2]
 800a5a4:	e7e1      	b.n	800a56a <_malloc_r+0x8e>
 800a5a6:	605a      	str	r2, [r3, #4]
 800a5a8:	e7ec      	b.n	800a584 <_malloc_r+0xa8>
 800a5aa:	6862      	ldr	r2, [r4, #4]
 800a5ac:	42a3      	cmp	r3, r4
 800a5ae:	d1d5      	bne.n	800a55c <_malloc_r+0x80>
 800a5b0:	9b00      	ldr	r3, [sp, #0]
 800a5b2:	601a      	str	r2, [r3, #0]
 800a5b4:	e7e9      	b.n	800a58a <_malloc_r+0xae>
 800a5b6:	0023      	movs	r3, r4
 800a5b8:	6864      	ldr	r4, [r4, #4]
 800a5ba:	e7a2      	b.n	800a502 <_malloc_r+0x26>
 800a5bc:	002c      	movs	r4, r5
 800a5be:	686d      	ldr	r5, [r5, #4]
 800a5c0:	e7ab      	b.n	800a51a <_malloc_r+0x3e>
 800a5c2:	0013      	movs	r3, r2
 800a5c4:	e7c4      	b.n	800a550 <_malloc_r+0x74>
 800a5c6:	230c      	movs	r3, #12
 800a5c8:	0030      	movs	r0, r6
 800a5ca:	6033      	str	r3, [r6, #0]
 800a5cc:	f000 f810 	bl	800a5f0 <__malloc_unlock>
 800a5d0:	e7cb      	b.n	800a56a <_malloc_r+0x8e>
 800a5d2:	6027      	str	r7, [r4, #0]
 800a5d4:	e7d9      	b.n	800a58a <_malloc_r+0xae>
 800a5d6:	605b      	str	r3, [r3, #4]
 800a5d8:	deff      	udf	#255	; 0xff
 800a5da:	46c0      	nop			; (mov r8, r8)
 800a5dc:	20000658 	.word	0x20000658

0800a5e0 <__malloc_lock>:
 800a5e0:	b510      	push	{r4, lr}
 800a5e2:	4802      	ldr	r0, [pc, #8]	; (800a5ec <__malloc_lock+0xc>)
 800a5e4:	f7ff f859 	bl	800969a <__retarget_lock_acquire_recursive>
 800a5e8:	bd10      	pop	{r4, pc}
 800a5ea:	46c0      	nop			; (mov r8, r8)
 800a5ec:	20000654 	.word	0x20000654

0800a5f0 <__malloc_unlock>:
 800a5f0:	b510      	push	{r4, lr}
 800a5f2:	4802      	ldr	r0, [pc, #8]	; (800a5fc <__malloc_unlock+0xc>)
 800a5f4:	f7ff f852 	bl	800969c <__retarget_lock_release_recursive>
 800a5f8:	bd10      	pop	{r4, pc}
 800a5fa:	46c0      	nop			; (mov r8, r8)
 800a5fc:	20000654 	.word	0x20000654

0800a600 <_Balloc>:
 800a600:	b570      	push	{r4, r5, r6, lr}
 800a602:	69c5      	ldr	r5, [r0, #28]
 800a604:	0006      	movs	r6, r0
 800a606:	000c      	movs	r4, r1
 800a608:	2d00      	cmp	r5, #0
 800a60a:	d10e      	bne.n	800a62a <_Balloc+0x2a>
 800a60c:	2010      	movs	r0, #16
 800a60e:	f7ff ff39 	bl	800a484 <malloc>
 800a612:	1e02      	subs	r2, r0, #0
 800a614:	61f0      	str	r0, [r6, #28]
 800a616:	d104      	bne.n	800a622 <_Balloc+0x22>
 800a618:	216b      	movs	r1, #107	; 0x6b
 800a61a:	4b19      	ldr	r3, [pc, #100]	; (800a680 <_Balloc+0x80>)
 800a61c:	4819      	ldr	r0, [pc, #100]	; (800a684 <_Balloc+0x84>)
 800a61e:	f000 fdcf 	bl	800b1c0 <__assert_func>
 800a622:	6045      	str	r5, [r0, #4]
 800a624:	6085      	str	r5, [r0, #8]
 800a626:	6005      	str	r5, [r0, #0]
 800a628:	60c5      	str	r5, [r0, #12]
 800a62a:	69f5      	ldr	r5, [r6, #28]
 800a62c:	68eb      	ldr	r3, [r5, #12]
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d013      	beq.n	800a65a <_Balloc+0x5a>
 800a632:	69f3      	ldr	r3, [r6, #28]
 800a634:	00a2      	lsls	r2, r4, #2
 800a636:	68db      	ldr	r3, [r3, #12]
 800a638:	189b      	adds	r3, r3, r2
 800a63a:	6818      	ldr	r0, [r3, #0]
 800a63c:	2800      	cmp	r0, #0
 800a63e:	d118      	bne.n	800a672 <_Balloc+0x72>
 800a640:	2101      	movs	r1, #1
 800a642:	000d      	movs	r5, r1
 800a644:	40a5      	lsls	r5, r4
 800a646:	1d6a      	adds	r2, r5, #5
 800a648:	0030      	movs	r0, r6
 800a64a:	0092      	lsls	r2, r2, #2
 800a64c:	f000 fdd6 	bl	800b1fc <_calloc_r>
 800a650:	2800      	cmp	r0, #0
 800a652:	d00c      	beq.n	800a66e <_Balloc+0x6e>
 800a654:	6044      	str	r4, [r0, #4]
 800a656:	6085      	str	r5, [r0, #8]
 800a658:	e00d      	b.n	800a676 <_Balloc+0x76>
 800a65a:	2221      	movs	r2, #33	; 0x21
 800a65c:	2104      	movs	r1, #4
 800a65e:	0030      	movs	r0, r6
 800a660:	f000 fdcc 	bl	800b1fc <_calloc_r>
 800a664:	69f3      	ldr	r3, [r6, #28]
 800a666:	60e8      	str	r0, [r5, #12]
 800a668:	68db      	ldr	r3, [r3, #12]
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d1e1      	bne.n	800a632 <_Balloc+0x32>
 800a66e:	2000      	movs	r0, #0
 800a670:	bd70      	pop	{r4, r5, r6, pc}
 800a672:	6802      	ldr	r2, [r0, #0]
 800a674:	601a      	str	r2, [r3, #0]
 800a676:	2300      	movs	r3, #0
 800a678:	6103      	str	r3, [r0, #16]
 800a67a:	60c3      	str	r3, [r0, #12]
 800a67c:	e7f8      	b.n	800a670 <_Balloc+0x70>
 800a67e:	46c0      	nop			; (mov r8, r8)
 800a680:	0800ba3d 	.word	0x0800ba3d
 800a684:	0800babd 	.word	0x0800babd

0800a688 <_Bfree>:
 800a688:	b570      	push	{r4, r5, r6, lr}
 800a68a:	69c6      	ldr	r6, [r0, #28]
 800a68c:	0005      	movs	r5, r0
 800a68e:	000c      	movs	r4, r1
 800a690:	2e00      	cmp	r6, #0
 800a692:	d10e      	bne.n	800a6b2 <_Bfree+0x2a>
 800a694:	2010      	movs	r0, #16
 800a696:	f7ff fef5 	bl	800a484 <malloc>
 800a69a:	1e02      	subs	r2, r0, #0
 800a69c:	61e8      	str	r0, [r5, #28]
 800a69e:	d104      	bne.n	800a6aa <_Bfree+0x22>
 800a6a0:	218f      	movs	r1, #143	; 0x8f
 800a6a2:	4b09      	ldr	r3, [pc, #36]	; (800a6c8 <_Bfree+0x40>)
 800a6a4:	4809      	ldr	r0, [pc, #36]	; (800a6cc <_Bfree+0x44>)
 800a6a6:	f000 fd8b 	bl	800b1c0 <__assert_func>
 800a6aa:	6046      	str	r6, [r0, #4]
 800a6ac:	6086      	str	r6, [r0, #8]
 800a6ae:	6006      	str	r6, [r0, #0]
 800a6b0:	60c6      	str	r6, [r0, #12]
 800a6b2:	2c00      	cmp	r4, #0
 800a6b4:	d007      	beq.n	800a6c6 <_Bfree+0x3e>
 800a6b6:	69eb      	ldr	r3, [r5, #28]
 800a6b8:	6862      	ldr	r2, [r4, #4]
 800a6ba:	68db      	ldr	r3, [r3, #12]
 800a6bc:	0092      	lsls	r2, r2, #2
 800a6be:	189b      	adds	r3, r3, r2
 800a6c0:	681a      	ldr	r2, [r3, #0]
 800a6c2:	6022      	str	r2, [r4, #0]
 800a6c4:	601c      	str	r4, [r3, #0]
 800a6c6:	bd70      	pop	{r4, r5, r6, pc}
 800a6c8:	0800ba3d 	.word	0x0800ba3d
 800a6cc:	0800babd 	.word	0x0800babd

0800a6d0 <__multadd>:
 800a6d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a6d2:	000e      	movs	r6, r1
 800a6d4:	9001      	str	r0, [sp, #4]
 800a6d6:	000c      	movs	r4, r1
 800a6d8:	001d      	movs	r5, r3
 800a6da:	2000      	movs	r0, #0
 800a6dc:	690f      	ldr	r7, [r1, #16]
 800a6de:	3614      	adds	r6, #20
 800a6e0:	6833      	ldr	r3, [r6, #0]
 800a6e2:	3001      	adds	r0, #1
 800a6e4:	b299      	uxth	r1, r3
 800a6e6:	4351      	muls	r1, r2
 800a6e8:	0c1b      	lsrs	r3, r3, #16
 800a6ea:	4353      	muls	r3, r2
 800a6ec:	1949      	adds	r1, r1, r5
 800a6ee:	0c0d      	lsrs	r5, r1, #16
 800a6f0:	195b      	adds	r3, r3, r5
 800a6f2:	0c1d      	lsrs	r5, r3, #16
 800a6f4:	b289      	uxth	r1, r1
 800a6f6:	041b      	lsls	r3, r3, #16
 800a6f8:	185b      	adds	r3, r3, r1
 800a6fa:	c608      	stmia	r6!, {r3}
 800a6fc:	4287      	cmp	r7, r0
 800a6fe:	dcef      	bgt.n	800a6e0 <__multadd+0x10>
 800a700:	2d00      	cmp	r5, #0
 800a702:	d022      	beq.n	800a74a <__multadd+0x7a>
 800a704:	68a3      	ldr	r3, [r4, #8]
 800a706:	42bb      	cmp	r3, r7
 800a708:	dc19      	bgt.n	800a73e <__multadd+0x6e>
 800a70a:	6861      	ldr	r1, [r4, #4]
 800a70c:	9801      	ldr	r0, [sp, #4]
 800a70e:	3101      	adds	r1, #1
 800a710:	f7ff ff76 	bl	800a600 <_Balloc>
 800a714:	1e06      	subs	r6, r0, #0
 800a716:	d105      	bne.n	800a724 <__multadd+0x54>
 800a718:	0032      	movs	r2, r6
 800a71a:	21ba      	movs	r1, #186	; 0xba
 800a71c:	4b0c      	ldr	r3, [pc, #48]	; (800a750 <__multadd+0x80>)
 800a71e:	480d      	ldr	r0, [pc, #52]	; (800a754 <__multadd+0x84>)
 800a720:	f000 fd4e 	bl	800b1c0 <__assert_func>
 800a724:	0021      	movs	r1, r4
 800a726:	6922      	ldr	r2, [r4, #16]
 800a728:	310c      	adds	r1, #12
 800a72a:	3202      	adds	r2, #2
 800a72c:	0092      	lsls	r2, r2, #2
 800a72e:	300c      	adds	r0, #12
 800a730:	f000 fd3c 	bl	800b1ac <memcpy>
 800a734:	0021      	movs	r1, r4
 800a736:	9801      	ldr	r0, [sp, #4]
 800a738:	f7ff ffa6 	bl	800a688 <_Bfree>
 800a73c:	0034      	movs	r4, r6
 800a73e:	1d3b      	adds	r3, r7, #4
 800a740:	009b      	lsls	r3, r3, #2
 800a742:	18e3      	adds	r3, r4, r3
 800a744:	605d      	str	r5, [r3, #4]
 800a746:	1c7b      	adds	r3, r7, #1
 800a748:	6123      	str	r3, [r4, #16]
 800a74a:	0020      	movs	r0, r4
 800a74c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a74e:	46c0      	nop			; (mov r8, r8)
 800a750:	0800baac 	.word	0x0800baac
 800a754:	0800babd 	.word	0x0800babd

0800a758 <__hi0bits>:
 800a758:	0003      	movs	r3, r0
 800a75a:	0c02      	lsrs	r2, r0, #16
 800a75c:	2000      	movs	r0, #0
 800a75e:	4282      	cmp	r2, r0
 800a760:	d101      	bne.n	800a766 <__hi0bits+0xe>
 800a762:	041b      	lsls	r3, r3, #16
 800a764:	3010      	adds	r0, #16
 800a766:	0e1a      	lsrs	r2, r3, #24
 800a768:	d101      	bne.n	800a76e <__hi0bits+0x16>
 800a76a:	3008      	adds	r0, #8
 800a76c:	021b      	lsls	r3, r3, #8
 800a76e:	0f1a      	lsrs	r2, r3, #28
 800a770:	d101      	bne.n	800a776 <__hi0bits+0x1e>
 800a772:	3004      	adds	r0, #4
 800a774:	011b      	lsls	r3, r3, #4
 800a776:	0f9a      	lsrs	r2, r3, #30
 800a778:	d101      	bne.n	800a77e <__hi0bits+0x26>
 800a77a:	3002      	adds	r0, #2
 800a77c:	009b      	lsls	r3, r3, #2
 800a77e:	2b00      	cmp	r3, #0
 800a780:	db03      	blt.n	800a78a <__hi0bits+0x32>
 800a782:	3001      	adds	r0, #1
 800a784:	005b      	lsls	r3, r3, #1
 800a786:	d400      	bmi.n	800a78a <__hi0bits+0x32>
 800a788:	2020      	movs	r0, #32
 800a78a:	4770      	bx	lr

0800a78c <__lo0bits>:
 800a78c:	6803      	ldr	r3, [r0, #0]
 800a78e:	0001      	movs	r1, r0
 800a790:	2207      	movs	r2, #7
 800a792:	0018      	movs	r0, r3
 800a794:	4010      	ands	r0, r2
 800a796:	4213      	tst	r3, r2
 800a798:	d00d      	beq.n	800a7b6 <__lo0bits+0x2a>
 800a79a:	3a06      	subs	r2, #6
 800a79c:	2000      	movs	r0, #0
 800a79e:	4213      	tst	r3, r2
 800a7a0:	d105      	bne.n	800a7ae <__lo0bits+0x22>
 800a7a2:	3002      	adds	r0, #2
 800a7a4:	4203      	tst	r3, r0
 800a7a6:	d003      	beq.n	800a7b0 <__lo0bits+0x24>
 800a7a8:	40d3      	lsrs	r3, r2
 800a7aa:	0010      	movs	r0, r2
 800a7ac:	600b      	str	r3, [r1, #0]
 800a7ae:	4770      	bx	lr
 800a7b0:	089b      	lsrs	r3, r3, #2
 800a7b2:	600b      	str	r3, [r1, #0]
 800a7b4:	e7fb      	b.n	800a7ae <__lo0bits+0x22>
 800a7b6:	b29a      	uxth	r2, r3
 800a7b8:	2a00      	cmp	r2, #0
 800a7ba:	d101      	bne.n	800a7c0 <__lo0bits+0x34>
 800a7bc:	2010      	movs	r0, #16
 800a7be:	0c1b      	lsrs	r3, r3, #16
 800a7c0:	b2da      	uxtb	r2, r3
 800a7c2:	2a00      	cmp	r2, #0
 800a7c4:	d101      	bne.n	800a7ca <__lo0bits+0x3e>
 800a7c6:	3008      	adds	r0, #8
 800a7c8:	0a1b      	lsrs	r3, r3, #8
 800a7ca:	071a      	lsls	r2, r3, #28
 800a7cc:	d101      	bne.n	800a7d2 <__lo0bits+0x46>
 800a7ce:	3004      	adds	r0, #4
 800a7d0:	091b      	lsrs	r3, r3, #4
 800a7d2:	079a      	lsls	r2, r3, #30
 800a7d4:	d101      	bne.n	800a7da <__lo0bits+0x4e>
 800a7d6:	3002      	adds	r0, #2
 800a7d8:	089b      	lsrs	r3, r3, #2
 800a7da:	07da      	lsls	r2, r3, #31
 800a7dc:	d4e9      	bmi.n	800a7b2 <__lo0bits+0x26>
 800a7de:	3001      	adds	r0, #1
 800a7e0:	085b      	lsrs	r3, r3, #1
 800a7e2:	d1e6      	bne.n	800a7b2 <__lo0bits+0x26>
 800a7e4:	2020      	movs	r0, #32
 800a7e6:	e7e2      	b.n	800a7ae <__lo0bits+0x22>

0800a7e8 <__i2b>:
 800a7e8:	b510      	push	{r4, lr}
 800a7ea:	000c      	movs	r4, r1
 800a7ec:	2101      	movs	r1, #1
 800a7ee:	f7ff ff07 	bl	800a600 <_Balloc>
 800a7f2:	2800      	cmp	r0, #0
 800a7f4:	d107      	bne.n	800a806 <__i2b+0x1e>
 800a7f6:	2146      	movs	r1, #70	; 0x46
 800a7f8:	4c05      	ldr	r4, [pc, #20]	; (800a810 <__i2b+0x28>)
 800a7fa:	0002      	movs	r2, r0
 800a7fc:	4b05      	ldr	r3, [pc, #20]	; (800a814 <__i2b+0x2c>)
 800a7fe:	0020      	movs	r0, r4
 800a800:	31ff      	adds	r1, #255	; 0xff
 800a802:	f000 fcdd 	bl	800b1c0 <__assert_func>
 800a806:	2301      	movs	r3, #1
 800a808:	6144      	str	r4, [r0, #20]
 800a80a:	6103      	str	r3, [r0, #16]
 800a80c:	bd10      	pop	{r4, pc}
 800a80e:	46c0      	nop			; (mov r8, r8)
 800a810:	0800babd 	.word	0x0800babd
 800a814:	0800baac 	.word	0x0800baac

0800a818 <__multiply>:
 800a818:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a81a:	0015      	movs	r5, r2
 800a81c:	690a      	ldr	r2, [r1, #16]
 800a81e:	692b      	ldr	r3, [r5, #16]
 800a820:	000c      	movs	r4, r1
 800a822:	b08b      	sub	sp, #44	; 0x2c
 800a824:	429a      	cmp	r2, r3
 800a826:	da01      	bge.n	800a82c <__multiply+0x14>
 800a828:	002c      	movs	r4, r5
 800a82a:	000d      	movs	r5, r1
 800a82c:	6927      	ldr	r7, [r4, #16]
 800a82e:	692e      	ldr	r6, [r5, #16]
 800a830:	6861      	ldr	r1, [r4, #4]
 800a832:	19bb      	adds	r3, r7, r6
 800a834:	9303      	str	r3, [sp, #12]
 800a836:	68a3      	ldr	r3, [r4, #8]
 800a838:	19ba      	adds	r2, r7, r6
 800a83a:	4293      	cmp	r3, r2
 800a83c:	da00      	bge.n	800a840 <__multiply+0x28>
 800a83e:	3101      	adds	r1, #1
 800a840:	f7ff fede 	bl	800a600 <_Balloc>
 800a844:	9002      	str	r0, [sp, #8]
 800a846:	2800      	cmp	r0, #0
 800a848:	d106      	bne.n	800a858 <__multiply+0x40>
 800a84a:	21b1      	movs	r1, #177	; 0xb1
 800a84c:	4b48      	ldr	r3, [pc, #288]	; (800a970 <__multiply+0x158>)
 800a84e:	4849      	ldr	r0, [pc, #292]	; (800a974 <__multiply+0x15c>)
 800a850:	9a02      	ldr	r2, [sp, #8]
 800a852:	0049      	lsls	r1, r1, #1
 800a854:	f000 fcb4 	bl	800b1c0 <__assert_func>
 800a858:	9b02      	ldr	r3, [sp, #8]
 800a85a:	2200      	movs	r2, #0
 800a85c:	3314      	adds	r3, #20
 800a85e:	469c      	mov	ip, r3
 800a860:	19bb      	adds	r3, r7, r6
 800a862:	009b      	lsls	r3, r3, #2
 800a864:	4463      	add	r3, ip
 800a866:	9304      	str	r3, [sp, #16]
 800a868:	4663      	mov	r3, ip
 800a86a:	9904      	ldr	r1, [sp, #16]
 800a86c:	428b      	cmp	r3, r1
 800a86e:	d32a      	bcc.n	800a8c6 <__multiply+0xae>
 800a870:	0023      	movs	r3, r4
 800a872:	00bf      	lsls	r7, r7, #2
 800a874:	3314      	adds	r3, #20
 800a876:	3514      	adds	r5, #20
 800a878:	9308      	str	r3, [sp, #32]
 800a87a:	00b6      	lsls	r6, r6, #2
 800a87c:	19db      	adds	r3, r3, r7
 800a87e:	9305      	str	r3, [sp, #20]
 800a880:	19ab      	adds	r3, r5, r6
 800a882:	9309      	str	r3, [sp, #36]	; 0x24
 800a884:	2304      	movs	r3, #4
 800a886:	9306      	str	r3, [sp, #24]
 800a888:	0023      	movs	r3, r4
 800a88a:	9a05      	ldr	r2, [sp, #20]
 800a88c:	3315      	adds	r3, #21
 800a88e:	9501      	str	r5, [sp, #4]
 800a890:	429a      	cmp	r2, r3
 800a892:	d305      	bcc.n	800a8a0 <__multiply+0x88>
 800a894:	1b13      	subs	r3, r2, r4
 800a896:	3b15      	subs	r3, #21
 800a898:	089b      	lsrs	r3, r3, #2
 800a89a:	3301      	adds	r3, #1
 800a89c:	009b      	lsls	r3, r3, #2
 800a89e:	9306      	str	r3, [sp, #24]
 800a8a0:	9b01      	ldr	r3, [sp, #4]
 800a8a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a8a4:	4293      	cmp	r3, r2
 800a8a6:	d310      	bcc.n	800a8ca <__multiply+0xb2>
 800a8a8:	9b03      	ldr	r3, [sp, #12]
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	dd05      	ble.n	800a8ba <__multiply+0xa2>
 800a8ae:	9b04      	ldr	r3, [sp, #16]
 800a8b0:	3b04      	subs	r3, #4
 800a8b2:	9304      	str	r3, [sp, #16]
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d056      	beq.n	800a968 <__multiply+0x150>
 800a8ba:	9b02      	ldr	r3, [sp, #8]
 800a8bc:	9a03      	ldr	r2, [sp, #12]
 800a8be:	0018      	movs	r0, r3
 800a8c0:	611a      	str	r2, [r3, #16]
 800a8c2:	b00b      	add	sp, #44	; 0x2c
 800a8c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a8c6:	c304      	stmia	r3!, {r2}
 800a8c8:	e7cf      	b.n	800a86a <__multiply+0x52>
 800a8ca:	9b01      	ldr	r3, [sp, #4]
 800a8cc:	6818      	ldr	r0, [r3, #0]
 800a8ce:	b280      	uxth	r0, r0
 800a8d0:	2800      	cmp	r0, #0
 800a8d2:	d01e      	beq.n	800a912 <__multiply+0xfa>
 800a8d4:	4667      	mov	r7, ip
 800a8d6:	2500      	movs	r5, #0
 800a8d8:	9e08      	ldr	r6, [sp, #32]
 800a8da:	ce02      	ldmia	r6!, {r1}
 800a8dc:	683b      	ldr	r3, [r7, #0]
 800a8de:	9307      	str	r3, [sp, #28]
 800a8e0:	b28b      	uxth	r3, r1
 800a8e2:	4343      	muls	r3, r0
 800a8e4:	001a      	movs	r2, r3
 800a8e6:	466b      	mov	r3, sp
 800a8e8:	8b9b      	ldrh	r3, [r3, #28]
 800a8ea:	18d3      	adds	r3, r2, r3
 800a8ec:	195b      	adds	r3, r3, r5
 800a8ee:	0c0d      	lsrs	r5, r1, #16
 800a8f0:	4345      	muls	r5, r0
 800a8f2:	9a07      	ldr	r2, [sp, #28]
 800a8f4:	0c11      	lsrs	r1, r2, #16
 800a8f6:	1869      	adds	r1, r5, r1
 800a8f8:	0c1a      	lsrs	r2, r3, #16
 800a8fa:	188a      	adds	r2, r1, r2
 800a8fc:	b29b      	uxth	r3, r3
 800a8fe:	0c15      	lsrs	r5, r2, #16
 800a900:	0412      	lsls	r2, r2, #16
 800a902:	431a      	orrs	r2, r3
 800a904:	9b05      	ldr	r3, [sp, #20]
 800a906:	c704      	stmia	r7!, {r2}
 800a908:	42b3      	cmp	r3, r6
 800a90a:	d8e6      	bhi.n	800a8da <__multiply+0xc2>
 800a90c:	4663      	mov	r3, ip
 800a90e:	9a06      	ldr	r2, [sp, #24]
 800a910:	509d      	str	r5, [r3, r2]
 800a912:	9b01      	ldr	r3, [sp, #4]
 800a914:	6818      	ldr	r0, [r3, #0]
 800a916:	0c00      	lsrs	r0, r0, #16
 800a918:	d020      	beq.n	800a95c <__multiply+0x144>
 800a91a:	4663      	mov	r3, ip
 800a91c:	0025      	movs	r5, r4
 800a91e:	4661      	mov	r1, ip
 800a920:	2700      	movs	r7, #0
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	3514      	adds	r5, #20
 800a926:	682a      	ldr	r2, [r5, #0]
 800a928:	680e      	ldr	r6, [r1, #0]
 800a92a:	b292      	uxth	r2, r2
 800a92c:	4342      	muls	r2, r0
 800a92e:	0c36      	lsrs	r6, r6, #16
 800a930:	1992      	adds	r2, r2, r6
 800a932:	19d2      	adds	r2, r2, r7
 800a934:	0416      	lsls	r6, r2, #16
 800a936:	b29b      	uxth	r3, r3
 800a938:	431e      	orrs	r6, r3
 800a93a:	600e      	str	r6, [r1, #0]
 800a93c:	cd40      	ldmia	r5!, {r6}
 800a93e:	684b      	ldr	r3, [r1, #4]
 800a940:	0c36      	lsrs	r6, r6, #16
 800a942:	4346      	muls	r6, r0
 800a944:	b29b      	uxth	r3, r3
 800a946:	0c12      	lsrs	r2, r2, #16
 800a948:	18f3      	adds	r3, r6, r3
 800a94a:	189b      	adds	r3, r3, r2
 800a94c:	9a05      	ldr	r2, [sp, #20]
 800a94e:	0c1f      	lsrs	r7, r3, #16
 800a950:	3104      	adds	r1, #4
 800a952:	42aa      	cmp	r2, r5
 800a954:	d8e7      	bhi.n	800a926 <__multiply+0x10e>
 800a956:	4662      	mov	r2, ip
 800a958:	9906      	ldr	r1, [sp, #24]
 800a95a:	5053      	str	r3, [r2, r1]
 800a95c:	9b01      	ldr	r3, [sp, #4]
 800a95e:	3304      	adds	r3, #4
 800a960:	9301      	str	r3, [sp, #4]
 800a962:	2304      	movs	r3, #4
 800a964:	449c      	add	ip, r3
 800a966:	e79b      	b.n	800a8a0 <__multiply+0x88>
 800a968:	9b03      	ldr	r3, [sp, #12]
 800a96a:	3b01      	subs	r3, #1
 800a96c:	9303      	str	r3, [sp, #12]
 800a96e:	e79b      	b.n	800a8a8 <__multiply+0x90>
 800a970:	0800baac 	.word	0x0800baac
 800a974:	0800babd 	.word	0x0800babd

0800a978 <__pow5mult>:
 800a978:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a97a:	2303      	movs	r3, #3
 800a97c:	0015      	movs	r5, r2
 800a97e:	0007      	movs	r7, r0
 800a980:	000e      	movs	r6, r1
 800a982:	401a      	ands	r2, r3
 800a984:	421d      	tst	r5, r3
 800a986:	d008      	beq.n	800a99a <__pow5mult+0x22>
 800a988:	4925      	ldr	r1, [pc, #148]	; (800aa20 <__pow5mult+0xa8>)
 800a98a:	3a01      	subs	r2, #1
 800a98c:	0092      	lsls	r2, r2, #2
 800a98e:	5852      	ldr	r2, [r2, r1]
 800a990:	2300      	movs	r3, #0
 800a992:	0031      	movs	r1, r6
 800a994:	f7ff fe9c 	bl	800a6d0 <__multadd>
 800a998:	0006      	movs	r6, r0
 800a99a:	10ad      	asrs	r5, r5, #2
 800a99c:	d03d      	beq.n	800aa1a <__pow5mult+0xa2>
 800a99e:	69fc      	ldr	r4, [r7, #28]
 800a9a0:	2c00      	cmp	r4, #0
 800a9a2:	d10f      	bne.n	800a9c4 <__pow5mult+0x4c>
 800a9a4:	2010      	movs	r0, #16
 800a9a6:	f7ff fd6d 	bl	800a484 <malloc>
 800a9aa:	1e02      	subs	r2, r0, #0
 800a9ac:	61f8      	str	r0, [r7, #28]
 800a9ae:	d105      	bne.n	800a9bc <__pow5mult+0x44>
 800a9b0:	21b4      	movs	r1, #180	; 0xb4
 800a9b2:	4b1c      	ldr	r3, [pc, #112]	; (800aa24 <__pow5mult+0xac>)
 800a9b4:	481c      	ldr	r0, [pc, #112]	; (800aa28 <__pow5mult+0xb0>)
 800a9b6:	31ff      	adds	r1, #255	; 0xff
 800a9b8:	f000 fc02 	bl	800b1c0 <__assert_func>
 800a9bc:	6044      	str	r4, [r0, #4]
 800a9be:	6084      	str	r4, [r0, #8]
 800a9c0:	6004      	str	r4, [r0, #0]
 800a9c2:	60c4      	str	r4, [r0, #12]
 800a9c4:	69fb      	ldr	r3, [r7, #28]
 800a9c6:	689c      	ldr	r4, [r3, #8]
 800a9c8:	9301      	str	r3, [sp, #4]
 800a9ca:	2c00      	cmp	r4, #0
 800a9cc:	d108      	bne.n	800a9e0 <__pow5mult+0x68>
 800a9ce:	0038      	movs	r0, r7
 800a9d0:	4916      	ldr	r1, [pc, #88]	; (800aa2c <__pow5mult+0xb4>)
 800a9d2:	f7ff ff09 	bl	800a7e8 <__i2b>
 800a9d6:	9b01      	ldr	r3, [sp, #4]
 800a9d8:	0004      	movs	r4, r0
 800a9da:	6098      	str	r0, [r3, #8]
 800a9dc:	2300      	movs	r3, #0
 800a9de:	6003      	str	r3, [r0, #0]
 800a9e0:	2301      	movs	r3, #1
 800a9e2:	421d      	tst	r5, r3
 800a9e4:	d00a      	beq.n	800a9fc <__pow5mult+0x84>
 800a9e6:	0031      	movs	r1, r6
 800a9e8:	0022      	movs	r2, r4
 800a9ea:	0038      	movs	r0, r7
 800a9ec:	f7ff ff14 	bl	800a818 <__multiply>
 800a9f0:	0031      	movs	r1, r6
 800a9f2:	9001      	str	r0, [sp, #4]
 800a9f4:	0038      	movs	r0, r7
 800a9f6:	f7ff fe47 	bl	800a688 <_Bfree>
 800a9fa:	9e01      	ldr	r6, [sp, #4]
 800a9fc:	106d      	asrs	r5, r5, #1
 800a9fe:	d00c      	beq.n	800aa1a <__pow5mult+0xa2>
 800aa00:	6820      	ldr	r0, [r4, #0]
 800aa02:	2800      	cmp	r0, #0
 800aa04:	d107      	bne.n	800aa16 <__pow5mult+0x9e>
 800aa06:	0022      	movs	r2, r4
 800aa08:	0021      	movs	r1, r4
 800aa0a:	0038      	movs	r0, r7
 800aa0c:	f7ff ff04 	bl	800a818 <__multiply>
 800aa10:	2300      	movs	r3, #0
 800aa12:	6020      	str	r0, [r4, #0]
 800aa14:	6003      	str	r3, [r0, #0]
 800aa16:	0004      	movs	r4, r0
 800aa18:	e7e2      	b.n	800a9e0 <__pow5mult+0x68>
 800aa1a:	0030      	movs	r0, r6
 800aa1c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800aa1e:	46c0      	nop			; (mov r8, r8)
 800aa20:	0800bc08 	.word	0x0800bc08
 800aa24:	0800ba3d 	.word	0x0800ba3d
 800aa28:	0800babd 	.word	0x0800babd
 800aa2c:	00000271 	.word	0x00000271

0800aa30 <__lshift>:
 800aa30:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aa32:	000c      	movs	r4, r1
 800aa34:	0017      	movs	r7, r2
 800aa36:	6923      	ldr	r3, [r4, #16]
 800aa38:	1155      	asrs	r5, r2, #5
 800aa3a:	b087      	sub	sp, #28
 800aa3c:	18eb      	adds	r3, r5, r3
 800aa3e:	9302      	str	r3, [sp, #8]
 800aa40:	3301      	adds	r3, #1
 800aa42:	9301      	str	r3, [sp, #4]
 800aa44:	6849      	ldr	r1, [r1, #4]
 800aa46:	68a3      	ldr	r3, [r4, #8]
 800aa48:	9004      	str	r0, [sp, #16]
 800aa4a:	9a01      	ldr	r2, [sp, #4]
 800aa4c:	4293      	cmp	r3, r2
 800aa4e:	db10      	blt.n	800aa72 <__lshift+0x42>
 800aa50:	9804      	ldr	r0, [sp, #16]
 800aa52:	f7ff fdd5 	bl	800a600 <_Balloc>
 800aa56:	2300      	movs	r3, #0
 800aa58:	0002      	movs	r2, r0
 800aa5a:	0006      	movs	r6, r0
 800aa5c:	0019      	movs	r1, r3
 800aa5e:	3214      	adds	r2, #20
 800aa60:	4298      	cmp	r0, r3
 800aa62:	d10c      	bne.n	800aa7e <__lshift+0x4e>
 800aa64:	31df      	adds	r1, #223	; 0xdf
 800aa66:	0032      	movs	r2, r6
 800aa68:	4b26      	ldr	r3, [pc, #152]	; (800ab04 <__lshift+0xd4>)
 800aa6a:	4827      	ldr	r0, [pc, #156]	; (800ab08 <__lshift+0xd8>)
 800aa6c:	31ff      	adds	r1, #255	; 0xff
 800aa6e:	f000 fba7 	bl	800b1c0 <__assert_func>
 800aa72:	3101      	adds	r1, #1
 800aa74:	005b      	lsls	r3, r3, #1
 800aa76:	e7e8      	b.n	800aa4a <__lshift+0x1a>
 800aa78:	0098      	lsls	r0, r3, #2
 800aa7a:	5011      	str	r1, [r2, r0]
 800aa7c:	3301      	adds	r3, #1
 800aa7e:	42ab      	cmp	r3, r5
 800aa80:	dbfa      	blt.n	800aa78 <__lshift+0x48>
 800aa82:	43eb      	mvns	r3, r5
 800aa84:	17db      	asrs	r3, r3, #31
 800aa86:	401d      	ands	r5, r3
 800aa88:	211f      	movs	r1, #31
 800aa8a:	0023      	movs	r3, r4
 800aa8c:	0038      	movs	r0, r7
 800aa8e:	00ad      	lsls	r5, r5, #2
 800aa90:	1955      	adds	r5, r2, r5
 800aa92:	6922      	ldr	r2, [r4, #16]
 800aa94:	3314      	adds	r3, #20
 800aa96:	0092      	lsls	r2, r2, #2
 800aa98:	4008      	ands	r0, r1
 800aa9a:	4684      	mov	ip, r0
 800aa9c:	189a      	adds	r2, r3, r2
 800aa9e:	420f      	tst	r7, r1
 800aaa0:	d02a      	beq.n	800aaf8 <__lshift+0xc8>
 800aaa2:	3101      	adds	r1, #1
 800aaa4:	1a09      	subs	r1, r1, r0
 800aaa6:	9105      	str	r1, [sp, #20]
 800aaa8:	2100      	movs	r1, #0
 800aaaa:	9503      	str	r5, [sp, #12]
 800aaac:	4667      	mov	r7, ip
 800aaae:	6818      	ldr	r0, [r3, #0]
 800aab0:	40b8      	lsls	r0, r7
 800aab2:	4308      	orrs	r0, r1
 800aab4:	9903      	ldr	r1, [sp, #12]
 800aab6:	c101      	stmia	r1!, {r0}
 800aab8:	9103      	str	r1, [sp, #12]
 800aaba:	9805      	ldr	r0, [sp, #20]
 800aabc:	cb02      	ldmia	r3!, {r1}
 800aabe:	40c1      	lsrs	r1, r0
 800aac0:	429a      	cmp	r2, r3
 800aac2:	d8f3      	bhi.n	800aaac <__lshift+0x7c>
 800aac4:	0020      	movs	r0, r4
 800aac6:	3015      	adds	r0, #21
 800aac8:	2304      	movs	r3, #4
 800aaca:	4282      	cmp	r2, r0
 800aacc:	d304      	bcc.n	800aad8 <__lshift+0xa8>
 800aace:	1b13      	subs	r3, r2, r4
 800aad0:	3b15      	subs	r3, #21
 800aad2:	089b      	lsrs	r3, r3, #2
 800aad4:	3301      	adds	r3, #1
 800aad6:	009b      	lsls	r3, r3, #2
 800aad8:	50e9      	str	r1, [r5, r3]
 800aada:	2900      	cmp	r1, #0
 800aadc:	d002      	beq.n	800aae4 <__lshift+0xb4>
 800aade:	9b02      	ldr	r3, [sp, #8]
 800aae0:	3302      	adds	r3, #2
 800aae2:	9301      	str	r3, [sp, #4]
 800aae4:	9b01      	ldr	r3, [sp, #4]
 800aae6:	9804      	ldr	r0, [sp, #16]
 800aae8:	3b01      	subs	r3, #1
 800aaea:	0021      	movs	r1, r4
 800aaec:	6133      	str	r3, [r6, #16]
 800aaee:	f7ff fdcb 	bl	800a688 <_Bfree>
 800aaf2:	0030      	movs	r0, r6
 800aaf4:	b007      	add	sp, #28
 800aaf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aaf8:	cb02      	ldmia	r3!, {r1}
 800aafa:	c502      	stmia	r5!, {r1}
 800aafc:	429a      	cmp	r2, r3
 800aafe:	d8fb      	bhi.n	800aaf8 <__lshift+0xc8>
 800ab00:	e7f0      	b.n	800aae4 <__lshift+0xb4>
 800ab02:	46c0      	nop			; (mov r8, r8)
 800ab04:	0800baac 	.word	0x0800baac
 800ab08:	0800babd 	.word	0x0800babd

0800ab0c <__mcmp>:
 800ab0c:	b530      	push	{r4, r5, lr}
 800ab0e:	690b      	ldr	r3, [r1, #16]
 800ab10:	6904      	ldr	r4, [r0, #16]
 800ab12:	0002      	movs	r2, r0
 800ab14:	1ae0      	subs	r0, r4, r3
 800ab16:	429c      	cmp	r4, r3
 800ab18:	d10e      	bne.n	800ab38 <__mcmp+0x2c>
 800ab1a:	3214      	adds	r2, #20
 800ab1c:	009b      	lsls	r3, r3, #2
 800ab1e:	3114      	adds	r1, #20
 800ab20:	0014      	movs	r4, r2
 800ab22:	18c9      	adds	r1, r1, r3
 800ab24:	18d2      	adds	r2, r2, r3
 800ab26:	3a04      	subs	r2, #4
 800ab28:	3904      	subs	r1, #4
 800ab2a:	6815      	ldr	r5, [r2, #0]
 800ab2c:	680b      	ldr	r3, [r1, #0]
 800ab2e:	429d      	cmp	r5, r3
 800ab30:	d003      	beq.n	800ab3a <__mcmp+0x2e>
 800ab32:	2001      	movs	r0, #1
 800ab34:	429d      	cmp	r5, r3
 800ab36:	d303      	bcc.n	800ab40 <__mcmp+0x34>
 800ab38:	bd30      	pop	{r4, r5, pc}
 800ab3a:	4294      	cmp	r4, r2
 800ab3c:	d3f3      	bcc.n	800ab26 <__mcmp+0x1a>
 800ab3e:	e7fb      	b.n	800ab38 <__mcmp+0x2c>
 800ab40:	4240      	negs	r0, r0
 800ab42:	e7f9      	b.n	800ab38 <__mcmp+0x2c>

0800ab44 <__mdiff>:
 800ab44:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ab46:	000e      	movs	r6, r1
 800ab48:	0007      	movs	r7, r0
 800ab4a:	0011      	movs	r1, r2
 800ab4c:	0030      	movs	r0, r6
 800ab4e:	b087      	sub	sp, #28
 800ab50:	0014      	movs	r4, r2
 800ab52:	f7ff ffdb 	bl	800ab0c <__mcmp>
 800ab56:	1e05      	subs	r5, r0, #0
 800ab58:	d110      	bne.n	800ab7c <__mdiff+0x38>
 800ab5a:	0001      	movs	r1, r0
 800ab5c:	0038      	movs	r0, r7
 800ab5e:	f7ff fd4f 	bl	800a600 <_Balloc>
 800ab62:	1e02      	subs	r2, r0, #0
 800ab64:	d104      	bne.n	800ab70 <__mdiff+0x2c>
 800ab66:	4b3f      	ldr	r3, [pc, #252]	; (800ac64 <__mdiff+0x120>)
 800ab68:	483f      	ldr	r0, [pc, #252]	; (800ac68 <__mdiff+0x124>)
 800ab6a:	4940      	ldr	r1, [pc, #256]	; (800ac6c <__mdiff+0x128>)
 800ab6c:	f000 fb28 	bl	800b1c0 <__assert_func>
 800ab70:	2301      	movs	r3, #1
 800ab72:	6145      	str	r5, [r0, #20]
 800ab74:	6103      	str	r3, [r0, #16]
 800ab76:	0010      	movs	r0, r2
 800ab78:	b007      	add	sp, #28
 800ab7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab7c:	2301      	movs	r3, #1
 800ab7e:	9301      	str	r3, [sp, #4]
 800ab80:	2800      	cmp	r0, #0
 800ab82:	db04      	blt.n	800ab8e <__mdiff+0x4a>
 800ab84:	0023      	movs	r3, r4
 800ab86:	0034      	movs	r4, r6
 800ab88:	001e      	movs	r6, r3
 800ab8a:	2300      	movs	r3, #0
 800ab8c:	9301      	str	r3, [sp, #4]
 800ab8e:	0038      	movs	r0, r7
 800ab90:	6861      	ldr	r1, [r4, #4]
 800ab92:	f7ff fd35 	bl	800a600 <_Balloc>
 800ab96:	1e02      	subs	r2, r0, #0
 800ab98:	d103      	bne.n	800aba2 <__mdiff+0x5e>
 800ab9a:	4b32      	ldr	r3, [pc, #200]	; (800ac64 <__mdiff+0x120>)
 800ab9c:	4832      	ldr	r0, [pc, #200]	; (800ac68 <__mdiff+0x124>)
 800ab9e:	4934      	ldr	r1, [pc, #208]	; (800ac70 <__mdiff+0x12c>)
 800aba0:	e7e4      	b.n	800ab6c <__mdiff+0x28>
 800aba2:	9b01      	ldr	r3, [sp, #4]
 800aba4:	2700      	movs	r7, #0
 800aba6:	60c3      	str	r3, [r0, #12]
 800aba8:	6920      	ldr	r0, [r4, #16]
 800abaa:	3414      	adds	r4, #20
 800abac:	0083      	lsls	r3, r0, #2
 800abae:	18e3      	adds	r3, r4, r3
 800abb0:	0021      	movs	r1, r4
 800abb2:	9401      	str	r4, [sp, #4]
 800abb4:	0034      	movs	r4, r6
 800abb6:	9302      	str	r3, [sp, #8]
 800abb8:	6933      	ldr	r3, [r6, #16]
 800abba:	3414      	adds	r4, #20
 800abbc:	009b      	lsls	r3, r3, #2
 800abbe:	18e3      	adds	r3, r4, r3
 800abc0:	9303      	str	r3, [sp, #12]
 800abc2:	0013      	movs	r3, r2
 800abc4:	3314      	adds	r3, #20
 800abc6:	469c      	mov	ip, r3
 800abc8:	9305      	str	r3, [sp, #20]
 800abca:	9104      	str	r1, [sp, #16]
 800abcc:	9b04      	ldr	r3, [sp, #16]
 800abce:	cc02      	ldmia	r4!, {r1}
 800abd0:	cb20      	ldmia	r3!, {r5}
 800abd2:	9304      	str	r3, [sp, #16]
 800abd4:	b2ab      	uxth	r3, r5
 800abd6:	19df      	adds	r7, r3, r7
 800abd8:	b28b      	uxth	r3, r1
 800abda:	1afb      	subs	r3, r7, r3
 800abdc:	0c09      	lsrs	r1, r1, #16
 800abde:	0c2d      	lsrs	r5, r5, #16
 800abe0:	1a6d      	subs	r5, r5, r1
 800abe2:	1419      	asrs	r1, r3, #16
 800abe4:	1869      	adds	r1, r5, r1
 800abe6:	b29b      	uxth	r3, r3
 800abe8:	140f      	asrs	r7, r1, #16
 800abea:	0409      	lsls	r1, r1, #16
 800abec:	4319      	orrs	r1, r3
 800abee:	4663      	mov	r3, ip
 800abf0:	c302      	stmia	r3!, {r1}
 800abf2:	469c      	mov	ip, r3
 800abf4:	9b03      	ldr	r3, [sp, #12]
 800abf6:	42a3      	cmp	r3, r4
 800abf8:	d8e8      	bhi.n	800abcc <__mdiff+0x88>
 800abfa:	0031      	movs	r1, r6
 800abfc:	9c03      	ldr	r4, [sp, #12]
 800abfe:	3115      	adds	r1, #21
 800ac00:	2304      	movs	r3, #4
 800ac02:	428c      	cmp	r4, r1
 800ac04:	d304      	bcc.n	800ac10 <__mdiff+0xcc>
 800ac06:	1ba3      	subs	r3, r4, r6
 800ac08:	3b15      	subs	r3, #21
 800ac0a:	089b      	lsrs	r3, r3, #2
 800ac0c:	3301      	adds	r3, #1
 800ac0e:	009b      	lsls	r3, r3, #2
 800ac10:	9901      	ldr	r1, [sp, #4]
 800ac12:	18cd      	adds	r5, r1, r3
 800ac14:	9905      	ldr	r1, [sp, #20]
 800ac16:	002e      	movs	r6, r5
 800ac18:	18cb      	adds	r3, r1, r3
 800ac1a:	469c      	mov	ip, r3
 800ac1c:	9902      	ldr	r1, [sp, #8]
 800ac1e:	428e      	cmp	r6, r1
 800ac20:	d310      	bcc.n	800ac44 <__mdiff+0x100>
 800ac22:	9e02      	ldr	r6, [sp, #8]
 800ac24:	1ee9      	subs	r1, r5, #3
 800ac26:	2400      	movs	r4, #0
 800ac28:	428e      	cmp	r6, r1
 800ac2a:	d304      	bcc.n	800ac36 <__mdiff+0xf2>
 800ac2c:	0031      	movs	r1, r6
 800ac2e:	3103      	adds	r1, #3
 800ac30:	1b49      	subs	r1, r1, r5
 800ac32:	0889      	lsrs	r1, r1, #2
 800ac34:	008c      	lsls	r4, r1, #2
 800ac36:	191b      	adds	r3, r3, r4
 800ac38:	3b04      	subs	r3, #4
 800ac3a:	6819      	ldr	r1, [r3, #0]
 800ac3c:	2900      	cmp	r1, #0
 800ac3e:	d00f      	beq.n	800ac60 <__mdiff+0x11c>
 800ac40:	6110      	str	r0, [r2, #16]
 800ac42:	e798      	b.n	800ab76 <__mdiff+0x32>
 800ac44:	ce02      	ldmia	r6!, {r1}
 800ac46:	b28c      	uxth	r4, r1
 800ac48:	19e4      	adds	r4, r4, r7
 800ac4a:	0c0f      	lsrs	r7, r1, #16
 800ac4c:	1421      	asrs	r1, r4, #16
 800ac4e:	1879      	adds	r1, r7, r1
 800ac50:	b2a4      	uxth	r4, r4
 800ac52:	140f      	asrs	r7, r1, #16
 800ac54:	0409      	lsls	r1, r1, #16
 800ac56:	4321      	orrs	r1, r4
 800ac58:	4664      	mov	r4, ip
 800ac5a:	c402      	stmia	r4!, {r1}
 800ac5c:	46a4      	mov	ip, r4
 800ac5e:	e7dd      	b.n	800ac1c <__mdiff+0xd8>
 800ac60:	3801      	subs	r0, #1
 800ac62:	e7e9      	b.n	800ac38 <__mdiff+0xf4>
 800ac64:	0800baac 	.word	0x0800baac
 800ac68:	0800babd 	.word	0x0800babd
 800ac6c:	00000237 	.word	0x00000237
 800ac70:	00000245 	.word	0x00000245

0800ac74 <__d2b>:
 800ac74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ac76:	2101      	movs	r1, #1
 800ac78:	0014      	movs	r4, r2
 800ac7a:	001d      	movs	r5, r3
 800ac7c:	9f08      	ldr	r7, [sp, #32]
 800ac7e:	f7ff fcbf 	bl	800a600 <_Balloc>
 800ac82:	1e06      	subs	r6, r0, #0
 800ac84:	d105      	bne.n	800ac92 <__d2b+0x1e>
 800ac86:	0032      	movs	r2, r6
 800ac88:	4b24      	ldr	r3, [pc, #144]	; (800ad1c <__d2b+0xa8>)
 800ac8a:	4825      	ldr	r0, [pc, #148]	; (800ad20 <__d2b+0xac>)
 800ac8c:	4925      	ldr	r1, [pc, #148]	; (800ad24 <__d2b+0xb0>)
 800ac8e:	f000 fa97 	bl	800b1c0 <__assert_func>
 800ac92:	032b      	lsls	r3, r5, #12
 800ac94:	006d      	lsls	r5, r5, #1
 800ac96:	0b1b      	lsrs	r3, r3, #12
 800ac98:	0d6d      	lsrs	r5, r5, #21
 800ac9a:	d125      	bne.n	800ace8 <__d2b+0x74>
 800ac9c:	9301      	str	r3, [sp, #4]
 800ac9e:	2c00      	cmp	r4, #0
 800aca0:	d028      	beq.n	800acf4 <__d2b+0x80>
 800aca2:	4668      	mov	r0, sp
 800aca4:	9400      	str	r4, [sp, #0]
 800aca6:	f7ff fd71 	bl	800a78c <__lo0bits>
 800acaa:	9b01      	ldr	r3, [sp, #4]
 800acac:	9900      	ldr	r1, [sp, #0]
 800acae:	2800      	cmp	r0, #0
 800acb0:	d01e      	beq.n	800acf0 <__d2b+0x7c>
 800acb2:	2220      	movs	r2, #32
 800acb4:	001c      	movs	r4, r3
 800acb6:	1a12      	subs	r2, r2, r0
 800acb8:	4094      	lsls	r4, r2
 800acba:	0022      	movs	r2, r4
 800acbc:	40c3      	lsrs	r3, r0
 800acbe:	430a      	orrs	r2, r1
 800acc0:	6172      	str	r2, [r6, #20]
 800acc2:	9301      	str	r3, [sp, #4]
 800acc4:	9c01      	ldr	r4, [sp, #4]
 800acc6:	61b4      	str	r4, [r6, #24]
 800acc8:	1e63      	subs	r3, r4, #1
 800acca:	419c      	sbcs	r4, r3
 800accc:	3401      	adds	r4, #1
 800acce:	6134      	str	r4, [r6, #16]
 800acd0:	2d00      	cmp	r5, #0
 800acd2:	d017      	beq.n	800ad04 <__d2b+0x90>
 800acd4:	2435      	movs	r4, #53	; 0x35
 800acd6:	4b14      	ldr	r3, [pc, #80]	; (800ad28 <__d2b+0xb4>)
 800acd8:	18ed      	adds	r5, r5, r3
 800acda:	182d      	adds	r5, r5, r0
 800acdc:	603d      	str	r5, [r7, #0]
 800acde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ace0:	1a24      	subs	r4, r4, r0
 800ace2:	601c      	str	r4, [r3, #0]
 800ace4:	0030      	movs	r0, r6
 800ace6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ace8:	2280      	movs	r2, #128	; 0x80
 800acea:	0352      	lsls	r2, r2, #13
 800acec:	4313      	orrs	r3, r2
 800acee:	e7d5      	b.n	800ac9c <__d2b+0x28>
 800acf0:	6171      	str	r1, [r6, #20]
 800acf2:	e7e7      	b.n	800acc4 <__d2b+0x50>
 800acf4:	a801      	add	r0, sp, #4
 800acf6:	f7ff fd49 	bl	800a78c <__lo0bits>
 800acfa:	9b01      	ldr	r3, [sp, #4]
 800acfc:	2401      	movs	r4, #1
 800acfe:	6173      	str	r3, [r6, #20]
 800ad00:	3020      	adds	r0, #32
 800ad02:	e7e4      	b.n	800acce <__d2b+0x5a>
 800ad04:	4b09      	ldr	r3, [pc, #36]	; (800ad2c <__d2b+0xb8>)
 800ad06:	18c0      	adds	r0, r0, r3
 800ad08:	4b09      	ldr	r3, [pc, #36]	; (800ad30 <__d2b+0xbc>)
 800ad0a:	6038      	str	r0, [r7, #0]
 800ad0c:	18e3      	adds	r3, r4, r3
 800ad0e:	009b      	lsls	r3, r3, #2
 800ad10:	18f3      	adds	r3, r6, r3
 800ad12:	6958      	ldr	r0, [r3, #20]
 800ad14:	f7ff fd20 	bl	800a758 <__hi0bits>
 800ad18:	0164      	lsls	r4, r4, #5
 800ad1a:	e7e0      	b.n	800acde <__d2b+0x6a>
 800ad1c:	0800baac 	.word	0x0800baac
 800ad20:	0800babd 	.word	0x0800babd
 800ad24:	0000030f 	.word	0x0000030f
 800ad28:	fffffbcd 	.word	0xfffffbcd
 800ad2c:	fffffbce 	.word	0xfffffbce
 800ad30:	3fffffff 	.word	0x3fffffff

0800ad34 <__ssputs_r>:
 800ad34:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ad36:	b085      	sub	sp, #20
 800ad38:	9301      	str	r3, [sp, #4]
 800ad3a:	9203      	str	r2, [sp, #12]
 800ad3c:	688e      	ldr	r6, [r1, #8]
 800ad3e:	9a01      	ldr	r2, [sp, #4]
 800ad40:	0007      	movs	r7, r0
 800ad42:	000c      	movs	r4, r1
 800ad44:	680b      	ldr	r3, [r1, #0]
 800ad46:	4296      	cmp	r6, r2
 800ad48:	d831      	bhi.n	800adae <__ssputs_r+0x7a>
 800ad4a:	898a      	ldrh	r2, [r1, #12]
 800ad4c:	2190      	movs	r1, #144	; 0x90
 800ad4e:	00c9      	lsls	r1, r1, #3
 800ad50:	420a      	tst	r2, r1
 800ad52:	d029      	beq.n	800ada8 <__ssputs_r+0x74>
 800ad54:	2003      	movs	r0, #3
 800ad56:	6921      	ldr	r1, [r4, #16]
 800ad58:	1a5b      	subs	r3, r3, r1
 800ad5a:	9302      	str	r3, [sp, #8]
 800ad5c:	6963      	ldr	r3, [r4, #20]
 800ad5e:	4343      	muls	r3, r0
 800ad60:	0fdd      	lsrs	r5, r3, #31
 800ad62:	18ed      	adds	r5, r5, r3
 800ad64:	9b01      	ldr	r3, [sp, #4]
 800ad66:	9802      	ldr	r0, [sp, #8]
 800ad68:	3301      	adds	r3, #1
 800ad6a:	181b      	adds	r3, r3, r0
 800ad6c:	106d      	asrs	r5, r5, #1
 800ad6e:	42ab      	cmp	r3, r5
 800ad70:	d900      	bls.n	800ad74 <__ssputs_r+0x40>
 800ad72:	001d      	movs	r5, r3
 800ad74:	0552      	lsls	r2, r2, #21
 800ad76:	d529      	bpl.n	800adcc <__ssputs_r+0x98>
 800ad78:	0029      	movs	r1, r5
 800ad7a:	0038      	movs	r0, r7
 800ad7c:	f7ff fbae 	bl	800a4dc <_malloc_r>
 800ad80:	1e06      	subs	r6, r0, #0
 800ad82:	d02d      	beq.n	800ade0 <__ssputs_r+0xac>
 800ad84:	9a02      	ldr	r2, [sp, #8]
 800ad86:	6921      	ldr	r1, [r4, #16]
 800ad88:	f000 fa10 	bl	800b1ac <memcpy>
 800ad8c:	89a2      	ldrh	r2, [r4, #12]
 800ad8e:	4b19      	ldr	r3, [pc, #100]	; (800adf4 <__ssputs_r+0xc0>)
 800ad90:	401a      	ands	r2, r3
 800ad92:	2380      	movs	r3, #128	; 0x80
 800ad94:	4313      	orrs	r3, r2
 800ad96:	81a3      	strh	r3, [r4, #12]
 800ad98:	9b02      	ldr	r3, [sp, #8]
 800ad9a:	6126      	str	r6, [r4, #16]
 800ad9c:	18f6      	adds	r6, r6, r3
 800ad9e:	6026      	str	r6, [r4, #0]
 800ada0:	6165      	str	r5, [r4, #20]
 800ada2:	9e01      	ldr	r6, [sp, #4]
 800ada4:	1aed      	subs	r5, r5, r3
 800ada6:	60a5      	str	r5, [r4, #8]
 800ada8:	9b01      	ldr	r3, [sp, #4]
 800adaa:	429e      	cmp	r6, r3
 800adac:	d900      	bls.n	800adb0 <__ssputs_r+0x7c>
 800adae:	9e01      	ldr	r6, [sp, #4]
 800adb0:	0032      	movs	r2, r6
 800adb2:	9903      	ldr	r1, [sp, #12]
 800adb4:	6820      	ldr	r0, [r4, #0]
 800adb6:	f000 f9d4 	bl	800b162 <memmove>
 800adba:	2000      	movs	r0, #0
 800adbc:	68a3      	ldr	r3, [r4, #8]
 800adbe:	1b9b      	subs	r3, r3, r6
 800adc0:	60a3      	str	r3, [r4, #8]
 800adc2:	6823      	ldr	r3, [r4, #0]
 800adc4:	199b      	adds	r3, r3, r6
 800adc6:	6023      	str	r3, [r4, #0]
 800adc8:	b005      	add	sp, #20
 800adca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800adcc:	002a      	movs	r2, r5
 800adce:	0038      	movs	r0, r7
 800add0:	f000 fa53 	bl	800b27a <_realloc_r>
 800add4:	1e06      	subs	r6, r0, #0
 800add6:	d1df      	bne.n	800ad98 <__ssputs_r+0x64>
 800add8:	0038      	movs	r0, r7
 800adda:	6921      	ldr	r1, [r4, #16]
 800addc:	f7ff fb08 	bl	800a3f0 <_free_r>
 800ade0:	230c      	movs	r3, #12
 800ade2:	2001      	movs	r0, #1
 800ade4:	603b      	str	r3, [r7, #0]
 800ade6:	89a2      	ldrh	r2, [r4, #12]
 800ade8:	3334      	adds	r3, #52	; 0x34
 800adea:	4313      	orrs	r3, r2
 800adec:	81a3      	strh	r3, [r4, #12]
 800adee:	4240      	negs	r0, r0
 800adf0:	e7ea      	b.n	800adc8 <__ssputs_r+0x94>
 800adf2:	46c0      	nop			; (mov r8, r8)
 800adf4:	fffffb7f 	.word	0xfffffb7f

0800adf8 <_svfiprintf_r>:
 800adf8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800adfa:	b0a1      	sub	sp, #132	; 0x84
 800adfc:	9003      	str	r0, [sp, #12]
 800adfe:	001d      	movs	r5, r3
 800ae00:	898b      	ldrh	r3, [r1, #12]
 800ae02:	000f      	movs	r7, r1
 800ae04:	0016      	movs	r6, r2
 800ae06:	061b      	lsls	r3, r3, #24
 800ae08:	d511      	bpl.n	800ae2e <_svfiprintf_r+0x36>
 800ae0a:	690b      	ldr	r3, [r1, #16]
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d10e      	bne.n	800ae2e <_svfiprintf_r+0x36>
 800ae10:	2140      	movs	r1, #64	; 0x40
 800ae12:	f7ff fb63 	bl	800a4dc <_malloc_r>
 800ae16:	6038      	str	r0, [r7, #0]
 800ae18:	6138      	str	r0, [r7, #16]
 800ae1a:	2800      	cmp	r0, #0
 800ae1c:	d105      	bne.n	800ae2a <_svfiprintf_r+0x32>
 800ae1e:	230c      	movs	r3, #12
 800ae20:	9a03      	ldr	r2, [sp, #12]
 800ae22:	3801      	subs	r0, #1
 800ae24:	6013      	str	r3, [r2, #0]
 800ae26:	b021      	add	sp, #132	; 0x84
 800ae28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ae2a:	2340      	movs	r3, #64	; 0x40
 800ae2c:	617b      	str	r3, [r7, #20]
 800ae2e:	2300      	movs	r3, #0
 800ae30:	ac08      	add	r4, sp, #32
 800ae32:	6163      	str	r3, [r4, #20]
 800ae34:	3320      	adds	r3, #32
 800ae36:	7663      	strb	r3, [r4, #25]
 800ae38:	3310      	adds	r3, #16
 800ae3a:	76a3      	strb	r3, [r4, #26]
 800ae3c:	9507      	str	r5, [sp, #28]
 800ae3e:	0035      	movs	r5, r6
 800ae40:	782b      	ldrb	r3, [r5, #0]
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	d001      	beq.n	800ae4a <_svfiprintf_r+0x52>
 800ae46:	2b25      	cmp	r3, #37	; 0x25
 800ae48:	d148      	bne.n	800aedc <_svfiprintf_r+0xe4>
 800ae4a:	1bab      	subs	r3, r5, r6
 800ae4c:	9305      	str	r3, [sp, #20]
 800ae4e:	42b5      	cmp	r5, r6
 800ae50:	d00b      	beq.n	800ae6a <_svfiprintf_r+0x72>
 800ae52:	0032      	movs	r2, r6
 800ae54:	0039      	movs	r1, r7
 800ae56:	9803      	ldr	r0, [sp, #12]
 800ae58:	f7ff ff6c 	bl	800ad34 <__ssputs_r>
 800ae5c:	3001      	adds	r0, #1
 800ae5e:	d100      	bne.n	800ae62 <_svfiprintf_r+0x6a>
 800ae60:	e0af      	b.n	800afc2 <_svfiprintf_r+0x1ca>
 800ae62:	6963      	ldr	r3, [r4, #20]
 800ae64:	9a05      	ldr	r2, [sp, #20]
 800ae66:	189b      	adds	r3, r3, r2
 800ae68:	6163      	str	r3, [r4, #20]
 800ae6a:	782b      	ldrb	r3, [r5, #0]
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d100      	bne.n	800ae72 <_svfiprintf_r+0x7a>
 800ae70:	e0a7      	b.n	800afc2 <_svfiprintf_r+0x1ca>
 800ae72:	2201      	movs	r2, #1
 800ae74:	2300      	movs	r3, #0
 800ae76:	4252      	negs	r2, r2
 800ae78:	6062      	str	r2, [r4, #4]
 800ae7a:	a904      	add	r1, sp, #16
 800ae7c:	3254      	adds	r2, #84	; 0x54
 800ae7e:	1852      	adds	r2, r2, r1
 800ae80:	1c6e      	adds	r6, r5, #1
 800ae82:	6023      	str	r3, [r4, #0]
 800ae84:	60e3      	str	r3, [r4, #12]
 800ae86:	60a3      	str	r3, [r4, #8]
 800ae88:	7013      	strb	r3, [r2, #0]
 800ae8a:	65a3      	str	r3, [r4, #88]	; 0x58
 800ae8c:	4b55      	ldr	r3, [pc, #340]	; (800afe4 <_svfiprintf_r+0x1ec>)
 800ae8e:	2205      	movs	r2, #5
 800ae90:	0018      	movs	r0, r3
 800ae92:	7831      	ldrb	r1, [r6, #0]
 800ae94:	9305      	str	r3, [sp, #20]
 800ae96:	f7fe fc02 	bl	800969e <memchr>
 800ae9a:	1c75      	adds	r5, r6, #1
 800ae9c:	2800      	cmp	r0, #0
 800ae9e:	d11f      	bne.n	800aee0 <_svfiprintf_r+0xe8>
 800aea0:	6822      	ldr	r2, [r4, #0]
 800aea2:	06d3      	lsls	r3, r2, #27
 800aea4:	d504      	bpl.n	800aeb0 <_svfiprintf_r+0xb8>
 800aea6:	2353      	movs	r3, #83	; 0x53
 800aea8:	a904      	add	r1, sp, #16
 800aeaa:	185b      	adds	r3, r3, r1
 800aeac:	2120      	movs	r1, #32
 800aeae:	7019      	strb	r1, [r3, #0]
 800aeb0:	0713      	lsls	r3, r2, #28
 800aeb2:	d504      	bpl.n	800aebe <_svfiprintf_r+0xc6>
 800aeb4:	2353      	movs	r3, #83	; 0x53
 800aeb6:	a904      	add	r1, sp, #16
 800aeb8:	185b      	adds	r3, r3, r1
 800aeba:	212b      	movs	r1, #43	; 0x2b
 800aebc:	7019      	strb	r1, [r3, #0]
 800aebe:	7833      	ldrb	r3, [r6, #0]
 800aec0:	2b2a      	cmp	r3, #42	; 0x2a
 800aec2:	d016      	beq.n	800aef2 <_svfiprintf_r+0xfa>
 800aec4:	0035      	movs	r5, r6
 800aec6:	2100      	movs	r1, #0
 800aec8:	200a      	movs	r0, #10
 800aeca:	68e3      	ldr	r3, [r4, #12]
 800aecc:	782a      	ldrb	r2, [r5, #0]
 800aece:	1c6e      	adds	r6, r5, #1
 800aed0:	3a30      	subs	r2, #48	; 0x30
 800aed2:	2a09      	cmp	r2, #9
 800aed4:	d94e      	bls.n	800af74 <_svfiprintf_r+0x17c>
 800aed6:	2900      	cmp	r1, #0
 800aed8:	d111      	bne.n	800aefe <_svfiprintf_r+0x106>
 800aeda:	e017      	b.n	800af0c <_svfiprintf_r+0x114>
 800aedc:	3501      	adds	r5, #1
 800aede:	e7af      	b.n	800ae40 <_svfiprintf_r+0x48>
 800aee0:	9b05      	ldr	r3, [sp, #20]
 800aee2:	6822      	ldr	r2, [r4, #0]
 800aee4:	1ac0      	subs	r0, r0, r3
 800aee6:	2301      	movs	r3, #1
 800aee8:	4083      	lsls	r3, r0
 800aeea:	4313      	orrs	r3, r2
 800aeec:	002e      	movs	r6, r5
 800aeee:	6023      	str	r3, [r4, #0]
 800aef0:	e7cc      	b.n	800ae8c <_svfiprintf_r+0x94>
 800aef2:	9b07      	ldr	r3, [sp, #28]
 800aef4:	1d19      	adds	r1, r3, #4
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	9107      	str	r1, [sp, #28]
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	db01      	blt.n	800af02 <_svfiprintf_r+0x10a>
 800aefe:	930b      	str	r3, [sp, #44]	; 0x2c
 800af00:	e004      	b.n	800af0c <_svfiprintf_r+0x114>
 800af02:	425b      	negs	r3, r3
 800af04:	60e3      	str	r3, [r4, #12]
 800af06:	2302      	movs	r3, #2
 800af08:	4313      	orrs	r3, r2
 800af0a:	6023      	str	r3, [r4, #0]
 800af0c:	782b      	ldrb	r3, [r5, #0]
 800af0e:	2b2e      	cmp	r3, #46	; 0x2e
 800af10:	d10a      	bne.n	800af28 <_svfiprintf_r+0x130>
 800af12:	786b      	ldrb	r3, [r5, #1]
 800af14:	2b2a      	cmp	r3, #42	; 0x2a
 800af16:	d135      	bne.n	800af84 <_svfiprintf_r+0x18c>
 800af18:	9b07      	ldr	r3, [sp, #28]
 800af1a:	3502      	adds	r5, #2
 800af1c:	1d1a      	adds	r2, r3, #4
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	9207      	str	r2, [sp, #28]
 800af22:	2b00      	cmp	r3, #0
 800af24:	db2b      	blt.n	800af7e <_svfiprintf_r+0x186>
 800af26:	9309      	str	r3, [sp, #36]	; 0x24
 800af28:	4e2f      	ldr	r6, [pc, #188]	; (800afe8 <_svfiprintf_r+0x1f0>)
 800af2a:	2203      	movs	r2, #3
 800af2c:	0030      	movs	r0, r6
 800af2e:	7829      	ldrb	r1, [r5, #0]
 800af30:	f7fe fbb5 	bl	800969e <memchr>
 800af34:	2800      	cmp	r0, #0
 800af36:	d006      	beq.n	800af46 <_svfiprintf_r+0x14e>
 800af38:	2340      	movs	r3, #64	; 0x40
 800af3a:	1b80      	subs	r0, r0, r6
 800af3c:	4083      	lsls	r3, r0
 800af3e:	6822      	ldr	r2, [r4, #0]
 800af40:	3501      	adds	r5, #1
 800af42:	4313      	orrs	r3, r2
 800af44:	6023      	str	r3, [r4, #0]
 800af46:	7829      	ldrb	r1, [r5, #0]
 800af48:	2206      	movs	r2, #6
 800af4a:	4828      	ldr	r0, [pc, #160]	; (800afec <_svfiprintf_r+0x1f4>)
 800af4c:	1c6e      	adds	r6, r5, #1
 800af4e:	7621      	strb	r1, [r4, #24]
 800af50:	f7fe fba5 	bl	800969e <memchr>
 800af54:	2800      	cmp	r0, #0
 800af56:	d03c      	beq.n	800afd2 <_svfiprintf_r+0x1da>
 800af58:	4b25      	ldr	r3, [pc, #148]	; (800aff0 <_svfiprintf_r+0x1f8>)
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d125      	bne.n	800afaa <_svfiprintf_r+0x1b2>
 800af5e:	2207      	movs	r2, #7
 800af60:	9b07      	ldr	r3, [sp, #28]
 800af62:	3307      	adds	r3, #7
 800af64:	4393      	bics	r3, r2
 800af66:	3308      	adds	r3, #8
 800af68:	9307      	str	r3, [sp, #28]
 800af6a:	6963      	ldr	r3, [r4, #20]
 800af6c:	9a04      	ldr	r2, [sp, #16]
 800af6e:	189b      	adds	r3, r3, r2
 800af70:	6163      	str	r3, [r4, #20]
 800af72:	e764      	b.n	800ae3e <_svfiprintf_r+0x46>
 800af74:	4343      	muls	r3, r0
 800af76:	0035      	movs	r5, r6
 800af78:	2101      	movs	r1, #1
 800af7a:	189b      	adds	r3, r3, r2
 800af7c:	e7a6      	b.n	800aecc <_svfiprintf_r+0xd4>
 800af7e:	2301      	movs	r3, #1
 800af80:	425b      	negs	r3, r3
 800af82:	e7d0      	b.n	800af26 <_svfiprintf_r+0x12e>
 800af84:	2300      	movs	r3, #0
 800af86:	200a      	movs	r0, #10
 800af88:	001a      	movs	r2, r3
 800af8a:	3501      	adds	r5, #1
 800af8c:	6063      	str	r3, [r4, #4]
 800af8e:	7829      	ldrb	r1, [r5, #0]
 800af90:	1c6e      	adds	r6, r5, #1
 800af92:	3930      	subs	r1, #48	; 0x30
 800af94:	2909      	cmp	r1, #9
 800af96:	d903      	bls.n	800afa0 <_svfiprintf_r+0x1a8>
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d0c5      	beq.n	800af28 <_svfiprintf_r+0x130>
 800af9c:	9209      	str	r2, [sp, #36]	; 0x24
 800af9e:	e7c3      	b.n	800af28 <_svfiprintf_r+0x130>
 800afa0:	4342      	muls	r2, r0
 800afa2:	0035      	movs	r5, r6
 800afa4:	2301      	movs	r3, #1
 800afa6:	1852      	adds	r2, r2, r1
 800afa8:	e7f1      	b.n	800af8e <_svfiprintf_r+0x196>
 800afaa:	aa07      	add	r2, sp, #28
 800afac:	9200      	str	r2, [sp, #0]
 800afae:	0021      	movs	r1, r4
 800afb0:	003a      	movs	r2, r7
 800afb2:	4b10      	ldr	r3, [pc, #64]	; (800aff4 <_svfiprintf_r+0x1fc>)
 800afb4:	9803      	ldr	r0, [sp, #12]
 800afb6:	f7fd fde5 	bl	8008b84 <_printf_float>
 800afba:	9004      	str	r0, [sp, #16]
 800afbc:	9b04      	ldr	r3, [sp, #16]
 800afbe:	3301      	adds	r3, #1
 800afc0:	d1d3      	bne.n	800af6a <_svfiprintf_r+0x172>
 800afc2:	89bb      	ldrh	r3, [r7, #12]
 800afc4:	980d      	ldr	r0, [sp, #52]	; 0x34
 800afc6:	065b      	lsls	r3, r3, #25
 800afc8:	d400      	bmi.n	800afcc <_svfiprintf_r+0x1d4>
 800afca:	e72c      	b.n	800ae26 <_svfiprintf_r+0x2e>
 800afcc:	2001      	movs	r0, #1
 800afce:	4240      	negs	r0, r0
 800afd0:	e729      	b.n	800ae26 <_svfiprintf_r+0x2e>
 800afd2:	aa07      	add	r2, sp, #28
 800afd4:	9200      	str	r2, [sp, #0]
 800afd6:	0021      	movs	r1, r4
 800afd8:	003a      	movs	r2, r7
 800afda:	4b06      	ldr	r3, [pc, #24]	; (800aff4 <_svfiprintf_r+0x1fc>)
 800afdc:	9803      	ldr	r0, [sp, #12]
 800afde:	f7fe f897 	bl	8009110 <_printf_i>
 800afe2:	e7ea      	b.n	800afba <_svfiprintf_r+0x1c2>
 800afe4:	0800bc14 	.word	0x0800bc14
 800afe8:	0800bc1a 	.word	0x0800bc1a
 800afec:	0800bc1e 	.word	0x0800bc1e
 800aff0:	08008b85 	.word	0x08008b85
 800aff4:	0800ad35 	.word	0x0800ad35

0800aff8 <__sflush_r>:
 800aff8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800affa:	898b      	ldrh	r3, [r1, #12]
 800affc:	0005      	movs	r5, r0
 800affe:	000c      	movs	r4, r1
 800b000:	071a      	lsls	r2, r3, #28
 800b002:	d45c      	bmi.n	800b0be <__sflush_r+0xc6>
 800b004:	684a      	ldr	r2, [r1, #4]
 800b006:	2a00      	cmp	r2, #0
 800b008:	dc04      	bgt.n	800b014 <__sflush_r+0x1c>
 800b00a:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800b00c:	2a00      	cmp	r2, #0
 800b00e:	dc01      	bgt.n	800b014 <__sflush_r+0x1c>
 800b010:	2000      	movs	r0, #0
 800b012:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b014:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800b016:	2f00      	cmp	r7, #0
 800b018:	d0fa      	beq.n	800b010 <__sflush_r+0x18>
 800b01a:	2200      	movs	r2, #0
 800b01c:	2080      	movs	r0, #128	; 0x80
 800b01e:	682e      	ldr	r6, [r5, #0]
 800b020:	602a      	str	r2, [r5, #0]
 800b022:	001a      	movs	r2, r3
 800b024:	0140      	lsls	r0, r0, #5
 800b026:	6a21      	ldr	r1, [r4, #32]
 800b028:	4002      	ands	r2, r0
 800b02a:	4203      	tst	r3, r0
 800b02c:	d034      	beq.n	800b098 <__sflush_r+0xa0>
 800b02e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b030:	89a3      	ldrh	r3, [r4, #12]
 800b032:	075b      	lsls	r3, r3, #29
 800b034:	d506      	bpl.n	800b044 <__sflush_r+0x4c>
 800b036:	6863      	ldr	r3, [r4, #4]
 800b038:	1ac0      	subs	r0, r0, r3
 800b03a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d001      	beq.n	800b044 <__sflush_r+0x4c>
 800b040:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b042:	1ac0      	subs	r0, r0, r3
 800b044:	0002      	movs	r2, r0
 800b046:	2300      	movs	r3, #0
 800b048:	0028      	movs	r0, r5
 800b04a:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800b04c:	6a21      	ldr	r1, [r4, #32]
 800b04e:	47b8      	blx	r7
 800b050:	89a2      	ldrh	r2, [r4, #12]
 800b052:	1c43      	adds	r3, r0, #1
 800b054:	d106      	bne.n	800b064 <__sflush_r+0x6c>
 800b056:	6829      	ldr	r1, [r5, #0]
 800b058:	291d      	cmp	r1, #29
 800b05a:	d82c      	bhi.n	800b0b6 <__sflush_r+0xbe>
 800b05c:	4b2a      	ldr	r3, [pc, #168]	; (800b108 <__sflush_r+0x110>)
 800b05e:	410b      	asrs	r3, r1
 800b060:	07db      	lsls	r3, r3, #31
 800b062:	d428      	bmi.n	800b0b6 <__sflush_r+0xbe>
 800b064:	2300      	movs	r3, #0
 800b066:	6063      	str	r3, [r4, #4]
 800b068:	6923      	ldr	r3, [r4, #16]
 800b06a:	6023      	str	r3, [r4, #0]
 800b06c:	04d2      	lsls	r2, r2, #19
 800b06e:	d505      	bpl.n	800b07c <__sflush_r+0x84>
 800b070:	1c43      	adds	r3, r0, #1
 800b072:	d102      	bne.n	800b07a <__sflush_r+0x82>
 800b074:	682b      	ldr	r3, [r5, #0]
 800b076:	2b00      	cmp	r3, #0
 800b078:	d100      	bne.n	800b07c <__sflush_r+0x84>
 800b07a:	6560      	str	r0, [r4, #84]	; 0x54
 800b07c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b07e:	602e      	str	r6, [r5, #0]
 800b080:	2900      	cmp	r1, #0
 800b082:	d0c5      	beq.n	800b010 <__sflush_r+0x18>
 800b084:	0023      	movs	r3, r4
 800b086:	3344      	adds	r3, #68	; 0x44
 800b088:	4299      	cmp	r1, r3
 800b08a:	d002      	beq.n	800b092 <__sflush_r+0x9a>
 800b08c:	0028      	movs	r0, r5
 800b08e:	f7ff f9af 	bl	800a3f0 <_free_r>
 800b092:	2000      	movs	r0, #0
 800b094:	6360      	str	r0, [r4, #52]	; 0x34
 800b096:	e7bc      	b.n	800b012 <__sflush_r+0x1a>
 800b098:	2301      	movs	r3, #1
 800b09a:	0028      	movs	r0, r5
 800b09c:	47b8      	blx	r7
 800b09e:	1c43      	adds	r3, r0, #1
 800b0a0:	d1c6      	bne.n	800b030 <__sflush_r+0x38>
 800b0a2:	682b      	ldr	r3, [r5, #0]
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	d0c3      	beq.n	800b030 <__sflush_r+0x38>
 800b0a8:	2b1d      	cmp	r3, #29
 800b0aa:	d001      	beq.n	800b0b0 <__sflush_r+0xb8>
 800b0ac:	2b16      	cmp	r3, #22
 800b0ae:	d101      	bne.n	800b0b4 <__sflush_r+0xbc>
 800b0b0:	602e      	str	r6, [r5, #0]
 800b0b2:	e7ad      	b.n	800b010 <__sflush_r+0x18>
 800b0b4:	89a2      	ldrh	r2, [r4, #12]
 800b0b6:	2340      	movs	r3, #64	; 0x40
 800b0b8:	4313      	orrs	r3, r2
 800b0ba:	81a3      	strh	r3, [r4, #12]
 800b0bc:	e7a9      	b.n	800b012 <__sflush_r+0x1a>
 800b0be:	690e      	ldr	r6, [r1, #16]
 800b0c0:	2e00      	cmp	r6, #0
 800b0c2:	d0a5      	beq.n	800b010 <__sflush_r+0x18>
 800b0c4:	680f      	ldr	r7, [r1, #0]
 800b0c6:	600e      	str	r6, [r1, #0]
 800b0c8:	1bba      	subs	r2, r7, r6
 800b0ca:	9201      	str	r2, [sp, #4]
 800b0cc:	2200      	movs	r2, #0
 800b0ce:	079b      	lsls	r3, r3, #30
 800b0d0:	d100      	bne.n	800b0d4 <__sflush_r+0xdc>
 800b0d2:	694a      	ldr	r2, [r1, #20]
 800b0d4:	60a2      	str	r2, [r4, #8]
 800b0d6:	9b01      	ldr	r3, [sp, #4]
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	dd99      	ble.n	800b010 <__sflush_r+0x18>
 800b0dc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800b0de:	0032      	movs	r2, r6
 800b0e0:	001f      	movs	r7, r3
 800b0e2:	0028      	movs	r0, r5
 800b0e4:	9b01      	ldr	r3, [sp, #4]
 800b0e6:	6a21      	ldr	r1, [r4, #32]
 800b0e8:	47b8      	blx	r7
 800b0ea:	2800      	cmp	r0, #0
 800b0ec:	dc06      	bgt.n	800b0fc <__sflush_r+0x104>
 800b0ee:	2340      	movs	r3, #64	; 0x40
 800b0f0:	2001      	movs	r0, #1
 800b0f2:	89a2      	ldrh	r2, [r4, #12]
 800b0f4:	4240      	negs	r0, r0
 800b0f6:	4313      	orrs	r3, r2
 800b0f8:	81a3      	strh	r3, [r4, #12]
 800b0fa:	e78a      	b.n	800b012 <__sflush_r+0x1a>
 800b0fc:	9b01      	ldr	r3, [sp, #4]
 800b0fe:	1836      	adds	r6, r6, r0
 800b100:	1a1b      	subs	r3, r3, r0
 800b102:	9301      	str	r3, [sp, #4]
 800b104:	e7e7      	b.n	800b0d6 <__sflush_r+0xde>
 800b106:	46c0      	nop			; (mov r8, r8)
 800b108:	dfbffffe 	.word	0xdfbffffe

0800b10c <_fflush_r>:
 800b10c:	690b      	ldr	r3, [r1, #16]
 800b10e:	b570      	push	{r4, r5, r6, lr}
 800b110:	0005      	movs	r5, r0
 800b112:	000c      	movs	r4, r1
 800b114:	2b00      	cmp	r3, #0
 800b116:	d102      	bne.n	800b11e <_fflush_r+0x12>
 800b118:	2500      	movs	r5, #0
 800b11a:	0028      	movs	r0, r5
 800b11c:	bd70      	pop	{r4, r5, r6, pc}
 800b11e:	2800      	cmp	r0, #0
 800b120:	d004      	beq.n	800b12c <_fflush_r+0x20>
 800b122:	6a03      	ldr	r3, [r0, #32]
 800b124:	2b00      	cmp	r3, #0
 800b126:	d101      	bne.n	800b12c <_fflush_r+0x20>
 800b128:	f7fe f992 	bl	8009450 <__sinit>
 800b12c:	220c      	movs	r2, #12
 800b12e:	5ea3      	ldrsh	r3, [r4, r2]
 800b130:	2b00      	cmp	r3, #0
 800b132:	d0f1      	beq.n	800b118 <_fflush_r+0xc>
 800b134:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b136:	07d2      	lsls	r2, r2, #31
 800b138:	d404      	bmi.n	800b144 <_fflush_r+0x38>
 800b13a:	059b      	lsls	r3, r3, #22
 800b13c:	d402      	bmi.n	800b144 <_fflush_r+0x38>
 800b13e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b140:	f7fe faab 	bl	800969a <__retarget_lock_acquire_recursive>
 800b144:	0028      	movs	r0, r5
 800b146:	0021      	movs	r1, r4
 800b148:	f7ff ff56 	bl	800aff8 <__sflush_r>
 800b14c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b14e:	0005      	movs	r5, r0
 800b150:	07db      	lsls	r3, r3, #31
 800b152:	d4e2      	bmi.n	800b11a <_fflush_r+0xe>
 800b154:	89a3      	ldrh	r3, [r4, #12]
 800b156:	059b      	lsls	r3, r3, #22
 800b158:	d4df      	bmi.n	800b11a <_fflush_r+0xe>
 800b15a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b15c:	f7fe fa9e 	bl	800969c <__retarget_lock_release_recursive>
 800b160:	e7db      	b.n	800b11a <_fflush_r+0xe>

0800b162 <memmove>:
 800b162:	b510      	push	{r4, lr}
 800b164:	4288      	cmp	r0, r1
 800b166:	d902      	bls.n	800b16e <memmove+0xc>
 800b168:	188b      	adds	r3, r1, r2
 800b16a:	4298      	cmp	r0, r3
 800b16c:	d303      	bcc.n	800b176 <memmove+0x14>
 800b16e:	2300      	movs	r3, #0
 800b170:	e007      	b.n	800b182 <memmove+0x20>
 800b172:	5c8b      	ldrb	r3, [r1, r2]
 800b174:	5483      	strb	r3, [r0, r2]
 800b176:	3a01      	subs	r2, #1
 800b178:	d2fb      	bcs.n	800b172 <memmove+0x10>
 800b17a:	bd10      	pop	{r4, pc}
 800b17c:	5ccc      	ldrb	r4, [r1, r3]
 800b17e:	54c4      	strb	r4, [r0, r3]
 800b180:	3301      	adds	r3, #1
 800b182:	429a      	cmp	r2, r3
 800b184:	d1fa      	bne.n	800b17c <memmove+0x1a>
 800b186:	e7f8      	b.n	800b17a <memmove+0x18>

0800b188 <_sbrk_r>:
 800b188:	2300      	movs	r3, #0
 800b18a:	b570      	push	{r4, r5, r6, lr}
 800b18c:	4d06      	ldr	r5, [pc, #24]	; (800b1a8 <_sbrk_r+0x20>)
 800b18e:	0004      	movs	r4, r0
 800b190:	0008      	movs	r0, r1
 800b192:	602b      	str	r3, [r5, #0]
 800b194:	f7f8 fef0 	bl	8003f78 <_sbrk>
 800b198:	1c43      	adds	r3, r0, #1
 800b19a:	d103      	bne.n	800b1a4 <_sbrk_r+0x1c>
 800b19c:	682b      	ldr	r3, [r5, #0]
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d000      	beq.n	800b1a4 <_sbrk_r+0x1c>
 800b1a2:	6023      	str	r3, [r4, #0]
 800b1a4:	bd70      	pop	{r4, r5, r6, pc}
 800b1a6:	46c0      	nop			; (mov r8, r8)
 800b1a8:	20000650 	.word	0x20000650

0800b1ac <memcpy>:
 800b1ac:	2300      	movs	r3, #0
 800b1ae:	b510      	push	{r4, lr}
 800b1b0:	429a      	cmp	r2, r3
 800b1b2:	d100      	bne.n	800b1b6 <memcpy+0xa>
 800b1b4:	bd10      	pop	{r4, pc}
 800b1b6:	5ccc      	ldrb	r4, [r1, r3]
 800b1b8:	54c4      	strb	r4, [r0, r3]
 800b1ba:	3301      	adds	r3, #1
 800b1bc:	e7f8      	b.n	800b1b0 <memcpy+0x4>
	...

0800b1c0 <__assert_func>:
 800b1c0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800b1c2:	0014      	movs	r4, r2
 800b1c4:	001a      	movs	r2, r3
 800b1c6:	4b09      	ldr	r3, [pc, #36]	; (800b1ec <__assert_func+0x2c>)
 800b1c8:	0005      	movs	r5, r0
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	000e      	movs	r6, r1
 800b1ce:	68d8      	ldr	r0, [r3, #12]
 800b1d0:	4b07      	ldr	r3, [pc, #28]	; (800b1f0 <__assert_func+0x30>)
 800b1d2:	2c00      	cmp	r4, #0
 800b1d4:	d101      	bne.n	800b1da <__assert_func+0x1a>
 800b1d6:	4b07      	ldr	r3, [pc, #28]	; (800b1f4 <__assert_func+0x34>)
 800b1d8:	001c      	movs	r4, r3
 800b1da:	4907      	ldr	r1, [pc, #28]	; (800b1f8 <__assert_func+0x38>)
 800b1dc:	9301      	str	r3, [sp, #4]
 800b1de:	9402      	str	r4, [sp, #8]
 800b1e0:	002b      	movs	r3, r5
 800b1e2:	9600      	str	r6, [sp, #0]
 800b1e4:	f000 f886 	bl	800b2f4 <fiprintf>
 800b1e8:	f000 f894 	bl	800b314 <abort>
 800b1ec:	20000064 	.word	0x20000064
 800b1f0:	0800bc2f 	.word	0x0800bc2f
 800b1f4:	0800bc6a 	.word	0x0800bc6a
 800b1f8:	0800bc3c 	.word	0x0800bc3c

0800b1fc <_calloc_r>:
 800b1fc:	b570      	push	{r4, r5, r6, lr}
 800b1fe:	0c0b      	lsrs	r3, r1, #16
 800b200:	0c15      	lsrs	r5, r2, #16
 800b202:	2b00      	cmp	r3, #0
 800b204:	d11e      	bne.n	800b244 <_calloc_r+0x48>
 800b206:	2d00      	cmp	r5, #0
 800b208:	d10c      	bne.n	800b224 <_calloc_r+0x28>
 800b20a:	b289      	uxth	r1, r1
 800b20c:	b294      	uxth	r4, r2
 800b20e:	434c      	muls	r4, r1
 800b210:	0021      	movs	r1, r4
 800b212:	f7ff f963 	bl	800a4dc <_malloc_r>
 800b216:	1e05      	subs	r5, r0, #0
 800b218:	d01b      	beq.n	800b252 <_calloc_r+0x56>
 800b21a:	0022      	movs	r2, r4
 800b21c:	2100      	movs	r1, #0
 800b21e:	f7fe f9b7 	bl	8009590 <memset>
 800b222:	e016      	b.n	800b252 <_calloc_r+0x56>
 800b224:	1c2b      	adds	r3, r5, #0
 800b226:	1c0c      	adds	r4, r1, #0
 800b228:	b289      	uxth	r1, r1
 800b22a:	b292      	uxth	r2, r2
 800b22c:	434a      	muls	r2, r1
 800b22e:	b2a1      	uxth	r1, r4
 800b230:	b29c      	uxth	r4, r3
 800b232:	434c      	muls	r4, r1
 800b234:	0c13      	lsrs	r3, r2, #16
 800b236:	18e4      	adds	r4, r4, r3
 800b238:	0c23      	lsrs	r3, r4, #16
 800b23a:	d107      	bne.n	800b24c <_calloc_r+0x50>
 800b23c:	0424      	lsls	r4, r4, #16
 800b23e:	b292      	uxth	r2, r2
 800b240:	4314      	orrs	r4, r2
 800b242:	e7e5      	b.n	800b210 <_calloc_r+0x14>
 800b244:	2d00      	cmp	r5, #0
 800b246:	d101      	bne.n	800b24c <_calloc_r+0x50>
 800b248:	1c14      	adds	r4, r2, #0
 800b24a:	e7ed      	b.n	800b228 <_calloc_r+0x2c>
 800b24c:	230c      	movs	r3, #12
 800b24e:	2500      	movs	r5, #0
 800b250:	6003      	str	r3, [r0, #0]
 800b252:	0028      	movs	r0, r5
 800b254:	bd70      	pop	{r4, r5, r6, pc}

0800b256 <__ascii_mbtowc>:
 800b256:	b082      	sub	sp, #8
 800b258:	2900      	cmp	r1, #0
 800b25a:	d100      	bne.n	800b25e <__ascii_mbtowc+0x8>
 800b25c:	a901      	add	r1, sp, #4
 800b25e:	1e10      	subs	r0, r2, #0
 800b260:	d006      	beq.n	800b270 <__ascii_mbtowc+0x1a>
 800b262:	2b00      	cmp	r3, #0
 800b264:	d006      	beq.n	800b274 <__ascii_mbtowc+0x1e>
 800b266:	7813      	ldrb	r3, [r2, #0]
 800b268:	600b      	str	r3, [r1, #0]
 800b26a:	7810      	ldrb	r0, [r2, #0]
 800b26c:	1e43      	subs	r3, r0, #1
 800b26e:	4198      	sbcs	r0, r3
 800b270:	b002      	add	sp, #8
 800b272:	4770      	bx	lr
 800b274:	2002      	movs	r0, #2
 800b276:	4240      	negs	r0, r0
 800b278:	e7fa      	b.n	800b270 <__ascii_mbtowc+0x1a>

0800b27a <_realloc_r>:
 800b27a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b27c:	0007      	movs	r7, r0
 800b27e:	000e      	movs	r6, r1
 800b280:	0014      	movs	r4, r2
 800b282:	2900      	cmp	r1, #0
 800b284:	d105      	bne.n	800b292 <_realloc_r+0x18>
 800b286:	0011      	movs	r1, r2
 800b288:	f7ff f928 	bl	800a4dc <_malloc_r>
 800b28c:	0005      	movs	r5, r0
 800b28e:	0028      	movs	r0, r5
 800b290:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b292:	2a00      	cmp	r2, #0
 800b294:	d103      	bne.n	800b29e <_realloc_r+0x24>
 800b296:	f7ff f8ab 	bl	800a3f0 <_free_r>
 800b29a:	0025      	movs	r5, r4
 800b29c:	e7f7      	b.n	800b28e <_realloc_r+0x14>
 800b29e:	f000 f840 	bl	800b322 <_malloc_usable_size_r>
 800b2a2:	9001      	str	r0, [sp, #4]
 800b2a4:	4284      	cmp	r4, r0
 800b2a6:	d803      	bhi.n	800b2b0 <_realloc_r+0x36>
 800b2a8:	0035      	movs	r5, r6
 800b2aa:	0843      	lsrs	r3, r0, #1
 800b2ac:	42a3      	cmp	r3, r4
 800b2ae:	d3ee      	bcc.n	800b28e <_realloc_r+0x14>
 800b2b0:	0021      	movs	r1, r4
 800b2b2:	0038      	movs	r0, r7
 800b2b4:	f7ff f912 	bl	800a4dc <_malloc_r>
 800b2b8:	1e05      	subs	r5, r0, #0
 800b2ba:	d0e8      	beq.n	800b28e <_realloc_r+0x14>
 800b2bc:	9b01      	ldr	r3, [sp, #4]
 800b2be:	0022      	movs	r2, r4
 800b2c0:	429c      	cmp	r4, r3
 800b2c2:	d900      	bls.n	800b2c6 <_realloc_r+0x4c>
 800b2c4:	001a      	movs	r2, r3
 800b2c6:	0031      	movs	r1, r6
 800b2c8:	0028      	movs	r0, r5
 800b2ca:	f7ff ff6f 	bl	800b1ac <memcpy>
 800b2ce:	0031      	movs	r1, r6
 800b2d0:	0038      	movs	r0, r7
 800b2d2:	f7ff f88d 	bl	800a3f0 <_free_r>
 800b2d6:	e7da      	b.n	800b28e <_realloc_r+0x14>

0800b2d8 <__ascii_wctomb>:
 800b2d8:	0003      	movs	r3, r0
 800b2da:	1e08      	subs	r0, r1, #0
 800b2dc:	d005      	beq.n	800b2ea <__ascii_wctomb+0x12>
 800b2de:	2aff      	cmp	r2, #255	; 0xff
 800b2e0:	d904      	bls.n	800b2ec <__ascii_wctomb+0x14>
 800b2e2:	228a      	movs	r2, #138	; 0x8a
 800b2e4:	2001      	movs	r0, #1
 800b2e6:	601a      	str	r2, [r3, #0]
 800b2e8:	4240      	negs	r0, r0
 800b2ea:	4770      	bx	lr
 800b2ec:	2001      	movs	r0, #1
 800b2ee:	700a      	strb	r2, [r1, #0]
 800b2f0:	e7fb      	b.n	800b2ea <__ascii_wctomb+0x12>
	...

0800b2f4 <fiprintf>:
 800b2f4:	b40e      	push	{r1, r2, r3}
 800b2f6:	b517      	push	{r0, r1, r2, r4, lr}
 800b2f8:	4c05      	ldr	r4, [pc, #20]	; (800b310 <fiprintf+0x1c>)
 800b2fa:	ab05      	add	r3, sp, #20
 800b2fc:	cb04      	ldmia	r3!, {r2}
 800b2fe:	0001      	movs	r1, r0
 800b300:	6820      	ldr	r0, [r4, #0]
 800b302:	9301      	str	r3, [sp, #4]
 800b304:	f000 f83c 	bl	800b380 <_vfiprintf_r>
 800b308:	bc1e      	pop	{r1, r2, r3, r4}
 800b30a:	bc08      	pop	{r3}
 800b30c:	b003      	add	sp, #12
 800b30e:	4718      	bx	r3
 800b310:	20000064 	.word	0x20000064

0800b314 <abort>:
 800b314:	2006      	movs	r0, #6
 800b316:	b510      	push	{r4, lr}
 800b318:	f000 fa1e 	bl	800b758 <raise>
 800b31c:	2001      	movs	r0, #1
 800b31e:	f7f8 fdb9 	bl	8003e94 <_exit>

0800b322 <_malloc_usable_size_r>:
 800b322:	1f0b      	subs	r3, r1, #4
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	1f18      	subs	r0, r3, #4
 800b328:	2b00      	cmp	r3, #0
 800b32a:	da01      	bge.n	800b330 <_malloc_usable_size_r+0xe>
 800b32c:	580b      	ldr	r3, [r1, r0]
 800b32e:	18c0      	adds	r0, r0, r3
 800b330:	4770      	bx	lr

0800b332 <__sfputc_r>:
 800b332:	6893      	ldr	r3, [r2, #8]
 800b334:	b510      	push	{r4, lr}
 800b336:	3b01      	subs	r3, #1
 800b338:	6093      	str	r3, [r2, #8]
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	da04      	bge.n	800b348 <__sfputc_r+0x16>
 800b33e:	6994      	ldr	r4, [r2, #24]
 800b340:	42a3      	cmp	r3, r4
 800b342:	db07      	blt.n	800b354 <__sfputc_r+0x22>
 800b344:	290a      	cmp	r1, #10
 800b346:	d005      	beq.n	800b354 <__sfputc_r+0x22>
 800b348:	6813      	ldr	r3, [r2, #0]
 800b34a:	1c58      	adds	r0, r3, #1
 800b34c:	6010      	str	r0, [r2, #0]
 800b34e:	7019      	strb	r1, [r3, #0]
 800b350:	0008      	movs	r0, r1
 800b352:	bd10      	pop	{r4, pc}
 800b354:	f000 f930 	bl	800b5b8 <__swbuf_r>
 800b358:	0001      	movs	r1, r0
 800b35a:	e7f9      	b.n	800b350 <__sfputc_r+0x1e>

0800b35c <__sfputs_r>:
 800b35c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b35e:	0006      	movs	r6, r0
 800b360:	000f      	movs	r7, r1
 800b362:	0014      	movs	r4, r2
 800b364:	18d5      	adds	r5, r2, r3
 800b366:	42ac      	cmp	r4, r5
 800b368:	d101      	bne.n	800b36e <__sfputs_r+0x12>
 800b36a:	2000      	movs	r0, #0
 800b36c:	e007      	b.n	800b37e <__sfputs_r+0x22>
 800b36e:	7821      	ldrb	r1, [r4, #0]
 800b370:	003a      	movs	r2, r7
 800b372:	0030      	movs	r0, r6
 800b374:	f7ff ffdd 	bl	800b332 <__sfputc_r>
 800b378:	3401      	adds	r4, #1
 800b37a:	1c43      	adds	r3, r0, #1
 800b37c:	d1f3      	bne.n	800b366 <__sfputs_r+0xa>
 800b37e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b380 <_vfiprintf_r>:
 800b380:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b382:	b0a1      	sub	sp, #132	; 0x84
 800b384:	000f      	movs	r7, r1
 800b386:	0015      	movs	r5, r2
 800b388:	001e      	movs	r6, r3
 800b38a:	9003      	str	r0, [sp, #12]
 800b38c:	2800      	cmp	r0, #0
 800b38e:	d004      	beq.n	800b39a <_vfiprintf_r+0x1a>
 800b390:	6a03      	ldr	r3, [r0, #32]
 800b392:	2b00      	cmp	r3, #0
 800b394:	d101      	bne.n	800b39a <_vfiprintf_r+0x1a>
 800b396:	f7fe f85b 	bl	8009450 <__sinit>
 800b39a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b39c:	07db      	lsls	r3, r3, #31
 800b39e:	d405      	bmi.n	800b3ac <_vfiprintf_r+0x2c>
 800b3a0:	89bb      	ldrh	r3, [r7, #12]
 800b3a2:	059b      	lsls	r3, r3, #22
 800b3a4:	d402      	bmi.n	800b3ac <_vfiprintf_r+0x2c>
 800b3a6:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b3a8:	f7fe f977 	bl	800969a <__retarget_lock_acquire_recursive>
 800b3ac:	89bb      	ldrh	r3, [r7, #12]
 800b3ae:	071b      	lsls	r3, r3, #28
 800b3b0:	d502      	bpl.n	800b3b8 <_vfiprintf_r+0x38>
 800b3b2:	693b      	ldr	r3, [r7, #16]
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	d113      	bne.n	800b3e0 <_vfiprintf_r+0x60>
 800b3b8:	0039      	movs	r1, r7
 800b3ba:	9803      	ldr	r0, [sp, #12]
 800b3bc:	f000 f93e 	bl	800b63c <__swsetup_r>
 800b3c0:	2800      	cmp	r0, #0
 800b3c2:	d00d      	beq.n	800b3e0 <_vfiprintf_r+0x60>
 800b3c4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b3c6:	07db      	lsls	r3, r3, #31
 800b3c8:	d503      	bpl.n	800b3d2 <_vfiprintf_r+0x52>
 800b3ca:	2001      	movs	r0, #1
 800b3cc:	4240      	negs	r0, r0
 800b3ce:	b021      	add	sp, #132	; 0x84
 800b3d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b3d2:	89bb      	ldrh	r3, [r7, #12]
 800b3d4:	059b      	lsls	r3, r3, #22
 800b3d6:	d4f8      	bmi.n	800b3ca <_vfiprintf_r+0x4a>
 800b3d8:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b3da:	f7fe f95f 	bl	800969c <__retarget_lock_release_recursive>
 800b3de:	e7f4      	b.n	800b3ca <_vfiprintf_r+0x4a>
 800b3e0:	2300      	movs	r3, #0
 800b3e2:	ac08      	add	r4, sp, #32
 800b3e4:	6163      	str	r3, [r4, #20]
 800b3e6:	3320      	adds	r3, #32
 800b3e8:	7663      	strb	r3, [r4, #25]
 800b3ea:	3310      	adds	r3, #16
 800b3ec:	76a3      	strb	r3, [r4, #26]
 800b3ee:	9607      	str	r6, [sp, #28]
 800b3f0:	002e      	movs	r6, r5
 800b3f2:	7833      	ldrb	r3, [r6, #0]
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d001      	beq.n	800b3fc <_vfiprintf_r+0x7c>
 800b3f8:	2b25      	cmp	r3, #37	; 0x25
 800b3fa:	d148      	bne.n	800b48e <_vfiprintf_r+0x10e>
 800b3fc:	1b73      	subs	r3, r6, r5
 800b3fe:	9305      	str	r3, [sp, #20]
 800b400:	42ae      	cmp	r6, r5
 800b402:	d00b      	beq.n	800b41c <_vfiprintf_r+0x9c>
 800b404:	002a      	movs	r2, r5
 800b406:	0039      	movs	r1, r7
 800b408:	9803      	ldr	r0, [sp, #12]
 800b40a:	f7ff ffa7 	bl	800b35c <__sfputs_r>
 800b40e:	3001      	adds	r0, #1
 800b410:	d100      	bne.n	800b414 <_vfiprintf_r+0x94>
 800b412:	e0af      	b.n	800b574 <_vfiprintf_r+0x1f4>
 800b414:	6963      	ldr	r3, [r4, #20]
 800b416:	9a05      	ldr	r2, [sp, #20]
 800b418:	189b      	adds	r3, r3, r2
 800b41a:	6163      	str	r3, [r4, #20]
 800b41c:	7833      	ldrb	r3, [r6, #0]
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d100      	bne.n	800b424 <_vfiprintf_r+0xa4>
 800b422:	e0a7      	b.n	800b574 <_vfiprintf_r+0x1f4>
 800b424:	2201      	movs	r2, #1
 800b426:	2300      	movs	r3, #0
 800b428:	4252      	negs	r2, r2
 800b42a:	6062      	str	r2, [r4, #4]
 800b42c:	a904      	add	r1, sp, #16
 800b42e:	3254      	adds	r2, #84	; 0x54
 800b430:	1852      	adds	r2, r2, r1
 800b432:	1c75      	adds	r5, r6, #1
 800b434:	6023      	str	r3, [r4, #0]
 800b436:	60e3      	str	r3, [r4, #12]
 800b438:	60a3      	str	r3, [r4, #8]
 800b43a:	7013      	strb	r3, [r2, #0]
 800b43c:	65a3      	str	r3, [r4, #88]	; 0x58
 800b43e:	4b59      	ldr	r3, [pc, #356]	; (800b5a4 <_vfiprintf_r+0x224>)
 800b440:	2205      	movs	r2, #5
 800b442:	0018      	movs	r0, r3
 800b444:	7829      	ldrb	r1, [r5, #0]
 800b446:	9305      	str	r3, [sp, #20]
 800b448:	f7fe f929 	bl	800969e <memchr>
 800b44c:	1c6e      	adds	r6, r5, #1
 800b44e:	2800      	cmp	r0, #0
 800b450:	d11f      	bne.n	800b492 <_vfiprintf_r+0x112>
 800b452:	6822      	ldr	r2, [r4, #0]
 800b454:	06d3      	lsls	r3, r2, #27
 800b456:	d504      	bpl.n	800b462 <_vfiprintf_r+0xe2>
 800b458:	2353      	movs	r3, #83	; 0x53
 800b45a:	a904      	add	r1, sp, #16
 800b45c:	185b      	adds	r3, r3, r1
 800b45e:	2120      	movs	r1, #32
 800b460:	7019      	strb	r1, [r3, #0]
 800b462:	0713      	lsls	r3, r2, #28
 800b464:	d504      	bpl.n	800b470 <_vfiprintf_r+0xf0>
 800b466:	2353      	movs	r3, #83	; 0x53
 800b468:	a904      	add	r1, sp, #16
 800b46a:	185b      	adds	r3, r3, r1
 800b46c:	212b      	movs	r1, #43	; 0x2b
 800b46e:	7019      	strb	r1, [r3, #0]
 800b470:	782b      	ldrb	r3, [r5, #0]
 800b472:	2b2a      	cmp	r3, #42	; 0x2a
 800b474:	d016      	beq.n	800b4a4 <_vfiprintf_r+0x124>
 800b476:	002e      	movs	r6, r5
 800b478:	2100      	movs	r1, #0
 800b47a:	200a      	movs	r0, #10
 800b47c:	68e3      	ldr	r3, [r4, #12]
 800b47e:	7832      	ldrb	r2, [r6, #0]
 800b480:	1c75      	adds	r5, r6, #1
 800b482:	3a30      	subs	r2, #48	; 0x30
 800b484:	2a09      	cmp	r2, #9
 800b486:	d94e      	bls.n	800b526 <_vfiprintf_r+0x1a6>
 800b488:	2900      	cmp	r1, #0
 800b48a:	d111      	bne.n	800b4b0 <_vfiprintf_r+0x130>
 800b48c:	e017      	b.n	800b4be <_vfiprintf_r+0x13e>
 800b48e:	3601      	adds	r6, #1
 800b490:	e7af      	b.n	800b3f2 <_vfiprintf_r+0x72>
 800b492:	9b05      	ldr	r3, [sp, #20]
 800b494:	6822      	ldr	r2, [r4, #0]
 800b496:	1ac0      	subs	r0, r0, r3
 800b498:	2301      	movs	r3, #1
 800b49a:	4083      	lsls	r3, r0
 800b49c:	4313      	orrs	r3, r2
 800b49e:	0035      	movs	r5, r6
 800b4a0:	6023      	str	r3, [r4, #0]
 800b4a2:	e7cc      	b.n	800b43e <_vfiprintf_r+0xbe>
 800b4a4:	9b07      	ldr	r3, [sp, #28]
 800b4a6:	1d19      	adds	r1, r3, #4
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	9107      	str	r1, [sp, #28]
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	db01      	blt.n	800b4b4 <_vfiprintf_r+0x134>
 800b4b0:	930b      	str	r3, [sp, #44]	; 0x2c
 800b4b2:	e004      	b.n	800b4be <_vfiprintf_r+0x13e>
 800b4b4:	425b      	negs	r3, r3
 800b4b6:	60e3      	str	r3, [r4, #12]
 800b4b8:	2302      	movs	r3, #2
 800b4ba:	4313      	orrs	r3, r2
 800b4bc:	6023      	str	r3, [r4, #0]
 800b4be:	7833      	ldrb	r3, [r6, #0]
 800b4c0:	2b2e      	cmp	r3, #46	; 0x2e
 800b4c2:	d10a      	bne.n	800b4da <_vfiprintf_r+0x15a>
 800b4c4:	7873      	ldrb	r3, [r6, #1]
 800b4c6:	2b2a      	cmp	r3, #42	; 0x2a
 800b4c8:	d135      	bne.n	800b536 <_vfiprintf_r+0x1b6>
 800b4ca:	9b07      	ldr	r3, [sp, #28]
 800b4cc:	3602      	adds	r6, #2
 800b4ce:	1d1a      	adds	r2, r3, #4
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	9207      	str	r2, [sp, #28]
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	db2b      	blt.n	800b530 <_vfiprintf_r+0x1b0>
 800b4d8:	9309      	str	r3, [sp, #36]	; 0x24
 800b4da:	4d33      	ldr	r5, [pc, #204]	; (800b5a8 <_vfiprintf_r+0x228>)
 800b4dc:	2203      	movs	r2, #3
 800b4de:	0028      	movs	r0, r5
 800b4e0:	7831      	ldrb	r1, [r6, #0]
 800b4e2:	f7fe f8dc 	bl	800969e <memchr>
 800b4e6:	2800      	cmp	r0, #0
 800b4e8:	d006      	beq.n	800b4f8 <_vfiprintf_r+0x178>
 800b4ea:	2340      	movs	r3, #64	; 0x40
 800b4ec:	1b40      	subs	r0, r0, r5
 800b4ee:	4083      	lsls	r3, r0
 800b4f0:	6822      	ldr	r2, [r4, #0]
 800b4f2:	3601      	adds	r6, #1
 800b4f4:	4313      	orrs	r3, r2
 800b4f6:	6023      	str	r3, [r4, #0]
 800b4f8:	7831      	ldrb	r1, [r6, #0]
 800b4fa:	2206      	movs	r2, #6
 800b4fc:	482b      	ldr	r0, [pc, #172]	; (800b5ac <_vfiprintf_r+0x22c>)
 800b4fe:	1c75      	adds	r5, r6, #1
 800b500:	7621      	strb	r1, [r4, #24]
 800b502:	f7fe f8cc 	bl	800969e <memchr>
 800b506:	2800      	cmp	r0, #0
 800b508:	d043      	beq.n	800b592 <_vfiprintf_r+0x212>
 800b50a:	4b29      	ldr	r3, [pc, #164]	; (800b5b0 <_vfiprintf_r+0x230>)
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	d125      	bne.n	800b55c <_vfiprintf_r+0x1dc>
 800b510:	2207      	movs	r2, #7
 800b512:	9b07      	ldr	r3, [sp, #28]
 800b514:	3307      	adds	r3, #7
 800b516:	4393      	bics	r3, r2
 800b518:	3308      	adds	r3, #8
 800b51a:	9307      	str	r3, [sp, #28]
 800b51c:	6963      	ldr	r3, [r4, #20]
 800b51e:	9a04      	ldr	r2, [sp, #16]
 800b520:	189b      	adds	r3, r3, r2
 800b522:	6163      	str	r3, [r4, #20]
 800b524:	e764      	b.n	800b3f0 <_vfiprintf_r+0x70>
 800b526:	4343      	muls	r3, r0
 800b528:	002e      	movs	r6, r5
 800b52a:	2101      	movs	r1, #1
 800b52c:	189b      	adds	r3, r3, r2
 800b52e:	e7a6      	b.n	800b47e <_vfiprintf_r+0xfe>
 800b530:	2301      	movs	r3, #1
 800b532:	425b      	negs	r3, r3
 800b534:	e7d0      	b.n	800b4d8 <_vfiprintf_r+0x158>
 800b536:	2300      	movs	r3, #0
 800b538:	200a      	movs	r0, #10
 800b53a:	001a      	movs	r2, r3
 800b53c:	3601      	adds	r6, #1
 800b53e:	6063      	str	r3, [r4, #4]
 800b540:	7831      	ldrb	r1, [r6, #0]
 800b542:	1c75      	adds	r5, r6, #1
 800b544:	3930      	subs	r1, #48	; 0x30
 800b546:	2909      	cmp	r1, #9
 800b548:	d903      	bls.n	800b552 <_vfiprintf_r+0x1d2>
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d0c5      	beq.n	800b4da <_vfiprintf_r+0x15a>
 800b54e:	9209      	str	r2, [sp, #36]	; 0x24
 800b550:	e7c3      	b.n	800b4da <_vfiprintf_r+0x15a>
 800b552:	4342      	muls	r2, r0
 800b554:	002e      	movs	r6, r5
 800b556:	2301      	movs	r3, #1
 800b558:	1852      	adds	r2, r2, r1
 800b55a:	e7f1      	b.n	800b540 <_vfiprintf_r+0x1c0>
 800b55c:	aa07      	add	r2, sp, #28
 800b55e:	9200      	str	r2, [sp, #0]
 800b560:	0021      	movs	r1, r4
 800b562:	003a      	movs	r2, r7
 800b564:	4b13      	ldr	r3, [pc, #76]	; (800b5b4 <_vfiprintf_r+0x234>)
 800b566:	9803      	ldr	r0, [sp, #12]
 800b568:	f7fd fb0c 	bl	8008b84 <_printf_float>
 800b56c:	9004      	str	r0, [sp, #16]
 800b56e:	9b04      	ldr	r3, [sp, #16]
 800b570:	3301      	adds	r3, #1
 800b572:	d1d3      	bne.n	800b51c <_vfiprintf_r+0x19c>
 800b574:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b576:	07db      	lsls	r3, r3, #31
 800b578:	d405      	bmi.n	800b586 <_vfiprintf_r+0x206>
 800b57a:	89bb      	ldrh	r3, [r7, #12]
 800b57c:	059b      	lsls	r3, r3, #22
 800b57e:	d402      	bmi.n	800b586 <_vfiprintf_r+0x206>
 800b580:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b582:	f7fe f88b 	bl	800969c <__retarget_lock_release_recursive>
 800b586:	89bb      	ldrh	r3, [r7, #12]
 800b588:	065b      	lsls	r3, r3, #25
 800b58a:	d500      	bpl.n	800b58e <_vfiprintf_r+0x20e>
 800b58c:	e71d      	b.n	800b3ca <_vfiprintf_r+0x4a>
 800b58e:	980d      	ldr	r0, [sp, #52]	; 0x34
 800b590:	e71d      	b.n	800b3ce <_vfiprintf_r+0x4e>
 800b592:	aa07      	add	r2, sp, #28
 800b594:	9200      	str	r2, [sp, #0]
 800b596:	0021      	movs	r1, r4
 800b598:	003a      	movs	r2, r7
 800b59a:	4b06      	ldr	r3, [pc, #24]	; (800b5b4 <_vfiprintf_r+0x234>)
 800b59c:	9803      	ldr	r0, [sp, #12]
 800b59e:	f7fd fdb7 	bl	8009110 <_printf_i>
 800b5a2:	e7e3      	b.n	800b56c <_vfiprintf_r+0x1ec>
 800b5a4:	0800bc14 	.word	0x0800bc14
 800b5a8:	0800bc1a 	.word	0x0800bc1a
 800b5ac:	0800bc1e 	.word	0x0800bc1e
 800b5b0:	08008b85 	.word	0x08008b85
 800b5b4:	0800b35d 	.word	0x0800b35d

0800b5b8 <__swbuf_r>:
 800b5b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5ba:	0006      	movs	r6, r0
 800b5bc:	000d      	movs	r5, r1
 800b5be:	0014      	movs	r4, r2
 800b5c0:	2800      	cmp	r0, #0
 800b5c2:	d004      	beq.n	800b5ce <__swbuf_r+0x16>
 800b5c4:	6a03      	ldr	r3, [r0, #32]
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	d101      	bne.n	800b5ce <__swbuf_r+0x16>
 800b5ca:	f7fd ff41 	bl	8009450 <__sinit>
 800b5ce:	69a3      	ldr	r3, [r4, #24]
 800b5d0:	60a3      	str	r3, [r4, #8]
 800b5d2:	89a3      	ldrh	r3, [r4, #12]
 800b5d4:	071b      	lsls	r3, r3, #28
 800b5d6:	d528      	bpl.n	800b62a <__swbuf_r+0x72>
 800b5d8:	6923      	ldr	r3, [r4, #16]
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d025      	beq.n	800b62a <__swbuf_r+0x72>
 800b5de:	6923      	ldr	r3, [r4, #16]
 800b5e0:	6820      	ldr	r0, [r4, #0]
 800b5e2:	b2ef      	uxtb	r7, r5
 800b5e4:	1ac0      	subs	r0, r0, r3
 800b5e6:	6963      	ldr	r3, [r4, #20]
 800b5e8:	b2ed      	uxtb	r5, r5
 800b5ea:	4283      	cmp	r3, r0
 800b5ec:	dc05      	bgt.n	800b5fa <__swbuf_r+0x42>
 800b5ee:	0021      	movs	r1, r4
 800b5f0:	0030      	movs	r0, r6
 800b5f2:	f7ff fd8b 	bl	800b10c <_fflush_r>
 800b5f6:	2800      	cmp	r0, #0
 800b5f8:	d11d      	bne.n	800b636 <__swbuf_r+0x7e>
 800b5fa:	68a3      	ldr	r3, [r4, #8]
 800b5fc:	3001      	adds	r0, #1
 800b5fe:	3b01      	subs	r3, #1
 800b600:	60a3      	str	r3, [r4, #8]
 800b602:	6823      	ldr	r3, [r4, #0]
 800b604:	1c5a      	adds	r2, r3, #1
 800b606:	6022      	str	r2, [r4, #0]
 800b608:	701f      	strb	r7, [r3, #0]
 800b60a:	6963      	ldr	r3, [r4, #20]
 800b60c:	4283      	cmp	r3, r0
 800b60e:	d004      	beq.n	800b61a <__swbuf_r+0x62>
 800b610:	89a3      	ldrh	r3, [r4, #12]
 800b612:	07db      	lsls	r3, r3, #31
 800b614:	d507      	bpl.n	800b626 <__swbuf_r+0x6e>
 800b616:	2d0a      	cmp	r5, #10
 800b618:	d105      	bne.n	800b626 <__swbuf_r+0x6e>
 800b61a:	0021      	movs	r1, r4
 800b61c:	0030      	movs	r0, r6
 800b61e:	f7ff fd75 	bl	800b10c <_fflush_r>
 800b622:	2800      	cmp	r0, #0
 800b624:	d107      	bne.n	800b636 <__swbuf_r+0x7e>
 800b626:	0028      	movs	r0, r5
 800b628:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b62a:	0021      	movs	r1, r4
 800b62c:	0030      	movs	r0, r6
 800b62e:	f000 f805 	bl	800b63c <__swsetup_r>
 800b632:	2800      	cmp	r0, #0
 800b634:	d0d3      	beq.n	800b5de <__swbuf_r+0x26>
 800b636:	2501      	movs	r5, #1
 800b638:	426d      	negs	r5, r5
 800b63a:	e7f4      	b.n	800b626 <__swbuf_r+0x6e>

0800b63c <__swsetup_r>:
 800b63c:	4b30      	ldr	r3, [pc, #192]	; (800b700 <__swsetup_r+0xc4>)
 800b63e:	b570      	push	{r4, r5, r6, lr}
 800b640:	0005      	movs	r5, r0
 800b642:	6818      	ldr	r0, [r3, #0]
 800b644:	000c      	movs	r4, r1
 800b646:	2800      	cmp	r0, #0
 800b648:	d004      	beq.n	800b654 <__swsetup_r+0x18>
 800b64a:	6a03      	ldr	r3, [r0, #32]
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d101      	bne.n	800b654 <__swsetup_r+0x18>
 800b650:	f7fd fefe 	bl	8009450 <__sinit>
 800b654:	230c      	movs	r3, #12
 800b656:	5ee2      	ldrsh	r2, [r4, r3]
 800b658:	b293      	uxth	r3, r2
 800b65a:	0711      	lsls	r1, r2, #28
 800b65c:	d423      	bmi.n	800b6a6 <__swsetup_r+0x6a>
 800b65e:	06d9      	lsls	r1, r3, #27
 800b660:	d407      	bmi.n	800b672 <__swsetup_r+0x36>
 800b662:	2309      	movs	r3, #9
 800b664:	2001      	movs	r0, #1
 800b666:	602b      	str	r3, [r5, #0]
 800b668:	3337      	adds	r3, #55	; 0x37
 800b66a:	4313      	orrs	r3, r2
 800b66c:	81a3      	strh	r3, [r4, #12]
 800b66e:	4240      	negs	r0, r0
 800b670:	bd70      	pop	{r4, r5, r6, pc}
 800b672:	075b      	lsls	r3, r3, #29
 800b674:	d513      	bpl.n	800b69e <__swsetup_r+0x62>
 800b676:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b678:	2900      	cmp	r1, #0
 800b67a:	d008      	beq.n	800b68e <__swsetup_r+0x52>
 800b67c:	0023      	movs	r3, r4
 800b67e:	3344      	adds	r3, #68	; 0x44
 800b680:	4299      	cmp	r1, r3
 800b682:	d002      	beq.n	800b68a <__swsetup_r+0x4e>
 800b684:	0028      	movs	r0, r5
 800b686:	f7fe feb3 	bl	800a3f0 <_free_r>
 800b68a:	2300      	movs	r3, #0
 800b68c:	6363      	str	r3, [r4, #52]	; 0x34
 800b68e:	2224      	movs	r2, #36	; 0x24
 800b690:	89a3      	ldrh	r3, [r4, #12]
 800b692:	4393      	bics	r3, r2
 800b694:	81a3      	strh	r3, [r4, #12]
 800b696:	2300      	movs	r3, #0
 800b698:	6063      	str	r3, [r4, #4]
 800b69a:	6923      	ldr	r3, [r4, #16]
 800b69c:	6023      	str	r3, [r4, #0]
 800b69e:	2308      	movs	r3, #8
 800b6a0:	89a2      	ldrh	r2, [r4, #12]
 800b6a2:	4313      	orrs	r3, r2
 800b6a4:	81a3      	strh	r3, [r4, #12]
 800b6a6:	6923      	ldr	r3, [r4, #16]
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d10b      	bne.n	800b6c4 <__swsetup_r+0x88>
 800b6ac:	21a0      	movs	r1, #160	; 0xa0
 800b6ae:	2280      	movs	r2, #128	; 0x80
 800b6b0:	89a3      	ldrh	r3, [r4, #12]
 800b6b2:	0089      	lsls	r1, r1, #2
 800b6b4:	0092      	lsls	r2, r2, #2
 800b6b6:	400b      	ands	r3, r1
 800b6b8:	4293      	cmp	r3, r2
 800b6ba:	d003      	beq.n	800b6c4 <__swsetup_r+0x88>
 800b6bc:	0021      	movs	r1, r4
 800b6be:	0028      	movs	r0, r5
 800b6c0:	f000 f892 	bl	800b7e8 <__smakebuf_r>
 800b6c4:	220c      	movs	r2, #12
 800b6c6:	5ea3      	ldrsh	r3, [r4, r2]
 800b6c8:	2001      	movs	r0, #1
 800b6ca:	001a      	movs	r2, r3
 800b6cc:	b299      	uxth	r1, r3
 800b6ce:	4002      	ands	r2, r0
 800b6d0:	4203      	tst	r3, r0
 800b6d2:	d00f      	beq.n	800b6f4 <__swsetup_r+0xb8>
 800b6d4:	2200      	movs	r2, #0
 800b6d6:	60a2      	str	r2, [r4, #8]
 800b6d8:	6962      	ldr	r2, [r4, #20]
 800b6da:	4252      	negs	r2, r2
 800b6dc:	61a2      	str	r2, [r4, #24]
 800b6de:	2000      	movs	r0, #0
 800b6e0:	6922      	ldr	r2, [r4, #16]
 800b6e2:	4282      	cmp	r2, r0
 800b6e4:	d1c4      	bne.n	800b670 <__swsetup_r+0x34>
 800b6e6:	0609      	lsls	r1, r1, #24
 800b6e8:	d5c2      	bpl.n	800b670 <__swsetup_r+0x34>
 800b6ea:	2240      	movs	r2, #64	; 0x40
 800b6ec:	4313      	orrs	r3, r2
 800b6ee:	81a3      	strh	r3, [r4, #12]
 800b6f0:	3801      	subs	r0, #1
 800b6f2:	e7bd      	b.n	800b670 <__swsetup_r+0x34>
 800b6f4:	0788      	lsls	r0, r1, #30
 800b6f6:	d400      	bmi.n	800b6fa <__swsetup_r+0xbe>
 800b6f8:	6962      	ldr	r2, [r4, #20]
 800b6fa:	60a2      	str	r2, [r4, #8]
 800b6fc:	e7ef      	b.n	800b6de <__swsetup_r+0xa2>
 800b6fe:	46c0      	nop			; (mov r8, r8)
 800b700:	20000064 	.word	0x20000064

0800b704 <_raise_r>:
 800b704:	b570      	push	{r4, r5, r6, lr}
 800b706:	0004      	movs	r4, r0
 800b708:	000d      	movs	r5, r1
 800b70a:	291f      	cmp	r1, #31
 800b70c:	d904      	bls.n	800b718 <_raise_r+0x14>
 800b70e:	2316      	movs	r3, #22
 800b710:	6003      	str	r3, [r0, #0]
 800b712:	2001      	movs	r0, #1
 800b714:	4240      	negs	r0, r0
 800b716:	bd70      	pop	{r4, r5, r6, pc}
 800b718:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d004      	beq.n	800b728 <_raise_r+0x24>
 800b71e:	008a      	lsls	r2, r1, #2
 800b720:	189b      	adds	r3, r3, r2
 800b722:	681a      	ldr	r2, [r3, #0]
 800b724:	2a00      	cmp	r2, #0
 800b726:	d108      	bne.n	800b73a <_raise_r+0x36>
 800b728:	0020      	movs	r0, r4
 800b72a:	f000 f831 	bl	800b790 <_getpid_r>
 800b72e:	002a      	movs	r2, r5
 800b730:	0001      	movs	r1, r0
 800b732:	0020      	movs	r0, r4
 800b734:	f000 f81a 	bl	800b76c <_kill_r>
 800b738:	e7ed      	b.n	800b716 <_raise_r+0x12>
 800b73a:	2000      	movs	r0, #0
 800b73c:	2a01      	cmp	r2, #1
 800b73e:	d0ea      	beq.n	800b716 <_raise_r+0x12>
 800b740:	1c51      	adds	r1, r2, #1
 800b742:	d103      	bne.n	800b74c <_raise_r+0x48>
 800b744:	2316      	movs	r3, #22
 800b746:	3001      	adds	r0, #1
 800b748:	6023      	str	r3, [r4, #0]
 800b74a:	e7e4      	b.n	800b716 <_raise_r+0x12>
 800b74c:	2400      	movs	r4, #0
 800b74e:	0028      	movs	r0, r5
 800b750:	601c      	str	r4, [r3, #0]
 800b752:	4790      	blx	r2
 800b754:	0020      	movs	r0, r4
 800b756:	e7de      	b.n	800b716 <_raise_r+0x12>

0800b758 <raise>:
 800b758:	b510      	push	{r4, lr}
 800b75a:	4b03      	ldr	r3, [pc, #12]	; (800b768 <raise+0x10>)
 800b75c:	0001      	movs	r1, r0
 800b75e:	6818      	ldr	r0, [r3, #0]
 800b760:	f7ff ffd0 	bl	800b704 <_raise_r>
 800b764:	bd10      	pop	{r4, pc}
 800b766:	46c0      	nop			; (mov r8, r8)
 800b768:	20000064 	.word	0x20000064

0800b76c <_kill_r>:
 800b76c:	2300      	movs	r3, #0
 800b76e:	b570      	push	{r4, r5, r6, lr}
 800b770:	4d06      	ldr	r5, [pc, #24]	; (800b78c <_kill_r+0x20>)
 800b772:	0004      	movs	r4, r0
 800b774:	0008      	movs	r0, r1
 800b776:	0011      	movs	r1, r2
 800b778:	602b      	str	r3, [r5, #0]
 800b77a:	f7f8 fb7b 	bl	8003e74 <_kill>
 800b77e:	1c43      	adds	r3, r0, #1
 800b780:	d103      	bne.n	800b78a <_kill_r+0x1e>
 800b782:	682b      	ldr	r3, [r5, #0]
 800b784:	2b00      	cmp	r3, #0
 800b786:	d000      	beq.n	800b78a <_kill_r+0x1e>
 800b788:	6023      	str	r3, [r4, #0]
 800b78a:	bd70      	pop	{r4, r5, r6, pc}
 800b78c:	20000650 	.word	0x20000650

0800b790 <_getpid_r>:
 800b790:	b510      	push	{r4, lr}
 800b792:	f7f8 fb69 	bl	8003e68 <_getpid>
 800b796:	bd10      	pop	{r4, pc}

0800b798 <__swhatbuf_r>:
 800b798:	b570      	push	{r4, r5, r6, lr}
 800b79a:	000e      	movs	r6, r1
 800b79c:	001d      	movs	r5, r3
 800b79e:	230e      	movs	r3, #14
 800b7a0:	5ec9      	ldrsh	r1, [r1, r3]
 800b7a2:	0014      	movs	r4, r2
 800b7a4:	b096      	sub	sp, #88	; 0x58
 800b7a6:	2900      	cmp	r1, #0
 800b7a8:	da0c      	bge.n	800b7c4 <__swhatbuf_r+0x2c>
 800b7aa:	89b2      	ldrh	r2, [r6, #12]
 800b7ac:	2380      	movs	r3, #128	; 0x80
 800b7ae:	0011      	movs	r1, r2
 800b7b0:	4019      	ands	r1, r3
 800b7b2:	421a      	tst	r2, r3
 800b7b4:	d013      	beq.n	800b7de <__swhatbuf_r+0x46>
 800b7b6:	2100      	movs	r1, #0
 800b7b8:	3b40      	subs	r3, #64	; 0x40
 800b7ba:	2000      	movs	r0, #0
 800b7bc:	6029      	str	r1, [r5, #0]
 800b7be:	6023      	str	r3, [r4, #0]
 800b7c0:	b016      	add	sp, #88	; 0x58
 800b7c2:	bd70      	pop	{r4, r5, r6, pc}
 800b7c4:	466a      	mov	r2, sp
 800b7c6:	f000 f84d 	bl	800b864 <_fstat_r>
 800b7ca:	2800      	cmp	r0, #0
 800b7cc:	dbed      	blt.n	800b7aa <__swhatbuf_r+0x12>
 800b7ce:	23f0      	movs	r3, #240	; 0xf0
 800b7d0:	9901      	ldr	r1, [sp, #4]
 800b7d2:	021b      	lsls	r3, r3, #8
 800b7d4:	4019      	ands	r1, r3
 800b7d6:	4b03      	ldr	r3, [pc, #12]	; (800b7e4 <__swhatbuf_r+0x4c>)
 800b7d8:	18c9      	adds	r1, r1, r3
 800b7da:	424b      	negs	r3, r1
 800b7dc:	4159      	adcs	r1, r3
 800b7de:	2380      	movs	r3, #128	; 0x80
 800b7e0:	00db      	lsls	r3, r3, #3
 800b7e2:	e7ea      	b.n	800b7ba <__swhatbuf_r+0x22>
 800b7e4:	ffffe000 	.word	0xffffe000

0800b7e8 <__smakebuf_r>:
 800b7e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b7ea:	2602      	movs	r6, #2
 800b7ec:	898b      	ldrh	r3, [r1, #12]
 800b7ee:	0005      	movs	r5, r0
 800b7f0:	000c      	movs	r4, r1
 800b7f2:	4233      	tst	r3, r6
 800b7f4:	d006      	beq.n	800b804 <__smakebuf_r+0x1c>
 800b7f6:	0023      	movs	r3, r4
 800b7f8:	3347      	adds	r3, #71	; 0x47
 800b7fa:	6023      	str	r3, [r4, #0]
 800b7fc:	6123      	str	r3, [r4, #16]
 800b7fe:	2301      	movs	r3, #1
 800b800:	6163      	str	r3, [r4, #20]
 800b802:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800b804:	466a      	mov	r2, sp
 800b806:	ab01      	add	r3, sp, #4
 800b808:	f7ff ffc6 	bl	800b798 <__swhatbuf_r>
 800b80c:	9900      	ldr	r1, [sp, #0]
 800b80e:	0007      	movs	r7, r0
 800b810:	0028      	movs	r0, r5
 800b812:	f7fe fe63 	bl	800a4dc <_malloc_r>
 800b816:	2800      	cmp	r0, #0
 800b818:	d108      	bne.n	800b82c <__smakebuf_r+0x44>
 800b81a:	220c      	movs	r2, #12
 800b81c:	5ea3      	ldrsh	r3, [r4, r2]
 800b81e:	059a      	lsls	r2, r3, #22
 800b820:	d4ef      	bmi.n	800b802 <__smakebuf_r+0x1a>
 800b822:	2203      	movs	r2, #3
 800b824:	4393      	bics	r3, r2
 800b826:	431e      	orrs	r6, r3
 800b828:	81a6      	strh	r6, [r4, #12]
 800b82a:	e7e4      	b.n	800b7f6 <__smakebuf_r+0xe>
 800b82c:	2380      	movs	r3, #128	; 0x80
 800b82e:	89a2      	ldrh	r2, [r4, #12]
 800b830:	6020      	str	r0, [r4, #0]
 800b832:	4313      	orrs	r3, r2
 800b834:	81a3      	strh	r3, [r4, #12]
 800b836:	9b00      	ldr	r3, [sp, #0]
 800b838:	6120      	str	r0, [r4, #16]
 800b83a:	6163      	str	r3, [r4, #20]
 800b83c:	9b01      	ldr	r3, [sp, #4]
 800b83e:	2b00      	cmp	r3, #0
 800b840:	d00c      	beq.n	800b85c <__smakebuf_r+0x74>
 800b842:	0028      	movs	r0, r5
 800b844:	230e      	movs	r3, #14
 800b846:	5ee1      	ldrsh	r1, [r4, r3]
 800b848:	f000 f81e 	bl	800b888 <_isatty_r>
 800b84c:	2800      	cmp	r0, #0
 800b84e:	d005      	beq.n	800b85c <__smakebuf_r+0x74>
 800b850:	2303      	movs	r3, #3
 800b852:	89a2      	ldrh	r2, [r4, #12]
 800b854:	439a      	bics	r2, r3
 800b856:	3b02      	subs	r3, #2
 800b858:	4313      	orrs	r3, r2
 800b85a:	81a3      	strh	r3, [r4, #12]
 800b85c:	89a3      	ldrh	r3, [r4, #12]
 800b85e:	433b      	orrs	r3, r7
 800b860:	81a3      	strh	r3, [r4, #12]
 800b862:	e7ce      	b.n	800b802 <__smakebuf_r+0x1a>

0800b864 <_fstat_r>:
 800b864:	2300      	movs	r3, #0
 800b866:	b570      	push	{r4, r5, r6, lr}
 800b868:	4d06      	ldr	r5, [pc, #24]	; (800b884 <_fstat_r+0x20>)
 800b86a:	0004      	movs	r4, r0
 800b86c:	0008      	movs	r0, r1
 800b86e:	0011      	movs	r1, r2
 800b870:	602b      	str	r3, [r5, #0]
 800b872:	f7f8 fb5e 	bl	8003f32 <_fstat>
 800b876:	1c43      	adds	r3, r0, #1
 800b878:	d103      	bne.n	800b882 <_fstat_r+0x1e>
 800b87a:	682b      	ldr	r3, [r5, #0]
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	d000      	beq.n	800b882 <_fstat_r+0x1e>
 800b880:	6023      	str	r3, [r4, #0]
 800b882:	bd70      	pop	{r4, r5, r6, pc}
 800b884:	20000650 	.word	0x20000650

0800b888 <_isatty_r>:
 800b888:	2300      	movs	r3, #0
 800b88a:	b570      	push	{r4, r5, r6, lr}
 800b88c:	4d06      	ldr	r5, [pc, #24]	; (800b8a8 <_isatty_r+0x20>)
 800b88e:	0004      	movs	r4, r0
 800b890:	0008      	movs	r0, r1
 800b892:	602b      	str	r3, [r5, #0]
 800b894:	f7f8 fb5b 	bl	8003f4e <_isatty>
 800b898:	1c43      	adds	r3, r0, #1
 800b89a:	d103      	bne.n	800b8a4 <_isatty_r+0x1c>
 800b89c:	682b      	ldr	r3, [r5, #0]
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d000      	beq.n	800b8a4 <_isatty_r+0x1c>
 800b8a2:	6023      	str	r3, [r4, #0]
 800b8a4:	bd70      	pop	{r4, r5, r6, pc}
 800b8a6:	46c0      	nop			; (mov r8, r8)
 800b8a8:	20000650 	.word	0x20000650

0800b8ac <_init>:
 800b8ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8ae:	46c0      	nop			; (mov r8, r8)
 800b8b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b8b2:	bc08      	pop	{r3}
 800b8b4:	469e      	mov	lr, r3
 800b8b6:	4770      	bx	lr

0800b8b8 <_fini>:
 800b8b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8ba:	46c0      	nop			; (mov r8, r8)
 800b8bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b8be:	bc08      	pop	{r3}
 800b8c0:	469e      	mov	lr, r3
 800b8c2:	4770      	bx	lr
