{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701458905882 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701458905883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  1 21:28:25 2023 " "Processing started: Fri Dec  1 21:28:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701458905883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701458905883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DSD -c DSD " "Command: quartus_map --read_settings_files=on --write_settings_files=off DSD -c DSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701458905883 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701458906153 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701458906154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsd.vhd 4 2 " "Found 4 design units, including 2 entities, in source file dsd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladd-LogicFunc " "Found design unit 1: fulladd-LogicFunc" {  } { { "DSD.vhd" "" { Text "C:/Users/Ziad/Desktop/PROJECT2/DSD.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701458912132 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 adder4-Structure " "Found design unit 2: adder4-Structure" {  } { { "DSD.vhd" "" { Text "C:/Users/Ziad/Desktop/PROJECT2/DSD.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701458912132 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Found entity 1: fulladd" {  } { { "DSD.vhd" "" { Text "C:/Users/Ziad/Desktop/PROJECT2/DSD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701458912132 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder4 " "Found entity 2: adder4" {  } { { "DSD.vhd" "" { Text "C:/Users/Ziad/Desktop/PROJECT2/DSD.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701458912132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701458912132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsd_temp.vhd 8 4 " "Found 8 design units, including 4 entities, in source file dsd_temp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladd1-LogicFunc " "Found design unit 1: fulladd1-LogicFunc" {  } { { "DSD_temp.vhd" "" { Text "C:/Users/Ziad/Desktop/PROJECT2/DSD_temp.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701458912134 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 adder41-Structure " "Found design unit 2: adder41-Structure" {  } { { "DSD_temp.vhd" "" { Text "C:/Users/Ziad/Desktop/PROJECT2/DSD_temp.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701458912134 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 BCD-Behaviour " "Found design unit 3: BCD-Behaviour" {  } { { "DSD_temp.vhd" "" { Text "C:/Users/Ziad/Desktop/PROJECT2/DSD_temp.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701458912134 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 Assignment-Display " "Found design unit 4: Assignment-Display" {  } { { "DSD_temp.vhd" "" { Text "C:/Users/Ziad/Desktop/PROJECT2/DSD_temp.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701458912134 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladd1 " "Found entity 1: fulladd1" {  } { { "DSD_temp.vhd" "" { Text "C:/Users/Ziad/Desktop/PROJECT2/DSD_temp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701458912134 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder41 " "Found entity 2: adder41" {  } { { "DSD_temp.vhd" "" { Text "C:/Users/Ziad/Desktop/PROJECT2/DSD_temp.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701458912134 ""} { "Info" "ISGN_ENTITY_NAME" "3 BCD " "Found entity 3: BCD" {  } { { "DSD_temp.vhd" "" { Text "C:/Users/Ziad/Desktop/PROJECT2/DSD_temp.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701458912134 ""} { "Info" "ISGN_ENTITY_NAME" "4 Assignment " "Found entity 4: Assignment" {  } { { "DSD_temp.vhd" "" { Text "C:/Users/Ziad/Desktop/PROJECT2/DSD_temp.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701458912134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701458912134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ziad/desktop/motor8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ziad/desktop/motor8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SlidingDoor-Behavioral " "Found design unit 1: SlidingDoor-Behavioral" {  } { { "../motor8.vhd" "" { Text "C:/Users/Ziad/Desktop/motor8.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701458912136 ""} { "Info" "ISGN_ENTITY_NAME" "1 SlidingDoor " "Found entity 1: SlidingDoor" {  } { { "../motor8.vhd" "" { Text "C:/Users/Ziad/Desktop/motor8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701458912136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701458912136 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Assignment " "Elaborating entity \"Assignment\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701458912160 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BCDO DSD_temp.vhd(100) " "VHDL Process Statement warning at DSD_temp.vhd(100): inferring latch(es) for signal or variable \"BCDO\", which holds its previous value in one or more paths through the process" {  } { { "DSD_temp.vhd" "" { Text "C:/Users/Ziad/Desktop/PROJECT2/DSD_temp.vhd" 100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701458912161 "|Assignment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCDO\[0\] DSD_temp.vhd(100) " "Inferred latch for \"BCDO\[0\]\" at DSD_temp.vhd(100)" {  } { { "DSD_temp.vhd" "" { Text "C:/Users/Ziad/Desktop/PROJECT2/DSD_temp.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701458912161 "|Assignment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCDO\[1\] DSD_temp.vhd(100) " "Inferred latch for \"BCDO\[1\]\" at DSD_temp.vhd(100)" {  } { { "DSD_temp.vhd" "" { Text "C:/Users/Ziad/Desktop/PROJECT2/DSD_temp.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701458912161 "|Assignment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCDO\[2\] DSD_temp.vhd(100) " "Inferred latch for \"BCDO\[2\]\" at DSD_temp.vhd(100)" {  } { { "DSD_temp.vhd" "" { Text "C:/Users/Ziad/Desktop/PROJECT2/DSD_temp.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701458912161 "|Assignment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCDO\[3\] DSD_temp.vhd(100) " "Inferred latch for \"BCDO\[3\]\" at DSD_temp.vhd(100)" {  } { { "DSD_temp.vhd" "" { Text "C:/Users/Ziad/Desktop/PROJECT2/DSD_temp.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701458912161 "|Assignment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCDO\[4\] DSD_temp.vhd(100) " "Inferred latch for \"BCDO\[4\]\" at DSD_temp.vhd(100)" {  } { { "DSD_temp.vhd" "" { Text "C:/Users/Ziad/Desktop/PROJECT2/DSD_temp.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701458912161 "|Assignment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCDO\[5\] DSD_temp.vhd(100) " "Inferred latch for \"BCDO\[5\]\" at DSD_temp.vhd(100)" {  } { { "DSD_temp.vhd" "" { Text "C:/Users/Ziad/Desktop/PROJECT2/DSD_temp.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701458912161 "|Assignment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCDO\[6\] DSD_temp.vhd(100) " "Inferred latch for \"BCDO\[6\]\" at DSD_temp.vhd(100)" {  } { { "DSD_temp.vhd" "" { Text "C:/Users/Ziad/Desktop/PROJECT2/DSD_temp.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701458912161 "|Assignment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCDO\[7\] DSD_temp.vhd(100) " "Inferred latch for \"BCDO\[7\]\" at DSD_temp.vhd(100)" {  } { { "DSD_temp.vhd" "" { Text "C:/Users/Ziad/Desktop/PROJECT2/DSD_temp.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701458912161 "|Assignment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCDO\[8\] DSD_temp.vhd(100) " "Inferred latch for \"BCDO\[8\]\" at DSD_temp.vhd(100)" {  } { { "DSD_temp.vhd" "" { Text "C:/Users/Ziad/Desktop/PROJECT2/DSD_temp.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701458912161 "|Assignment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCDO\[9\] DSD_temp.vhd(100) " "Inferred latch for \"BCDO\[9\]\" at DSD_temp.vhd(100)" {  } { { "DSD_temp.vhd" "" { Text "C:/Users/Ziad/Desktop/PROJECT2/DSD_temp.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701458912161 "|Assignment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCDO\[10\] DSD_temp.vhd(100) " "Inferred latch for \"BCDO\[10\]\" at DSD_temp.vhd(100)" {  } { { "DSD_temp.vhd" "" { Text "C:/Users/Ziad/Desktop/PROJECT2/DSD_temp.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701458912161 "|Assignment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCDO\[11\] DSD_temp.vhd(100) " "Inferred latch for \"BCDO\[11\]\" at DSD_temp.vhd(100)" {  } { { "DSD_temp.vhd" "" { Text "C:/Users/Ziad/Desktop/PROJECT2/DSD_temp.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701458912161 "|Assignment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCDO\[12\] DSD_temp.vhd(100) " "Inferred latch for \"BCDO\[12\]\" at DSD_temp.vhd(100)" {  } { { "DSD_temp.vhd" "" { Text "C:/Users/Ziad/Desktop/PROJECT2/DSD_temp.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701458912161 "|Assignment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCDO\[13\] DSD_temp.vhd(100) " "Inferred latch for \"BCDO\[13\]\" at DSD_temp.vhd(100)" {  } { { "DSD_temp.vhd" "" { Text "C:/Users/Ziad/Desktop/PROJECT2/DSD_temp.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701458912161 "|Assignment"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder41 adder41:stage0 " "Elaborating entity \"adder41\" for hierarchy \"adder41:stage0\"" {  } { { "DSD_temp.vhd" "stage0" { Text "C:/Users/Ziad/Desktop/PROJECT2/DSD_temp.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701458912161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladd1 adder41:stage0\|fulladd1:stage0 " "Elaborating entity \"fulladd1\" for hierarchy \"adder41:stage0\|fulladd1:stage0\"" {  } { { "DSD_temp.vhd" "stage0" { Text "C:/Users/Ziad/Desktop/PROJECT2/DSD_temp.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701458912162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD:stage1 " "Elaborating entity \"BCD\" for hierarchy \"BCD:stage1\"" {  } { { "DSD_temp.vhd" "stage1" { Text "C:/Users/Ziad/Desktop/PROJECT2/DSD_temp.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701458912163 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "BCDO\[12\] GND " "Pin \"BCDO\[12\]\" is stuck at GND" {  } { { "DSD_temp.vhd" "" { Text "C:/Users/Ziad/Desktop/PROJECT2/DSD_temp.vhd" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701458912608 "|Assignment|BCDO[12]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701458912608 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701458912647 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701458913002 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701458913002 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "107 " "Implemented 107 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701458913026 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701458913026 ""} { "Info" "ICUT_CUT_TM_LCELLS" "80 " "Implemented 80 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701458913026 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701458913026 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701458913036 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  1 21:28:33 2023 " "Processing ended: Fri Dec  1 21:28:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701458913036 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701458913036 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701458913036 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701458913036 ""}
