<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: n22_gnrl_dfflr</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_n22_gnrl_dfflr'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_n22_gnrl_dfflr')">n22_gnrl_dfflr</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.64</td>
<td class="s10 cl rt"><a href="mod952.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952.html#Toggle" > 68.91</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/common/uvc_lib/rs_base_vc/../../../../design/ip/Andes_N22/andes_ip/n22_core/ucore/hdl/n22_gnrl_dffs.v')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/common/uvc_lib/rs_base_vc/../../../../design/ip/Andes_N22/andes_ip/n22_core/ucore/hdl/n22_gnrl_dffs.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod952_0.html#inst_tag_47506"  onclick="showContent('inst_tag_47506')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.ddcause_dfflr</a></td>
<td class="s4 cl rt"> 48.22</td>
<td class="s7 cl rt"><a href="mod952_0.html#inst_tag_47506_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod952_0.html#inst_tag_47506_Toggle" >  2.99</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_0.html#inst_tag_47506_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_14.html#inst_tag_47707"  onclick="showContent('inst_tag_47707')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.u_n22_pmon_mcycle.counth_dfflr</a></td>
<td class="s4 cl rt"> 48.22</td>
<td class="s7 cl rt"><a href="mod952_14.html#inst_tag_47707_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod952_14.html#inst_tag_47707_Toggle" >  2.99</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_14.html#inst_tag_47707_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_14.html#inst_tag_47709"  onclick="showContent('inst_tag_47709')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.u_n22_pmon_minstret.counth_dfflr</a></td>
<td class="s4 cl rt"> 48.22</td>
<td class="s7 cl rt"><a href="mod952_14.html#inst_tag_47709_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod952_14.html#inst_tag_47709_Toggle" >  2.99</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_14.html#inst_tag_47709_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_16.html#inst_tag_47724"  onclick="showContent('inst_tag_47724')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.tx_evt_dfflr</a></td>
<td class="s4 cl rt"> 48.22</td>
<td class="s7 cl rt"><a href="mod952_16.html#inst_tag_47724_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod952_16.html#inst_tag_47724_Toggle" >  2.99</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_16.html#inst_tag_47724_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_32.html#inst_tag_47949"  onclick="showContent('inst_tag_47949')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_tmr_top.u_n22_tmr_main.stop_dfflr</a></td>
<td class="s4 cl rt"> 48.22</td>
<td class="s7 cl rt"><a href="mod952_32.html#inst_tag_47949_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod952_32.html#inst_tag_47949_Toggle" >  2.99</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_32.html#inst_tag_47949_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_32.html#inst_tag_47950"  onclick="showContent('inst_tag_47950')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_tmr_top.u_n22_tmr_main.msip_dfflr</a></td>
<td class="s4 cl rt"> 48.22</td>
<td class="s7 cl rt"><a href="mod952_32.html#inst_tag_47950_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod952_32.html#inst_tag_47950_Toggle" >  2.99</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_32.html#inst_tag_47950_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_15.html#inst_tag_47723"  onclick="showContent('inst_tag_47723')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.sleep_value_dfflr</a></td>
<td class="s4 cl rt"> 48.71</td>
<td class="s7 cl rt"><a href="mod952_15.html#inst_tag_47723_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod952_15.html#inst_tag_47723_Toggle" >  4.48</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_15.html#inst_tag_47723_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_16.html#inst_tag_47725"  onclick="showContent('inst_tag_47725')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.wfe_dfflr</a></td>
<td class="s4 cl rt"> 48.71</td>
<td class="s7 cl rt"><a href="mod952_16.html#inst_tag_47725_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod952_16.html#inst_tag_47725_Toggle" >  4.48</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_16.html#inst_tag_47725_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_15.html#inst_tag_47711"  onclick="showContent('inst_tag_47711')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.mcounterinten_dfflr</a></td>
<td class="s4 cl rt"> 49.21</td>
<td class="s7 cl rt"><a href="mod952_15.html#inst_tag_47711_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod952_15.html#inst_tag_47711_Toggle" >  5.97</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_15.html#inst_tag_47711_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_15.html#inst_tag_47712"  onclick="showContent('inst_tag_47712')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.mcountinhibit_dfflr</a></td>
<td class="s4 cl rt"> 49.21</td>
<td class="s7 cl rt"><a href="mod952_15.html#inst_tag_47712_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod952_15.html#inst_tag_47712_Toggle" >  5.97</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_15.html#inst_tag_47712_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_11.html#inst_tag_47654"  onclick="showContent('inst_tag_47654')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.mie_dfflr</a></td>
<td class="s5 cl rt"> 50.70</td>
<td class="s7 cl rt"><a href="mod952_11.html#inst_tag_47654_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_11.html#inst_tag_47654_Toggle" > 10.45</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_11.html#inst_tag_47654_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_14.html#inst_tag_47703"  onclick="showContent('inst_tag_47703')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.mpftctl_dfflr</a></td>
<td class="s5 cl rt"> 50.70</td>
<td class="s7 cl rt"><a href="mod952_14.html#inst_tag_47703_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_14.html#inst_tag_47703_Toggle" > 10.45</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_14.html#inst_tag_47703_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_15.html#inst_tag_47710"  onclick="showContent('inst_tag_47710')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.u_n22_pmon_minstret.event_dfflr</a></td>
<td class="s5 cl rt"> 50.70</td>
<td class="s7 cl rt"><a href="mod952_15.html#inst_tag_47710_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_15.html#inst_tag_47710_Toggle" > 10.45</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_15.html#inst_tag_47710_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_10.html#inst_tag_47643"  onclick="showContent('inst_tag_47643')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_commit.u_n22_exu_excp.exc2dbg_ddcause_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_10.html#inst_tag_47643_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_10.html#inst_tag_47643_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_10.html#inst_tag_47643_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_10.html#inst_tag_47644"  onclick="showContent('inst_tag_47644')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_commit.u_n22_exu_excp.exc2dbg_ddcause_sub_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_10.html#inst_tag_47644_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_10.html#inst_tag_47644_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_10.html#inst_tag_47644_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_18.html#inst_tag_47760"  onclick="showContent('inst_tag_47760')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[0].clicintie_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_18.html#inst_tag_47760_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_18.html#inst_tag_47760_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_18.html#inst_tag_47760_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_18.html#inst_tag_47763"  onclick="showContent('inst_tag_47763')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[1].clicintie_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_18.html#inst_tag_47763_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_18.html#inst_tag_47763_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_18.html#inst_tag_47763_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_19.html#inst_tag_47766"  onclick="showContent('inst_tag_47766')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[2].clicintie_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_19.html#inst_tag_47766_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_19.html#inst_tag_47766_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_19.html#inst_tag_47766_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_19.html#inst_tag_47770"  onclick="showContent('inst_tag_47770')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[3].gen_internal_clicintip.u_n22_internal_clicintip_gen.n22_clicintip_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_19.html#inst_tag_47770_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_19.html#inst_tag_47770_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_19.html#inst_tag_47770_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_19.html#inst_tag_47773"  onclick="showContent('inst_tag_47773')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[4].clicintie_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_19.html#inst_tag_47773_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_19.html#inst_tag_47773_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_19.html#inst_tag_47773_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_19.html#inst_tag_47776"  onclick="showContent('inst_tag_47776')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[5].clicintie_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_19.html#inst_tag_47776_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_19.html#inst_tag_47776_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_19.html#inst_tag_47776_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_19.html#inst_tag_47779"  onclick="showContent('inst_tag_47779')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[6].clicintie_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_19.html#inst_tag_47779_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_19.html#inst_tag_47779_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_19.html#inst_tag_47779_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_20.html#inst_tag_47783"  onclick="showContent('inst_tag_47783')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[7].gen_internal_clicintip.u_n22_internal_clicintip_gen.n22_clicintip_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_20.html#inst_tag_47783_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_20.html#inst_tag_47783_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_20.html#inst_tag_47783_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_20.html#inst_tag_47786"  onclick="showContent('inst_tag_47786')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[8].clicintie_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_20.html#inst_tag_47786_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_20.html#inst_tag_47786_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_20.html#inst_tag_47786_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_20.html#inst_tag_47789"  onclick="showContent('inst_tag_47789')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[9].clicintie_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_20.html#inst_tag_47789_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_20.html#inst_tag_47789_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_20.html#inst_tag_47789_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_20.html#inst_tag_47792"  onclick="showContent('inst_tag_47792')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[10].clicintie_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_20.html#inst_tag_47792_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_20.html#inst_tag_47792_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_20.html#inst_tag_47792_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_21.html#inst_tag_47796"  onclick="showContent('inst_tag_47796')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[11].gen_internal_clicintip.u_n22_internal_clicintip_gen.n22_clicintip_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_21.html#inst_tag_47796_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_21.html#inst_tag_47796_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_21.html#inst_tag_47796_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_21.html#inst_tag_47799"  onclick="showContent('inst_tag_47799')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[12].clicintie_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_21.html#inst_tag_47799_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_21.html#inst_tag_47799_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_21.html#inst_tag_47799_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_21.html#inst_tag_47802"  onclick="showContent('inst_tag_47802')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[13].clicintie_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_21.html#inst_tag_47802_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_21.html#inst_tag_47802_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_21.html#inst_tag_47802_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_21.html#inst_tag_47805"  onclick="showContent('inst_tag_47805')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[14].clicintie_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_21.html#inst_tag_47805_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_21.html#inst_tag_47805_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_21.html#inst_tag_47805_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_22.html#inst_tag_47808"  onclick="showContent('inst_tag_47808')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[15].clicintie_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_22.html#inst_tag_47808_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_22.html#inst_tag_47808_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_22.html#inst_tag_47808_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_22.html#inst_tag_47811"  onclick="showContent('inst_tag_47811')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[16].clicintie_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_22.html#inst_tag_47811_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_22.html#inst_tag_47811_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_22.html#inst_tag_47811_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_22.html#inst_tag_47815"  onclick="showContent('inst_tag_47815')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[17].gen_internal_clicintip.u_n22_internal_clicintip_gen.n22_clicintip_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_22.html#inst_tag_47815_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_22.html#inst_tag_47815_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_22.html#inst_tag_47815_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_22.html#inst_tag_47819"  onclick="showContent('inst_tag_47819')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[18].gen_internal_clicintip.u_n22_internal_clicintip_gen.n22_clicintip_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_22.html#inst_tag_47819_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_22.html#inst_tag_47819_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_22.html#inst_tag_47819_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_23.html#inst_tag_47823"  onclick="showContent('inst_tag_47823')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[19].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_23.html#inst_tag_47823_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_23.html#inst_tag_47823_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_23.html#inst_tag_47823_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_23.html#inst_tag_47827"  onclick="showContent('inst_tag_47827')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[20].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_23.html#inst_tag_47827_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_23.html#inst_tag_47827_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_23.html#inst_tag_47827_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_23.html#inst_tag_47831"  onclick="showContent('inst_tag_47831')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[21].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_23.html#inst_tag_47831_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_23.html#inst_tag_47831_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_23.html#inst_tag_47831_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_23.html#inst_tag_47835"  onclick="showContent('inst_tag_47835')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[22].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_23.html#inst_tag_47835_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_23.html#inst_tag_47835_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_23.html#inst_tag_47835_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_24.html#inst_tag_47839"  onclick="showContent('inst_tag_47839')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[23].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_24.html#inst_tag_47839_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_24.html#inst_tag_47839_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_24.html#inst_tag_47839_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_24.html#inst_tag_47843"  onclick="showContent('inst_tag_47843')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[24].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_24.html#inst_tag_47843_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_24.html#inst_tag_47843_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_24.html#inst_tag_47843_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_24.html#inst_tag_47847"  onclick="showContent('inst_tag_47847')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[25].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_24.html#inst_tag_47847_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_24.html#inst_tag_47847_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_24.html#inst_tag_47847_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_25.html#inst_tag_47851"  onclick="showContent('inst_tag_47851')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[26].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_25.html#inst_tag_47851_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_25.html#inst_tag_47851_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_25.html#inst_tag_47851_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_25.html#inst_tag_47855"  onclick="showContent('inst_tag_47855')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[27].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_25.html#inst_tag_47855_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_25.html#inst_tag_47855_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_25.html#inst_tag_47855_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_25.html#inst_tag_47859"  onclick="showContent('inst_tag_47859')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[28].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_25.html#inst_tag_47859_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_25.html#inst_tag_47859_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_25.html#inst_tag_47859_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_25.html#inst_tag_47863"  onclick="showContent('inst_tag_47863')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[29].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_25.html#inst_tag_47863_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_25.html#inst_tag_47863_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_25.html#inst_tag_47863_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_26.html#inst_tag_47867"  onclick="showContent('inst_tag_47867')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[30].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_26.html#inst_tag_47867_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_26.html#inst_tag_47867_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_26.html#inst_tag_47867_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_26.html#inst_tag_47871"  onclick="showContent('inst_tag_47871')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[31].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_26.html#inst_tag_47871_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_26.html#inst_tag_47871_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_26.html#inst_tag_47871_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_26.html#inst_tag_47875"  onclick="showContent('inst_tag_47875')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[32].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_26.html#inst_tag_47875_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_26.html#inst_tag_47875_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_26.html#inst_tag_47875_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_27.html#inst_tag_47879"  onclick="showContent('inst_tag_47879')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[33].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_27.html#inst_tag_47879_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_27.html#inst_tag_47879_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_27.html#inst_tag_47879_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_27.html#inst_tag_47883"  onclick="showContent('inst_tag_47883')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[34].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_27.html#inst_tag_47883_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_27.html#inst_tag_47883_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_27.html#inst_tag_47883_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_27.html#inst_tag_47887"  onclick="showContent('inst_tag_47887')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[35].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_27.html#inst_tag_47887_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_27.html#inst_tag_47887_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_27.html#inst_tag_47887_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_27.html#inst_tag_47891"  onclick="showContent('inst_tag_47891')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[36].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_27.html#inst_tag_47891_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_27.html#inst_tag_47891_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_27.html#inst_tag_47891_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_28.html#inst_tag_47895"  onclick="showContent('inst_tag_47895')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[37].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_28.html#inst_tag_47895_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_28.html#inst_tag_47895_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_28.html#inst_tag_47895_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_28.html#inst_tag_47899"  onclick="showContent('inst_tag_47899')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[38].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_28.html#inst_tag_47899_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_28.html#inst_tag_47899_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_28.html#inst_tag_47899_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_28.html#inst_tag_47903"  onclick="showContent('inst_tag_47903')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[39].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_28.html#inst_tag_47903_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_28.html#inst_tag_47903_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_28.html#inst_tag_47903_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_29.html#inst_tag_47907"  onclick="showContent('inst_tag_47907')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[40].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_29.html#inst_tag_47907_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_29.html#inst_tag_47907_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_29.html#inst_tag_47907_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_29.html#inst_tag_47911"  onclick="showContent('inst_tag_47911')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[41].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_29.html#inst_tag_47911_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_29.html#inst_tag_47911_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_29.html#inst_tag_47911_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_29.html#inst_tag_47915"  onclick="showContent('inst_tag_47915')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[42].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_29.html#inst_tag_47915_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_29.html#inst_tag_47915_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_29.html#inst_tag_47915_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_29.html#inst_tag_47919"  onclick="showContent('inst_tag_47919')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[43].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_29.html#inst_tag_47919_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_29.html#inst_tag_47919_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_29.html#inst_tag_47919_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_30.html#inst_tag_47923"  onclick="showContent('inst_tag_47923')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[44].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_30.html#inst_tag_47923_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_30.html#inst_tag_47923_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_30.html#inst_tag_47923_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_30.html#inst_tag_47927"  onclick="showContent('inst_tag_47927')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[45].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_30.html#inst_tag_47927_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_30.html#inst_tag_47927_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_30.html#inst_tag_47927_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_30.html#inst_tag_47931"  onclick="showContent('inst_tag_47931')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[46].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_30.html#inst_tag_47931_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_30.html#inst_tag_47931_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_30.html#inst_tag_47931_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_31.html#inst_tag_47935"  onclick="showContent('inst_tag_47935')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[47].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_31.html#inst_tag_47935_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_31.html#inst_tag_47935_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_31.html#inst_tag_47935_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_31.html#inst_tag_47939"  onclick="showContent('inst_tag_47939')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[48].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_31.html#inst_tag_47939_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_31.html#inst_tag_47939_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_31.html#inst_tag_47939_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_31.html#inst_tag_47943"  onclick="showContent('inst_tag_47943')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[49].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_31.html#inst_tag_47943_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_31.html#inst_tag_47943_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_31.html#inst_tag_47943_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_31.html#inst_tag_47947"  onclick="showContent('inst_tag_47947')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[50].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></td>
<td class="s5 cl rt"> 50.73</td>
<td class="s7 cl rt"><a href="mod952_31.html#inst_tag_47947_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_31.html#inst_tag_47947_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_31.html#inst_tag_47947_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_18.html#inst_tag_47759"  onclick="showContent('inst_tag_47759')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[0].clicintattr_lsb_dfflr</a></td>
<td class="s5 cl rt"> 51.67</td>
<td class="s7 cl rt"><a href="mod952_18.html#inst_tag_47759_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_18.html#inst_tag_47759_Toggle" > 13.33</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_18.html#inst_tag_47759_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_18.html#inst_tag_47762"  onclick="showContent('inst_tag_47762')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[1].clicintattr_lsb_dfflr</a></td>
<td class="s5 cl rt"> 51.67</td>
<td class="s7 cl rt"><a href="mod952_18.html#inst_tag_47762_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_18.html#inst_tag_47762_Toggle" > 13.33</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_18.html#inst_tag_47762_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_18.html#inst_tag_47765"  onclick="showContent('inst_tag_47765')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[2].clicintattr_lsb_dfflr</a></td>
<td class="s5 cl rt"> 51.67</td>
<td class="s7 cl rt"><a href="mod952_18.html#inst_tag_47765_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_18.html#inst_tag_47765_Toggle" > 13.33</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_18.html#inst_tag_47765_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_19.html#inst_tag_47772"  onclick="showContent('inst_tag_47772')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[4].clicintattr_lsb_dfflr</a></td>
<td class="s5 cl rt"> 51.67</td>
<td class="s7 cl rt"><a href="mod952_19.html#inst_tag_47772_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_19.html#inst_tag_47772_Toggle" > 13.33</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_19.html#inst_tag_47772_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_19.html#inst_tag_47775"  onclick="showContent('inst_tag_47775')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[5].clicintattr_lsb_dfflr</a></td>
<td class="s5 cl rt"> 51.67</td>
<td class="s7 cl rt"><a href="mod952_19.html#inst_tag_47775_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_19.html#inst_tag_47775_Toggle" > 13.33</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_19.html#inst_tag_47775_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_19.html#inst_tag_47778"  onclick="showContent('inst_tag_47778')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[6].clicintattr_lsb_dfflr</a></td>
<td class="s5 cl rt"> 51.67</td>
<td class="s7 cl rt"><a href="mod952_19.html#inst_tag_47778_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_19.html#inst_tag_47778_Toggle" > 13.33</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_19.html#inst_tag_47778_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_20.html#inst_tag_47785"  onclick="showContent('inst_tag_47785')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[8].clicintattr_lsb_dfflr</a></td>
<td class="s5 cl rt"> 51.67</td>
<td class="s7 cl rt"><a href="mod952_20.html#inst_tag_47785_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_20.html#inst_tag_47785_Toggle" > 13.33</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_20.html#inst_tag_47785_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_20.html#inst_tag_47788"  onclick="showContent('inst_tag_47788')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[9].clicintattr_lsb_dfflr</a></td>
<td class="s5 cl rt"> 51.67</td>
<td class="s7 cl rt"><a href="mod952_20.html#inst_tag_47788_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_20.html#inst_tag_47788_Toggle" > 13.33</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_20.html#inst_tag_47788_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_20.html#inst_tag_47791"  onclick="showContent('inst_tag_47791')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[10].clicintattr_lsb_dfflr</a></td>
<td class="s5 cl rt"> 51.67</td>
<td class="s7 cl rt"><a href="mod952_20.html#inst_tag_47791_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_20.html#inst_tag_47791_Toggle" > 13.33</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_20.html#inst_tag_47791_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_21.html#inst_tag_47798"  onclick="showContent('inst_tag_47798')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[12].clicintattr_lsb_dfflr</a></td>
<td class="s5 cl rt"> 51.67</td>
<td class="s7 cl rt"><a href="mod952_21.html#inst_tag_47798_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_21.html#inst_tag_47798_Toggle" > 13.33</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_21.html#inst_tag_47798_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_21.html#inst_tag_47801"  onclick="showContent('inst_tag_47801')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[13].clicintattr_lsb_dfflr</a></td>
<td class="s5 cl rt"> 51.67</td>
<td class="s7 cl rt"><a href="mod952_21.html#inst_tag_47801_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_21.html#inst_tag_47801_Toggle" > 13.33</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_21.html#inst_tag_47801_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_21.html#inst_tag_47804"  onclick="showContent('inst_tag_47804')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[14].clicintattr_lsb_dfflr</a></td>
<td class="s5 cl rt"> 51.67</td>
<td class="s7 cl rt"><a href="mod952_21.html#inst_tag_47804_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_21.html#inst_tag_47804_Toggle" > 13.33</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_21.html#inst_tag_47804_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_21.html#inst_tag_47807"  onclick="showContent('inst_tag_47807')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[15].clicintattr_lsb_dfflr</a></td>
<td class="s5 cl rt"> 51.67</td>
<td class="s7 cl rt"><a href="mod952_21.html#inst_tag_47807_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_21.html#inst_tag_47807_Toggle" > 13.33</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_21.html#inst_tag_47807_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_22.html#inst_tag_47810"  onclick="showContent('inst_tag_47810')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[16].clicintattr_lsb_dfflr</a></td>
<td class="s5 cl rt"> 51.67</td>
<td class="s7 cl rt"><a href="mod952_22.html#inst_tag_47810_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_22.html#inst_tag_47810_Toggle" > 13.33</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_22.html#inst_tag_47810_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_1.html#inst_tag_47519"  onclick="showContent('inst_tag_47519')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[0].tdata1_data_26_10dfflr</a></td>
<td class="s5 cl rt"> 51.73</td>
<td class="s7 cl rt"><a href="mod952_1.html#inst_tag_47519_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_1.html#inst_tag_47519_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_1.html#inst_tag_47519_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_1.html#inst_tag_47526"  onclick="showContent('inst_tag_47526')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[1].tdata1_data_26_10dfflr</a></td>
<td class="s5 cl rt"> 51.73</td>
<td class="s7 cl rt"><a href="mod952_1.html#inst_tag_47526_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_1.html#inst_tag_47526_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_1.html#inst_tag_47526_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_2.html#inst_tag_47533"  onclick="showContent('inst_tag_47533')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[2].tdata1_data_26_10dfflr</a></td>
<td class="s5 cl rt"> 51.73</td>
<td class="s7 cl rt"><a href="mod952_2.html#inst_tag_47533_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_2.html#inst_tag_47533_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_2.html#inst_tag_47533_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_2.html#inst_tag_47540"  onclick="showContent('inst_tag_47540')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[3].tdata1_data_26_10dfflr</a></td>
<td class="s5 cl rt"> 51.73</td>
<td class="s7 cl rt"><a href="mod952_2.html#inst_tag_47540_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_2.html#inst_tag_47540_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_2.html#inst_tag_47540_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_19.html#inst_tag_47769"  onclick="showContent('inst_tag_47769')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[3].clicintie_dfflr</a></td>
<td class="s5 cl rt"> 52.49</td>
<td class="s7 cl rt"><a href="mod952_19.html#inst_tag_47769_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_19.html#inst_tag_47769_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_19.html#inst_tag_47769_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_20.html#inst_tag_47782"  onclick="showContent('inst_tag_47782')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[7].clicintie_dfflr</a></td>
<td class="s5 cl rt"> 52.49</td>
<td class="s7 cl rt"><a href="mod952_20.html#inst_tag_47782_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_20.html#inst_tag_47782_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_20.html#inst_tag_47782_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_22.html#inst_tag_47818"  onclick="showContent('inst_tag_47818')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[18].clicintie_dfflr</a></td>
<td class="s5 cl rt"> 52.49</td>
<td class="s7 cl rt"><a href="mod952_22.html#inst_tag_47818_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_22.html#inst_tag_47818_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_22.html#inst_tag_47818_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_31.html#inst_tag_47946"  onclick="showContent('inst_tag_47946')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[50].clicintie_dfflr</a></td>
<td class="s5 cl rt"> 52.49</td>
<td class="s7 cl rt"><a href="mod952_31.html#inst_tag_47946_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_31.html#inst_tag_47946_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_31.html#inst_tag_47946_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_18.html#inst_tag_47757"  onclick="showContent('inst_tag_47757')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.cliccfg_dfflr</a></td>
<td class="s5 cl rt"> 53.10</td>
<td class="s7 cl rt"><a href="mod952_18.html#inst_tag_47757_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_18.html#inst_tag_47757_Toggle" > 17.65</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_18.html#inst_tag_47757_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_0.html#inst_tag_47505"  onclick="showContent('inst_tag_47505')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.dexc2dbg_dfflr</a></td>
<td class="s5 cl rt"> 54.19</td>
<td class="s7 cl rt"><a href="mod952_0.html#inst_tag_47505_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_0.html#inst_tag_47505_Toggle" > 20.90</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_0.html#inst_tag_47505_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_0.html#inst_tag_47508"  onclick="showContent('inst_tag_47508')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.dcause_dfflr</a></td>
<td class="s5 cl rt"> 54.63</td>
<td class="s7 cl rt"><a href="mod952_0.html#inst_tag_47508_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_0.html#inst_tag_47508_Toggle" > 22.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_0.html#inst_tag_47508_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_19.html#inst_tag_47768"  onclick="showContent('inst_tag_47768')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[3].clicintattr_lsb_dfflr</a></td>
<td class="s5 cl rt"> 56.11</td>
<td class="s7 cl rt"><a href="mod952_19.html#inst_tag_47768_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_19.html#inst_tag_47768_Toggle" > 26.67</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_19.html#inst_tag_47768_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_20.html#inst_tag_47781"  onclick="showContent('inst_tag_47781')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[7].clicintattr_lsb_dfflr</a></td>
<td class="s5 cl rt"> 56.11</td>
<td class="s7 cl rt"><a href="mod952_20.html#inst_tag_47781_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_20.html#inst_tag_47781_Toggle" > 26.67</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_20.html#inst_tag_47781_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_22.html#inst_tag_47817"  onclick="showContent('inst_tag_47817')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[18].clicintattr_lsb_dfflr</a></td>
<td class="s5 cl rt"> 56.11</td>
<td class="s7 cl rt"><a href="mod952_22.html#inst_tag_47817_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_22.html#inst_tag_47817_Toggle" > 26.67</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_22.html#inst_tag_47817_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_31.html#inst_tag_47945"  onclick="showContent('inst_tag_47945')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[50].clicintattr_lsb_dfflr</a></td>
<td class="s5 cl rt"> 56.11</td>
<td class="s7 cl rt"><a href="mod952_31.html#inst_tag_47945_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_31.html#inst_tag_47945_Toggle" > 26.67</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_31.html#inst_tag_47945_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_1.html#inst_tag_47516"  onclick="showContent('inst_tag_47516')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[0].tdata1_type_3_2_dfflr</a></td>
<td class="s5 cl rt"> 56.75</td>
<td class="s7 cl rt"><a href="mod952_1.html#inst_tag_47516_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_1.html#inst_tag_47516_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_1.html#inst_tag_47516_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_1.html#inst_tag_47523"  onclick="showContent('inst_tag_47523')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[1].tdata1_type_3_2_dfflr</a></td>
<td class="s5 cl rt"> 56.75</td>
<td class="s7 cl rt"><a href="mod952_1.html#inst_tag_47523_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_1.html#inst_tag_47523_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_1.html#inst_tag_47523_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_2.html#inst_tag_47530"  onclick="showContent('inst_tag_47530')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[2].tdata1_type_3_2_dfflr</a></td>
<td class="s5 cl rt"> 56.75</td>
<td class="s7 cl rt"><a href="mod952_2.html#inst_tag_47530_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_2.html#inst_tag_47530_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_2.html#inst_tag_47530_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_2.html#inst_tag_47537"  onclick="showContent('inst_tag_47537')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[3].tdata1_type_3_2_dfflr</a></td>
<td class="s5 cl rt"> 56.75</td>
<td class="s7 cl rt"><a href="mod952_2.html#inst_tag_47537_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_2.html#inst_tag_47537_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_2.html#inst_tag_47537_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_18.html#inst_tag_47761"  onclick="showContent('inst_tag_47761')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[0].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s5 cl rt"> 56.75</td>
<td class="s7 cl rt"><a href="mod952_18.html#inst_tag_47761_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_18.html#inst_tag_47761_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_18.html#inst_tag_47761_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_18.html#inst_tag_47764"  onclick="showContent('inst_tag_47764')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[1].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s5 cl rt"> 56.75</td>
<td class="s7 cl rt"><a href="mod952_18.html#inst_tag_47764_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_18.html#inst_tag_47764_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_18.html#inst_tag_47764_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_19.html#inst_tag_47767"  onclick="showContent('inst_tag_47767')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[2].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s5 cl rt"> 56.75</td>
<td class="s7 cl rt"><a href="mod952_19.html#inst_tag_47767_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_19.html#inst_tag_47767_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_19.html#inst_tag_47767_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_19.html#inst_tag_47774"  onclick="showContent('inst_tag_47774')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[4].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s5 cl rt"> 56.75</td>
<td class="s7 cl rt"><a href="mod952_19.html#inst_tag_47774_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_19.html#inst_tag_47774_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_19.html#inst_tag_47774_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_19.html#inst_tag_47777"  onclick="showContent('inst_tag_47777')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[5].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s5 cl rt"> 56.75</td>
<td class="s7 cl rt"><a href="mod952_19.html#inst_tag_47777_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_19.html#inst_tag_47777_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_19.html#inst_tag_47777_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_20.html#inst_tag_47780"  onclick="showContent('inst_tag_47780')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[6].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s5 cl rt"> 56.75</td>
<td class="s7 cl rt"><a href="mod952_20.html#inst_tag_47780_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_20.html#inst_tag_47780_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_20.html#inst_tag_47780_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_20.html#inst_tag_47787"  onclick="showContent('inst_tag_47787')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[8].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s5 cl rt"> 56.75</td>
<td class="s7 cl rt"><a href="mod952_20.html#inst_tag_47787_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_20.html#inst_tag_47787_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_20.html#inst_tag_47787_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_20.html#inst_tag_47790"  onclick="showContent('inst_tag_47790')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[9].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s5 cl rt"> 56.75</td>
<td class="s7 cl rt"><a href="mod952_20.html#inst_tag_47790_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_20.html#inst_tag_47790_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_20.html#inst_tag_47790_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_20.html#inst_tag_47793"  onclick="showContent('inst_tag_47793')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[10].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s5 cl rt"> 56.75</td>
<td class="s7 cl rt"><a href="mod952_20.html#inst_tag_47793_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_20.html#inst_tag_47793_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_20.html#inst_tag_47793_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_21.html#inst_tag_47800"  onclick="showContent('inst_tag_47800')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[12].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s5 cl rt"> 56.75</td>
<td class="s7 cl rt"><a href="mod952_21.html#inst_tag_47800_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_21.html#inst_tag_47800_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_21.html#inst_tag_47800_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_21.html#inst_tag_47803"  onclick="showContent('inst_tag_47803')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[13].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s5 cl rt"> 56.75</td>
<td class="s7 cl rt"><a href="mod952_21.html#inst_tag_47803_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_21.html#inst_tag_47803_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_21.html#inst_tag_47803_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_21.html#inst_tag_47806"  onclick="showContent('inst_tag_47806')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[14].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s5 cl rt"> 56.75</td>
<td class="s7 cl rt"><a href="mod952_21.html#inst_tag_47806_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_21.html#inst_tag_47806_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_21.html#inst_tag_47806_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_22.html#inst_tag_47809"  onclick="showContent('inst_tag_47809')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[15].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s5 cl rt"> 56.75</td>
<td class="s7 cl rt"><a href="mod952_22.html#inst_tag_47809_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_22.html#inst_tag_47809_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_22.html#inst_tag_47809_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_22.html#inst_tag_47812"  onclick="showContent('inst_tag_47812')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[16].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s5 cl rt"> 56.75</td>
<td class="s7 cl rt"><a href="mod952_22.html#inst_tag_47812_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_22.html#inst_tag_47812_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_22.html#inst_tag_47812_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_18.html#inst_tag_47758"  onclick="showContent('inst_tag_47758')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.mintthresh_mth_dfflr</a></td>
<td class="s5 cl rt"> 57.75</td>
<td class="s7 cl rt"><a href="mod952_18.html#inst_tag_47758_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod952_18.html#inst_tag_47758_Toggle" > 31.58</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_18.html#inst_tag_47758_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_1.html#inst_tag_47521"  onclick="showContent('inst_tag_47521')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[0].tdata1_data_9_6_dfflr</a></td>
<td class="s5 cl rt"> 59.34</td>
<td class="s7 cl rt"><a href="mod952_1.html#inst_tag_47521_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod952_1.html#inst_tag_47521_Toggle" > 36.36</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_1.html#inst_tag_47521_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_2.html#inst_tag_47528"  onclick="showContent('inst_tag_47528')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[1].tdata1_data_9_6_dfflr</a></td>
<td class="s5 cl rt"> 59.34</td>
<td class="s7 cl rt"><a href="mod952_2.html#inst_tag_47528_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod952_2.html#inst_tag_47528_Toggle" > 36.36</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_2.html#inst_tag_47528_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_2.html#inst_tag_47535"  onclick="showContent('inst_tag_47535')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[2].tdata1_data_9_6_dfflr</a></td>
<td class="s5 cl rt"> 59.34</td>
<td class="s7 cl rt"><a href="mod952_2.html#inst_tag_47535_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod952_2.html#inst_tag_47535_Toggle" > 36.36</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_2.html#inst_tag_47535_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_3.html#inst_tag_47542"  onclick="showContent('inst_tag_47542')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[3].tdata1_data_9_6_dfflr</a></td>
<td class="s5 cl rt"> 59.34</td>
<td class="s7 cl rt"><a href="mod952_3.html#inst_tag_47542_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod952_3.html#inst_tag_47542_Toggle" > 36.36</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_3.html#inst_tag_47542_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_0.html#inst_tag_47513"  onclick="showContent('inst_tag_47513')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.dmode_dfflr</a></td>
<td class="s6 cl rt"> 60.56</td>
<td class="s7 cl rt"><a href="mod952_0.html#inst_tag_47513_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_0.html#inst_tag_47513_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_0.html#inst_tag_47513_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_1.html#inst_tag_47514"  onclick="showContent('inst_tag_47514')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.dbg_stoptime_dfflr</a></td>
<td class="s6 cl rt"> 60.56</td>
<td class="s7 cl rt"><a href="mod952_1.html#inst_tag_47514_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_1.html#inst_tag_47514_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_1.html#inst_tag_47514_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_1.html#inst_tag_47517"  onclick="showContent('inst_tag_47517')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[0].tdata1_type_0_dfflr</a></td>
<td class="s6 cl rt"> 60.56</td>
<td class="s7 cl rt"><a href="mod952_1.html#inst_tag_47517_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_1.html#inst_tag_47517_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_1.html#inst_tag_47517_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_1.html#inst_tag_47520"  onclick="showContent('inst_tag_47520')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[0].tdata1_data_5_0_dfflr</a></td>
<td class="s6 cl rt"> 60.56</td>
<td class="s7 cl rt"><a href="mod952_1.html#inst_tag_47520_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_1.html#inst_tag_47520_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_1.html#inst_tag_47520_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_1.html#inst_tag_47524"  onclick="showContent('inst_tag_47524')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[1].tdata1_type_0_dfflr</a></td>
<td class="s6 cl rt"> 60.56</td>
<td class="s7 cl rt"><a href="mod952_1.html#inst_tag_47524_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_1.html#inst_tag_47524_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_1.html#inst_tag_47524_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_1.html#inst_tag_47527"  onclick="showContent('inst_tag_47527')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[1].tdata1_data_5_0_dfflr</a></td>
<td class="s6 cl rt"> 60.56</td>
<td class="s7 cl rt"><a href="mod952_1.html#inst_tag_47527_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_1.html#inst_tag_47527_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_1.html#inst_tag_47527_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_2.html#inst_tag_47531"  onclick="showContent('inst_tag_47531')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[2].tdata1_type_0_dfflr</a></td>
<td class="s6 cl rt"> 60.56</td>
<td class="s7 cl rt"><a href="mod952_2.html#inst_tag_47531_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_2.html#inst_tag_47531_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_2.html#inst_tag_47531_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_2.html#inst_tag_47534"  onclick="showContent('inst_tag_47534')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[2].tdata1_data_5_0_dfflr</a></td>
<td class="s6 cl rt"> 60.56</td>
<td class="s7 cl rt"><a href="mod952_2.html#inst_tag_47534_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_2.html#inst_tag_47534_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_2.html#inst_tag_47534_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_2.html#inst_tag_47538"  onclick="showContent('inst_tag_47538')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[3].tdata1_type_0_dfflr</a></td>
<td class="s6 cl rt"> 60.56</td>
<td class="s7 cl rt"><a href="mod952_2.html#inst_tag_47538_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_2.html#inst_tag_47538_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_2.html#inst_tag_47538_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_2.html#inst_tag_47541"  onclick="showContent('inst_tag_47541')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[3].tdata1_data_5_0_dfflr</a></td>
<td class="s6 cl rt"> 60.56</td>
<td class="s7 cl rt"><a href="mod952_2.html#inst_tag_47541_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_2.html#inst_tag_47541_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_2.html#inst_tag_47541_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_3.html#inst_tag_47544"  onclick="showContent('inst_tag_47544')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.halt_ack_dfflr</a></td>
<td class="s6 cl rt"> 60.56</td>
<td class="s7 cl rt"><a href="mod952_3.html#inst_tag_47544_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_3.html#inst_tag_47544_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_3.html#inst_tag_47544_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_9.html#inst_tag_47633"  onclick="showContent('inst_tag_47633')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_commit.u_n22_exu_excp.sp_ovf_excp_pend_dfflr</a></td>
<td class="s6 cl rt"> 60.56</td>
<td class="s7 cl rt"><a href="mod952_9.html#inst_tag_47633_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_9.html#inst_tag_47633_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_9.html#inst_tag_47633_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_9.html#inst_tag_47634"  onclick="showContent('inst_tag_47634')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_commit.u_n22_exu_excp.sp_udf_excp_pend_dfflr</a></td>
<td class="s6 cl rt"> 60.56</td>
<td class="s7 cl rt"><a href="mod952_9.html#inst_tag_47634_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_9.html#inst_tag_47634_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_9.html#inst_tag_47634_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_9.html#inst_tag_47636"  onclick="showContent('inst_tag_47636')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_commit.u_n22_exu_excp.wfi_flag_d_dfflr</a></td>
<td class="s6 cl rt"> 60.56</td>
<td class="s7 cl rt"><a href="mod952_9.html#inst_tag_47636_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_9.html#inst_tag_47636_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_9.html#inst_tag_47636_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_9.html#inst_tag_47637"  onclick="showContent('inst_tag_47637')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_commit.u_n22_exu_excp.wfi_halt_req_dfflr</a></td>
<td class="s6 cl rt"> 60.56</td>
<td class="s7 cl rt"><a href="mod952_9.html#inst_tag_47637_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_9.html#inst_tag_47637_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_9.html#inst_tag_47637_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_9.html#inst_tag_47638"  onclick="showContent('inst_tag_47638')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_commit.u_n22_exu_excp.icount_2dm_dfflr</a></td>
<td class="s6 cl rt"> 60.56</td>
<td class="s7 cl rt"><a href="mod952_9.html#inst_tag_47638_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_9.html#inst_tag_47638_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_9.html#inst_tag_47638_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_9.html#inst_tag_47639"  onclick="showContent('inst_tag_47639')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_commit.u_n22_exu_excp.icount_2excp_dfflr</a></td>
<td class="s6 cl rt"> 60.56</td>
<td class="s7 cl rt"><a href="mod952_9.html#inst_tag_47639_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_9.html#inst_tag_47639_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_9.html#inst_tag_47639_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_10.html#inst_tag_47640"  onclick="showContent('inst_tag_47640')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_commit.u_n22_exu_excp.step_req_dfflr</a></td>
<td class="s6 cl rt"> 60.56</td>
<td class="s7 cl rt"><a href="mod952_10.html#inst_tag_47640_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_10.html#inst_tag_47640_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_10.html#inst_tag_47640_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_10.html#inst_tag_47641"  onclick="showContent('inst_tag_47641')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_commit.u_n22_exu_excp.resethalt_dfflr</a></td>
<td class="s6 cl rt"> 60.56</td>
<td class="s7 cl rt"><a href="mod952_10.html#inst_tag_47641_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_10.html#inst_tag_47641_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_10.html#inst_tag_47641_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_10.html#inst_tag_47642"  onclick="showContent('inst_tag_47642')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_commit.u_n22_exu_excp.exc2dbg_req_dfflr</a></td>
<td class="s6 cl rt"> 60.56</td>
<td class="s7 cl rt"><a href="mod952_10.html#inst_tag_47642_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_10.html#inst_tag_47642_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_10.html#inst_tag_47642_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_10.html#inst_tag_47645"  onclick="showContent('inst_tag_47645')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_commit.u_n22_exu_excp.itrigger_2dm_req_dfflr</a></td>
<td class="s6 cl rt"> 60.56</td>
<td class="s7 cl rt"><a href="mod952_10.html#inst_tag_47645_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_10.html#inst_tag_47645_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_10.html#inst_tag_47645_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_10.html#inst_tag_47646"  onclick="showContent('inst_tag_47646')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_commit.u_n22_exu_excp.itrigger_2excp_req_dfflr</a></td>
<td class="s6 cl rt"> 60.56</td>
<td class="s7 cl rt"><a href="mod952_10.html#inst_tag_47646_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_10.html#inst_tag_47646_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_10.html#inst_tag_47646_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_10.html#inst_tag_47647"  onclick="showContent('inst_tag_47647')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_commit.u_n22_exu_excp.etrigger_2dm_req_dfflr</a></td>
<td class="s6 cl rt"> 60.56</td>
<td class="s7 cl rt"><a href="mod952_10.html#inst_tag_47647_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_10.html#inst_tag_47647_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_10.html#inst_tag_47647_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_10.html#inst_tag_47648"  onclick="showContent('inst_tag_47648')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_commit.u_n22_exu_excp.etrigger_2excp_req_dfflr</a></td>
<td class="s6 cl rt"> 60.56</td>
<td class="s7 cl rt"><a href="mod952_10.html#inst_tag_47648_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_10.html#inst_tag_47648_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_10.html#inst_tag_47648_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_11.html#inst_tag_47655"  onclick="showContent('inst_tag_47655')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.mip_bwei_dfflr</a></td>
<td class="s6 cl rt"> 60.56</td>
<td class="s7 cl rt"><a href="mod952_11.html#inst_tag_47655_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_11.html#inst_tag_47655_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_11.html#inst_tag_47655_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_11.html#inst_tag_47656"  onclick="showContent('inst_tag_47656')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.mip_pmovi_dfflr</a></td>
<td class="s6 cl rt"> 60.56</td>
<td class="s7 cl rt"><a href="mod952_11.html#inst_tag_47656_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_11.html#inst_tag_47656_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_11.html#inst_tag_47656_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_15.html#inst_tag_47713"  onclick="showContent('inst_tag_47713')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.mhpmcounter6_ovf_dfflr</a></td>
<td class="s6 cl rt"> 60.56</td>
<td class="s7 cl rt"><a href="mod952_15.html#inst_tag_47713_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_15.html#inst_tag_47713_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_15.html#inst_tag_47713_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_15.html#inst_tag_47714"  onclick="showContent('inst_tag_47714')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.mhpmcounter5_ovf_dfflr</a></td>
<td class="s6 cl rt"> 60.56</td>
<td class="s7 cl rt"><a href="mod952_15.html#inst_tag_47714_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_15.html#inst_tag_47714_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_15.html#inst_tag_47714_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_15.html#inst_tag_47715"  onclick="showContent('inst_tag_47715')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.mhpmcounter4_ovf_dfflr</a></td>
<td class="s6 cl rt"> 60.56</td>
<td class="s7 cl rt"><a href="mod952_15.html#inst_tag_47715_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_15.html#inst_tag_47715_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_15.html#inst_tag_47715_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_15.html#inst_tag_47716"  onclick="showContent('inst_tag_47716')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.mhpmcounter3_ovf_dfflr</a></td>
<td class="s6 cl rt"> 60.56</td>
<td class="s7 cl rt"><a href="mod952_15.html#inst_tag_47716_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_15.html#inst_tag_47716_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_15.html#inst_tag_47716_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_15.html#inst_tag_47717"  onclick="showContent('inst_tag_47717')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.minstret_ovf_dfflr</a></td>
<td class="s6 cl rt"> 60.56</td>
<td class="s7 cl rt"><a href="mod952_15.html#inst_tag_47717_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_15.html#inst_tag_47717_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_15.html#inst_tag_47717_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_15.html#inst_tag_47718"  onclick="showContent('inst_tag_47718')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.mcycle_ovf_dfflr</a></td>
<td class="s6 cl rt"> 60.56</td>
<td class="s7 cl rt"><a href="mod952_15.html#inst_tag_47718_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_15.html#inst_tag_47718_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_15.html#inst_tag_47718_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_17.html#inst_tag_47747"  onclick="showContent('inst_tag_47747')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_biu.dm_outs_dfflr</a></td>
<td class="s6 cl rt"> 60.56</td>
<td class="s7 cl rt"><a href="mod952_17.html#inst_tag_47747_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_17.html#inst_tag_47747_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_17.html#inst_tag_47747_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_17.html#inst_tag_47750"  onclick="showContent('inst_tag_47750')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_lbiu.u_lbiu_icb_buffer.o_outs_cnt_dfflr</a></td>
<td class="s6 cl rt"> 60.56</td>
<td class="s7 cl rt"><a href="mod952_17.html#inst_tag_47750_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_17.html#inst_tag_47750_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_17.html#inst_tag_47750_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_17.html#inst_tag_47751"  onclick="showContent('inst_tag_47751')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_lbiu.u_lbiu_icb_splt.gen_splt_num_gt_1.gen_fifo_dp_1.u_n22_gnrl_rspid_fifo.gen_dp_gt_0.vld_dfflr</a></td>
<td class="s6 cl rt"> 60.56</td>
<td class="s7 cl rt"><a href="mod952_17.html#inst_tag_47751_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_17.html#inst_tag_47751_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_17.html#inst_tag_47751_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_18.html#inst_tag_47752"  onclick="showContent('inst_tag_47752')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ilm_ctrl.u_n22_ilm_arbt.u_biu_icb_arbt.gen_arbt_num_gt_1.gen_dp_1.u_n22_gnrl_rspid_fifo.gen_dp_gt_0.vld_dfflr</a></td>
<td class="s6 cl rt"> 60.56</td>
<td class="s7 cl rt"><a href="mod952_18.html#inst_tag_47752_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_18.html#inst_tag_47752_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_18.html#inst_tag_47752_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_18.html#inst_tag_47753"  onclick="showContent('inst_tag_47753')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ilm_ctrl.u_n22_ilm_icb_ctrl.u_n22_lm_sram_ctrl.u_e1_stage.gen_dp_gt_0.vld_dfflr</a></td>
<td class="s6 cl rt"> 60.56</td>
<td class="s7 cl rt"><a href="mod952_18.html#inst_tag_47753_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_18.html#inst_tag_47753_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_18.html#inst_tag_47753_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_18.html#inst_tag_47754"  onclick="showContent('inst_tag_47754')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ilm_ctrl.u_icb_active.outs_cnt_dfflr</a></td>
<td class="s6 cl rt"> 60.56</td>
<td class="s7 cl rt"><a href="mod952_18.html#inst_tag_47754_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_18.html#inst_tag_47754_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_18.html#inst_tag_47754_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_11.html#inst_tag_47667"  onclick="showContent('inst_tag_47667')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[0].pmpcfg_dfflr</a></td>
<td class="s6 cl rt"> 61.26</td>
<td class="s7 cl rt"><a href="mod952_11.html#inst_tag_47667_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_11.html#inst_tag_47667_Toggle" > 42.11</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_11.html#inst_tag_47667_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_12.html#inst_tag_47669"  onclick="showContent('inst_tag_47669')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[1].pmpcfg_dfflr</a></td>
<td class="s6 cl rt"> 61.26</td>
<td class="s7 cl rt"><a href="mod952_12.html#inst_tag_47669_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_12.html#inst_tag_47669_Toggle" > 42.11</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_12.html#inst_tag_47669_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_12.html#inst_tag_47671"  onclick="showContent('inst_tag_47671')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[2].pmpcfg_dfflr</a></td>
<td class="s6 cl rt"> 61.26</td>
<td class="s7 cl rt"><a href="mod952_12.html#inst_tag_47671_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_12.html#inst_tag_47671_Toggle" > 42.11</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_12.html#inst_tag_47671_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_12.html#inst_tag_47673"  onclick="showContent('inst_tag_47673')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[3].pmpcfg_dfflr</a></td>
<td class="s6 cl rt"> 61.26</td>
<td class="s7 cl rt"><a href="mod952_12.html#inst_tag_47673_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_12.html#inst_tag_47673_Toggle" > 42.11</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_12.html#inst_tag_47673_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_12.html#inst_tag_47675"  onclick="showContent('inst_tag_47675')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[4].pmpcfg_dfflr</a></td>
<td class="s6 cl rt"> 61.26</td>
<td class="s7 cl rt"><a href="mod952_12.html#inst_tag_47675_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_12.html#inst_tag_47675_Toggle" > 42.11</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_12.html#inst_tag_47675_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_12.html#inst_tag_47677"  onclick="showContent('inst_tag_47677')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[5].pmpcfg_dfflr</a></td>
<td class="s6 cl rt"> 61.26</td>
<td class="s7 cl rt"><a href="mod952_12.html#inst_tag_47677_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_12.html#inst_tag_47677_Toggle" > 42.11</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_12.html#inst_tag_47677_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_12.html#inst_tag_47679"  onclick="showContent('inst_tag_47679')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[6].pmpcfg_dfflr</a></td>
<td class="s6 cl rt"> 61.26</td>
<td class="s7 cl rt"><a href="mod952_12.html#inst_tag_47679_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_12.html#inst_tag_47679_Toggle" > 42.11</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_12.html#inst_tag_47679_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_12.html#inst_tag_47681"  onclick="showContent('inst_tag_47681')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[7].pmpcfg_dfflr</a></td>
<td class="s6 cl rt"> 61.26</td>
<td class="s7 cl rt"><a href="mod952_12.html#inst_tag_47681_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_12.html#inst_tag_47681_Toggle" > 42.11</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_12.html#inst_tag_47681_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_13.html#inst_tag_47683"  onclick="showContent('inst_tag_47683')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[8].pmpcfg_dfflr</a></td>
<td class="s6 cl rt"> 61.26</td>
<td class="s7 cl rt"><a href="mod952_13.html#inst_tag_47683_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_13.html#inst_tag_47683_Toggle" > 42.11</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_13.html#inst_tag_47683_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_13.html#inst_tag_47685"  onclick="showContent('inst_tag_47685')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[9].pmpcfg_dfflr</a></td>
<td class="s6 cl rt"> 61.26</td>
<td class="s7 cl rt"><a href="mod952_13.html#inst_tag_47685_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_13.html#inst_tag_47685_Toggle" > 42.11</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_13.html#inst_tag_47685_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_13.html#inst_tag_47687"  onclick="showContent('inst_tag_47687')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[10].pmpcfg_dfflr</a></td>
<td class="s6 cl rt"> 61.26</td>
<td class="s7 cl rt"><a href="mod952_13.html#inst_tag_47687_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_13.html#inst_tag_47687_Toggle" > 42.11</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_13.html#inst_tag_47687_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_13.html#inst_tag_47689"  onclick="showContent('inst_tag_47689')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[11].pmpcfg_dfflr</a></td>
<td class="s6 cl rt"> 61.26</td>
<td class="s7 cl rt"><a href="mod952_13.html#inst_tag_47689_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_13.html#inst_tag_47689_Toggle" > 42.11</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_13.html#inst_tag_47689_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_13.html#inst_tag_47691"  onclick="showContent('inst_tag_47691')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[12].pmpcfg_dfflr</a></td>
<td class="s6 cl rt"> 61.26</td>
<td class="s7 cl rt"><a href="mod952_13.html#inst_tag_47691_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_13.html#inst_tag_47691_Toggle" > 42.11</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_13.html#inst_tag_47691_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_13.html#inst_tag_47693"  onclick="showContent('inst_tag_47693')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[13].pmpcfg_dfflr</a></td>
<td class="s6 cl rt"> 61.26</td>
<td class="s7 cl rt"><a href="mod952_13.html#inst_tag_47693_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_13.html#inst_tag_47693_Toggle" > 42.11</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_13.html#inst_tag_47693_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_13.html#inst_tag_47695"  onclick="showContent('inst_tag_47695')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[14].pmpcfg_dfflr</a></td>
<td class="s6 cl rt"> 61.26</td>
<td class="s7 cl rt"><a href="mod952_13.html#inst_tag_47695_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_13.html#inst_tag_47695_Toggle" > 42.11</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_13.html#inst_tag_47695_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_14.html#inst_tag_47697"  onclick="showContent('inst_tag_47697')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[15].pmpcfg_dfflr</a></td>
<td class="s6 cl rt"> 61.26</td>
<td class="s7 cl rt"><a href="mod952_14.html#inst_tag_47697_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_14.html#inst_tag_47697_Toggle" > 42.11</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_14.html#inst_tag_47697_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_8.html#inst_tag_47622"  onclick="showContent('inst_tag_47622')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_disp.pbrake_cnt_dfflr</a></td>
<td class="s6 cl rt"> 61.62</td>
<td class="s10 cl rt"><a href="mod952_8.html#inst_tag_47622_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_8.html#inst_tag_47622_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_8.html#inst_tag_47622_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_12.html#inst_tag_47668"  onclick="showContent('inst_tag_47668')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[0].pmpaddr_dfflr</a></td>
<td class="s6 cl rt"> 63.14</td>
<td class="s7 cl rt"><a href="mod952_12.html#inst_tag_47668_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_12.html#inst_tag_47668_Toggle" > 47.76</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_12.html#inst_tag_47668_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_12.html#inst_tag_47670"  onclick="showContent('inst_tag_47670')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[1].pmpaddr_dfflr</a></td>
<td class="s6 cl rt"> 63.14</td>
<td class="s7 cl rt"><a href="mod952_12.html#inst_tag_47670_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_12.html#inst_tag_47670_Toggle" > 47.76</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_12.html#inst_tag_47670_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_12.html#inst_tag_47672"  onclick="showContent('inst_tag_47672')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[2].pmpaddr_dfflr</a></td>
<td class="s6 cl rt"> 63.14</td>
<td class="s7 cl rt"><a href="mod952_12.html#inst_tag_47672_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_12.html#inst_tag_47672_Toggle" > 47.76</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_12.html#inst_tag_47672_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_12.html#inst_tag_47674"  onclick="showContent('inst_tag_47674')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[3].pmpaddr_dfflr</a></td>
<td class="s6 cl rt"> 63.14</td>
<td class="s7 cl rt"><a href="mod952_12.html#inst_tag_47674_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_12.html#inst_tag_47674_Toggle" > 47.76</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_12.html#inst_tag_47674_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_12.html#inst_tag_47676"  onclick="showContent('inst_tag_47676')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[4].pmpaddr_dfflr</a></td>
<td class="s6 cl rt"> 63.14</td>
<td class="s7 cl rt"><a href="mod952_12.html#inst_tag_47676_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_12.html#inst_tag_47676_Toggle" > 47.76</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_12.html#inst_tag_47676_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_12.html#inst_tag_47678"  onclick="showContent('inst_tag_47678')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[5].pmpaddr_dfflr</a></td>
<td class="s6 cl rt"> 63.14</td>
<td class="s7 cl rt"><a href="mod952_12.html#inst_tag_47678_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_12.html#inst_tag_47678_Toggle" > 47.76</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_12.html#inst_tag_47678_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_12.html#inst_tag_47680"  onclick="showContent('inst_tag_47680')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[6].pmpaddr_dfflr</a></td>
<td class="s6 cl rt"> 63.14</td>
<td class="s7 cl rt"><a href="mod952_12.html#inst_tag_47680_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_12.html#inst_tag_47680_Toggle" > 47.76</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_12.html#inst_tag_47680_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_13.html#inst_tag_47682"  onclick="showContent('inst_tag_47682')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[7].pmpaddr_dfflr</a></td>
<td class="s6 cl rt"> 63.14</td>
<td class="s7 cl rt"><a href="mod952_13.html#inst_tag_47682_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_13.html#inst_tag_47682_Toggle" > 47.76</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_13.html#inst_tag_47682_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_13.html#inst_tag_47684"  onclick="showContent('inst_tag_47684')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[8].pmpaddr_dfflr</a></td>
<td class="s6 cl rt"> 63.14</td>
<td class="s7 cl rt"><a href="mod952_13.html#inst_tag_47684_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_13.html#inst_tag_47684_Toggle" > 47.76</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_13.html#inst_tag_47684_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_13.html#inst_tag_47686"  onclick="showContent('inst_tag_47686')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[9].pmpaddr_dfflr</a></td>
<td class="s6 cl rt"> 63.14</td>
<td class="s7 cl rt"><a href="mod952_13.html#inst_tag_47686_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_13.html#inst_tag_47686_Toggle" > 47.76</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_13.html#inst_tag_47686_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_13.html#inst_tag_47688"  onclick="showContent('inst_tag_47688')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[10].pmpaddr_dfflr</a></td>
<td class="s6 cl rt"> 63.14</td>
<td class="s7 cl rt"><a href="mod952_13.html#inst_tag_47688_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_13.html#inst_tag_47688_Toggle" > 47.76</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_13.html#inst_tag_47688_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_13.html#inst_tag_47690"  onclick="showContent('inst_tag_47690')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[11].pmpaddr_dfflr</a></td>
<td class="s6 cl rt"> 63.14</td>
<td class="s7 cl rt"><a href="mod952_13.html#inst_tag_47690_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_13.html#inst_tag_47690_Toggle" > 47.76</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_13.html#inst_tag_47690_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_13.html#inst_tag_47692"  onclick="showContent('inst_tag_47692')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[12].pmpaddr_dfflr</a></td>
<td class="s6 cl rt"> 63.14</td>
<td class="s7 cl rt"><a href="mod952_13.html#inst_tag_47692_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_13.html#inst_tag_47692_Toggle" > 47.76</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_13.html#inst_tag_47692_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_13.html#inst_tag_47694"  onclick="showContent('inst_tag_47694')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[13].pmpaddr_dfflr</a></td>
<td class="s6 cl rt"> 63.14</td>
<td class="s7 cl rt"><a href="mod952_13.html#inst_tag_47694_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_13.html#inst_tag_47694_Toggle" > 47.76</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_13.html#inst_tag_47694_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_14.html#inst_tag_47696"  onclick="showContent('inst_tag_47696')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[14].pmpaddr_dfflr</a></td>
<td class="s6 cl rt"> 63.14</td>
<td class="s7 cl rt"><a href="mod952_14.html#inst_tag_47696_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_14.html#inst_tag_47696_Toggle" > 47.76</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_14.html#inst_tag_47696_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_14.html#inst_tag_47698"  onclick="showContent('inst_tag_47698')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[15].pmpaddr_dfflr</a></td>
<td class="s6 cl rt"> 63.14</td>
<td class="s7 cl rt"><a href="mod952_14.html#inst_tag_47698_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_14.html#inst_tag_47698_Toggle" > 47.76</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_14.html#inst_tag_47698_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_14.html#inst_tag_47701"  onclick="showContent('inst_tag_47701')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.uitb_dfflr</a></td>
<td class="s6 cl rt"> 63.14</td>
<td class="s7 cl rt"><a href="mod952_14.html#inst_tag_47701_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_14.html#inst_tag_47701_Toggle" > 47.76</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_14.html#inst_tag_47701_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_0.html#inst_tag_47502"  onclick="showContent('inst_tag_47502')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.dpc_dfflr</a></td>
<td class="s6 cl rt"> 63.64</td>
<td class="s7 cl rt"><a href="mod952_0.html#inst_tag_47502_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_0.html#inst_tag_47502_Toggle" > 49.25</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_0.html#inst_tag_47502_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_10.html#inst_tag_47652"  onclick="showContent('inst_tag_47652')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.mtvt2_dfflr</a></td>
<td class="s6 cl rt"> 63.64</td>
<td class="s7 cl rt"><a href="mod952_10.html#inst_tag_47652_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_10.html#inst_tag_47652_Toggle" > 49.25</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_10.html#inst_tag_47652_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_0.html#inst_tag_47503"  onclick="showContent('inst_tag_47503')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.dscratch0_dfflr</a></td>
<td class="s6 cl rt"> 64.14</td>
<td class="s7 cl rt"><a href="mod952_0.html#inst_tag_47503_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod952_0.html#inst_tag_47503_Toggle" > 50.75</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_0.html#inst_tag_47503_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_0.html#inst_tag_47504"  onclick="showContent('inst_tag_47504')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.dscratch1_dfflr</a></td>
<td class="s6 cl rt"> 64.14</td>
<td class="s7 cl rt"><a href="mod952_0.html#inst_tag_47504_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod952_0.html#inst_tag_47504_Toggle" > 50.75</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_0.html#inst_tag_47504_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_1.html#inst_tag_47515"  onclick="showContent('inst_tag_47515')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[0].tdata2_dfflr</a></td>
<td class="s6 cl rt"> 64.14</td>
<td class="s7 cl rt"><a href="mod952_1.html#inst_tag_47515_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod952_1.html#inst_tag_47515_Toggle" > 50.75</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_1.html#inst_tag_47515_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_1.html#inst_tag_47522"  onclick="showContent('inst_tag_47522')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[1].tdata2_dfflr</a></td>
<td class="s6 cl rt"> 64.14</td>
<td class="s7 cl rt"><a href="mod952_1.html#inst_tag_47522_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod952_1.html#inst_tag_47522_Toggle" > 50.75</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_1.html#inst_tag_47522_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_2.html#inst_tag_47529"  onclick="showContent('inst_tag_47529')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[2].tdata2_dfflr</a></td>
<td class="s6 cl rt"> 64.14</td>
<td class="s7 cl rt"><a href="mod952_2.html#inst_tag_47529_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod952_2.html#inst_tag_47529_Toggle" > 50.75</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_2.html#inst_tag_47529_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_2.html#inst_tag_47536"  onclick="showContent('inst_tag_47536')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[3].tdata2_dfflr</a></td>
<td class="s6 cl rt"> 64.14</td>
<td class="s7 cl rt"><a href="mod952_2.html#inst_tag_47536_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod952_2.html#inst_tag_47536_Toggle" > 50.75</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_2.html#inst_tag_47536_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_4.html#inst_tag_47561"  onclick="showContent('inst_tag_47561')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.ifu_replaced_pc_dfflr</a></td>
<td class="s6 cl rt"> 64.14</td>
<td class="s7 cl rt"><a href="mod952_4.html#inst_tag_47561_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod952_4.html#inst_tag_47561_Toggle" > 50.75</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_4.html#inst_tag_47561_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_11.html#inst_tag_47658"  onclick="showContent('inst_tag_47658')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.mip_bwei_addr_dffr</a></td>
<td class="s6 cl rt"> 64.14</td>
<td class="s7 cl rt"><a href="mod952_11.html#inst_tag_47658_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod952_11.html#inst_tag_47658_Toggle" > 50.75</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_11.html#inst_tag_47658_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_11.html#inst_tag_47660"  onclick="showContent('inst_tag_47660')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.mscratch_dfflr</a></td>
<td class="s6 cl rt"> 64.14</td>
<td class="s7 cl rt"><a href="mod952_11.html#inst_tag_47660_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod952_11.html#inst_tag_47660_Toggle" > 50.75</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_11.html#inst_tag_47660_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_17.html#inst_tag_47746"  onclick="showContent('inst_tag_47746')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_biu.u_dm_icb2ahbl.ahbl_hwdata_dfflr</a></td>
<td class="s6 cl rt"> 64.14</td>
<td class="s7 cl rt"><a href="mod952_17.html#inst_tag_47746_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod952_17.html#inst_tag_47746_Toggle" > 50.75</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_17.html#inst_tag_47746_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_0.html#inst_tag_47507"  onclick="showContent('inst_tag_47507')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.tselect_dfflr</a></td>
<td class="s6 cl rt"> 66.27</td>
<td class="s7 cl rt"><a href="mod952_0.html#inst_tag_47507_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod952_0.html#inst_tag_47507_Toggle" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_0.html#inst_tag_47507_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_19.html#inst_tag_47771"  onclick="showContent('inst_tag_47771')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[3].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s6 cl rt"> 66.27</td>
<td class="s7 cl rt"><a href="mod952_19.html#inst_tag_47771_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod952_19.html#inst_tag_47771_Toggle" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_19.html#inst_tag_47771_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_20.html#inst_tag_47784"  onclick="showContent('inst_tag_47784')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[7].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s6 cl rt"> 66.27</td>
<td class="s7 cl rt"><a href="mod952_20.html#inst_tag_47784_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod952_20.html#inst_tag_47784_Toggle" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_20.html#inst_tag_47784_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_22.html#inst_tag_47820"  onclick="showContent('inst_tag_47820')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[18].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s6 cl rt"> 66.27</td>
<td class="s7 cl rt"><a href="mod952_22.html#inst_tag_47820_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod952_22.html#inst_tag_47820_Toggle" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_22.html#inst_tag_47820_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_32.html#inst_tag_47948"  onclick="showContent('inst_tag_47948')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[50].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s6 cl rt"> 66.27</td>
<td class="s7 cl rt"><a href="mod952_32.html#inst_tag_47948_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod952_32.html#inst_tag_47948_Toggle" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_32.html#inst_tag_47948_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_0.html#inst_tag_47509"  onclick="showContent('inst_tag_47509')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.step_dfflr</a></td>
<td class="s6 cl rt"> 67.22</td>
<td class="s7 cl rt"><a href="mod952_0.html#inst_tag_47509_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_0.html#inst_tag_47509_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_0.html#inst_tag_47509_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_0.html#inst_tag_47510"  onclick="showContent('inst_tag_47510')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.mprven_dfflr</a></td>
<td class="s6 cl rt"> 67.22</td>
<td class="s7 cl rt"><a href="mod952_0.html#inst_tag_47510_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_0.html#inst_tag_47510_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_0.html#inst_tag_47510_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_0.html#inst_tag_47511"  onclick="showContent('inst_tag_47511')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.stepie_dfflr</a></td>
<td class="s6 cl rt"> 67.22</td>
<td class="s7 cl rt"><a href="mod952_0.html#inst_tag_47511_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_0.html#inst_tag_47511_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_0.html#inst_tag_47511_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_0.html#inst_tag_47512"  onclick="showContent('inst_tag_47512')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.ebreakm_dfflr</a></td>
<td class="s6 cl rt"> 67.22</td>
<td class="s7 cl rt"><a href="mod952_0.html#inst_tag_47512_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_0.html#inst_tag_47512_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_0.html#inst_tag_47512_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_1.html#inst_tag_47518"  onclick="showContent('inst_tag_47518')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[0].tdata1_dmode_dfflr</a></td>
<td class="s6 cl rt"> 67.22</td>
<td class="s7 cl rt"><a href="mod952_1.html#inst_tag_47518_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_1.html#inst_tag_47518_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_1.html#inst_tag_47518_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_1.html#inst_tag_47525"  onclick="showContent('inst_tag_47525')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[1].tdata1_dmode_dfflr</a></td>
<td class="s6 cl rt"> 67.22</td>
<td class="s7 cl rt"><a href="mod952_1.html#inst_tag_47525_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_1.html#inst_tag_47525_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_1.html#inst_tag_47525_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_2.html#inst_tag_47532"  onclick="showContent('inst_tag_47532')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[2].tdata1_dmode_dfflr</a></td>
<td class="s6 cl rt"> 67.22</td>
<td class="s7 cl rt"><a href="mod952_2.html#inst_tag_47532_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_2.html#inst_tag_47532_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_2.html#inst_tag_47532_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_2.html#inst_tag_47539"  onclick="showContent('inst_tag_47539')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[3].tdata1_dmode_dfflr</a></td>
<td class="s6 cl rt"> 67.22</td>
<td class="s7 cl rt"><a href="mod952_2.html#inst_tag_47539_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_2.html#inst_tag_47539_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_2.html#inst_tag_47539_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_11.html#inst_tag_47657"  onclick="showContent('inst_tag_47657')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.mip_bwei_ld_dffr</a></td>
<td class="s6 cl rt"> 67.22</td>
<td class="s7 cl rt"><a href="mod952_11.html#inst_tag_47657_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_11.html#inst_tag_47657_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_11.html#inst_tag_47657_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_15.html#inst_tag_47719"  onclick="showContent('inst_tag_47719')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_spsafe_csr.ovfen_dfflr</a></td>
<td class="s6 cl rt"> 67.22</td>
<td class="s7 cl rt"><a href="mod952_15.html#inst_tag_47719_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_15.html#inst_tag_47719_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_15.html#inst_tag_47719_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_15.html#inst_tag_47720"  onclick="showContent('inst_tag_47720')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_spsafe_csr.udfen_dfflr</a></td>
<td class="s6 cl rt"> 67.22</td>
<td class="s7 cl rt"><a href="mod952_15.html#inst_tag_47720_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_15.html#inst_tag_47720_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_15.html#inst_tag_47720_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_15.html#inst_tag_47721"  onclick="showContent('inst_tag_47721')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_spsafe_csr.schm_dfflr</a></td>
<td class="s6 cl rt"> 67.22</td>
<td class="s7 cl rt"><a href="mod952_15.html#inst_tag_47721_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_15.html#inst_tag_47721_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_15.html#inst_tag_47721_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_15.html#inst_tag_47722"  onclick="showContent('inst_tag_47722')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_spsafe_csr.m_dfflr</a></td>
<td class="s6 cl rt"> 67.22</td>
<td class="s7 cl rt"><a href="mod952_15.html#inst_tag_47722_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_15.html#inst_tag_47722_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_15.html#inst_tag_47722_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_17.html#inst_tag_47738"  onclick="showContent('inst_tag_47738')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.mmisc_ctl_9_dfflr</a></td>
<td class="s6 cl rt"> 67.22</td>
<td class="s7 cl rt"><a href="mod952_17.html#inst_tag_47738_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_17.html#inst_tag_47738_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_17.html#inst_tag_47738_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_17.html#inst_tag_47739"  onclick="showContent('inst_tag_47739')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.mmisc_ctl_2_dfflr</a></td>
<td class="s6 cl rt"> 67.22</td>
<td class="s7 cl rt"><a href="mod952_17.html#inst_tag_47739_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_17.html#inst_tag_47739_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_17.html#inst_tag_47739_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_8.html#inst_tag_47613"  onclick="showContent('inst_tag_47613')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[23].gen_rfno0.rf_dfflr</a></td>
<td class="s6 cl rt"> 68.16</td>
<td class="s10 cl rt"><a href="mod952_8.html#inst_tag_47613_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod952_8.html#inst_tag_47613_Toggle" >  4.48</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_8.html#inst_tag_47613_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_8.html#inst_tag_47614"  onclick="showContent('inst_tag_47614')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[24].gen_rfno0.rf_dfflr</a></td>
<td class="s6 cl rt"> 68.16</td>
<td class="s10 cl rt"><a href="mod952_8.html#inst_tag_47614_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod952_8.html#inst_tag_47614_Toggle" >  4.48</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_8.html#inst_tag_47614_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_8.html#inst_tag_47615"  onclick="showContent('inst_tag_47615')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[25].gen_rfno0.rf_dfflr</a></td>
<td class="s6 cl rt"> 68.16</td>
<td class="s10 cl rt"><a href="mod952_8.html#inst_tag_47615_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod952_8.html#inst_tag_47615_Toggle" >  4.48</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_8.html#inst_tag_47615_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_8.html#inst_tag_47616"  onclick="showContent('inst_tag_47616')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[26].gen_rfno0.rf_dfflr</a></td>
<td class="s6 cl rt"> 68.16</td>
<td class="s10 cl rt"><a href="mod952_8.html#inst_tag_47616_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod952_8.html#inst_tag_47616_Toggle" >  4.48</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_8.html#inst_tag_47616_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_8.html#inst_tag_47617"  onclick="showContent('inst_tag_47617')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[27].gen_rfno0.rf_dfflr</a></td>
<td class="s6 cl rt"> 68.16</td>
<td class="s10 cl rt"><a href="mod952_8.html#inst_tag_47617_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod952_8.html#inst_tag_47617_Toggle" >  4.48</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_8.html#inst_tag_47617_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_8.html#inst_tag_47620"  onclick="showContent('inst_tag_47620')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[30].gen_rfno0.rf_dfflr</a></td>
<td class="s6 cl rt"> 68.16</td>
<td class="s10 cl rt"><a href="mod952_8.html#inst_tag_47620_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod952_8.html#inst_tag_47620_Toggle" >  4.48</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_8.html#inst_tag_47620_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_8.html#inst_tag_47621"  onclick="showContent('inst_tag_47621')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[31].gen_rfno0.rf_dfflr</a></td>
<td class="s6 cl rt"> 68.16</td>
<td class="s10 cl rt"><a href="mod952_8.html#inst_tag_47621_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod952_8.html#inst_tag_47621_Toggle" >  4.48</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_8.html#inst_tag_47621_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_16.html#inst_tag_47732"  onclick="showContent('inst_tag_47732')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.saveepc1_dfflr</a></td>
<td class="s6 cl rt"> 68.16</td>
<td class="s10 cl rt"><a href="mod952_16.html#inst_tag_47732_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod952_16.html#inst_tag_47732_Toggle" >  4.48</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_16.html#inst_tag_47732_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_16.html#inst_tag_47733"  onclick="showContent('inst_tag_47733')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.saveepc2_dfflr</a></td>
<td class="s6 cl rt"> 68.16</td>
<td class="s10 cl rt"><a href="mod952_16.html#inst_tag_47733_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod952_16.html#inst_tag_47733_Toggle" >  4.48</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_16.html#inst_tag_47733_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_16.html#inst_tag_47734"  onclick="showContent('inst_tag_47734')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.savecause1_dfflr</a></td>
<td class="s6 cl rt"> 68.16</td>
<td class="s10 cl rt"><a href="mod952_16.html#inst_tag_47734_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod952_16.html#inst_tag_47734_Toggle" >  4.48</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_16.html#inst_tag_47734_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_16.html#inst_tag_47735"  onclick="showContent('inst_tag_47735')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.savecause2_dfflr</a></td>
<td class="s6 cl rt"> 68.16</td>
<td class="s10 cl rt"><a href="mod952_16.html#inst_tag_47735_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod952_16.html#inst_tag_47735_Toggle" >  4.48</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_16.html#inst_tag_47735_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_16.html#inst_tag_47736"  onclick="showContent('inst_tag_47736')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.savedcause1_dfflr</a></td>
<td class="s6 cl rt"> 68.16</td>
<td class="s10 cl rt"><a href="mod952_16.html#inst_tag_47736_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod952_16.html#inst_tag_47736_Toggle" >  4.48</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_16.html#inst_tag_47736_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_16.html#inst_tag_47737"  onclick="showContent('inst_tag_47737')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.savedcause2_dfflr</a></td>
<td class="s6 cl rt"> 68.16</td>
<td class="s10 cl rt"><a href="mod952_16.html#inst_tag_47737_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod952_16.html#inst_tag_47737_Toggle" >  4.48</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_16.html#inst_tag_47737_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_32.html#inst_tag_47952"  onclick="showContent('inst_tag_47952')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_tmr_top.u_n22_tmr_main.mtimeh_dfflr</a></td>
<td class="s6 cl rt"> 68.16</td>
<td class="s10 cl rt"><a href="mod952_32.html#inst_tag_47952_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod952_32.html#inst_tag_47952_Toggle" >  4.48</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_32.html#inst_tag_47952_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_0.html#inst_tag_47500"  onclick="showContent('inst_tag_47500')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_irq_sync.rx_evt_dfflr</a></td>
<td class="s6 cl rt"> 68.89</td>
<td class="s10 cl rt"><a href="mod952_0.html#inst_tag_47500_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_0.html#inst_tag_47500_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_0.html#inst_tag_47500_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_7.html#inst_tag_47609"  onclick="showContent('inst_tag_47609')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[19].gen_rfno0.rf_dfflr</a></td>
<td class="s6 cl rt"> 69.15</td>
<td class="s10 cl rt"><a href="mod952_7.html#inst_tag_47609_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod952_7.html#inst_tag_47609_Toggle" >  7.46</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_7.html#inst_tag_47609_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_14.html#inst_tag_47702"  onclick="showContent('inst_tag_47702')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.mdcause_dfflr</a></td>
<td class="s6 cl rt"> 69.65</td>
<td class="s10 cl rt"><a href="mod952_14.html#inst_tag_47702_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod952_14.html#inst_tag_47702_Toggle" >  8.96</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_14.html#inst_tag_47702_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_7.html#inst_tag_47610"  onclick="showContent('inst_tag_47610')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[20].gen_rfno0.rf_dfflr</a></td>
<td class="s7 cl rt"> 70.15</td>
<td class="s10 cl rt"><a href="mod952_7.html#inst_tag_47610_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_7.html#inst_tag_47610_Toggle" > 10.45</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_7.html#inst_tag_47610_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_7.html#inst_tag_47611"  onclick="showContent('inst_tag_47611')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[21].gen_rfno0.rf_dfflr</a></td>
<td class="s7 cl rt"> 70.15</td>
<td class="s10 cl rt"><a href="mod952_7.html#inst_tag_47611_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_7.html#inst_tag_47611_Toggle" > 10.45</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_7.html#inst_tag_47611_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_7.html#inst_tag_47608"  onclick="showContent('inst_tag_47608')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[18].gen_rfno0.rf_dfflr</a></td>
<td class="s7 cl rt"> 71.14</td>
<td class="s10 cl rt"><a href="mod952_7.html#inst_tag_47608_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_7.html#inst_tag_47608_Toggle" > 13.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_7.html#inst_tag_47608_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_8.html#inst_tag_47612"  onclick="showContent('inst_tag_47612')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[22].gen_rfno0.rf_dfflr</a></td>
<td class="s7 cl rt"> 71.14</td>
<td class="s10 cl rt"><a href="mod952_8.html#inst_tag_47612_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_8.html#inst_tag_47612_Toggle" > 13.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_8.html#inst_tag_47612_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_11.html#inst_tag_47664"  onclick="showContent('inst_tag_47664')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.cause_mpil_dfflr</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod952_11.html#inst_tag_47664_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_11.html#inst_tag_47664_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_11.html#inst_tag_47664_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_6.html#inst_tag_47597"  onclick="showContent('inst_tag_47597')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[7].gen_rfno0.rf_dfflr</a></td>
<td class="s7 cl rt"> 72.14</td>
<td class="s10 cl rt"><a href="mod952_6.html#inst_tag_47597_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod952_6.html#inst_tag_47597_Toggle" > 16.42</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_6.html#inst_tag_47597_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_3.html#inst_tag_47554"  onclick="showContent('inst_tag_47554')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.prdt_bpu_idx_dfflr</a></td>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod952_3.html#inst_tag_47554_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_3.html#inst_tag_47554_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_3.html#inst_tag_47554_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_23.html#inst_tag_47822"  onclick="showContent('inst_tag_47822')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[19].clicintie_dfflr</a></td>
<td class="s7 cl rt"> 74.56</td>
<td class="s10 cl rt"><a href="mod952_23.html#inst_tag_47822_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_23.html#inst_tag_47822_Toggle" > 23.68</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_23.html#inst_tag_47822_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_23.html#inst_tag_47826"  onclick="showContent('inst_tag_47826')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[20].clicintie_dfflr</a></td>
<td class="s7 cl rt"> 74.56</td>
<td class="s10 cl rt"><a href="mod952_23.html#inst_tag_47826_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_23.html#inst_tag_47826_Toggle" > 23.68</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_23.html#inst_tag_47826_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_23.html#inst_tag_47830"  onclick="showContent('inst_tag_47830')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[21].clicintie_dfflr</a></td>
<td class="s7 cl rt"> 74.56</td>
<td class="s10 cl rt"><a href="mod952_23.html#inst_tag_47830_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_23.html#inst_tag_47830_Toggle" > 23.68</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_23.html#inst_tag_47830_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_23.html#inst_tag_47834"  onclick="showContent('inst_tag_47834')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[22].clicintie_dfflr</a></td>
<td class="s7 cl rt"> 74.56</td>
<td class="s10 cl rt"><a href="mod952_23.html#inst_tag_47834_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_23.html#inst_tag_47834_Toggle" > 23.68</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_23.html#inst_tag_47834_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_24.html#inst_tag_47838"  onclick="showContent('inst_tag_47838')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[23].clicintie_dfflr</a></td>
<td class="s7 cl rt"> 74.56</td>
<td class="s10 cl rt"><a href="mod952_24.html#inst_tag_47838_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_24.html#inst_tag_47838_Toggle" > 23.68</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_24.html#inst_tag_47838_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_24.html#inst_tag_47842"  onclick="showContent('inst_tag_47842')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[24].clicintie_dfflr</a></td>
<td class="s7 cl rt"> 74.56</td>
<td class="s10 cl rt"><a href="mod952_24.html#inst_tag_47842_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_24.html#inst_tag_47842_Toggle" > 23.68</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_24.html#inst_tag_47842_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_24.html#inst_tag_47846"  onclick="showContent('inst_tag_47846')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[25].clicintie_dfflr</a></td>
<td class="s7 cl rt"> 74.56</td>
<td class="s10 cl rt"><a href="mod952_24.html#inst_tag_47846_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_24.html#inst_tag_47846_Toggle" > 23.68</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_24.html#inst_tag_47846_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_25.html#inst_tag_47850"  onclick="showContent('inst_tag_47850')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[26].clicintie_dfflr</a></td>
<td class="s7 cl rt"> 74.56</td>
<td class="s10 cl rt"><a href="mod952_25.html#inst_tag_47850_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_25.html#inst_tag_47850_Toggle" > 23.68</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_25.html#inst_tag_47850_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_25.html#inst_tag_47854"  onclick="showContent('inst_tag_47854')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[27].clicintie_dfflr</a></td>
<td class="s7 cl rt"> 74.56</td>
<td class="s10 cl rt"><a href="mod952_25.html#inst_tag_47854_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_25.html#inst_tag_47854_Toggle" > 23.68</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_25.html#inst_tag_47854_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_25.html#inst_tag_47858"  onclick="showContent('inst_tag_47858')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[28].clicintie_dfflr</a></td>
<td class="s7 cl rt"> 74.56</td>
<td class="s10 cl rt"><a href="mod952_25.html#inst_tag_47858_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_25.html#inst_tag_47858_Toggle" > 23.68</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_25.html#inst_tag_47858_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_25.html#inst_tag_47862"  onclick="showContent('inst_tag_47862')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[29].clicintie_dfflr</a></td>
<td class="s7 cl rt"> 74.56</td>
<td class="s10 cl rt"><a href="mod952_25.html#inst_tag_47862_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_25.html#inst_tag_47862_Toggle" > 23.68</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_25.html#inst_tag_47862_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_26.html#inst_tag_47866"  onclick="showContent('inst_tag_47866')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[30].clicintie_dfflr</a></td>
<td class="s7 cl rt"> 74.56</td>
<td class="s10 cl rt"><a href="mod952_26.html#inst_tag_47866_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_26.html#inst_tag_47866_Toggle" > 23.68</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_26.html#inst_tag_47866_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_26.html#inst_tag_47870"  onclick="showContent('inst_tag_47870')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[31].clicintie_dfflr</a></td>
<td class="s7 cl rt"> 74.56</td>
<td class="s10 cl rt"><a href="mod952_26.html#inst_tag_47870_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_26.html#inst_tag_47870_Toggle" > 23.68</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_26.html#inst_tag_47870_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_26.html#inst_tag_47874"  onclick="showContent('inst_tag_47874')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[32].clicintie_dfflr</a></td>
<td class="s7 cl rt"> 74.56</td>
<td class="s10 cl rt"><a href="mod952_26.html#inst_tag_47874_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_26.html#inst_tag_47874_Toggle" > 23.68</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_26.html#inst_tag_47874_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_27.html#inst_tag_47878"  onclick="showContent('inst_tag_47878')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[33].clicintie_dfflr</a></td>
<td class="s7 cl rt"> 74.56</td>
<td class="s10 cl rt"><a href="mod952_27.html#inst_tag_47878_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_27.html#inst_tag_47878_Toggle" > 23.68</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_27.html#inst_tag_47878_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_27.html#inst_tag_47882"  onclick="showContent('inst_tag_47882')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[34].clicintie_dfflr</a></td>
<td class="s7 cl rt"> 74.56</td>
<td class="s10 cl rt"><a href="mod952_27.html#inst_tag_47882_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_27.html#inst_tag_47882_Toggle" > 23.68</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_27.html#inst_tag_47882_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_27.html#inst_tag_47886"  onclick="showContent('inst_tag_47886')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[35].clicintie_dfflr</a></td>
<td class="s7 cl rt"> 74.56</td>
<td class="s10 cl rt"><a href="mod952_27.html#inst_tag_47886_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_27.html#inst_tag_47886_Toggle" > 23.68</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_27.html#inst_tag_47886_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_27.html#inst_tag_47890"  onclick="showContent('inst_tag_47890')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[36].clicintie_dfflr</a></td>
<td class="s7 cl rt"> 74.56</td>
<td class="s10 cl rt"><a href="mod952_27.html#inst_tag_47890_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_27.html#inst_tag_47890_Toggle" > 23.68</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_27.html#inst_tag_47890_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_28.html#inst_tag_47894"  onclick="showContent('inst_tag_47894')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[37].clicintie_dfflr</a></td>
<td class="s7 cl rt"> 74.56</td>
<td class="s10 cl rt"><a href="mod952_28.html#inst_tag_47894_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_28.html#inst_tag_47894_Toggle" > 23.68</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_28.html#inst_tag_47894_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_28.html#inst_tag_47898"  onclick="showContent('inst_tag_47898')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[38].clicintie_dfflr</a></td>
<td class="s7 cl rt"> 74.56</td>
<td class="s10 cl rt"><a href="mod952_28.html#inst_tag_47898_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_28.html#inst_tag_47898_Toggle" > 23.68</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_28.html#inst_tag_47898_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_28.html#inst_tag_47902"  onclick="showContent('inst_tag_47902')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[39].clicintie_dfflr</a></td>
<td class="s7 cl rt"> 74.56</td>
<td class="s10 cl rt"><a href="mod952_28.html#inst_tag_47902_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_28.html#inst_tag_47902_Toggle" > 23.68</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_28.html#inst_tag_47902_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_29.html#inst_tag_47906"  onclick="showContent('inst_tag_47906')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[40].clicintie_dfflr</a></td>
<td class="s7 cl rt"> 74.56</td>
<td class="s10 cl rt"><a href="mod952_29.html#inst_tag_47906_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_29.html#inst_tag_47906_Toggle" > 23.68</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_29.html#inst_tag_47906_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_29.html#inst_tag_47910"  onclick="showContent('inst_tag_47910')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[41].clicintie_dfflr</a></td>
<td class="s7 cl rt"> 74.56</td>
<td class="s10 cl rt"><a href="mod952_29.html#inst_tag_47910_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_29.html#inst_tag_47910_Toggle" > 23.68</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_29.html#inst_tag_47910_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_29.html#inst_tag_47914"  onclick="showContent('inst_tag_47914')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[42].clicintie_dfflr</a></td>
<td class="s7 cl rt"> 74.56</td>
<td class="s10 cl rt"><a href="mod952_29.html#inst_tag_47914_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_29.html#inst_tag_47914_Toggle" > 23.68</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_29.html#inst_tag_47914_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_29.html#inst_tag_47918"  onclick="showContent('inst_tag_47918')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[43].clicintie_dfflr</a></td>
<td class="s7 cl rt"> 74.56</td>
<td class="s10 cl rt"><a href="mod952_29.html#inst_tag_47918_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_29.html#inst_tag_47918_Toggle" > 23.68</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_29.html#inst_tag_47918_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_30.html#inst_tag_47922"  onclick="showContent('inst_tag_47922')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[44].clicintie_dfflr</a></td>
<td class="s7 cl rt"> 74.56</td>
<td class="s10 cl rt"><a href="mod952_30.html#inst_tag_47922_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_30.html#inst_tag_47922_Toggle" > 23.68</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_30.html#inst_tag_47922_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_30.html#inst_tag_47926"  onclick="showContent('inst_tag_47926')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[45].clicintie_dfflr</a></td>
<td class="s7 cl rt"> 74.56</td>
<td class="s10 cl rt"><a href="mod952_30.html#inst_tag_47926_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_30.html#inst_tag_47926_Toggle" > 23.68</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_30.html#inst_tag_47926_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_30.html#inst_tag_47930"  onclick="showContent('inst_tag_47930')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[46].clicintie_dfflr</a></td>
<td class="s7 cl rt"> 74.56</td>
<td class="s10 cl rt"><a href="mod952_30.html#inst_tag_47930_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_30.html#inst_tag_47930_Toggle" > 23.68</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_30.html#inst_tag_47930_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_31.html#inst_tag_47934"  onclick="showContent('inst_tag_47934')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[47].clicintie_dfflr</a></td>
<td class="s7 cl rt"> 74.56</td>
<td class="s10 cl rt"><a href="mod952_31.html#inst_tag_47934_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_31.html#inst_tag_47934_Toggle" > 23.68</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_31.html#inst_tag_47934_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_31.html#inst_tag_47938"  onclick="showContent('inst_tag_47938')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[48].clicintie_dfflr</a></td>
<td class="s7 cl rt"> 74.56</td>
<td class="s10 cl rt"><a href="mod952_31.html#inst_tag_47938_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_31.html#inst_tag_47938_Toggle" > 23.68</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_31.html#inst_tag_47938_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_31.html#inst_tag_47942"  onclick="showContent('inst_tag_47942')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[49].clicintie_dfflr</a></td>
<td class="s7 cl rt"> 74.56</td>
<td class="s10 cl rt"><a href="mod952_31.html#inst_tag_47942_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_31.html#inst_tag_47942_Toggle" > 23.68</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_31.html#inst_tag_47942_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_21.html#inst_tag_47795"  onclick="showContent('inst_tag_47795')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[11].clicintie_dfflr</a></td>
<td class="s7 cl rt"> 75.44</td>
<td class="s10 cl rt"><a href="mod952_21.html#inst_tag_47795_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_21.html#inst_tag_47795_Toggle" > 26.32</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_21.html#inst_tag_47795_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_22.html#inst_tag_47814"  onclick="showContent('inst_tag_47814')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[17].clicintie_dfflr</a></td>
<td class="s7 cl rt"> 75.44</td>
<td class="s10 cl rt"><a href="mod952_22.html#inst_tag_47814_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_22.html#inst_tag_47814_Toggle" > 26.32</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_22.html#inst_tag_47814_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_10.html#inst_tag_47653"  onclick="showContent('inst_tag_47653')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.mintstatus_dfflr</a></td>
<td class="s7 cl rt"> 76.12</td>
<td class="s10 cl rt"><a href="mod952_10.html#inst_tag_47653_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod952_10.html#inst_tag_47653_Toggle" > 28.36</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_10.html#inst_tag_47653_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_22.html#inst_tag_47821"  onclick="showContent('inst_tag_47821')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[19].clicintattr_lsb_dfflr</a></td>
<td class="s7 cl rt"> 78.89</td>
<td class="s10 cl rt"><a href="mod952_22.html#inst_tag_47821_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod952_22.html#inst_tag_47821_Toggle" > 36.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_22.html#inst_tag_47821_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_23.html#inst_tag_47825"  onclick="showContent('inst_tag_47825')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[20].clicintattr_lsb_dfflr</a></td>
<td class="s7 cl rt"> 78.89</td>
<td class="s10 cl rt"><a href="mod952_23.html#inst_tag_47825_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod952_23.html#inst_tag_47825_Toggle" > 36.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_23.html#inst_tag_47825_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_23.html#inst_tag_47829"  onclick="showContent('inst_tag_47829')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[21].clicintattr_lsb_dfflr</a></td>
<td class="s7 cl rt"> 78.89</td>
<td class="s10 cl rt"><a href="mod952_23.html#inst_tag_47829_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod952_23.html#inst_tag_47829_Toggle" > 36.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_23.html#inst_tag_47829_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_23.html#inst_tag_47833"  onclick="showContent('inst_tag_47833')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[22].clicintattr_lsb_dfflr</a></td>
<td class="s7 cl rt"> 78.89</td>
<td class="s10 cl rt"><a href="mod952_23.html#inst_tag_47833_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod952_23.html#inst_tag_47833_Toggle" > 36.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_23.html#inst_tag_47833_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_24.html#inst_tag_47837"  onclick="showContent('inst_tag_47837')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[23].clicintattr_lsb_dfflr</a></td>
<td class="s7 cl rt"> 78.89</td>
<td class="s10 cl rt"><a href="mod952_24.html#inst_tag_47837_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod952_24.html#inst_tag_47837_Toggle" > 36.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_24.html#inst_tag_47837_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_24.html#inst_tag_47841"  onclick="showContent('inst_tag_47841')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[24].clicintattr_lsb_dfflr</a></td>
<td class="s7 cl rt"> 78.89</td>
<td class="s10 cl rt"><a href="mod952_24.html#inst_tag_47841_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod952_24.html#inst_tag_47841_Toggle" > 36.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_24.html#inst_tag_47841_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_24.html#inst_tag_47845"  onclick="showContent('inst_tag_47845')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[25].clicintattr_lsb_dfflr</a></td>
<td class="s7 cl rt"> 78.89</td>
<td class="s10 cl rt"><a href="mod952_24.html#inst_tag_47845_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod952_24.html#inst_tag_47845_Toggle" > 36.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_24.html#inst_tag_47845_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_24.html#inst_tag_47849"  onclick="showContent('inst_tag_47849')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[26].clicintattr_lsb_dfflr</a></td>
<td class="s7 cl rt"> 78.89</td>
<td class="s10 cl rt"><a href="mod952_24.html#inst_tag_47849_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod952_24.html#inst_tag_47849_Toggle" > 36.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_24.html#inst_tag_47849_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_25.html#inst_tag_47853"  onclick="showContent('inst_tag_47853')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[27].clicintattr_lsb_dfflr</a></td>
<td class="s7 cl rt"> 78.89</td>
<td class="s10 cl rt"><a href="mod952_25.html#inst_tag_47853_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod952_25.html#inst_tag_47853_Toggle" > 36.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_25.html#inst_tag_47853_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_25.html#inst_tag_47857"  onclick="showContent('inst_tag_47857')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[28].clicintattr_lsb_dfflr</a></td>
<td class="s7 cl rt"> 78.89</td>
<td class="s10 cl rt"><a href="mod952_25.html#inst_tag_47857_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod952_25.html#inst_tag_47857_Toggle" > 36.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_25.html#inst_tag_47857_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_25.html#inst_tag_47861"  onclick="showContent('inst_tag_47861')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[29].clicintattr_lsb_dfflr</a></td>
<td class="s7 cl rt"> 78.89</td>
<td class="s10 cl rt"><a href="mod952_25.html#inst_tag_47861_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod952_25.html#inst_tag_47861_Toggle" > 36.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_25.html#inst_tag_47861_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_26.html#inst_tag_47865"  onclick="showContent('inst_tag_47865')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[30].clicintattr_lsb_dfflr</a></td>
<td class="s7 cl rt"> 78.89</td>
<td class="s10 cl rt"><a href="mod952_26.html#inst_tag_47865_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod952_26.html#inst_tag_47865_Toggle" > 36.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_26.html#inst_tag_47865_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_26.html#inst_tag_47869"  onclick="showContent('inst_tag_47869')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[31].clicintattr_lsb_dfflr</a></td>
<td class="s7 cl rt"> 78.89</td>
<td class="s10 cl rt"><a href="mod952_26.html#inst_tag_47869_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod952_26.html#inst_tag_47869_Toggle" > 36.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_26.html#inst_tag_47869_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_26.html#inst_tag_47873"  onclick="showContent('inst_tag_47873')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[32].clicintattr_lsb_dfflr</a></td>
<td class="s7 cl rt"> 78.89</td>
<td class="s10 cl rt"><a href="mod952_26.html#inst_tag_47873_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod952_26.html#inst_tag_47873_Toggle" > 36.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_26.html#inst_tag_47873_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_26.html#inst_tag_47877"  onclick="showContent('inst_tag_47877')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[33].clicintattr_lsb_dfflr</a></td>
<td class="s7 cl rt"> 78.89</td>
<td class="s10 cl rt"><a href="mod952_26.html#inst_tag_47877_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod952_26.html#inst_tag_47877_Toggle" > 36.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_26.html#inst_tag_47877_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_27.html#inst_tag_47881"  onclick="showContent('inst_tag_47881')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[34].clicintattr_lsb_dfflr</a></td>
<td class="s7 cl rt"> 78.89</td>
<td class="s10 cl rt"><a href="mod952_27.html#inst_tag_47881_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod952_27.html#inst_tag_47881_Toggle" > 36.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_27.html#inst_tag_47881_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_27.html#inst_tag_47885"  onclick="showContent('inst_tag_47885')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[35].clicintattr_lsb_dfflr</a></td>
<td class="s7 cl rt"> 78.89</td>
<td class="s10 cl rt"><a href="mod952_27.html#inst_tag_47885_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod952_27.html#inst_tag_47885_Toggle" > 36.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_27.html#inst_tag_47885_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_27.html#inst_tag_47889"  onclick="showContent('inst_tag_47889')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[36].clicintattr_lsb_dfflr</a></td>
<td class="s7 cl rt"> 78.89</td>
<td class="s10 cl rt"><a href="mod952_27.html#inst_tag_47889_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod952_27.html#inst_tag_47889_Toggle" > 36.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_27.html#inst_tag_47889_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_28.html#inst_tag_47893"  onclick="showContent('inst_tag_47893')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[37].clicintattr_lsb_dfflr</a></td>
<td class="s7 cl rt"> 78.89</td>
<td class="s10 cl rt"><a href="mod952_28.html#inst_tag_47893_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod952_28.html#inst_tag_47893_Toggle" > 36.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_28.html#inst_tag_47893_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_28.html#inst_tag_47897"  onclick="showContent('inst_tag_47897')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[38].clicintattr_lsb_dfflr</a></td>
<td class="s7 cl rt"> 78.89</td>
<td class="s10 cl rt"><a href="mod952_28.html#inst_tag_47897_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod952_28.html#inst_tag_47897_Toggle" > 36.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_28.html#inst_tag_47897_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_28.html#inst_tag_47901"  onclick="showContent('inst_tag_47901')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[39].clicintattr_lsb_dfflr</a></td>
<td class="s7 cl rt"> 78.89</td>
<td class="s10 cl rt"><a href="mod952_28.html#inst_tag_47901_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod952_28.html#inst_tag_47901_Toggle" > 36.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_28.html#inst_tag_47901_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_28.html#inst_tag_47905"  onclick="showContent('inst_tag_47905')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[40].clicintattr_lsb_dfflr</a></td>
<td class="s7 cl rt"> 78.89</td>
<td class="s10 cl rt"><a href="mod952_28.html#inst_tag_47905_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod952_28.html#inst_tag_47905_Toggle" > 36.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_28.html#inst_tag_47905_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_29.html#inst_tag_47909"  onclick="showContent('inst_tag_47909')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[41].clicintattr_lsb_dfflr</a></td>
<td class="s7 cl rt"> 78.89</td>
<td class="s10 cl rt"><a href="mod952_29.html#inst_tag_47909_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod952_29.html#inst_tag_47909_Toggle" > 36.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_29.html#inst_tag_47909_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_29.html#inst_tag_47913"  onclick="showContent('inst_tag_47913')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[42].clicintattr_lsb_dfflr</a></td>
<td class="s7 cl rt"> 78.89</td>
<td class="s10 cl rt"><a href="mod952_29.html#inst_tag_47913_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod952_29.html#inst_tag_47913_Toggle" > 36.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_29.html#inst_tag_47913_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_29.html#inst_tag_47917"  onclick="showContent('inst_tag_47917')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[43].clicintattr_lsb_dfflr</a></td>
<td class="s7 cl rt"> 78.89</td>
<td class="s10 cl rt"><a href="mod952_29.html#inst_tag_47917_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod952_29.html#inst_tag_47917_Toggle" > 36.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_29.html#inst_tag_47917_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_30.html#inst_tag_47921"  onclick="showContent('inst_tag_47921')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[44].clicintattr_lsb_dfflr</a></td>
<td class="s7 cl rt"> 78.89</td>
<td class="s10 cl rt"><a href="mod952_30.html#inst_tag_47921_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod952_30.html#inst_tag_47921_Toggle" > 36.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_30.html#inst_tag_47921_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_30.html#inst_tag_47925"  onclick="showContent('inst_tag_47925')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[45].clicintattr_lsb_dfflr</a></td>
<td class="s7 cl rt"> 78.89</td>
<td class="s10 cl rt"><a href="mod952_30.html#inst_tag_47925_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod952_30.html#inst_tag_47925_Toggle" > 36.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_30.html#inst_tag_47925_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_30.html#inst_tag_47929"  onclick="showContent('inst_tag_47929')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[46].clicintattr_lsb_dfflr</a></td>
<td class="s7 cl rt"> 78.89</td>
<td class="s10 cl rt"><a href="mod952_30.html#inst_tag_47929_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod952_30.html#inst_tag_47929_Toggle" > 36.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_30.html#inst_tag_47929_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_30.html#inst_tag_47933"  onclick="showContent('inst_tag_47933')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[47].clicintattr_lsb_dfflr</a></td>
<td class="s7 cl rt"> 78.89</td>
<td class="s10 cl rt"><a href="mod952_30.html#inst_tag_47933_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod952_30.html#inst_tag_47933_Toggle" > 36.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_30.html#inst_tag_47933_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_31.html#inst_tag_47937"  onclick="showContent('inst_tag_47937')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[48].clicintattr_lsb_dfflr</a></td>
<td class="s7 cl rt"> 78.89</td>
<td class="s10 cl rt"><a href="mod952_31.html#inst_tag_47937_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod952_31.html#inst_tag_47937_Toggle" > 36.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_31.html#inst_tag_47937_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_31.html#inst_tag_47941"  onclick="showContent('inst_tag_47941')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[49].clicintattr_lsb_dfflr</a></td>
<td class="s7 cl rt"> 78.89</td>
<td class="s10 cl rt"><a href="mod952_31.html#inst_tag_47941_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod952_31.html#inst_tag_47941_Toggle" > 36.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_31.html#inst_tag_47941_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_6.html#inst_tag_47594"  onclick="showContent('inst_tag_47594')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[4].gen_rfno0.rf_dfflr</a></td>
<td class="s7 cl rt"> 79.60</td>
<td class="s10 cl rt"><a href="mod952_6.html#inst_tag_47594_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod952_6.html#inst_tag_47594_Toggle" > 38.81</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_6.html#inst_tag_47594_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_21.html#inst_tag_47794"  onclick="showContent('inst_tag_47794')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[11].clicintattr_lsb_dfflr</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt"><a href="mod952_21.html#inst_tag_47794_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_21.html#inst_tag_47794_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_21.html#inst_tag_47794_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_22.html#inst_tag_47813"  onclick="showContent('inst_tag_47813')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[17].clicintattr_lsb_dfflr</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt"><a href="mod952_22.html#inst_tag_47813_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_22.html#inst_tag_47813_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_22.html#inst_tag_47813_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_14.html#inst_tag_47706"  onclick="showContent('inst_tag_47706')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.u_n22_pmon_mcycle.count_dfflr</a></td>
<td class="s8 cl rt"> 80.93</td>
<td class="s10 cl rt"><a href="mod952_14.html#inst_tag_47706_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod952_14.html#inst_tag_47706_Toggle" > 76.12</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_14.html#inst_tag_47706_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_14.html#inst_tag_47700"  onclick="showContent('inst_tag_47700')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.xstatus_ptyp_dfflr</a></td>
<td class="s8 cl rt"> 80.95</td>
<td class="s10 cl rt"><a href="mod952_14.html#inst_tag_47700_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_14.html#inst_tag_47700_Toggle" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_14.html#inst_tag_47700_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_16.html#inst_tag_47726"  onclick="showContent('inst_tag_47726')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.ptyp2_dfflr</a></td>
<td class="s8 cl rt"> 80.95</td>
<td class="s10 cl rt"><a href="mod952_16.html#inst_tag_47726_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_16.html#inst_tag_47726_Toggle" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_16.html#inst_tag_47726_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_16.html#inst_tag_47729"  onclick="showContent('inst_tag_47729')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.ptyp1_dfflr</a></td>
<td class="s8 cl rt"> 80.95</td>
<td class="s10 cl rt"><a href="mod952_16.html#inst_tag_47729_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_16.html#inst_tag_47729_Toggle" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_16.html#inst_tag_47729_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_7.html#inst_tag_47599"  onclick="showContent('inst_tag_47599')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[9].gen_rfno0.rf_dfflr</a></td>
<td class="s8 cl rt"> 83.08</td>
<td class="s10 cl rt"><a href="mod952_7.html#inst_tag_47599_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod952_7.html#inst_tag_47599_Toggle" > 49.25</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_7.html#inst_tag_47599_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_11.html#inst_tag_47666"  onclick="showContent('inst_tag_47666')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.badaddr_dfflr</a></td>
<td class="s8 cl rt"> 84.08</td>
<td class="s10 cl rt"><a href="mod952_11.html#inst_tag_47666_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod952_11.html#inst_tag_47666_Toggle" > 52.24</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_11.html#inst_tag_47666_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_9.html#inst_tag_47629"  onclick="showContent('inst_tag_47629')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_alu.u_n22_exu_alu_muldiv.muldiv_state_dfflr</a></td>
<td class="s8 cl rt"> 85.19</td>
<td class="s10 cl rt"><a href="mod952_9.html#inst_tag_47629_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod952_9.html#inst_tag_47629_Toggle" > 55.56</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_9.html#inst_tag_47629_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_11.html#inst_tag_47665"  onclick="showContent('inst_tag_47665')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.cause_exccode_dfflr</a></td>
<td class="s8 cl rt"> 86.42</td>
<td class="s10 cl rt"><a href="mod952_11.html#inst_tag_47665_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod952_11.html#inst_tag_47665_Toggle" > 59.26</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_11.html#inst_tag_47665_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_14.html#inst_tag_47708"  onclick="showContent('inst_tag_47708')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.u_n22_pmon_minstret.count_dfflr</a></td>
<td class="s8 cl rt"> 86.57</td>
<td class="s10 cl rt"><a href="mod952_14.html#inst_tag_47708_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod952_14.html#inst_tag_47708_Toggle" > 59.70</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_14.html#inst_tag_47708_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_3.html#inst_tag_47546"  onclick="showContent('inst_tag_47546')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.dly_flush_fencei_dfflr</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod952_3.html#inst_tag_47546_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_3.html#inst_tag_47546_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_3.html#inst_tag_47546_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_3.html#inst_tag_47550"  onclick="showContent('inst_tag_47550')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.ifu_pmperr_dfflr</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod952_3.html#inst_tag_47550_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_3.html#inst_tag_47550_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_3.html#inst_tag_47550_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_3.html#inst_tag_47551"  onclick="showContent('inst_tag_47551')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.ifu_err_dfflr</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod952_3.html#inst_tag_47551_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_3.html#inst_tag_47551_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_3.html#inst_tag_47551_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_3.html#inst_tag_47555"  onclick="showContent('inst_tag_47555')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.ir_muldiv_b2b_dfflr</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod952_3.html#inst_tag_47555_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_3.html#inst_tag_47555_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_3.html#inst_tag_47555_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_4.html#inst_tag_47560"  onclick="showContent('inst_tag_47560')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.ifu_replaced_dfflr</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod952_4.html#inst_tag_47560_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_4.html#inst_tag_47560_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_4.html#inst_tag_47560_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_4.html#inst_tag_47564"  onclick="showContent('inst_tag_47564')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.ifu_pc_dmode_dfflr</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod952_4.html#inst_tag_47564_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_4.html#inst_tag_47564_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_4.html#inst_tag_47564_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_4.html#inst_tag_47569"  onclick="showContent('inst_tag_47569')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.pc_dmode_dfflr</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod952_4.html#inst_tag_47569_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_4.html#inst_tag_47569_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_4.html#inst_tag_47569_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_5.html#inst_tag_47572"  onclick="showContent('inst_tag_47572')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.replaced_dfflr</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod952_5.html#inst_tag_47572_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_5.html#inst_tag_47572_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_5.html#inst_tag_47572_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_5.html#inst_tag_47578"  onclick="showContent('inst_tag_47578')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ift2icb.ifu_req_dmode_dfflr</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod952_5.html#inst_tag_47578_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_5.html#inst_tag_47578_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_5.html#inst_tag_47578_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_5.html#inst_tag_47583"  onclick="showContent('inst_tag_47583')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ift2icb.rsp_err_dfflr</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod952_5.html#inst_tag_47583_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_5.html#inst_tag_47583_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_5.html#inst_tag_47583_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_6.html#inst_tag_47584"  onclick="showContent('inst_tag_47584')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ift2icb.rsp_pmperr_dfflr</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod952_6.html#inst_tag_47584_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_6.html#inst_tag_47584_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_6.html#inst_tag_47584_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_6.html#inst_tag_47586"  onclick="showContent('inst_tag_47586')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ift2icb.leftover_err_dfflr</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod952_6.html#inst_tag_47586_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_6.html#inst_tag_47586_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_6.html#inst_tag_47586_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_6.html#inst_tag_47587"  onclick="showContent('inst_tag_47587')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ift2icb.leftover_pmperr_dfflr</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod952_6.html#inst_tag_47587_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_6.html#inst_tag_47587_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_6.html#inst_tag_47587_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_6.html#inst_tag_47588"  onclick="showContent('inst_tag_47588')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_icbctrl.icb2ilm_dfflr</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod952_6.html#inst_tag_47588_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_6.html#inst_tag_47588_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_6.html#inst_tag_47588_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_6.html#inst_tag_47590"  onclick="showContent('inst_tag_47590')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_icbctrl.icb_pmperr_dfflr</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod952_6.html#inst_tag_47590_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_6.html#inst_tag_47590_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_6.html#inst_tag_47590_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_9.html#inst_tag_47626"  onclick="showContent('inst_tag_47626')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_oitf.gen_oitf_entries[0].rdfpu_dfflr</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod952_9.html#inst_tag_47626_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_9.html#inst_tag_47626_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_9.html#inst_tag_47626_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_9.html#inst_tag_47635"  onclick="showContent('inst_tag_47635')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_commit.u_n22_exu_excp.wfi_flag_dfflr</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod952_9.html#inst_tag_47635_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_9.html#inst_tag_47635_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_9.html#inst_tag_47635_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_14.html#inst_tag_47704"  onclick="showContent('inst_tag_47704')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.xstatus_pften_dfflr</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod952_14.html#inst_tag_47704_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_14.html#inst_tag_47704_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_14.html#inst_tag_47704_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_14.html#inst_tag_47705"  onclick="showContent('inst_tag_47705')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.xstatus_ppften_dfflr</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod952_14.html#inst_tag_47705_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_14.html#inst_tag_47705_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_14.html#inst_tag_47705_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_16.html#inst_tag_47727"  onclick="showContent('inst_tag_47727')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.ppften2_dfflr</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod952_16.html#inst_tag_47727_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_16.html#inst_tag_47727_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_16.html#inst_tag_47727_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_16.html#inst_tag_47728"  onclick="showContent('inst_tag_47728')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.pdme2_dfflr</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod952_16.html#inst_tag_47728_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_16.html#inst_tag_47728_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_16.html#inst_tag_47728_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_16.html#inst_tag_47730"  onclick="showContent('inst_tag_47730')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.ppften1_dfflr</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod952_16.html#inst_tag_47730_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_16.html#inst_tag_47730_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_16.html#inst_tag_47730_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_16.html#inst_tag_47731"  onclick="showContent('inst_tag_47731')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.pdme1_dfflr</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod952_16.html#inst_tag_47731_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_16.html#inst_tag_47731_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_16.html#inst_tag_47731_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_10.html#inst_tag_47651"  onclick="showContent('inst_tag_47651')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.mtvt_dfflr</a></td>
<td class="s8 cl rt"> 88.56</td>
<td class="s10 cl rt"><a href="mod952_10.html#inst_tag_47651_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952_10.html#inst_tag_47651_Toggle" > 65.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_10.html#inst_tag_47651_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_7.html#inst_tag_47606"  onclick="showContent('inst_tag_47606')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[16].gen_rfno0.rf_dfflr</a></td>
<td class="s9 cl rt"> 90.05</td>
<td class="s10 cl rt"><a href="mod952_7.html#inst_tag_47606_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod952_7.html#inst_tag_47606_Toggle" > 70.15</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_7.html#inst_tag_47606_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_8.html#inst_tag_47619"  onclick="showContent('inst_tag_47619')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[29].gen_rfno0.rf_dfflr</a></td>
<td class="s9 cl rt"> 90.05</td>
<td class="s10 cl rt"><a href="mod952_8.html#inst_tag_47619_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod952_8.html#inst_tag_47619_Toggle" > 70.15</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_8.html#inst_tag_47619_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_14.html#inst_tag_47699"  onclick="showContent('inst_tag_47699')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.xstatus_typ_dfflr</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod952_14.html#inst_tag_47699_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod952_14.html#inst_tag_47699_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_14.html#inst_tag_47699_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_21.html#inst_tag_47797"  onclick="showContent('inst_tag_47797')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[11].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod952_21.html#inst_tag_47797_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod952_21.html#inst_tag_47797_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_21.html#inst_tag_47797_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_22.html#inst_tag_47816"  onclick="showContent('inst_tag_47816')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[17].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod952_22.html#inst_tag_47816_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod952_22.html#inst_tag_47816_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_22.html#inst_tag_47816_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_23.html#inst_tag_47824"  onclick="showContent('inst_tag_47824')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[19].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod952_23.html#inst_tag_47824_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod952_23.html#inst_tag_47824_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_23.html#inst_tag_47824_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_23.html#inst_tag_47828"  onclick="showContent('inst_tag_47828')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[20].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod952_23.html#inst_tag_47828_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod952_23.html#inst_tag_47828_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_23.html#inst_tag_47828_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_23.html#inst_tag_47832"  onclick="showContent('inst_tag_47832')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[21].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod952_23.html#inst_tag_47832_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod952_23.html#inst_tag_47832_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_23.html#inst_tag_47832_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_24.html#inst_tag_47836"  onclick="showContent('inst_tag_47836')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[22].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod952_24.html#inst_tag_47836_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod952_24.html#inst_tag_47836_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_24.html#inst_tag_47836_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_24.html#inst_tag_47840"  onclick="showContent('inst_tag_47840')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[23].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod952_24.html#inst_tag_47840_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod952_24.html#inst_tag_47840_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_24.html#inst_tag_47840_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_24.html#inst_tag_47844"  onclick="showContent('inst_tag_47844')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[24].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod952_24.html#inst_tag_47844_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod952_24.html#inst_tag_47844_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_24.html#inst_tag_47844_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_24.html#inst_tag_47848"  onclick="showContent('inst_tag_47848')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[25].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod952_24.html#inst_tag_47848_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod952_24.html#inst_tag_47848_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_24.html#inst_tag_47848_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_25.html#inst_tag_47852"  onclick="showContent('inst_tag_47852')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[26].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod952_25.html#inst_tag_47852_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod952_25.html#inst_tag_47852_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_25.html#inst_tag_47852_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_25.html#inst_tag_47856"  onclick="showContent('inst_tag_47856')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[27].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod952_25.html#inst_tag_47856_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod952_25.html#inst_tag_47856_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_25.html#inst_tag_47856_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_25.html#inst_tag_47860"  onclick="showContent('inst_tag_47860')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[28].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod952_25.html#inst_tag_47860_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod952_25.html#inst_tag_47860_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_25.html#inst_tag_47860_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_26.html#inst_tag_47864"  onclick="showContent('inst_tag_47864')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[29].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod952_26.html#inst_tag_47864_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod952_26.html#inst_tag_47864_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_26.html#inst_tag_47864_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_26.html#inst_tag_47868"  onclick="showContent('inst_tag_47868')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[30].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod952_26.html#inst_tag_47868_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod952_26.html#inst_tag_47868_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_26.html#inst_tag_47868_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_26.html#inst_tag_47872"  onclick="showContent('inst_tag_47872')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[31].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod952_26.html#inst_tag_47872_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod952_26.html#inst_tag_47872_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_26.html#inst_tag_47872_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_26.html#inst_tag_47876"  onclick="showContent('inst_tag_47876')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[32].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod952_26.html#inst_tag_47876_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod952_26.html#inst_tag_47876_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_26.html#inst_tag_47876_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_27.html#inst_tag_47880"  onclick="showContent('inst_tag_47880')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[33].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod952_27.html#inst_tag_47880_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod952_27.html#inst_tag_47880_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_27.html#inst_tag_47880_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_27.html#inst_tag_47884"  onclick="showContent('inst_tag_47884')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[34].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod952_27.html#inst_tag_47884_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod952_27.html#inst_tag_47884_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_27.html#inst_tag_47884_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_27.html#inst_tag_47888"  onclick="showContent('inst_tag_47888')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[35].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod952_27.html#inst_tag_47888_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod952_27.html#inst_tag_47888_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_27.html#inst_tag_47888_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_28.html#inst_tag_47892"  onclick="showContent('inst_tag_47892')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[36].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod952_28.html#inst_tag_47892_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod952_28.html#inst_tag_47892_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_28.html#inst_tag_47892_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_28.html#inst_tag_47896"  onclick="showContent('inst_tag_47896')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[37].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod952_28.html#inst_tag_47896_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod952_28.html#inst_tag_47896_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_28.html#inst_tag_47896_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_28.html#inst_tag_47900"  onclick="showContent('inst_tag_47900')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[38].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod952_28.html#inst_tag_47900_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod952_28.html#inst_tag_47900_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_28.html#inst_tag_47900_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_28.html#inst_tag_47904"  onclick="showContent('inst_tag_47904')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[39].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod952_28.html#inst_tag_47904_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod952_28.html#inst_tag_47904_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_28.html#inst_tag_47904_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_29.html#inst_tag_47908"  onclick="showContent('inst_tag_47908')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[40].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod952_29.html#inst_tag_47908_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod952_29.html#inst_tag_47908_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_29.html#inst_tag_47908_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_29.html#inst_tag_47912"  onclick="showContent('inst_tag_47912')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[41].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod952_29.html#inst_tag_47912_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod952_29.html#inst_tag_47912_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_29.html#inst_tag_47912_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_29.html#inst_tag_47916"  onclick="showContent('inst_tag_47916')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[42].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod952_29.html#inst_tag_47916_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod952_29.html#inst_tag_47916_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_29.html#inst_tag_47916_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_30.html#inst_tag_47920"  onclick="showContent('inst_tag_47920')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[43].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod952_30.html#inst_tag_47920_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod952_30.html#inst_tag_47920_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_30.html#inst_tag_47920_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_30.html#inst_tag_47924"  onclick="showContent('inst_tag_47924')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[44].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod952_30.html#inst_tag_47924_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod952_30.html#inst_tag_47924_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_30.html#inst_tag_47924_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_30.html#inst_tag_47928"  onclick="showContent('inst_tag_47928')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[45].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod952_30.html#inst_tag_47928_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod952_30.html#inst_tag_47928_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_30.html#inst_tag_47928_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_30.html#inst_tag_47932"  onclick="showContent('inst_tag_47932')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[46].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod952_30.html#inst_tag_47932_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod952_30.html#inst_tag_47932_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_30.html#inst_tag_47932_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_31.html#inst_tag_47936"  onclick="showContent('inst_tag_47936')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[47].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod952_31.html#inst_tag_47936_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod952_31.html#inst_tag_47936_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_31.html#inst_tag_47936_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_31.html#inst_tag_47940"  onclick="showContent('inst_tag_47940')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[48].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod952_31.html#inst_tag_47940_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod952_31.html#inst_tag_47940_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_31.html#inst_tag_47940_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_31.html#inst_tag_47944"  onclick="showContent('inst_tag_47944')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[49].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod952_31.html#inst_tag_47944_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod952_31.html#inst_tag_47944_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_31.html#inst_tag_47944_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_6.html#inst_tag_47593"  onclick="showContent('inst_tag_47593')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[3].gen_rfno0.rf_dfflr</a></td>
<td class="s9 cl rt"> 90.80</td>
<td class="s10 cl rt"><a href="mod952_6.html#inst_tag_47593_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod952_6.html#inst_tag_47593_Toggle" > 72.39</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_6.html#inst_tag_47593_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_32.html#inst_tag_47951"  onclick="showContent('inst_tag_47951')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_tmr_top.u_n22_tmr_main.mtimel_dfflr</a></td>
<td class="s9 cl rt"> 91.54</td>
<td class="s10 cl rt"><a href="mod952_32.html#inst_tag_47951_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod952_32.html#inst_tag_47951_Toggle" > 74.63</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_32.html#inst_tag_47951_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_8.html#inst_tag_47618"  onclick="showContent('inst_tag_47618')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[28].gen_rfno0.rf_dfflr</a></td>
<td class="s9 cl rt"> 92.54</td>
<td class="s10 cl rt"><a href="mod952_8.html#inst_tag_47618_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod952_8.html#inst_tag_47618_Toggle" > 77.61</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_8.html#inst_tag_47618_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_7.html#inst_tag_47607"  onclick="showContent('inst_tag_47607')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[17].gen_rfno0.rf_dfflr</a></td>
<td class="s9 cl rt"> 92.79</td>
<td class="s10 cl rt"><a href="mod952_7.html#inst_tag_47607_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod952_7.html#inst_tag_47607_Toggle" > 78.36</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_7.html#inst_tag_47607_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_0.html#inst_tag_47501"  onclick="showContent('inst_tag_47501')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_irq_sync.nmi_irq_dfflr</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod952_0.html#inst_tag_47501_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod952_0.html#inst_tag_47501_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_0.html#inst_tag_47501_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_3.html#inst_tag_47552"  onclick="showContent('inst_tag_47552')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.ifu_err_btm_dfflr</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod952_3.html#inst_tag_47552_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod952_3.html#inst_tag_47552_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_3.html#inst_tag_47552_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_5.html#inst_tag_47573"  onclick="showContent('inst_tag_47573')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.out_flag_dfflr</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod952_5.html#inst_tag_47573_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod952_5.html#inst_tag_47573_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_5.html#inst_tag_47573_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_6.html#inst_tag_47589"  onclick="showContent('inst_tag_47589')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_icbctrl.icb2mem_dfflr</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod952_6.html#inst_tag_47589_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod952_6.html#inst_tag_47589_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_6.html#inst_tag_47589_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_9.html#inst_tag_47627"  onclick="showContent('inst_tag_47627')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_oitf.gen_oitf_entries[0].rdsp_dfflr</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod952_9.html#inst_tag_47627_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod952_9.html#inst_tag_47627_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_9.html#inst_tag_47627_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_11.html#inst_tag_47659"  onclick="showContent('inst_tag_47659')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.mtvec_dfflr</a></td>
<td class="s9 cl rt"> 93.53</td>
<td class="s10 cl rt"><a href="mod952_11.html#inst_tag_47659_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod952_11.html#inst_tag_47659_Toggle" > 80.60</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_11.html#inst_tag_47659_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_6.html#inst_tag_47592"  onclick="showContent('inst_tag_47592')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[2].gen_rfno0.rf_dfflr</a></td>
<td class="s9 cl rt"> 95.02</td>
<td class="s10 cl rt"><a href="mod952_6.html#inst_tag_47592_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod952_6.html#inst_tag_47592_Toggle" > 85.07</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_6.html#inst_tag_47592_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_9.html#inst_tag_47630"  onclick="showContent('inst_tag_47630')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_alu.u_n22_exu_alu_muldiv.exec_cnt_dfflr</a></td>
<td class="s9 cl rt"> 95.56</td>
<td class="s10 cl rt"><a href="mod952_9.html#inst_tag_47630_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod952_9.html#inst_tag_47630_Toggle" > 86.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_9.html#inst_tag_47630_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_11.html#inst_tag_47662"  onclick="showContent('inst_tag_47662')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.cause_msb_dfflr</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod952_11.html#inst_tag_47662_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod952_11.html#inst_tag_47662_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_11.html#inst_tag_47662_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_4.html#inst_tag_47562"  onclick="showContent('inst_tag_47562')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.ifu_pc_dfflr</a></td>
<td class="s9 cl rt"> 97.01</td>
<td class="s10 cl rt"><a href="mod952_4.html#inst_tag_47562_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod952_4.html#inst_tag_47562_Toggle" > 91.04</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_4.html#inst_tag_47562_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_5.html#inst_tag_47579"  onclick="showContent('inst_tag_47579')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ift2icb.icb_addr_dfflr</a></td>
<td class="s9 cl rt"> 97.01</td>
<td class="s10 cl rt"><a href="mod952_5.html#inst_tag_47579_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod952_5.html#inst_tag_47579_Toggle" > 91.04</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_5.html#inst_tag_47579_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_11.html#inst_tag_47661"  onclick="showContent('inst_tag_47661')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.epc_dfflr</a></td>
<td class="s9 cl rt"> 97.26</td>
<td class="s10 cl rt"><a href="mod952_11.html#inst_tag_47661_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod952_11.html#inst_tag_47661_Toggle" > 91.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_11.html#inst_tag_47661_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_4.html#inst_tag_47567"  onclick="showContent('inst_tag_47567')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.pc_dfflr</a></td>
<td class="s9 cl rt"> 98.01</td>
<td class="s10 cl rt"><a href="mod952_4.html#inst_tag_47567_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod952_4.html#inst_tag_47567_Toggle" > 94.03</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_4.html#inst_tag_47567_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_6.html#inst_tag_47591"  onclick="showContent('inst_tag_47591')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[1].gen_rfno0.rf_dfflr</a></td>
<td class="s9 cl rt"> 98.51</td>
<td class="s10 cl rt"><a href="mod952_6.html#inst_tag_47591_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod952_6.html#inst_tag_47591_Toggle" > 95.52</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_6.html#inst_tag_47591_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_6.html#inst_tag_47596"  onclick="showContent('inst_tag_47596')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[6].gen_rfno0.rf_dfflr</a></td>
<td class="s9 cl rt"> 99.00</td>
<td class="s10 cl rt"><a href="mod952_6.html#inst_tag_47596_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod952_6.html#inst_tag_47596_Toggle" > 97.01</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_6.html#inst_tag_47596_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_3.html#inst_tag_47543"  onclick="showContent('inst_tag_47543')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.reset_req_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_3.html#inst_tag_47543_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_3.html#inst_tag_47543_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_3.html#inst_tag_47543_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_3.html#inst_tag_47545"  onclick="showContent('inst_tag_47545')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.dly_flush_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_3.html#inst_tag_47545_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_3.html#inst_tag_47545_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_3.html#inst_tag_47545_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_3.html#inst_tag_47547"  onclick="showContent('inst_tag_47547')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.vfetch_1st_rsp_phase_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_3.html#inst_tag_47547_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_3.html#inst_tag_47547_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_3.html#inst_tag_47547_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_3.html#inst_tag_47548"  onclick="showContent('inst_tag_47548')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.ir_valid_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_3.html#inst_tag_47548_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_3.html#inst_tag_47548_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_3.html#inst_tag_47548_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_3.html#inst_tag_47549"  onclick="showContent('inst_tag_47549')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.ir_pc_vld_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_3.html#inst_tag_47549_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_3.html#inst_tag_47549_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_3.html#inst_tag_47549_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_3.html#inst_tag_47553"  onclick="showContent('inst_tag_47553')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.ifu_prdt_taken_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_3.html#inst_tag_47553_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_3.html#inst_tag_47553_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_3.html#inst_tag_47553_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_4.html#inst_tag_47556"  onclick="showContent('inst_tag_47556')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.ifu_hi_ir_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_4.html#inst_tag_47556_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_4.html#inst_tag_47556_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_4.html#inst_tag_47556_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_4.html#inst_tag_47557"  onclick="showContent('inst_tag_47557')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.ifu_lo_ir_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_4.html#inst_tag_47557_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_4.html#inst_tag_47557_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_4.html#inst_tag_47557_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_4.html#inst_tag_47558"  onclick="showContent('inst_tag_47558')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.ir_rs1idx_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_4.html#inst_tag_47558_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_4.html#inst_tag_47558_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_4.html#inst_tag_47558_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_4.html#inst_tag_47559"  onclick="showContent('inst_tag_47559')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.ir_rs2idx_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_4.html#inst_tag_47559_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_4.html#inst_tag_47559_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_4.html#inst_tag_47559_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_4.html#inst_tag_47563"  onclick="showContent('inst_tag_47563')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.ifu_pc_mmode_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_4.html#inst_tag_47563_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_4.html#inst_tag_47563_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_4.html#inst_tag_47563_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_4.html#inst_tag_47565"  onclick="showContent('inst_tag_47565')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.u_n22_ifu_litebpu.rs1xn_rdrf_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_4.html#inst_tag_47565_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_4.html#inst_tag_47565_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_4.html#inst_tag_47565_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_4.html#inst_tag_47566"  onclick="showContent('inst_tag_47566')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.minhv_clear_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_4.html#inst_tag_47566_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_4.html#inst_tag_47566_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_4.html#inst_tag_47566_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_4.html#inst_tag_47568"  onclick="showContent('inst_tag_47568')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.pc_mmode_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_4.html#inst_tag_47568_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_4.html#inst_tag_47568_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_4.html#inst_tag_47568_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_5.html#inst_tag_47570"  onclick="showContent('inst_tag_47570')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.pc_vmode_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_5.html#inst_tag_47570_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_5.html#inst_tag_47570_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_5.html#inst_tag_47570_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_5.html#inst_tag_47571"  onclick="showContent('inst_tag_47571')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.pc_vmode_2nd_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_5.html#inst_tag_47571_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_5.html#inst_tag_47571_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_5.html#inst_tag_47571_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_5.html#inst_tag_47574"  onclick="showContent('inst_tag_47574')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ift2icb.req_need_2uop_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_5.html#inst_tag_47574_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_5.html#inst_tag_47574_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_5.html#inst_tag_47574_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_5.html#inst_tag_47575"  onclick="showContent('inst_tag_47575')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ift2icb.req_need_0uop_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_5.html#inst_tag_47575_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_5.html#inst_tag_47575_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_5.html#inst_tag_47575_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_5.html#inst_tag_47576"  onclick="showContent('inst_tag_47576')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ift2icb.req_unalgn_seq_1uop_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_5.html#inst_tag_47576_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_5.html#inst_tag_47576_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_5.html#inst_tag_47576_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_5.html#inst_tag_47577"  onclick="showContent('inst_tag_47577')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ift2icb.ifu_req_mmode_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_5.html#inst_tag_47577_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_5.html#inst_tag_47577_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_5.html#inst_tag_47577_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_5.html#inst_tag_47580"  onclick="showContent('inst_tag_47580')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ift2icb.icb_state_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_5.html#inst_tag_47580_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_5.html#inst_tag_47580_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_5.html#inst_tag_47580_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_5.html#inst_tag_47581"  onclick="showContent('inst_tag_47581')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ift2icb.icb_rsp_vld_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_5.html#inst_tag_47581_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_5.html#inst_tag_47581_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_5.html#inst_tag_47581_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_5.html#inst_tag_47582"  onclick="showContent('inst_tag_47582')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ift2icb.rsp_rdata_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_5.html#inst_tag_47582_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_5.html#inst_tag_47582_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_5.html#inst_tag_47582_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_6.html#inst_tag_47585"  onclick="showContent('inst_tag_47585')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ift2icb.leftover_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_6.html#inst_tag_47585_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_6.html#inst_tag_47585_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_6.html#inst_tag_47585_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_6.html#inst_tag_47595"  onclick="showContent('inst_tag_47595')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[5].gen_rfno0.rf_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_6.html#inst_tag_47595_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_6.html#inst_tag_47595_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_6.html#inst_tag_47595_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_7.html#inst_tag_47598"  onclick="showContent('inst_tag_47598')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[8].gen_rfno0.rf_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_7.html#inst_tag_47598_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_7.html#inst_tag_47598_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_7.html#inst_tag_47598_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_7.html#inst_tag_47600"  onclick="showContent('inst_tag_47600')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[10].gen_rfno0.rf_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_7.html#inst_tag_47600_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_7.html#inst_tag_47600_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_7.html#inst_tag_47600_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_7.html#inst_tag_47601"  onclick="showContent('inst_tag_47601')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[11].gen_rfno0.rf_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_7.html#inst_tag_47601_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_7.html#inst_tag_47601_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_7.html#inst_tag_47601_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_7.html#inst_tag_47602"  onclick="showContent('inst_tag_47602')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[12].gen_rfno0.rf_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_7.html#inst_tag_47602_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_7.html#inst_tag_47602_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_7.html#inst_tag_47602_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_7.html#inst_tag_47603"  onclick="showContent('inst_tag_47603')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[13].gen_rfno0.rf_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_7.html#inst_tag_47603_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_7.html#inst_tag_47603_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_7.html#inst_tag_47603_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_7.html#inst_tag_47604"  onclick="showContent('inst_tag_47604')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[14].gen_rfno0.rf_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_7.html#inst_tag_47604_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_7.html#inst_tag_47604_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_7.html#inst_tag_47604_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_7.html#inst_tag_47605"  onclick="showContent('inst_tag_47605')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[15].gen_rfno0.rf_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_7.html#inst_tag_47605_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_7.html#inst_tag_47605_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_7.html#inst_tag_47605_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_8.html#inst_tag_47623"  onclick="showContent('inst_tag_47623')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_oitf.gen_oitf_entries[0].vld_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_8.html#inst_tag_47623_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_8.html#inst_tag_47623_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_8.html#inst_tag_47623_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_8.html#inst_tag_47624"  onclick="showContent('inst_tag_47624')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_oitf.gen_oitf_entries[0].rdidx_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_8.html#inst_tag_47624_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_8.html#inst_tag_47624_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_8.html#inst_tag_47624_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_8.html#inst_tag_47625"  onclick="showContent('inst_tag_47625')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_oitf.gen_oitf_entries[0].rdwen_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_8.html#inst_tag_47625_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_8.html#inst_tag_47625_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_8.html#inst_tag_47625_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_9.html#inst_tag_47628"  onclick="showContent('inst_tag_47628')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_alu.u_n22_exu_alu_muldiv.flushed_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_9.html#inst_tag_47628_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_9.html#inst_tag_47628_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_9.html#inst_tag_47628_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_9.html#inst_tag_47631"  onclick="showContent('inst_tag_47631')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_alu.u_n22_exu_alu_muldiv.part_prdt_sft1_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_9.html#inst_tag_47631_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_9.html#inst_tag_47631_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_9.html#inst_tag_47631_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_9.html#inst_tag_47632"  onclick="showContent('inst_tag_47632')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_alu.u_n22_exu_alu_muldiv.part_remd_sft1_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_9.html#inst_tag_47632_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_9.html#inst_tag_47632_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_9.html#inst_tag_47632_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_10.html#inst_tag_47649"  onclick="showContent('inst_tag_47649')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.status_mie_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_10.html#inst_tag_47649_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_10.html#inst_tag_47649_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_10.html#inst_tag_47649_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_10.html#inst_tag_47650"  onclick="showContent('inst_tag_47650')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.status_mpie_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_10.html#inst_tag_47650_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_10.html#inst_tag_47650_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_10.html#inst_tag_47650_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_11.html#inst_tag_47663"  onclick="showContent('inst_tag_47663')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.cause_minhv_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_11.html#inst_tag_47663_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_11.html#inst_tag_47663_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_11.html#inst_tag_47663_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_17.html#inst_tag_47740"  onclick="showContent('inst_tag_47740')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_lsu.u_n22_lsu_ctrl.u_n22_lsu_splt_stage.gen_dp_gt_0.vld_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_17.html#inst_tag_47740_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_17.html#inst_tag_47740_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_17.html#inst_tag_47740_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_17.html#inst_tag_47741"  onclick="showContent('inst_tag_47741')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_biu.u_biu_icb_arbt.gen_arbt_num_gt_1.gen_dp_1.u_n22_gnrl_rspid_fifo.gen_dp_gt_0.vld_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_17.html#inst_tag_47741_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_17.html#inst_tag_47741_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_17.html#inst_tag_47741_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_17.html#inst_tag_47742"  onclick="showContent('inst_tag_47742')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_biu.u_biu_icb_buffer.outs_cnt_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_17.html#inst_tag_47742_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_17.html#inst_tag_47742_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_17.html#inst_tag_47742_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_17.html#inst_tag_47743"  onclick="showContent('inst_tag_47743')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_biu.u_biu_icb_buffer.o_outs_cnt_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_17.html#inst_tag_47743_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_17.html#inst_tag_47743_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_17.html#inst_tag_47743_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_17.html#inst_tag_47744"  onclick="showContent('inst_tag_47744')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_biu.u_biu_icb_splt.gen_splt_num_gt_1.gen_fifo_dp_1.u_n22_gnrl_rspid_fifo.gen_dp_gt_0.vld_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_17.html#inst_tag_47744_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_17.html#inst_tag_47744_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_17.html#inst_tag_47744_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_17.html#inst_tag_47745"  onclick="showContent('inst_tag_47745')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_biu.u_mem_icb2ahbl.ahbl_hwdata_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_17.html#inst_tag_47745_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_17.html#inst_tag_47745_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_17.html#inst_tag_47745_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_17.html#inst_tag_47748"  onclick="showContent('inst_tag_47748')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_lbiu.u_lbiu_icb_buffer.u_n22_gnrl_cmd_fifo.gen_dp_gt0.vec_31_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_17.html#inst_tag_47748_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_17.html#inst_tag_47748_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_17.html#inst_tag_47748_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_17.html#inst_tag_47749"  onclick="showContent('inst_tag_47749')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_lbiu.u_lbiu_icb_buffer.outs_cnt_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_17.html#inst_tag_47749_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_17.html#inst_tag_47749_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_17.html#inst_tag_47749_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_18.html#inst_tag_47755"  onclick="showContent('inst_tag_47755')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dlm_ctrl.u_n22_icb_ctrl.u_n22_lm_sram_ctrl.u_e1_stage.gen_dp_gt_0.vld_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_18.html#inst_tag_47755_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_18.html#inst_tag_47755_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_18.html#inst_tag_47755_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod952_18.html#inst_tag_47756"  onclick="showContent('inst_tag_47756')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dlm_ctrl.u_lsu_icb_active.outs_cnt_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod952_18.html#inst_tag_47756_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_18.html#inst_tag_47756_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod952_18.html#inst_tag_47756_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_n22_gnrl_dfflr'>
<a name="Line"></a>
Line Coverage for Module : <a name="756601123"></a>
<a href="mod952.html" >n22_gnrl_dfflr</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin : DFFLR_PROC
57         1/1            if (rst_n == 1'b0)
58         1/1              qout_r &lt;= {DW{1'b0}};
59         1/1            else if (lden == 1'b1)
60         1/1              qout_r &lt;= dnxt;
                        MISSING_ELSE
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="974724992"></a>
<a href="mod952.html" >n22_gnrl_dfflr ( parameter DW=32 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 63.64</td>
<td class="s4 cl rt"> 49.25</td>
</tr></table>
<span class=inst><a href="mod952_0.html#inst_tag_47501_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.dpc_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 64.14</td>
<td class="s5 cl rt"> 50.75</td>
</tr></table>
<span class=inst><a href="mod952_0.html#inst_tag_47502_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.dscratch0_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 64.14</td>
<td class="s5 cl rt"> 50.75</td>
</tr></table>
<span class=inst><a href="mod952_0.html#inst_tag_47503_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.dscratch1_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 54.19</td>
<td class="s2 cl rt"> 20.90</td>
</tr></table>
<span class=inst><a href="mod952_0.html#inst_tag_47504_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.dexc2dbg_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 48.22</td>
<td class="s0 cl rt">  2.99</td>
</tr></table>
<span class=inst><a href="mod952_0.html#inst_tag_47505_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.ddcause_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 64.14</td>
<td class="s5 cl rt"> 50.75</td>
</tr></table>
<span class=inst><a href="mod952_1.html#inst_tag_47514_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[0].tdata2_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 64.14</td>
<td class="s5 cl rt"> 50.75</td>
</tr></table>
<span class=inst><a href="mod952_1.html#inst_tag_47521_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[1].tdata2_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 64.14</td>
<td class="s5 cl rt"> 50.75</td>
</tr></table>
<span class=inst><a href="mod952_2.html#inst_tag_47528_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[2].tdata2_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 64.14</td>
<td class="s5 cl rt"> 50.75</td>
</tr></table>
<span class=inst><a href="mod952_2.html#inst_tag_47535_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[3].tdata2_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 64.14</td>
<td class="s5 cl rt"> 50.75</td>
</tr></table>
<span class=inst><a href="mod952_4.html#inst_tag_47560_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.ifu_replaced_pc_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 97.01</td>
<td class="s9 cl rt"> 91.04</td>
</tr></table>
<span class=inst><a href="mod952_4.html#inst_tag_47561_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.ifu_pc_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 98.01</td>
<td class="s9 cl rt"> 94.03</td>
</tr></table>
<span class=inst><a href="mod952_4.html#inst_tag_47566_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.pc_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 97.01</td>
<td class="s9 cl rt"> 91.04</td>
</tr></table>
<span class=inst><a href="mod952_5.html#inst_tag_47578_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ift2icb.icb_addr_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_5.html#inst_tag_47581_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ift2icb.rsp_rdata_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 98.51</td>
<td class="s9 cl rt"> 95.52</td>
</tr></table>
<span class=inst><a href="mod952_6.html#inst_tag_47590_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[1].gen_rfno0.rf_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 95.02</td>
<td class="s8 cl rt"> 85.07</td>
</tr></table>
<span class=inst><a href="mod952_6.html#inst_tag_47591_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[2].gen_rfno0.rf_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.80</td>
<td class="s7 cl rt"> 72.39</td>
</tr></table>
<span class=inst><a href="mod952_6.html#inst_tag_47592_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[3].gen_rfno0.rf_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 79.60</td>
<td class="s3 cl rt"> 38.81</td>
</tr></table>
<span class=inst><a href="mod952_6.html#inst_tag_47593_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[4].gen_rfno0.rf_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_6.html#inst_tag_47594_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[5].gen_rfno0.rf_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 99.00</td>
<td class="s9 cl rt"> 97.01</td>
</tr></table>
<span class=inst><a href="mod952_6.html#inst_tag_47595_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[6].gen_rfno0.rf_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 72.14</td>
<td class="s1 cl rt"> 16.42</td>
</tr></table>
<span class=inst><a href="mod952_6.html#inst_tag_47596_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[7].gen_rfno0.rf_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_7.html#inst_tag_47597_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[8].gen_rfno0.rf_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.08</td>
<td class="s4 cl rt"> 49.25</td>
</tr></table>
<span class=inst><a href="mod952_7.html#inst_tag_47598_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[9].gen_rfno0.rf_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_7.html#inst_tag_47599_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[10].gen_rfno0.rf_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_7.html#inst_tag_47600_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[11].gen_rfno0.rf_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_7.html#inst_tag_47601_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[12].gen_rfno0.rf_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_7.html#inst_tag_47602_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[13].gen_rfno0.rf_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_7.html#inst_tag_47603_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[14].gen_rfno0.rf_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_7.html#inst_tag_47604_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[15].gen_rfno0.rf_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.05</td>
<td class="s7 cl rt"> 70.15</td>
</tr></table>
<span class=inst><a href="mod952_7.html#inst_tag_47605_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[16].gen_rfno0.rf_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 92.79</td>
<td class="s7 cl rt"> 78.36</td>
</tr></table>
<span class=inst><a href="mod952_7.html#inst_tag_47606_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[17].gen_rfno0.rf_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.14</td>
<td class="s1 cl rt"> 13.43</td>
</tr></table>
<span class=inst><a href="mod952_7.html#inst_tag_47607_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[18].gen_rfno0.rf_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 69.15</td>
<td class="s0 cl rt">  7.46</td>
</tr></table>
<span class=inst><a href="mod952_7.html#inst_tag_47608_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[19].gen_rfno0.rf_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.15</td>
<td class="s1 cl rt"> 10.45</td>
</tr></table>
<span class=inst><a href="mod952_7.html#inst_tag_47609_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[20].gen_rfno0.rf_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.15</td>
<td class="s1 cl rt"> 10.45</td>
</tr></table>
<span class=inst><a href="mod952_7.html#inst_tag_47610_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[21].gen_rfno0.rf_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.14</td>
<td class="s1 cl rt"> 13.43</td>
</tr></table>
<span class=inst><a href="mod952_8.html#inst_tag_47611_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[22].gen_rfno0.rf_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.16</td>
<td class="s0 cl rt">  4.48</td>
</tr></table>
<span class=inst><a href="mod952_8.html#inst_tag_47612_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[23].gen_rfno0.rf_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.16</td>
<td class="s0 cl rt">  4.48</td>
</tr></table>
<span class=inst><a href="mod952_8.html#inst_tag_47613_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[24].gen_rfno0.rf_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.16</td>
<td class="s0 cl rt">  4.48</td>
</tr></table>
<span class=inst><a href="mod952_8.html#inst_tag_47614_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[25].gen_rfno0.rf_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.16</td>
<td class="s0 cl rt">  4.48</td>
</tr></table>
<span class=inst><a href="mod952_8.html#inst_tag_47615_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[26].gen_rfno0.rf_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.16</td>
<td class="s0 cl rt">  4.48</td>
</tr></table>
<span class=inst><a href="mod952_8.html#inst_tag_47616_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[27].gen_rfno0.rf_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 92.54</td>
<td class="s7 cl rt"> 77.61</td>
</tr></table>
<span class=inst><a href="mod952_8.html#inst_tag_47617_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[28].gen_rfno0.rf_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.05</td>
<td class="s7 cl rt"> 70.15</td>
</tr></table>
<span class=inst><a href="mod952_8.html#inst_tag_47618_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[29].gen_rfno0.rf_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.16</td>
<td class="s0 cl rt">  4.48</td>
</tr></table>
<span class=inst><a href="mod952_8.html#inst_tag_47619_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[30].gen_rfno0.rf_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.16</td>
<td class="s0 cl rt">  4.48</td>
</tr></table>
<span class=inst><a href="mod952_8.html#inst_tag_47620_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_regfile.gen_regfile[31].gen_rfno0.rf_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 88.56</td>
<td class="s6 cl rt"> 65.67</td>
</tr></table>
<span class=inst><a href="mod952_10.html#inst_tag_47650_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.mtvt_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 63.64</td>
<td class="s4 cl rt"> 49.25</td>
</tr></table>
<span class=inst><a href="mod952_10.html#inst_tag_47651_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.mtvt2_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 76.12</td>
<td class="s2 cl rt"> 28.36</td>
</tr></table>
<span class=inst><a href="mod952_10.html#inst_tag_47652_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.mintstatus_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.70</td>
<td class="s1 cl rt"> 10.45</td>
</tr></table>
<span class=inst><a href="mod952_11.html#inst_tag_47653_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.mie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 64.14</td>
<td class="s5 cl rt"> 50.75</td>
</tr></table>
<span class=inst><a href="mod952_11.html#inst_tag_47657_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.mip_bwei_addr_dffr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.53</td>
<td class="s8 cl rt"> 80.60</td>
</tr></table>
<span class=inst><a href="mod952_11.html#inst_tag_47658_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.mtvec_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 64.14</td>
<td class="s5 cl rt"> 50.75</td>
</tr></table>
<span class=inst><a href="mod952_11.html#inst_tag_47659_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.mscratch_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 97.26</td>
<td class="s9 cl rt"> 91.79</td>
</tr></table>
<span class=inst><a href="mod952_11.html#inst_tag_47660_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.epc_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 84.08</td>
<td class="s5 cl rt"> 52.24</td>
</tr></table>
<span class=inst><a href="mod952_11.html#inst_tag_47665_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.badaddr_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 63.14</td>
<td class="s4 cl rt"> 47.76</td>
</tr></table>
<span class=inst><a href="mod952_12.html#inst_tag_47667_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[0].pmpaddr_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 63.14</td>
<td class="s4 cl rt"> 47.76</td>
</tr></table>
<span class=inst><a href="mod952_12.html#inst_tag_47669_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[1].pmpaddr_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 63.14</td>
<td class="s4 cl rt"> 47.76</td>
</tr></table>
<span class=inst><a href="mod952_12.html#inst_tag_47671_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[2].pmpaddr_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 63.14</td>
<td class="s4 cl rt"> 47.76</td>
</tr></table>
<span class=inst><a href="mod952_12.html#inst_tag_47673_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[3].pmpaddr_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 63.14</td>
<td class="s4 cl rt"> 47.76</td>
</tr></table>
<span class=inst><a href="mod952_12.html#inst_tag_47675_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[4].pmpaddr_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 63.14</td>
<td class="s4 cl rt"> 47.76</td>
</tr></table>
<span class=inst><a href="mod952_12.html#inst_tag_47677_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[5].pmpaddr_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 63.14</td>
<td class="s4 cl rt"> 47.76</td>
</tr></table>
<span class=inst><a href="mod952_12.html#inst_tag_47679_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[6].pmpaddr_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 63.14</td>
<td class="s4 cl rt"> 47.76</td>
</tr></table>
<span class=inst><a href="mod952_13.html#inst_tag_47681_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[7].pmpaddr_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 63.14</td>
<td class="s4 cl rt"> 47.76</td>
</tr></table>
<span class=inst><a href="mod952_13.html#inst_tag_47683_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[8].pmpaddr_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 63.14</td>
<td class="s4 cl rt"> 47.76</td>
</tr></table>
<span class=inst><a href="mod952_13.html#inst_tag_47685_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[9].pmpaddr_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 63.14</td>
<td class="s4 cl rt"> 47.76</td>
</tr></table>
<span class=inst><a href="mod952_13.html#inst_tag_47687_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[10].pmpaddr_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 63.14</td>
<td class="s4 cl rt"> 47.76</td>
</tr></table>
<span class=inst><a href="mod952_13.html#inst_tag_47689_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[11].pmpaddr_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 63.14</td>
<td class="s4 cl rt"> 47.76</td>
</tr></table>
<span class=inst><a href="mod952_13.html#inst_tag_47691_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[12].pmpaddr_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 63.14</td>
<td class="s4 cl rt"> 47.76</td>
</tr></table>
<span class=inst><a href="mod952_13.html#inst_tag_47693_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[13].pmpaddr_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 63.14</td>
<td class="s4 cl rt"> 47.76</td>
</tr></table>
<span class=inst><a href="mod952_14.html#inst_tag_47695_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[14].pmpaddr_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 63.14</td>
<td class="s4 cl rt"> 47.76</td>
</tr></table>
<span class=inst><a href="mod952_14.html#inst_tag_47697_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[15].pmpaddr_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 63.14</td>
<td class="s4 cl rt"> 47.76</td>
</tr></table>
<span class=inst><a href="mod952_14.html#inst_tag_47700_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.uitb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 69.65</td>
<td class="s0 cl rt">  8.96</td>
</tr></table>
<span class=inst><a href="mod952_14.html#inst_tag_47701_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.mdcause_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.70</td>
<td class="s1 cl rt"> 10.45</td>
</tr></table>
<span class=inst><a href="mod952_14.html#inst_tag_47702_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.mpftctl_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.93</td>
<td class="s7 cl rt"> 76.12</td>
</tr></table>
<span class=inst><a href="mod952_14.html#inst_tag_47705_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.u_n22_pmon_mcycle.count_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 48.22</td>
<td class="s0 cl rt">  2.99</td>
</tr></table>
<span class=inst><a href="mod952_14.html#inst_tag_47706_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.u_n22_pmon_mcycle.counth_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.57</td>
<td class="s5 cl rt"> 59.70</td>
</tr></table>
<span class=inst><a href="mod952_14.html#inst_tag_47707_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.u_n22_pmon_minstret.count_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 48.22</td>
<td class="s0 cl rt">  2.99</td>
</tr></table>
<span class=inst><a href="mod952_14.html#inst_tag_47708_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.u_n22_pmon_minstret.counth_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.70</td>
<td class="s1 cl rt"> 10.45</td>
</tr></table>
<span class=inst><a href="mod952_15.html#inst_tag_47709_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.u_n22_pmon_minstret.event_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 49.21</td>
<td class="s0 cl rt">  5.97</td>
</tr></table>
<span class=inst><a href="mod952_15.html#inst_tag_47710_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.mcounterinten_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 49.21</td>
<td class="s0 cl rt">  5.97</td>
</tr></table>
<span class=inst><a href="mod952_15.html#inst_tag_47711_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.mcountinhibit_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 48.71</td>
<td class="s0 cl rt">  4.48</td>
</tr></table>
<span class=inst><a href="mod952_15.html#inst_tag_47722_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.sleep_value_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 48.22</td>
<td class="s0 cl rt">  2.99</td>
</tr></table>
<span class=inst><a href="mod952_16.html#inst_tag_47723_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.tx_evt_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 48.71</td>
<td class="s0 cl rt">  4.48</td>
</tr></table>
<span class=inst><a href="mod952_16.html#inst_tag_47724_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.wfe_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.16</td>
<td class="s0 cl rt">  4.48</td>
</tr></table>
<span class=inst><a href="mod952_16.html#inst_tag_47731_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.saveepc1_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.16</td>
<td class="s0 cl rt">  4.48</td>
</tr></table>
<span class=inst><a href="mod952_16.html#inst_tag_47732_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.saveepc2_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.16</td>
<td class="s0 cl rt">  4.48</td>
</tr></table>
<span class=inst><a href="mod952_16.html#inst_tag_47733_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.savecause1_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.16</td>
<td class="s0 cl rt">  4.48</td>
</tr></table>
<span class=inst><a href="mod952_16.html#inst_tag_47734_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.savecause2_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.16</td>
<td class="s0 cl rt">  4.48</td>
</tr></table>
<span class=inst><a href="mod952_16.html#inst_tag_47735_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.savedcause1_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.16</td>
<td class="s0 cl rt">  4.48</td>
</tr></table>
<span class=inst><a href="mod952_16.html#inst_tag_47736_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.savedcause2_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_17.html#inst_tag_47744_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_biu.u_mem_icb2ahbl.ahbl_hwdata_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 64.14</td>
<td class="s5 cl rt"> 50.75</td>
</tr></table>
<span class=inst><a href="mod952_17.html#inst_tag_47745_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_biu.u_dm_icb2ahbl.ahbl_hwdata_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 48.22</td>
<td class="s0 cl rt">  2.99</td>
</tr></table>
<span class=inst><a href="mod952_32.html#inst_tag_47948_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_tmr_top.u_n22_tmr_main.stop_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 48.22</td>
<td class="s0 cl rt">  2.99</td>
</tr></table>
<span class=inst><a href="mod952_32.html#inst_tag_47949_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_tmr_top.u_n22_tmr_main.msip_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 91.54</td>
<td class="s7 cl rt"> 74.63</td>
</tr></table>
<span class=inst><a href="mod952_32.html#inst_tag_47950_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_tmr_top.u_n22_tmr_main.mtimel_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.16</td>
<td class="s0 cl rt">  4.48</td>
</tr></table>
<span class=inst><a href="mod952_32.html#inst_tag_47951_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_tmr_top.u_n22_tmr_main.mtimeh_dfflr</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">134</td>
<td class="rt">134</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">67</td>
<td class="rt">67</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">67</td>
<td class="rt">67</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">134</td>
<td class="rt">134</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">67</td>
<td class="rt">67</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">67</td>
<td class="rt">67</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>qout[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="944524762"></a>
<a href="mod952.html" >n22_gnrl_dfflr ( parameter DW=5 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_4.html#inst_tag_47557_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.ir_rs1idx_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_4.html#inst_tag_47558_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.ir_rs2idx_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_8.html#inst_tag_47623_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_oitf.gen_oitf_entries[0].rdidx_dfflr</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">26</td>
<td class="rt">26</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">13</td>
<td class="rt">13</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">13</td>
<td class="rt">13</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">26</td>
<td class="rt">26</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">13</td>
<td class="rt">13</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">13</td>
<td class="rt">13</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>qout[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1646124636"></a>
<a href="mod952.html" >n22_gnrl_dfflr ( parameter DW=3 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 54.63</td>
<td class="s2 cl rt"> 22.22</td>
</tr></table>
<span class=inst><a href="mod952_0.html#inst_tag_47507_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.dcause_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 85.19</td>
<td class="s5 cl rt"> 55.56</td>
</tr></table>
<span class=inst><a href="mod952_9.html#inst_tag_47628_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_alu.u_n22_exu_alu_muldiv.muldiv_state_dfflr</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">18</td>
<td class="rt">10</td>
<td class="rt">55.56 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">9</td>
<td class="rt">5</td>
<td class="rt">55.56 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">9</td>
<td class="rt">5</td>
<td class="rt">55.56 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">18</td>
<td class="rt">10</td>
<td class="rt">55.56 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">9</td>
<td class="rt">5</td>
<td class="rt">55.56 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">9</td>
<td class="rt">5</td>
<td class="rt">55.56 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qout[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1126805638"></a>
<a href="mod952.html" >n22_gnrl_dfflr ( parameter DW=16 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_4.html#inst_tag_47555_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.ifu_hi_ir_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_4.html#inst_tag_47556_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.ifu_lo_ir_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_6.html#inst_tag_47584_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ift2icb.leftover_dfflr</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">70</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">35</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">35</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">70</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">35</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">35</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>qout[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1676324866"></a>
<a href="mod952.html" >n22_gnrl_dfflr ( parameter DW=12 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.42</td>
<td class="s5 cl rt"> 59.26</td>
</tr></table>
<span class=inst><a href="mod952_11.html#inst_tag_47664_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.cause_exccode_dfflr</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">54</td>
<td class="rt">32</td>
<td class="rt">59.26 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">27</td>
<td class="rt">17</td>
<td class="rt">62.96 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">27</td>
<td class="rt">15</td>
<td class="rt">55.56 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">54</td>
<td class="rt">32</td>
<td class="rt">59.26 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">27</td>
<td class="rt">17</td>
<td class="rt">62.96 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">27</td>
<td class="rt">15</td>
<td class="rt">55.56 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>qout[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[11:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="242924888"></a>
<a href="mod952.html" >n22_gnrl_dfflr ( parameter DW=7 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 53.10</td>
<td class="s1 cl rt"> 17.65</td>
</tr></table>
<span class=inst><a href="mod952_18.html#inst_tag_47756_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.cliccfg_dfflr</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">34</td>
<td class="rt">6</td>
<td class="rt">17.65 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">17</td>
<td class="rt">3</td>
<td class="rt">17.65 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">17</td>
<td class="rt">3</td>
<td class="rt">17.65 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">34</td>
<td class="rt">6</td>
<td class="rt">17.65 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">17</td>
<td class="rt">3</td>
<td class="rt">17.65 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">17</td>
<td class="rt">3</td>
<td class="rt">17.65 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[6:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qout[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="593724825"></a>
<a href="mod952.html" >n22_gnrl_dfflr ( parameter DW=6 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.56</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod952_1.html#inst_tag_47519_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[0].tdata1_data_5_0_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.56</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod952_1.html#inst_tag_47526_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[1].tdata1_data_5_0_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.56</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod952_2.html#inst_tag_47533_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[2].tdata1_data_5_0_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.56</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod952_2.html#inst_tag_47540_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[3].tdata1_data_5_0_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod952_3.html#inst_tag_47553_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.prdt_bpu_idx_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 95.56</td>
<td class="s8 cl rt"> 86.67</td>
</tr></table>
<span class=inst><a href="mod952_9.html#inst_tag_47629_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_alu.u_n22_exu_alu_muldiv.exec_cnt_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 51.67</td>
<td class="s1 cl rt"> 13.33</td>
</tr></table>
<span class=inst><a href="mod952_18.html#inst_tag_47758_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[0].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 51.67</td>
<td class="s1 cl rt"> 13.33</td>
</tr></table>
<span class=inst><a href="mod952_18.html#inst_tag_47761_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[1].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 51.67</td>
<td class="s1 cl rt"> 13.33</td>
</tr></table>
<span class=inst><a href="mod952_18.html#inst_tag_47764_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[2].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 56.11</td>
<td class="s2 cl rt"> 26.67</td>
</tr></table>
<span class=inst><a href="mod952_19.html#inst_tag_47767_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[3].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 51.67</td>
<td class="s1 cl rt"> 13.33</td>
</tr></table>
<span class=inst><a href="mod952_19.html#inst_tag_47771_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[4].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 51.67</td>
<td class="s1 cl rt"> 13.33</td>
</tr></table>
<span class=inst><a href="mod952_19.html#inst_tag_47774_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[5].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 51.67</td>
<td class="s1 cl rt"> 13.33</td>
</tr></table>
<span class=inst><a href="mod952_19.html#inst_tag_47777_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[6].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 56.11</td>
<td class="s2 cl rt"> 26.67</td>
</tr></table>
<span class=inst><a href="mod952_20.html#inst_tag_47780_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[7].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 51.67</td>
<td class="s1 cl rt"> 13.33</td>
</tr></table>
<span class=inst><a href="mod952_20.html#inst_tag_47784_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[8].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 51.67</td>
<td class="s1 cl rt"> 13.33</td>
</tr></table>
<span class=inst><a href="mod952_20.html#inst_tag_47787_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[9].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 51.67</td>
<td class="s1 cl rt"> 13.33</td>
</tr></table>
<span class=inst><a href="mod952_20.html#inst_tag_47790_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[10].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.00</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod952_21.html#inst_tag_47793_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[11].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 51.67</td>
<td class="s1 cl rt"> 13.33</td>
</tr></table>
<span class=inst><a href="mod952_21.html#inst_tag_47797_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[12].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 51.67</td>
<td class="s1 cl rt"> 13.33</td>
</tr></table>
<span class=inst><a href="mod952_21.html#inst_tag_47800_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[13].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 51.67</td>
<td class="s1 cl rt"> 13.33</td>
</tr></table>
<span class=inst><a href="mod952_21.html#inst_tag_47803_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[14].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 51.67</td>
<td class="s1 cl rt"> 13.33</td>
</tr></table>
<span class=inst><a href="mod952_21.html#inst_tag_47806_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[15].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 51.67</td>
<td class="s1 cl rt"> 13.33</td>
</tr></table>
<span class=inst><a href="mod952_22.html#inst_tag_47809_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[16].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.00</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod952_22.html#inst_tag_47812_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[17].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 56.11</td>
<td class="s2 cl rt"> 26.67</td>
</tr></table>
<span class=inst><a href="mod952_22.html#inst_tag_47816_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[18].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 78.89</td>
<td class="s3 cl rt"> 36.67</td>
</tr></table>
<span class=inst><a href="mod952_22.html#inst_tag_47820_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[19].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 78.89</td>
<td class="s3 cl rt"> 36.67</td>
</tr></table>
<span class=inst><a href="mod952_23.html#inst_tag_47824_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[20].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 78.89</td>
<td class="s3 cl rt"> 36.67</td>
</tr></table>
<span class=inst><a href="mod952_23.html#inst_tag_47828_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[21].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 78.89</td>
<td class="s3 cl rt"> 36.67</td>
</tr></table>
<span class=inst><a href="mod952_23.html#inst_tag_47832_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[22].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 78.89</td>
<td class="s3 cl rt"> 36.67</td>
</tr></table>
<span class=inst><a href="mod952_24.html#inst_tag_47836_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[23].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 78.89</td>
<td class="s3 cl rt"> 36.67</td>
</tr></table>
<span class=inst><a href="mod952_24.html#inst_tag_47840_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[24].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 78.89</td>
<td class="s3 cl rt"> 36.67</td>
</tr></table>
<span class=inst><a href="mod952_24.html#inst_tag_47844_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[25].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 78.89</td>
<td class="s3 cl rt"> 36.67</td>
</tr></table>
<span class=inst><a href="mod952_24.html#inst_tag_47848_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[26].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 78.89</td>
<td class="s3 cl rt"> 36.67</td>
</tr></table>
<span class=inst><a href="mod952_25.html#inst_tag_47852_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[27].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 78.89</td>
<td class="s3 cl rt"> 36.67</td>
</tr></table>
<span class=inst><a href="mod952_25.html#inst_tag_47856_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[28].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 78.89</td>
<td class="s3 cl rt"> 36.67</td>
</tr></table>
<span class=inst><a href="mod952_25.html#inst_tag_47860_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[29].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 78.89</td>
<td class="s3 cl rt"> 36.67</td>
</tr></table>
<span class=inst><a href="mod952_26.html#inst_tag_47864_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[30].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 78.89</td>
<td class="s3 cl rt"> 36.67</td>
</tr></table>
<span class=inst><a href="mod952_26.html#inst_tag_47868_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[31].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 78.89</td>
<td class="s3 cl rt"> 36.67</td>
</tr></table>
<span class=inst><a href="mod952_26.html#inst_tag_47872_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[32].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 78.89</td>
<td class="s3 cl rt"> 36.67</td>
</tr></table>
<span class=inst><a href="mod952_26.html#inst_tag_47876_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[33].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 78.89</td>
<td class="s3 cl rt"> 36.67</td>
</tr></table>
<span class=inst><a href="mod952_27.html#inst_tag_47880_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[34].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 78.89</td>
<td class="s3 cl rt"> 36.67</td>
</tr></table>
<span class=inst><a href="mod952_27.html#inst_tag_47884_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[35].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 78.89</td>
<td class="s3 cl rt"> 36.67</td>
</tr></table>
<span class=inst><a href="mod952_27.html#inst_tag_47888_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[36].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 78.89</td>
<td class="s3 cl rt"> 36.67</td>
</tr></table>
<span class=inst><a href="mod952_28.html#inst_tag_47892_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[37].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 78.89</td>
<td class="s3 cl rt"> 36.67</td>
</tr></table>
<span class=inst><a href="mod952_28.html#inst_tag_47896_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[38].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 78.89</td>
<td class="s3 cl rt"> 36.67</td>
</tr></table>
<span class=inst><a href="mod952_28.html#inst_tag_47900_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[39].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 78.89</td>
<td class="s3 cl rt"> 36.67</td>
</tr></table>
<span class=inst><a href="mod952_28.html#inst_tag_47904_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[40].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 78.89</td>
<td class="s3 cl rt"> 36.67</td>
</tr></table>
<span class=inst><a href="mod952_29.html#inst_tag_47908_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[41].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 78.89</td>
<td class="s3 cl rt"> 36.67</td>
</tr></table>
<span class=inst><a href="mod952_29.html#inst_tag_47912_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[42].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 78.89</td>
<td class="s3 cl rt"> 36.67</td>
</tr></table>
<span class=inst><a href="mod952_29.html#inst_tag_47916_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[43].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 78.89</td>
<td class="s3 cl rt"> 36.67</td>
</tr></table>
<span class=inst><a href="mod952_30.html#inst_tag_47920_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[44].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 78.89</td>
<td class="s3 cl rt"> 36.67</td>
</tr></table>
<span class=inst><a href="mod952_30.html#inst_tag_47924_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[45].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 78.89</td>
<td class="s3 cl rt"> 36.67</td>
</tr></table>
<span class=inst><a href="mod952_30.html#inst_tag_47928_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[46].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 78.89</td>
<td class="s3 cl rt"> 36.67</td>
</tr></table>
<span class=inst><a href="mod952_30.html#inst_tag_47932_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[47].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 78.89</td>
<td class="s3 cl rt"> 36.67</td>
</tr></table>
<span class=inst><a href="mod952_31.html#inst_tag_47936_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[48].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 78.89</td>
<td class="s3 cl rt"> 36.67</td>
</tr></table>
<span class=inst><a href="mod952_31.html#inst_tag_47940_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[49].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 56.11</td>
<td class="s2 cl rt"> 26.67</td>
</tr></table>
<span class=inst><a href="mod952_31.html#inst_tag_47944_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[50].clicintattr_lsb_dfflr</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">26</td>
<td class="rt">86.67 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">13</td>
<td class="rt">86.67 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">13</td>
<td class="rt">86.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">26</td>
<td class="rt">86.67 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">13</td>
<td class="rt">86.67 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">13</td>
<td class="rt">86.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qout[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1158057817"></a>
<a href="mod952.html" >n22_gnrl_dfflr ( parameter DW=17 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 51.73</td>
<td class="s1 cl rt"> 13.51</td>
</tr></table>
<span class=inst><a href="mod952_1.html#inst_tag_47518_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[0].tdata1_data_26_10dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 51.73</td>
<td class="s1 cl rt"> 13.51</td>
</tr></table>
<span class=inst><a href="mod952_1.html#inst_tag_47525_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[1].tdata1_data_26_10dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 51.73</td>
<td class="s1 cl rt"> 13.51</td>
</tr></table>
<span class=inst><a href="mod952_2.html#inst_tag_47532_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[2].tdata1_data_26_10dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 51.73</td>
<td class="s1 cl rt"> 13.51</td>
</tr></table>
<span class=inst><a href="mod952_2.html#inst_tag_47539_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[3].tdata1_data_26_10dfflr</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">5</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">5</td>
<td class="rt">13.51 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">5</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">5</td>
<td class="rt">13.51 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[12:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[14:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[16:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qout[16:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1295324699"></a>
<a href="mod952.html" >n22_gnrl_dfflr ( parameter DW=4 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 59.34</td>
<td class="s3 cl rt"> 36.36</td>
</tr></table>
<span class=inst><a href="mod952_1.html#inst_tag_47520_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[0].tdata1_data_9_6_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 59.34</td>
<td class="s3 cl rt"> 36.36</td>
</tr></table>
<span class=inst><a href="mod952_2.html#inst_tag_47527_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[1].tdata1_data_9_6_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 59.34</td>
<td class="s3 cl rt"> 36.36</td>
</tr></table>
<span class=inst><a href="mod952_2.html#inst_tag_47534_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[2].tdata1_data_9_6_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 59.34</td>
<td class="s3 cl rt"> 36.36</td>
</tr></table>
<span class=inst><a href="mod952_3.html#inst_tag_47541_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[3].tdata1_data_9_6_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 61.62</td>
<td class="s1 cl rt"> 18.18</td>
</tr></table>
<span class=inst><a href="mod952_8.html#inst_tag_47621_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_disp.pbrake_cnt_dfflr</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">8</td>
<td class="rt">36.36 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">4</td>
<td class="rt">36.36 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">4</td>
<td class="rt">36.36 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">8</td>
<td class="rt">36.36 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">4</td>
<td class="rt">36.36 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">4</td>
<td class="rt">36.36 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qout[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1947242786"></a>
<a href="mod952.html" >n22_gnrl_dfflr ( parameter DW=1 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.89</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod952_0.html#inst_tag_47499_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_irq_sync.rx_evt_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod952_0.html#inst_tag_47500_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_irq_sync.nmi_irq_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.22</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod952_0.html#inst_tag_47508_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.step_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.22</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod952_0.html#inst_tag_47509_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.mprven_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.22</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod952_0.html#inst_tag_47510_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.stepie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.22</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod952_0.html#inst_tag_47511_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.ebreakm_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.56</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod952_0.html#inst_tag_47512_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.dmode_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.56</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod952_1.html#inst_tag_47513_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.dbg_stoptime_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.56</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod952_1.html#inst_tag_47516_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[0].tdata1_type_0_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.22</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod952_1.html#inst_tag_47517_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[0].tdata1_dmode_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.56</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod952_1.html#inst_tag_47523_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[1].tdata1_type_0_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.22</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod952_1.html#inst_tag_47524_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[1].tdata1_dmode_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.56</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod952_2.html#inst_tag_47530_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[2].tdata1_type_0_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.22</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod952_2.html#inst_tag_47531_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[2].tdata1_dmode_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.56</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod952_2.html#inst_tag_47537_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[3].tdata1_type_0_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.22</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod952_2.html#inst_tag_47538_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[3].tdata1_dmode_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_3.html#inst_tag_47542_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.reset_req_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.56</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod952_3.html#inst_tag_47543_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.halt_ack_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_3.html#inst_tag_47544_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.dly_flush_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod952_3.html#inst_tag_47545_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.dly_flush_fencei_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_3.html#inst_tag_47546_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.vfetch_1st_rsp_phase_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_3.html#inst_tag_47547_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.ir_valid_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_3.html#inst_tag_47548_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.ir_pc_vld_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod952_3.html#inst_tag_47549_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.ifu_pmperr_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod952_3.html#inst_tag_47550_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.ifu_err_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod952_3.html#inst_tag_47551_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.ifu_err_btm_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_3.html#inst_tag_47552_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.ifu_prdt_taken_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod952_3.html#inst_tag_47554_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.ir_muldiv_b2b_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod952_4.html#inst_tag_47559_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.ifu_replaced_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_4.html#inst_tag_47562_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.ifu_pc_mmode_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod952_4.html#inst_tag_47563_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.ifu_pc_dmode_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_4.html#inst_tag_47564_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.u_n22_ifu_litebpu.rs1xn_rdrf_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_4.html#inst_tag_47565_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.minhv_clear_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_4.html#inst_tag_47567_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.pc_mmode_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod952_4.html#inst_tag_47568_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.pc_dmode_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_5.html#inst_tag_47569_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.pc_vmode_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_5.html#inst_tag_47570_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.pc_vmode_2nd_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod952_5.html#inst_tag_47571_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.replaced_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod952_5.html#inst_tag_47572_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ifetch.out_flag_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_5.html#inst_tag_47573_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ift2icb.req_need_2uop_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_5.html#inst_tag_47574_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ift2icb.req_need_0uop_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_5.html#inst_tag_47575_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ift2icb.req_unalgn_seq_1uop_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_5.html#inst_tag_47576_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ift2icb.ifu_req_mmode_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod952_5.html#inst_tag_47577_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ift2icb.ifu_req_dmode_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_5.html#inst_tag_47580_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ift2icb.icb_rsp_vld_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod952_5.html#inst_tag_47582_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ift2icb.rsp_err_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod952_6.html#inst_tag_47583_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ift2icb.rsp_pmperr_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod952_6.html#inst_tag_47585_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ift2icb.leftover_err_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod952_6.html#inst_tag_47586_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ift2icb.leftover_pmperr_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod952_6.html#inst_tag_47587_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_icbctrl.icb2ilm_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod952_6.html#inst_tag_47588_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_icbctrl.icb2mem_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod952_6.html#inst_tag_47589_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_icbctrl.icb_pmperr_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_8.html#inst_tag_47622_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_oitf.gen_oitf_entries[0].vld_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_8.html#inst_tag_47624_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_oitf.gen_oitf_entries[0].rdwen_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod952_9.html#inst_tag_47625_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_oitf.gen_oitf_entries[0].rdfpu_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod952_9.html#inst_tag_47626_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_oitf.gen_oitf_entries[0].rdsp_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_9.html#inst_tag_47627_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_alu.u_n22_exu_alu_muldiv.flushed_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_9.html#inst_tag_47630_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_alu.u_n22_exu_alu_muldiv.part_prdt_sft1_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_9.html#inst_tag_47631_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_alu.u_n22_exu_alu_muldiv.part_remd_sft1_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.56</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod952_9.html#inst_tag_47632_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_commit.u_n22_exu_excp.sp_ovf_excp_pend_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.56</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod952_9.html#inst_tag_47633_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_commit.u_n22_exu_excp.sp_udf_excp_pend_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod952_9.html#inst_tag_47634_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_commit.u_n22_exu_excp.wfi_flag_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.56</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod952_9.html#inst_tag_47635_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_commit.u_n22_exu_excp.wfi_flag_d_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.56</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod952_9.html#inst_tag_47636_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_commit.u_n22_exu_excp.wfi_halt_req_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.56</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod952_9.html#inst_tag_47637_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_commit.u_n22_exu_excp.icount_2dm_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.56</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod952_9.html#inst_tag_47638_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_commit.u_n22_exu_excp.icount_2excp_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.56</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod952_10.html#inst_tag_47639_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_commit.u_n22_exu_excp.step_req_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.56</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod952_10.html#inst_tag_47640_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_commit.u_n22_exu_excp.resethalt_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.56</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod952_10.html#inst_tag_47641_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_commit.u_n22_exu_excp.exc2dbg_req_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.56</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod952_10.html#inst_tag_47644_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_commit.u_n22_exu_excp.itrigger_2dm_req_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.56</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod952_10.html#inst_tag_47645_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_commit.u_n22_exu_excp.itrigger_2excp_req_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.56</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod952_10.html#inst_tag_47646_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_commit.u_n22_exu_excp.etrigger_2dm_req_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.56</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod952_10.html#inst_tag_47647_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_commit.u_n22_exu_excp.etrigger_2excp_req_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_10.html#inst_tag_47648_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.status_mie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_10.html#inst_tag_47649_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.status_mpie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.56</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod952_11.html#inst_tag_47654_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.mip_bwei_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.56</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod952_11.html#inst_tag_47655_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.mip_pmovi_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.22</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod952_11.html#inst_tag_47656_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.mip_bwei_ld_dffr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s9 cl rt"> 90.00</td>
</tr></table>
<span class=inst><a href="mod952_11.html#inst_tag_47661_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.cause_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_11.html#inst_tag_47662_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.cause_minhv_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod952_14.html#inst_tag_47703_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.xstatus_pften_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod952_14.html#inst_tag_47704_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.xstatus_ppften_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.56</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod952_15.html#inst_tag_47712_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.mhpmcounter6_ovf_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.56</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod952_15.html#inst_tag_47713_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.mhpmcounter5_ovf_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.56</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod952_15.html#inst_tag_47714_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.mhpmcounter4_ovf_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.56</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod952_15.html#inst_tag_47715_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.mhpmcounter3_ovf_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.56</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod952_15.html#inst_tag_47716_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.minstret_ovf_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.56</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod952_15.html#inst_tag_47717_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmon_csr.mcycle_ovf_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.22</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod952_15.html#inst_tag_47718_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_spsafe_csr.ovfen_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.22</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod952_15.html#inst_tag_47719_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_spsafe_csr.udfen_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.22</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod952_15.html#inst_tag_47720_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_spsafe_csr.schm_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.22</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod952_15.html#inst_tag_47721_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_spsafe_csr.m_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod952_16.html#inst_tag_47726_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.ppften2_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod952_16.html#inst_tag_47727_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.pdme2_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod952_16.html#inst_tag_47729_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.ppften1_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod952_16.html#inst_tag_47730_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.pdme1_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.22</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod952_17.html#inst_tag_47737_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.mmisc_ctl_9_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.22</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod952_17.html#inst_tag_47738_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.mmisc_ctl_2_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_17.html#inst_tag_47739_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_lsu.u_n22_lsu_ctrl.u_n22_lsu_splt_stage.gen_dp_gt_0.vld_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_17.html#inst_tag_47740_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_biu.u_biu_icb_arbt.gen_arbt_num_gt_1.gen_dp_1.u_n22_gnrl_rspid_fifo.gen_dp_gt_0.vld_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_17.html#inst_tag_47741_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_biu.u_biu_icb_buffer.outs_cnt_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_17.html#inst_tag_47742_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_biu.u_biu_icb_buffer.o_outs_cnt_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_17.html#inst_tag_47743_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_biu.u_biu_icb_splt.gen_splt_num_gt_1.gen_fifo_dp_1.u_n22_gnrl_rspid_fifo.gen_dp_gt_0.vld_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.56</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod952_17.html#inst_tag_47746_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_biu.dm_outs_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_17.html#inst_tag_47747_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_lbiu.u_lbiu_icb_buffer.u_n22_gnrl_cmd_fifo.gen_dp_gt0.vec_31_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_17.html#inst_tag_47748_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_lbiu.u_lbiu_icb_buffer.outs_cnt_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.56</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod952_17.html#inst_tag_47749_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_lbiu.u_lbiu_icb_buffer.o_outs_cnt_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.56</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod952_17.html#inst_tag_47750_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_lbiu.u_lbiu_icb_splt.gen_splt_num_gt_1.gen_fifo_dp_1.u_n22_gnrl_rspid_fifo.gen_dp_gt_0.vld_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.56</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod952_18.html#inst_tag_47751_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ilm_ctrl.u_n22_ilm_arbt.u_biu_icb_arbt.gen_arbt_num_gt_1.gen_dp_1.u_n22_gnrl_rspid_fifo.gen_dp_gt_0.vld_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.56</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod952_18.html#inst_tag_47752_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ilm_ctrl.u_n22_ilm_icb_ctrl.u_n22_lm_sram_ctrl.u_e1_stage.gen_dp_gt_0.vld_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.56</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod952_18.html#inst_tag_47753_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ilm_ctrl.u_icb_active.outs_cnt_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_18.html#inst_tag_47754_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dlm_ctrl.u_n22_icb_ctrl.u_n22_lm_sram_ctrl.u_e1_stage.gen_dp_gt_0.vld_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_18.html#inst_tag_47755_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dlm_ctrl.u_lsu_icb_active.outs_cnt_dfflr</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>qout</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1996924573"></a>
<a href="mod952.html" >n22_gnrl_dfflr ( parameter DW=2 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 66.27</td>
<td class="s5 cl rt"> 57.14</td>
</tr></table>
<span class=inst><a href="mod952_0.html#inst_tag_47506_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.tselect_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 56.75</td>
<td class="s2 cl rt"> 28.57</td>
</tr></table>
<span class=inst><a href="mod952_1.html#inst_tag_47515_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[0].tdata1_type_3_2_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 56.75</td>
<td class="s2 cl rt"> 28.57</td>
</tr></table>
<span class=inst><a href="mod952_1.html#inst_tag_47522_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[1].tdata1_type_3_2_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 56.75</td>
<td class="s2 cl rt"> 28.57</td>
</tr></table>
<span class=inst><a href="mod952_2.html#inst_tag_47529_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[2].tdata1_type_3_2_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 56.75</td>
<td class="s2 cl rt"> 28.57</td>
</tr></table>
<span class=inst><a href="mod952_2.html#inst_tag_47536_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dbg_top.u_n22_dbg_csr.gen_tdata[3].tdata1_type_3_2_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod952_5.html#inst_tag_47579_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_ifu.u_n22_ifu_ift2icb.icb_state_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod952_14.html#inst_tag_47698_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.xstatus_typ_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.95</td>
<td class="s4 cl rt"> 42.86</td>
</tr></table>
<span class=inst><a href="mod952_14.html#inst_tag_47699_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.xstatus_ptyp_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.95</td>
<td class="s4 cl rt"> 42.86</td>
</tr></table>
<span class=inst><a href="mod952_16.html#inst_tag_47725_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.ptyp2_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.95</td>
<td class="s4 cl rt"> 42.86</td>
</tr></table>
<span class=inst><a href="mod952_16.html#inst_tag_47728_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.ptyp1_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 56.75</td>
<td class="s2 cl rt"> 28.57</td>
</tr></table>
<span class=inst><a href="mod952_18.html#inst_tag_47760_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[0].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 56.75</td>
<td class="s2 cl rt"> 28.57</td>
</tr></table>
<span class=inst><a href="mod952_18.html#inst_tag_47763_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[1].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 56.75</td>
<td class="s2 cl rt"> 28.57</td>
</tr></table>
<span class=inst><a href="mod952_19.html#inst_tag_47766_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[2].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 66.27</td>
<td class="s5 cl rt"> 57.14</td>
</tr></table>
<span class=inst><a href="mod952_19.html#inst_tag_47770_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[3].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 56.75</td>
<td class="s2 cl rt"> 28.57</td>
</tr></table>
<span class=inst><a href="mod952_19.html#inst_tag_47773_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[4].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 56.75</td>
<td class="s2 cl rt"> 28.57</td>
</tr></table>
<span class=inst><a href="mod952_19.html#inst_tag_47776_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[5].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 56.75</td>
<td class="s2 cl rt"> 28.57</td>
</tr></table>
<span class=inst><a href="mod952_20.html#inst_tag_47779_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[6].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 66.27</td>
<td class="s5 cl rt"> 57.14</td>
</tr></table>
<span class=inst><a href="mod952_20.html#inst_tag_47783_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[7].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 56.75</td>
<td class="s2 cl rt"> 28.57</td>
</tr></table>
<span class=inst><a href="mod952_20.html#inst_tag_47786_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[8].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 56.75</td>
<td class="s2 cl rt"> 28.57</td>
</tr></table>
<span class=inst><a href="mod952_20.html#inst_tag_47789_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[9].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 56.75</td>
<td class="s2 cl rt"> 28.57</td>
</tr></table>
<span class=inst><a href="mod952_20.html#inst_tag_47792_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[10].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod952_21.html#inst_tag_47796_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[11].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 56.75</td>
<td class="s2 cl rt"> 28.57</td>
</tr></table>
<span class=inst><a href="mod952_21.html#inst_tag_47799_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[12].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 56.75</td>
<td class="s2 cl rt"> 28.57</td>
</tr></table>
<span class=inst><a href="mod952_21.html#inst_tag_47802_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[13].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 56.75</td>
<td class="s2 cl rt"> 28.57</td>
</tr></table>
<span class=inst><a href="mod952_21.html#inst_tag_47805_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[14].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 56.75</td>
<td class="s2 cl rt"> 28.57</td>
</tr></table>
<span class=inst><a href="mod952_22.html#inst_tag_47808_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[15].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 56.75</td>
<td class="s2 cl rt"> 28.57</td>
</tr></table>
<span class=inst><a href="mod952_22.html#inst_tag_47811_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[16].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod952_22.html#inst_tag_47815_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[17].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 66.27</td>
<td class="s5 cl rt"> 57.14</td>
</tr></table>
<span class=inst><a href="mod952_22.html#inst_tag_47819_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[18].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod952_23.html#inst_tag_47823_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[19].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod952_23.html#inst_tag_47827_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[20].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod952_23.html#inst_tag_47831_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[21].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod952_24.html#inst_tag_47835_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[22].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod952_24.html#inst_tag_47839_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[23].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod952_24.html#inst_tag_47843_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[24].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod952_24.html#inst_tag_47847_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[25].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod952_25.html#inst_tag_47851_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[26].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod952_25.html#inst_tag_47855_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[27].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod952_25.html#inst_tag_47859_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[28].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod952_26.html#inst_tag_47863_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[29].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod952_26.html#inst_tag_47867_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[30].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod952_26.html#inst_tag_47871_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[31].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod952_26.html#inst_tag_47875_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[32].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod952_27.html#inst_tag_47879_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[33].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod952_27.html#inst_tag_47883_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[34].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod952_27.html#inst_tag_47887_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[35].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod952_28.html#inst_tag_47891_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[36].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod952_28.html#inst_tag_47895_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[37].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod952_28.html#inst_tag_47899_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[38].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod952_28.html#inst_tag_47903_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[39].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod952_29.html#inst_tag_47907_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[40].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod952_29.html#inst_tag_47911_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[41].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod952_29.html#inst_tag_47915_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[42].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod952_30.html#inst_tag_47919_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[43].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod952_30.html#inst_tag_47923_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[44].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod952_30.html#inst_tag_47927_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[45].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod952_30.html#inst_tag_47931_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[46].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod952_31.html#inst_tag_47935_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[47].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod952_31.html#inst_tag_47939_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[48].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod952_31.html#inst_tag_47943_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[49].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 66.27</td>
<td class="s5 cl rt"> 57.14</td>
</tr></table>
<span class=inst><a href="mod952_32.html#inst_tag_47947_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[50].gen_clicintctl_dff_clicintctlbits_lt_8.clicintctl_msb_dfflr</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>qout[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="107875049"></a>
<a href="mod952.html" >n22_gnrl_dfflr ( parameter DW=8 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_10.html#inst_tag_47642_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_commit.u_n22_exu_excp.exc2dbg_ddcause_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_10.html#inst_tag_47643_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_commit.u_n22_exu_excp.exc2dbg_ddcause_sub_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod952_11.html#inst_tag_47663_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.cause_mpil_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 61.26</td>
<td class="s4 cl rt"> 42.11</td>
</tr></table>
<span class=inst><a href="mod952_11.html#inst_tag_47666_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[0].pmpcfg_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 61.26</td>
<td class="s4 cl rt"> 42.11</td>
</tr></table>
<span class=inst><a href="mod952_12.html#inst_tag_47668_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[1].pmpcfg_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 61.26</td>
<td class="s4 cl rt"> 42.11</td>
</tr></table>
<span class=inst><a href="mod952_12.html#inst_tag_47670_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[2].pmpcfg_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 61.26</td>
<td class="s4 cl rt"> 42.11</td>
</tr></table>
<span class=inst><a href="mod952_12.html#inst_tag_47672_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[3].pmpcfg_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 61.26</td>
<td class="s4 cl rt"> 42.11</td>
</tr></table>
<span class=inst><a href="mod952_12.html#inst_tag_47674_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[4].pmpcfg_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 61.26</td>
<td class="s4 cl rt"> 42.11</td>
</tr></table>
<span class=inst><a href="mod952_12.html#inst_tag_47676_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[5].pmpcfg_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 61.26</td>
<td class="s4 cl rt"> 42.11</td>
</tr></table>
<span class=inst><a href="mod952_12.html#inst_tag_47678_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[6].pmpcfg_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 61.26</td>
<td class="s4 cl rt"> 42.11</td>
</tr></table>
<span class=inst><a href="mod952_12.html#inst_tag_47680_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[7].pmpcfg_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 61.26</td>
<td class="s4 cl rt"> 42.11</td>
</tr></table>
<span class=inst><a href="mod952_13.html#inst_tag_47682_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[8].pmpcfg_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 61.26</td>
<td class="s4 cl rt"> 42.11</td>
</tr></table>
<span class=inst><a href="mod952_13.html#inst_tag_47684_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[9].pmpcfg_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 61.26</td>
<td class="s4 cl rt"> 42.11</td>
</tr></table>
<span class=inst><a href="mod952_13.html#inst_tag_47686_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[10].pmpcfg_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 61.26</td>
<td class="s4 cl rt"> 42.11</td>
</tr></table>
<span class=inst><a href="mod952_13.html#inst_tag_47688_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[11].pmpcfg_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 61.26</td>
<td class="s4 cl rt"> 42.11</td>
</tr></table>
<span class=inst><a href="mod952_13.html#inst_tag_47690_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[12].pmpcfg_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 61.26</td>
<td class="s4 cl rt"> 42.11</td>
</tr></table>
<span class=inst><a href="mod952_13.html#inst_tag_47692_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[13].pmpcfg_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 61.26</td>
<td class="s4 cl rt"> 42.11</td>
</tr></table>
<span class=inst><a href="mod952_13.html#inst_tag_47694_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[14].pmpcfg_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 61.26</td>
<td class="s4 cl rt"> 42.11</td>
</tr></table>
<span class=inst><a href="mod952_14.html#inst_tag_47696_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[15].pmpcfg_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.75</td>
<td class="s3 cl rt"> 31.58</td>
</tr></table>
<span class=inst><a href="mod952_18.html#inst_tag_47757_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.mintthresh_mth_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_18.html#inst_tag_47759_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[0].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_18.html#inst_tag_47762_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[1].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_19.html#inst_tag_47765_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[2].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 52.49</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod952_19.html#inst_tag_47768_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[3].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_19.html#inst_tag_47769_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[3].gen_internal_clicintip.u_n22_internal_clicintip_gen.n22_clicintip_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_19.html#inst_tag_47772_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[4].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_19.html#inst_tag_47775_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[5].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_19.html#inst_tag_47778_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[6].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 52.49</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod952_20.html#inst_tag_47781_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[7].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_20.html#inst_tag_47782_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[7].gen_internal_clicintip.u_n22_internal_clicintip_gen.n22_clicintip_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_20.html#inst_tag_47785_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[8].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_20.html#inst_tag_47788_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[9].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_20.html#inst_tag_47791_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[10].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.44</td>
<td class="s2 cl rt"> 26.32</td>
</tr></table>
<span class=inst><a href="mod952_21.html#inst_tag_47794_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[11].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_21.html#inst_tag_47795_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[11].gen_internal_clicintip.u_n22_internal_clicintip_gen.n22_clicintip_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_21.html#inst_tag_47798_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[12].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_21.html#inst_tag_47801_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[13].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_21.html#inst_tag_47804_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[14].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_22.html#inst_tag_47807_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[15].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_22.html#inst_tag_47810_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[16].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.44</td>
<td class="s2 cl rt"> 26.32</td>
</tr></table>
<span class=inst><a href="mod952_22.html#inst_tag_47813_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[17].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_22.html#inst_tag_47814_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[17].gen_internal_clicintip.u_n22_internal_clicintip_gen.n22_clicintip_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 52.49</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod952_22.html#inst_tag_47817_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[18].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_22.html#inst_tag_47818_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[18].gen_internal_clicintip.u_n22_internal_clicintip_gen.n22_clicintip_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.56</td>
<td class="s2 cl rt"> 23.68</td>
</tr></table>
<span class=inst><a href="mod952_23.html#inst_tag_47821_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[19].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_23.html#inst_tag_47822_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[19].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.56</td>
<td class="s2 cl rt"> 23.68</td>
</tr></table>
<span class=inst><a href="mod952_23.html#inst_tag_47825_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[20].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_23.html#inst_tag_47826_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[20].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.56</td>
<td class="s2 cl rt"> 23.68</td>
</tr></table>
<span class=inst><a href="mod952_23.html#inst_tag_47829_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[21].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_23.html#inst_tag_47830_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[21].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.56</td>
<td class="s2 cl rt"> 23.68</td>
</tr></table>
<span class=inst><a href="mod952_23.html#inst_tag_47833_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[22].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_23.html#inst_tag_47834_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[22].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.56</td>
<td class="s2 cl rt"> 23.68</td>
</tr></table>
<span class=inst><a href="mod952_24.html#inst_tag_47837_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[23].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_24.html#inst_tag_47838_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[23].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.56</td>
<td class="s2 cl rt"> 23.68</td>
</tr></table>
<span class=inst><a href="mod952_24.html#inst_tag_47841_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[24].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_24.html#inst_tag_47842_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[24].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.56</td>
<td class="s2 cl rt"> 23.68</td>
</tr></table>
<span class=inst><a href="mod952_24.html#inst_tag_47845_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[25].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_24.html#inst_tag_47846_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[25].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.56</td>
<td class="s2 cl rt"> 23.68</td>
</tr></table>
<span class=inst><a href="mod952_25.html#inst_tag_47849_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[26].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_25.html#inst_tag_47850_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[26].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.56</td>
<td class="s2 cl rt"> 23.68</td>
</tr></table>
<span class=inst><a href="mod952_25.html#inst_tag_47853_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[27].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_25.html#inst_tag_47854_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[27].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.56</td>
<td class="s2 cl rt"> 23.68</td>
</tr></table>
<span class=inst><a href="mod952_25.html#inst_tag_47857_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[28].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_25.html#inst_tag_47858_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[28].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.56</td>
<td class="s2 cl rt"> 23.68</td>
</tr></table>
<span class=inst><a href="mod952_25.html#inst_tag_47861_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[29].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_25.html#inst_tag_47862_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[29].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.56</td>
<td class="s2 cl rt"> 23.68</td>
</tr></table>
<span class=inst><a href="mod952_26.html#inst_tag_47865_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[30].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_26.html#inst_tag_47866_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[30].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.56</td>
<td class="s2 cl rt"> 23.68</td>
</tr></table>
<span class=inst><a href="mod952_26.html#inst_tag_47869_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[31].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_26.html#inst_tag_47870_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[31].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.56</td>
<td class="s2 cl rt"> 23.68</td>
</tr></table>
<span class=inst><a href="mod952_26.html#inst_tag_47873_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[32].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_26.html#inst_tag_47874_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[32].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.56</td>
<td class="s2 cl rt"> 23.68</td>
</tr></table>
<span class=inst><a href="mod952_27.html#inst_tag_47877_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[33].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_27.html#inst_tag_47878_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[33].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.56</td>
<td class="s2 cl rt"> 23.68</td>
</tr></table>
<span class=inst><a href="mod952_27.html#inst_tag_47881_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[34].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_27.html#inst_tag_47882_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[34].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.56</td>
<td class="s2 cl rt"> 23.68</td>
</tr></table>
<span class=inst><a href="mod952_27.html#inst_tag_47885_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[35].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_27.html#inst_tag_47886_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[35].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.56</td>
<td class="s2 cl rt"> 23.68</td>
</tr></table>
<span class=inst><a href="mod952_27.html#inst_tag_47889_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[36].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_27.html#inst_tag_47890_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[36].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.56</td>
<td class="s2 cl rt"> 23.68</td>
</tr></table>
<span class=inst><a href="mod952_28.html#inst_tag_47893_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[37].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_28.html#inst_tag_47894_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[37].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.56</td>
<td class="s2 cl rt"> 23.68</td>
</tr></table>
<span class=inst><a href="mod952_28.html#inst_tag_47897_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[38].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_28.html#inst_tag_47898_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[38].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.56</td>
<td class="s2 cl rt"> 23.68</td>
</tr></table>
<span class=inst><a href="mod952_28.html#inst_tag_47901_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[39].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_28.html#inst_tag_47902_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[39].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.56</td>
<td class="s2 cl rt"> 23.68</td>
</tr></table>
<span class=inst><a href="mod952_29.html#inst_tag_47905_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[40].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_29.html#inst_tag_47906_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[40].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.56</td>
<td class="s2 cl rt"> 23.68</td>
</tr></table>
<span class=inst><a href="mod952_29.html#inst_tag_47909_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[41].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_29.html#inst_tag_47910_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[41].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.56</td>
<td class="s2 cl rt"> 23.68</td>
</tr></table>
<span class=inst><a href="mod952_29.html#inst_tag_47913_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[42].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_29.html#inst_tag_47914_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[42].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.56</td>
<td class="s2 cl rt"> 23.68</td>
</tr></table>
<span class=inst><a href="mod952_29.html#inst_tag_47917_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[43].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_29.html#inst_tag_47918_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[43].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.56</td>
<td class="s2 cl rt"> 23.68</td>
</tr></table>
<span class=inst><a href="mod952_30.html#inst_tag_47921_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[44].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_30.html#inst_tag_47922_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[44].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.56</td>
<td class="s2 cl rt"> 23.68</td>
</tr></table>
<span class=inst><a href="mod952_30.html#inst_tag_47925_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[45].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_30.html#inst_tag_47926_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[45].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.56</td>
<td class="s2 cl rt"> 23.68</td>
</tr></table>
<span class=inst><a href="mod952_30.html#inst_tag_47929_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[46].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_30.html#inst_tag_47930_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[46].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.56</td>
<td class="s2 cl rt"> 23.68</td>
</tr></table>
<span class=inst><a href="mod952_31.html#inst_tag_47933_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[47].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_31.html#inst_tag_47934_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[47].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.56</td>
<td class="s2 cl rt"> 23.68</td>
</tr></table>
<span class=inst><a href="mod952_31.html#inst_tag_47937_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[48].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_31.html#inst_tag_47938_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[48].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.56</td>
<td class="s2 cl rt"> 23.68</td>
</tr></table>
<span class=inst><a href="mod952_31.html#inst_tag_47941_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[49].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_31.html#inst_tag_47942_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[49].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 52.49</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod952_31.html#inst_tag_47945_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[50].clicintie_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.73</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod952_31.html#inst_tag_47946_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_clic_top.gen_clic_clicint_write[50].gen_external_clicintip.u_n22_external_clicintip_gen.n22_clicintip_dfflr</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">38</td>
<td class="rt">22</td>
<td class="rt">57.89 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">11</td>
<td class="rt">57.89 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">11</td>
<td class="rt">57.89 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">38</td>
<td class="rt">22</td>
<td class="rt">57.89 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">11</td>
<td class="rt">57.89 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">11</td>
<td class="rt">57.89 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[7:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>qout[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="756601123"></a>
<a href="mod952.html" >n22_gnrl_dfflr</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57           if (rst_n == 1'b0)
             <font color = "green">-1-</font>  
58             qout_r <= {DW{1'b0}};
           <font color = "green">    ==></font>
59           else if (lden == 1'b1)
                  <font color = "green">-2-</font>  
60             qout_r <= dnxt;
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
