---
title: "2025-08-06"
tags:
    - Study
    - Language
date: "2025-08-06"
thumbnail: "/assets/img/thumbnail/SystemVerilog.png"
bookmark: true
---

# Challenge: up_down counter design (system verilog)
---
### Design Specification
- up/down counter 설계
- mode 0 : up counter
- mode 1 : down counter
- 0.1초 간격으로 counting 동작
- FND에 숫자값 출력 (0000~9999)
- 전원이 인가되면 mode에 맞게 counting 동작

### Block Design
사진넣자 드로우 아이오?

### Code : UpDownCounter

```verilog
`timescale 1ns / 1ps

module UpDownCounter (
    input  logic        clk,
    input  logic        reset,
    input  logic        sw_mode,
    output logic [13:0] count
);
    logic tick_10hz;

    clk_div_10hz U_CLK_DIV_10HZ (
        .clk      (clk),
        .reset    (reset),
        .tick_10hz(tick_10hz)
    );

    up_down_counter U_UP_DOWN_COUNTER (
        .clk  (clk),
        .reset(reset),
        .tick (tick_10hz),
        .mode (sw_mode),
        .count(count)
    );

endmodule

module up_down_counter (
    input  logic        clk,
    input  logic        reset,
    input  logic        tick,
    input  logic        mode,
    output logic [13:0] count
);
    logic toggle_state;

    always_ff @(posedge clk or posedge reset) begin
        if (reset) begin
            toggle_state <= 0;
        end else begin
            if (mode) begin
                toggle_state <= ~toggle_state;
            end
        end
    end

    always_ff @(posedge clk, posedge reset) begin
        if (reset) begin
            count <= 0;
        end else begin
            if (toggle_state == 1'b0) begin  // up counter
                if (tick) begin
                    if (count == 9999) begin
                        count <= 0;
                    end else begin
                        count <= count + 1;
                    end
                end
            end else begin  // down counter
                if (tick) begin
                    if (count == 0) begin
                        count <= 9999;
                    end else begin
                        count <= count - 1;
                    end
                end
            end
        end
    end
endmodule

module clk_div_10hz (
    input  logic clk,
    input  logic reset,
    output logic tick_10hz
);
    //logic [23:0] div_counter;
    logic [$clog2(10_000_000)-1:0] div_counter;

    always_ff @(posedge clk, posedge reset) begin
        if (reset) begin
            div_counter <= 0;
            tick_10hz   <= 1'b0;
        end else begin
            if (div_counter == 10_000_000 - 1) begin
                div_counter <= 0;
                tick_10hz   <= 1'b1;
            end else begin
                div_counter <= div_counter + 1;
                tick_10hz   <= 1'b0;
            end
        end
    end
endmodule
```

### Comment"
> "module : clk_div_10hz"
> system clock = 100_000_000Hz = 100MHz (1초에 1억 싸이클)
> clk_div_10hz → 10_000_000 싸이클마다 tick_10hz를 1로 출력 (0.1초 주기)
> 즉, tick_10hz는 10Hz로 동작 (1초에 10번 펄스 발생)