
STM32_USART_DRIVER_LL_V2_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000514  08100298  08100298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000000c  081007ac  081007ac  000017ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  081007b8  081007b8  000017b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  081007bc  081007bc  000017bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000158  10000000  081007c0  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000001c  10000158  08100918  00002158  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  10000174  08100918  00002174  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00002158  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000115b  00000000  00000000  00002188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000004d6  00000000  00000000  000032e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000128  00000000  00000000  000037c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 000000c4  00000000  00000000  000038e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00032ac7  00000000  00000000  000039ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00002446  00000000  00000000  00036473  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    001214dc  00000000  00000000  000388b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  00159d95  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00000290  00000000  00000000  00159dd8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000078  00000000  00000000  0015a068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08100298 <__do_global_dtors_aux>:
 8100298:	b510      	push	{r4, lr}
 810029a:	4c05      	ldr	r4, [pc, #20]	@ (81002b0 <__do_global_dtors_aux+0x18>)
 810029c:	7823      	ldrb	r3, [r4, #0]
 810029e:	b933      	cbnz	r3, 81002ae <__do_global_dtors_aux+0x16>
 81002a0:	4b04      	ldr	r3, [pc, #16]	@ (81002b4 <__do_global_dtors_aux+0x1c>)
 81002a2:	b113      	cbz	r3, 81002aa <__do_global_dtors_aux+0x12>
 81002a4:	4804      	ldr	r0, [pc, #16]	@ (81002b8 <__do_global_dtors_aux+0x20>)
 81002a6:	f3af 8000 	nop.w
 81002aa:	2301      	movs	r3, #1
 81002ac:	7023      	strb	r3, [r4, #0]
 81002ae:	bd10      	pop	{r4, pc}
 81002b0:	10000158 	.word	0x10000158
 81002b4:	00000000 	.word	0x00000000
 81002b8:	08100794 	.word	0x08100794

081002bc <frame_dummy>:
 81002bc:	b508      	push	{r3, lr}
 81002be:	4b03      	ldr	r3, [pc, #12]	@ (81002cc <frame_dummy+0x10>)
 81002c0:	b11b      	cbz	r3, 81002ca <frame_dummy+0xe>
 81002c2:	4903      	ldr	r1, [pc, #12]	@ (81002d0 <frame_dummy+0x14>)
 81002c4:	4803      	ldr	r0, [pc, #12]	@ (81002d4 <frame_dummy+0x18>)
 81002c6:	f3af 8000 	nop.w
 81002ca:	bd08      	pop	{r3, pc}
 81002cc:	00000000 	.word	0x00000000
 81002d0:	1000015c 	.word	0x1000015c
 81002d4:	08100794 	.word	0x08100794

081002d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 81002d8:	b480      	push	{r7}
 81002da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 81002dc:	4b09      	ldr	r3, [pc, #36]	@ (8100304 <SystemInit+0x2c>)
 81002de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 81002e2:	4a08      	ldr	r2, [pc, #32]	@ (8100304 <SystemInit+0x2c>)
 81002e4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 81002e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 81002ec:	4b05      	ldr	r3, [pc, #20]	@ (8100304 <SystemInit+0x2c>)
 81002ee:	691b      	ldr	r3, [r3, #16]
 81002f0:	4a04      	ldr	r2, [pc, #16]	@ (8100304 <SystemInit+0x2c>)
 81002f2:	f043 0310 	orr.w	r3, r3, #16
 81002f6:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 81002f8:	bf00      	nop
 81002fa:	46bd      	mov	sp, r7
 81002fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100300:	4770      	bx	lr
 8100302:	bf00      	nop
 8100304:	e000ed00 	.word	0xe000ed00

08100308 <gpio_check_freq>:
	.LCKR = GPIO_LCKR_offset,
	.AFR = {GPIO_AFR_offset_0, GPIO_AFR_offset_1}
};


void gpio_check_freq(void){
 8100308:	b480      	push	{r7}
 810030a:	b085      	sub	sp, #20
 810030c:	af00      	add	r7, sp, #0

	volatile uint32_t *RCC_AHB4ENR_register = (volatile uint32_t *)RCC_AHB4ENR_address;
 810030e:	4b20      	ldr	r3, [pc, #128]	@ (8100390 <gpio_check_freq+0x88>)
 8100310:	60fb      	str	r3, [r7, #12]
	//Activer la clock sur GPIOA
	*RCC_AHB4ENR_register |= AHB4ENR_A;
 8100312:	68fb      	ldr	r3, [r7, #12]
 8100314:	681b      	ldr	r3, [r3, #0]
 8100316:	f043 0201 	orr.w	r2, r3, #1
 810031a:	68fb      	ldr	r3, [r7, #12]
 810031c:	601a      	str	r2, [r3, #0]

	/* TODO : Créer une fonction pour la déclaration des registres en tant que pointer */
	volatile uint32_t *GPIO_A_MODER_register = (volatile uint32_t *)((uint32_t)GPIOA + GPIO_offset.MODER);
 810031e:	4b1d      	ldr	r3, [pc, #116]	@ (8100394 <gpio_check_freq+0x8c>)
 8100320:	681b      	ldr	r3, [r3, #0]
 8100322:	f103 43b0 	add.w	r3, r3, #1476395008	@ 0x58000000
 8100326:	f503 3300 	add.w	r3, r3, #131072	@ 0x20000
 810032a:	60bb      	str	r3, [r7, #8]

	*GPIO_A_MODER_register &= ~GPIO_MODER_MODE8_0;
 810032c:	68bb      	ldr	r3, [r7, #8]
 810032e:	681b      	ldr	r3, [r3, #0]
 8100330:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8100334:	68bb      	ldr	r3, [r7, #8]
 8100336:	601a      	str	r2, [r3, #0]
	*GPIO_A_MODER_register |= GPIO_MODER_MODE8_1;
 8100338:	68bb      	ldr	r3, [r7, #8]
 810033a:	681b      	ldr	r3, [r3, #0]
 810033c:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8100340:	68bb      	ldr	r3, [r7, #8]
 8100342:	601a      	str	r2, [r3, #0]


	// Choix de la fonction alternative --> MCO1 sur PA8 --> AF0 --> 0000
	volatile uint32_t *GPIO_A_AFRH_register = (volatile uint32_t *)((uint32_t)GPIOA + GPIO_offset.AFR[GPIO_AFR_offset_1]);
 8100344:	4b13      	ldr	r3, [pc, #76]	@ (8100394 <gpio_check_freq+0x8c>)
 8100346:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 810034a:	f103 43b0 	add.w	r3, r3, #1476395008	@ 0x58000000
 810034e:	f503 3300 	add.w	r3, r3, #131072	@ 0x20000
 8100352:	607b      	str	r3, [r7, #4]

	*GPIO_A_AFRH_register &= ~GPIO_AFRH_AFSEL8_0;
 8100354:	687b      	ldr	r3, [r7, #4]
 8100356:	681b      	ldr	r3, [r3, #0]
 8100358:	f023 0201 	bic.w	r2, r3, #1
 810035c:	687b      	ldr	r3, [r7, #4]
 810035e:	601a      	str	r2, [r3, #0]
	*GPIO_A_AFRH_register &= ~GPIO_AFRH_AFSEL8_1;
 8100360:	687b      	ldr	r3, [r7, #4]
 8100362:	681b      	ldr	r3, [r3, #0]
 8100364:	f023 0202 	bic.w	r2, r3, #2
 8100368:	687b      	ldr	r3, [r7, #4]
 810036a:	601a      	str	r2, [r3, #0]
	*GPIO_A_AFRH_register &= ~GPIO_AFRH_AFSEL8_2;
 810036c:	687b      	ldr	r3, [r7, #4]
 810036e:	681b      	ldr	r3, [r3, #0]
 8100370:	f023 0204 	bic.w	r2, r3, #4
 8100374:	687b      	ldr	r3, [r7, #4]
 8100376:	601a      	str	r2, [r3, #0]
	*GPIO_A_AFRH_register &= ~GPIO_AFRH_AFSEL8_3;
 8100378:	687b      	ldr	r3, [r7, #4]
 810037a:	681b      	ldr	r3, [r3, #0]
 810037c:	f023 0208 	bic.w	r2, r3, #8
 8100380:	687b      	ldr	r3, [r7, #4]
 8100382:	601a      	str	r2, [r3, #0]



}
 8100384:	bf00      	nop
 8100386:	3714      	adds	r7, #20
 8100388:	46bd      	mov	sp, r7
 810038a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810038e:	4770      	bx	lr
 8100390:	580244e0 	.word	0x580244e0
 8100394:	10000000 	.word	0x10000000

08100398 <delay>:

void delay(uint32_t nb){
 8100398:	b480      	push	{r7}
 810039a:	b085      	sub	sp, #20
 810039c:	af00      	add	r7, sp, #0
 810039e:	6078      	str	r0, [r7, #4]

	uint32_t i;

	for(i=0; i<nb; i++){}
 81003a0:	2300      	movs	r3, #0
 81003a2:	60fb      	str	r3, [r7, #12]
 81003a4:	e002      	b.n	81003ac <delay+0x14>
 81003a6:	68fb      	ldr	r3, [r7, #12]
 81003a8:	3301      	adds	r3, #1
 81003aa:	60fb      	str	r3, [r7, #12]
 81003ac:	68fa      	ldr	r2, [r7, #12]
 81003ae:	687b      	ldr	r3, [r7, #4]
 81003b0:	429a      	cmp	r2, r3
 81003b2:	d3f8      	bcc.n	81003a6 <delay+0xe>
}
 81003b4:	bf00      	nop
 81003b6:	bf00      	nop
 81003b8:	3714      	adds	r7, #20
 81003ba:	46bd      	mov	sp, r7
 81003bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81003c0:	4770      	bx	lr
	...

081003c4 <blink_LED4>:

void blink_LED4(void){
 81003c4:	b580      	push	{r7, lr}
 81003c6:	b084      	sub	sp, #16
 81003c8:	af00      	add	r7, sp, #0

	volatile uint32_t *GPIO_K_MODER_register = (volatile uint32_t *)((uint32_t)GPIOK + GPIO_offset.MODER);
 81003ca:	4b1c      	ldr	r3, [pc, #112]	@ (810043c <blink_LED4+0x78>)
 81003cc:	681b      	ldr	r3, [r3, #0]
 81003ce:	f103 43b0 	add.w	r3, r3, #1476395008	@ 0x58000000
 81003d2:	f503 330a 	add.w	r3, r3, #141312	@ 0x22800
 81003d6:	60fb      	str	r3, [r7, #12]
	volatile uint32_t *GPIO_K_BSRR_register = (volatile uint32_t *)((uint32_t)GPIOK + GPIO_offset.BSRR);
 81003d8:	4b18      	ldr	r3, [pc, #96]	@ (810043c <blink_LED4+0x78>)
 81003da:	699b      	ldr	r3, [r3, #24]
 81003dc:	f103 43b0 	add.w	r3, r3, #1476395008	@ 0x58000000
 81003e0:	f503 330a 	add.w	r3, r3, #141312	@ 0x22800
 81003e4:	60bb      	str	r3, [r7, #8]

	volatile uint32_t *RCC_AHB4ENR_register = (volatile uint32_t *)RCC_AHB4ENR_address;
 81003e6:	4b16      	ldr	r3, [pc, #88]	@ (8100440 <blink_LED4+0x7c>)
 81003e8:	607b      	str	r3, [r7, #4]

	//Activation de la clock sur GPIO K
	*RCC_AHB4ENR_register |= AHB4ENR_K;
 81003ea:	687b      	ldr	r3, [r7, #4]
 81003ec:	681b      	ldr	r3, [r3, #0]
 81003ee:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 81003f2:	687b      	ldr	r3, [r7, #4]
 81003f4:	601a      	str	r2, [r3, #0]

	//Configuration de PK6 en OUPTUT
	*GPIO_K_MODER_register |= GPIO_MODER_MODE6_0;
 81003f6:	68fb      	ldr	r3, [r7, #12]
 81003f8:	681b      	ldr	r3, [r3, #0]
 81003fa:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 81003fe:	68fb      	ldr	r3, [r7, #12]
 8100400:	601a      	str	r2, [r3, #0]
	*GPIO_K_MODER_register &= ~ GPIO_MODER_MODE6_1;
 8100402:	68fb      	ldr	r3, [r7, #12]
 8100404:	681b      	ldr	r3, [r3, #0]
 8100406:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 810040a:	68fb      	ldr	r3, [r7, #12]
 810040c:	601a      	str	r2, [r3, #0]
	 *	BSRR[15:0] =  ‘1’: Set
	 *	BSRR[31:15] = ‘0’: Nothing
	 *	BSRR[31:15] = ‘1’: Reset
	*/
	//Bit mis à 1
	*GPIO_K_BSRR_register |= GPIO_BSRR_BS6;
 810040e:	68bb      	ldr	r3, [r7, #8]
 8100410:	681b      	ldr	r3, [r3, #0]
 8100412:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8100416:	68bb      	ldr	r3, [r7, #8]
 8100418:	601a      	str	r2, [r3, #0]
	delay(100000);
 810041a:	480a      	ldr	r0, [pc, #40]	@ (8100444 <blink_LED4+0x80>)
 810041c:	f7ff ffbc 	bl	8100398 <delay>
	*GPIO_K_BSRR_register |= GPIO_BSRR_BR6;
 8100420:	68bb      	ldr	r3, [r7, #8]
 8100422:	681b      	ldr	r3, [r3, #0]
 8100424:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8100428:	68bb      	ldr	r3, [r7, #8]
 810042a:	601a      	str	r2, [r3, #0]
	delay(100000);
 810042c:	4805      	ldr	r0, [pc, #20]	@ (8100444 <blink_LED4+0x80>)
 810042e:	f7ff ffb3 	bl	8100398 <delay>
}
 8100432:	bf00      	nop
 8100434:	3710      	adds	r7, #16
 8100436:	46bd      	mov	sp, r7
 8100438:	bd80      	pop	{r7, pc}
 810043a:	bf00      	nop
 810043c:	10000000 	.word	0x10000000
 8100440:	580244e0 	.word	0x580244e0
 8100444:	000186a0 	.word	0x000186a0

08100448 <clock_config>:
	    .APB1HLPENR = APB1HLPENR_offset,
	    .APB2LPENR = APB2LPENR_offset,
	    .APB4LPENR = APB4LPENR_offset
};

void clock_config(){
 8100448:	b480      	push	{r7}
 810044a:	b089      	sub	sp, #36	@ 0x24
 810044c:	af00      	add	r7, sp, #0


	volatile uint32_t *RCC_RSR_register = (volatile uint32_t *)((uint32_t)RCC_BASE + RCC_offset.RSR);
 810044e:	4b87      	ldr	r3, [pc, #540]	@ (810066c <clock_config+0x224>)
 8100450:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8100454:	f103 43b0 	add.w	r3, r3, #1476395008	@ 0x58000000
 8100458:	f503 3311 	add.w	r3, r3, #148480	@ 0x24400
 810045c:	61fb      	str	r3, [r7, #28]
	volatile uint32_t *RCC_CFGR_register = (volatile uint32_t *)((uint32_t)RCC_BASE + RCC_offset.CFGR);
 810045e:	4b83      	ldr	r3, [pc, #524]	@ (810066c <clock_config+0x224>)
 8100460:	691b      	ldr	r3, [r3, #16]
 8100462:	f103 43b0 	add.w	r3, r3, #1476395008	@ 0x58000000
 8100466:	f503 3311 	add.w	r3, r3, #148480	@ 0x24400
 810046a:	61bb      	str	r3, [r7, #24]
	volatile uint32_t *RCC_CR_register = (volatile uint32_t *)((uint32_t)RCC_BASE + RCC_offset.CR);
 810046c:	4b7f      	ldr	r3, [pc, #508]	@ (810066c <clock_config+0x224>)
 810046e:	681b      	ldr	r3, [r3, #0]
 8100470:	f103 43b0 	add.w	r3, r3, #1476395008	@ 0x58000000
 8100474:	f503 3311 	add.w	r3, r3, #148480	@ 0x24400
 8100478:	617b      	str	r3, [r7, #20]
	volatile uint32_t *RCC_D1CFGR_register = (volatile uint32_t *)((uint32_t)RCC_BASE + RCC_offset.D1CFGR);
 810047a:	4b7c      	ldr	r3, [pc, #496]	@ (810066c <clock_config+0x224>)
 810047c:	699b      	ldr	r3, [r3, #24]
 810047e:	f103 43b0 	add.w	r3, r3, #1476395008	@ 0x58000000
 8100482:	f503 3311 	add.w	r3, r3, #148480	@ 0x24400
 8100486:	613b      	str	r3, [r7, #16]

	volatile uint32_t *RCC_PLL1DIVR_register = (volatile uint32_t *)((uint32_t)RCC_BASE + RCC_offset.PLL1DIVR);
 8100488:	4b78      	ldr	r3, [pc, #480]	@ (810066c <clock_config+0x224>)
 810048a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 810048c:	f103 43b0 	add.w	r3, r3, #1476395008	@ 0x58000000
 8100490:	f503 3311 	add.w	r3, r3, #148480	@ 0x24400
 8100494:	60fb      	str	r3, [r7, #12]
	volatile uint32_t *RCC_PLLCKSELR_register = (volatile uint32_t *)((uint32_t)RCC_BASE + RCC_offset.PLLCKSELR);
 8100496:	4b75      	ldr	r3, [pc, #468]	@ (810066c <clock_config+0x224>)
 8100498:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810049a:	f103 43b0 	add.w	r3, r3, #1476395008	@ 0x58000000
 810049e:	f503 3311 	add.w	r3, r3, #148480	@ 0x24400
 81004a2:	60bb      	str	r3, [r7, #8]
	volatile uint32_t *RCC_CIER_register = (volatile uint32_t *)((uint32_t)RCC_BASE + RCC_offset.CIER);
 81004a4:	4b71      	ldr	r3, [pc, #452]	@ (810066c <clock_config+0x224>)
 81004a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 81004a8:	f103 43b0 	add.w	r3, r3, #1476395008	@ 0x58000000
 81004ac:	f503 3311 	add.w	r3, r3, #148480	@ 0x24400
 81004b0:	607b      	str	r3, [r7, #4]
	volatile uint32_t *RCC_CICR_register = (volatile uint32_t *)((uint32_t)RCC_BASE + RCC_offset.CICR);
 81004b2:	4b6e      	ldr	r3, [pc, #440]	@ (810066c <clock_config+0x224>)
 81004b4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 81004b6:	f103 43b0 	add.w	r3, r3, #1476395008	@ 0x58000000
 81004ba:	f503 3311 	add.w	r3, r3, #148480	@ 0x24400
 81004be:	603b      	str	r3, [r7, #0]


	*RCC_RSR_register |= RCC_RSR_SFT2RSTF; 					// Reset des registres du CPU2
 81004c0:	69fb      	ldr	r3, [r7, #28]
 81004c2:	681b      	ldr	r3, [r3, #0]
 81004c4:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 81004c8:	69fb      	ldr	r3, [r7, #28]
 81004ca:	601a      	str	r2, [r3, #0]

	//Configuration des prescaler internes PLL1
	*RCC_PLL1DIVR_register &= ~RCC_PLL1DIVR_N1;				// RAZ
 81004cc:	68fb      	ldr	r3, [r7, #12]
 81004ce:	681b      	ldr	r3, [r3, #0]
 81004d0:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 81004d4:	f023 0301 	bic.w	r3, r3, #1
 81004d8:	68fa      	ldr	r2, [r7, #12]
 81004da:	6013      	str	r3, [r2, #0]
	*RCC_PLL1DIVR_register |= 0xB << RCC_PLL1DIVR_N1_Pos; 	// Prescaler DIVN1 a 12 /!\ correspond à 0xB et non 0xC !!
 81004dc:	68fb      	ldr	r3, [r7, #12]
 81004de:	681b      	ldr	r3, [r3, #0]
 81004e0:	f043 020b 	orr.w	r2, r3, #11
 81004e4:	68fb      	ldr	r3, [r7, #12]
 81004e6:	601a      	str	r2, [r3, #0]
	*RCC_PLL1DIVR_register &= ~RCC_PLL1DIVR_P1;				// RAZ
 81004e8:	68fb      	ldr	r3, [r7, #12]
 81004ea:	681b      	ldr	r3, [r3, #0]
 81004ec:	f423 427e 	bic.w	r2, r3, #65024	@ 0xfe00
 81004f0:	68fb      	ldr	r3, [r7, #12]
 81004f2:	601a      	str	r2, [r3, #0]
	*RCC_PLL1DIVR_register |= 0x1 << RCC_PLL1DIVR_P1_Pos; 	// Prescaler DIVP1 a 2 par défaut
 81004f4:	68fb      	ldr	r3, [r7, #12]
 81004f6:	681b      	ldr	r3, [r3, #0]
 81004f8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 81004fc:	68fb      	ldr	r3, [r7, #12]
 81004fe:	601a      	str	r2, [r3, #0]
	*RCC_PLL1DIVR_register &= ~RCC_PLL1DIVR_Q1;				// RAZ
 8100500:	68fb      	ldr	r3, [r7, #12]
 8100502:	681b      	ldr	r3, [r3, #0]
 8100504:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8100508:	68fb      	ldr	r3, [r7, #12]
 810050a:	601a      	str	r2, [r3, #0]
	*RCC_PLL1DIVR_register |= 0x0 << RCC_PLL1DIVR_Q1_Pos; 	// Prescaler DIVQ1 a 1
 810050c:	68fb      	ldr	r3, [r7, #12]
 810050e:	681a      	ldr	r2, [r3, #0]
 8100510:	68fb      	ldr	r3, [r7, #12]
 8100512:	601a      	str	r2, [r3, #0]
	//Prescaler DIVR1 a 2 par défaut

	*RCC_PLLCKSELR_register &= RCC_PLLCKSELR_PLLSRC_HSI; 	// PLL1 source : HSI
 8100514:	68bb      	ldr	r3, [r7, #8]
 8100516:	681b      	ldr	r3, [r3, #0]
 8100518:	68bb      	ldr	r3, [r7, #8]
 810051a:	2200      	movs	r2, #0
 810051c:	601a      	str	r2, [r3, #0]
	*RCC_PLLCKSELR_register &= 0xFC0C0C0F; 					// mask DIVM* prescaler 1111 1100 0000 1100 0000 1100 0000 1111
 810051e:	68bb      	ldr	r3, [r7, #8]
 8100520:	681a      	ldr	r2, [r3, #0]
 8100522:	4b53      	ldr	r3, [pc, #332]	@ (8100670 <clock_config+0x228>)
 8100524:	4013      	ands	r3, r2
 8100526:	68ba      	ldr	r2, [r7, #8]
 8100528:	6013      	str	r3, [r2, #0]
	*RCC_PLLCKSELR_register |= RCC_PLLCKSELR_DIVM1_2; 		// DIVM1 PRESCALER /4
 810052a:	68bb      	ldr	r3, [r7, #8]
 810052c:	681b      	ldr	r3, [r3, #0]
 810052e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8100532:	68bb      	ldr	r3, [r7, #8]
 8100534:	601a      	str	r2, [r3, #0]
	//DIVM3 PRESCALER DISABLED

	*RCC_CIER_register |= RCC_CIER_PLL1RDYIE; 				// Activer les interruptions sur flag PLL1 READY
 8100536:	687b      	ldr	r3, [r7, #4]
 8100538:	681b      	ldr	r3, [r3, #0]
 810053a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 810053e:	687b      	ldr	r3, [r7, #4]
 8100540:	601a      	str	r2, [r3, #0]
	*RCC_CICR_register |= RCC_CICR_PLLRDYC; 				// reset interruptions sur flag PLL1 READY
 8100542:	683b      	ldr	r3, [r7, #0]
 8100544:	681b      	ldr	r3, [r3, #0]
 8100546:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 810054a:	683b      	ldr	r3, [r7, #0]
 810054c:	601a      	str	r2, [r3, #0]


	*RCC_CR_register |= RCC_CR_HSEON; 						// Clock HSE on
 810054e:	697b      	ldr	r3, [r7, #20]
 8100550:	681b      	ldr	r3, [r3, #0]
 8100552:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8100556:	697b      	ldr	r3, [r7, #20]
 8100558:	601a      	str	r2, [r3, #0]
	*RCC_CFGR_register |= RCC_CFGR_SW_HSE; 					// Sys CLK sur HSE
 810055a:	69bb      	ldr	r3, [r7, #24]
 810055c:	681b      	ldr	r3, [r3, #0]
 810055e:	f043 0202 	orr.w	r2, r3, #2
 8100562:	69bb      	ldr	r3, [r7, #24]
 8100564:	601a      	str	r2, [r3, #0]

	*RCC_CR_register &= ~RCC_CR_HSION; 						// Clock HSI off
 8100566:	697b      	ldr	r3, [r7, #20]
 8100568:	681b      	ldr	r3, [r3, #0]
 810056a:	f023 0201 	bic.w	r2, r3, #1
 810056e:	697b      	ldr	r3, [r7, #20]
 8100570:	601a      	str	r2, [r3, #0]
	*RCC_CR_register &= RCC_CR_HSIDIV_1; 					// RAZ prescaler HSI
 8100572:	697b      	ldr	r3, [r7, #20]
 8100574:	681b      	ldr	r3, [r3, #0]
 8100576:	697b      	ldr	r3, [r7, #20]
 8100578:	2200      	movs	r2, #0
 810057a:	601a      	str	r2, [r3, #0]
	*RCC_CR_register |= RCC_CR_HSIDIV_8; 					// Prescaler HSI /8
 810057c:	697b      	ldr	r3, [r7, #20]
 810057e:	681b      	ldr	r3, [r3, #0]
 8100580:	f043 0218 	orr.w	r2, r3, #24
 8100584:	697b      	ldr	r3, [r7, #20]
 8100586:	601a      	str	r2, [r3, #0]

	/* ------------ MUX MCO1 sur HSI [0, 0, 0] ------------ */
	*RCC_CFGR_register &= ~RCC_CFGR_MCO1_0;
 8100588:	69bb      	ldr	r3, [r7, #24]
 810058a:	681b      	ldr	r3, [r3, #0]
 810058c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8100590:	69bb      	ldr	r3, [r7, #24]
 8100592:	601a      	str	r2, [r3, #0]
	*RCC_CFGR_register &= ~RCC_CFGR_MCO1_1;
 8100594:	69bb      	ldr	r3, [r7, #24]
 8100596:	681b      	ldr	r3, [r3, #0]
 8100598:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 810059c:	69bb      	ldr	r3, [r7, #24]
 810059e:	601a      	str	r2, [r3, #0]
	*RCC_CFGR_register &= ~RCC_CFGR_MCO1_2;
 81005a0:	69bb      	ldr	r3, [r7, #24]
 81005a2:	681b      	ldr	r3, [r3, #0]
 81005a4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 81005a8:	69bb      	ldr	r3, [r7, #24]
 81005aa:	601a      	str	r2, [r3, #0]

	*RCC_CFGR_register &= RCC_CFGR_SW_HSI; 					// Sys CLK sur HSI
 81005ac:	69bb      	ldr	r3, [r7, #24]
 81005ae:	681b      	ldr	r3, [r3, #0]
 81005b0:	69bb      	ldr	r3, [r7, #24]
 81005b2:	2200      	movs	r2, #0
 81005b4:	601a      	str	r2, [r3, #0]

	/* ------- Division par 10 à la sortie sur MCO1 ------- */
	*RCC_CFGR_register &= ~RCC_CFGR_MCO1PRE_0;
 81005b6:	69bb      	ldr	r3, [r7, #24]
 81005b8:	681b      	ldr	r3, [r3, #0]
 81005ba:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 81005be:	69bb      	ldr	r3, [r7, #24]
 81005c0:	601a      	str	r2, [r3, #0]
	*RCC_CFGR_register |= RCC_CFGR_MCO1PRE_1;
 81005c2:	69bb      	ldr	r3, [r7, #24]
 81005c4:	681b      	ldr	r3, [r3, #0]
 81005c6:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 81005ca:	69bb      	ldr	r3, [r7, #24]
 81005cc:	601a      	str	r2, [r3, #0]
	*RCC_CFGR_register &= ~RCC_CFGR_MCO1PRE_2;
 81005ce:	69bb      	ldr	r3, [r7, #24]
 81005d0:	681b      	ldr	r3, [r3, #0]
 81005d2:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 81005d6:	69bb      	ldr	r3, [r7, #24]
 81005d8:	601a      	str	r2, [r3, #0]
	*RCC_CFGR_register |= RCC_CFGR_MCO1PRE_3;
 81005da:	69bb      	ldr	r3, [r7, #24]
 81005dc:	681b      	ldr	r3, [r3, #0]
 81005de:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 81005e2:	69bb      	ldr	r3, [r7, #24]
 81005e4:	601a      	str	r2, [r3, #0]

	*RCC_CR_register |= RCC_CR_HSION; 						// Clock HSI on
 81005e6:	697b      	ldr	r3, [r7, #20]
 81005e8:	681b      	ldr	r3, [r3, #0]
 81005ea:	f043 0201 	orr.w	r2, r3, #1
 81005ee:	697b      	ldr	r3, [r7, #20]
 81005f0:	601a      	str	r2, [r3, #0]
	while(((*RCC_CR_register >> 2) & 0x1) != 1) ; 			// Attente HSI stable
 81005f2:	bf00      	nop
 81005f4:	697b      	ldr	r3, [r7, #20]
 81005f6:	681b      	ldr	r3, [r3, #0]
 81005f8:	089b      	lsrs	r3, r3, #2
 81005fa:	f003 0301 	and.w	r3, r3, #1
 81005fe:	2b01      	cmp	r3, #1
 8100600:	d1f8      	bne.n	81005f4 <clock_config+0x1ac>

	*RCC_CR_register &= ~RCC_CR_HSEON; 						// Clock HSE off
 8100602:	697b      	ldr	r3, [r7, #20]
 8100604:	681b      	ldr	r3, [r3, #0]
 8100606:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 810060a:	697b      	ldr	r3, [r7, #20]
 810060c:	601a      	str	r2, [r3, #0]


	while(((*RCC_CR_register >> 14) & 0x1) != 1) ; 			// Clock domain stable D1
 810060e:	bf00      	nop
 8100610:	697b      	ldr	r3, [r7, #20]
 8100612:	681b      	ldr	r3, [r3, #0]
 8100614:	0b9b      	lsrs	r3, r3, #14
 8100616:	f003 0301 	and.w	r3, r3, #1
 810061a:	2b01      	cmp	r3, #1
 810061c:	d1f8      	bne.n	8100610 <clock_config+0x1c8>
	while(((*RCC_CR_register >> 15) & 0x1) != 1) ;			// -				   D2
 810061e:	bf00      	nop
 8100620:	697b      	ldr	r3, [r7, #20]
 8100622:	681b      	ldr	r3, [r3, #0]
 8100624:	0bdb      	lsrs	r3, r3, #15
 8100626:	f003 0301 	and.w	r3, r3, #1
 810062a:	2b01      	cmp	r3, #1
 810062c:	d1f8      	bne.n	8100620 <clock_config+0x1d8>

	*RCC_CR_register |= RCC_CR_PLL1ON; // PLL1 ON
 810062e:	697b      	ldr	r3, [r7, #20]
 8100630:	681b      	ldr	r3, [r3, #0]
 8100632:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8100636:	697b      	ldr	r3, [r7, #20]
 8100638:	601a      	str	r2, [r3, #0]
	//while(((*RCC_CR_register >> 25) & 0x1) != 1) ; 			// PLL1 clock ready
	*RCC_CFGR_register |= RCC_CFGR_SW_PLL1; 				// Sys CLK sur PLL1
 810063a:	69bb      	ldr	r3, [r7, #24]
 810063c:	681b      	ldr	r3, [r3, #0]
 810063e:	f043 0203 	orr.w	r2, r3, #3
 8100642:	69bb      	ldr	r3, [r7, #24]
 8100644:	601a      	str	r2, [r3, #0]


	*RCC_D1CFGR_register &= ~RCC_D1CFGR_HPRE_DIV1; 			// HPRE PRESCALER /0
 8100646:	693b      	ldr	r3, [r7, #16]
 8100648:	681a      	ldr	r2, [r3, #0]
 810064a:	693b      	ldr	r3, [r7, #16]
 810064c:	601a      	str	r2, [r3, #0]
	*RCC_D1CFGR_register &= ~RCC_D1CFGR_D1PPRE_DIV1; 		// D1PPRE PRESCALER /0
 810064e:	693b      	ldr	r3, [r7, #16]
 8100650:	681a      	ldr	r2, [r3, #0]
 8100652:	693b      	ldr	r3, [r7, #16]
 8100654:	601a      	str	r2, [r3, #0]
	*RCC_D1CFGR_register &= ~RCC_D1CFGR_D1CPRE_DIV1; 		// D1CPRE PRESCALER /0
 8100656:	693b      	ldr	r3, [r7, #16]
 8100658:	681a      	ldr	r2, [r3, #0]
 810065a:	693b      	ldr	r3, [r7, #16]
 810065c:	601a      	str	r2, [r3, #0]

}
 810065e:	bf00      	nop
 8100660:	3724      	adds	r7, #36	@ 0x24
 8100662:	46bd      	mov	sp, r7
 8100664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100668:	4770      	bx	lr
 810066a:	bf00      	nop
 810066c:	10000028 	.word	0x10000028
 8100670:	fc0c0c0f 	.word	0xfc0c0c0f

08100674 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8100674:	b580      	push	{r7, lr}
 8100676:	b084      	sub	sp, #16
 8100678:	af00      	add	r7, sp, #0
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */

	clock_config();
 810067a:	f7ff fee5 	bl	8100448 <clock_config>
	gpio_check_freq();
 810067e:	f7ff fe43 	bl	8100308 <gpio_check_freq>

	/* Configuration de la liaison USART */
	 USART_Config_t usart_config = {
 8100682:	4a04      	ldr	r2, [pc, #16]	@ (8100694 <main+0x20>)
 8100684:	1d3b      	adds	r3, r7, #4
 8100686:	ca07      	ldmia	r2, {r0, r1, r2}
 8100688:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  blink_LED4();
 810068c:	f7ff fe9a 	bl	81003c4 <blink_LED4>
 8100690:	e7fc      	b.n	810068c <main+0x18>
 8100692:	bf00      	nop
 8100694:	081007ac 	.word	0x081007ac

08100698 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8100698:	b480      	push	{r7}
 810069a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 810069c:	bf00      	nop
 810069e:	e7fd      	b.n	810069c <NMI_Handler+0x4>

081006a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 81006a0:	b480      	push	{r7}
 81006a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 81006a4:	bf00      	nop
 81006a6:	e7fd      	b.n	81006a4 <HardFault_Handler+0x4>

081006a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 81006a8:	b480      	push	{r7}
 81006aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 81006ac:	bf00      	nop
 81006ae:	e7fd      	b.n	81006ac <MemManage_Handler+0x4>

081006b0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 81006b0:	b480      	push	{r7}
 81006b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 81006b4:	bf00      	nop
 81006b6:	e7fd      	b.n	81006b4 <BusFault_Handler+0x4>

081006b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 81006b8:	b480      	push	{r7}
 81006ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 81006bc:	bf00      	nop
 81006be:	e7fd      	b.n	81006bc <UsageFault_Handler+0x4>

081006c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 81006c0:	b480      	push	{r7}
 81006c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 81006c4:	bf00      	nop
 81006c6:	46bd      	mov	sp, r7
 81006c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81006cc:	4770      	bx	lr

081006ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 81006ce:	b480      	push	{r7}
 81006d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 81006d2:	bf00      	nop
 81006d4:	46bd      	mov	sp, r7
 81006d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81006da:	4770      	bx	lr

081006dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 81006dc:	b480      	push	{r7}
 81006de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 81006e0:	bf00      	nop
 81006e2:	46bd      	mov	sp, r7
 81006e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81006e8:	4770      	bx	lr

081006ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 81006ea:	b480      	push	{r7}
 81006ec:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 81006ee:	bf00      	nop
 81006f0:	46bd      	mov	sp, r7
 81006f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81006f6:	4770      	bx	lr

081006f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 81006f8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8100730 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 81006fc:	f7ff fdec 	bl	81002d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8100700:	480c      	ldr	r0, [pc, #48]	@ (8100734 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8100702:	490d      	ldr	r1, [pc, #52]	@ (8100738 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8100704:	4a0d      	ldr	r2, [pc, #52]	@ (810073c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8100706:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8100708:	e002      	b.n	8100710 <LoopCopyDataInit>

0810070a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 810070a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 810070c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 810070e:	3304      	adds	r3, #4

08100710 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8100710:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8100712:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8100714:	d3f9      	bcc.n	810070a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8100716:	4a0a      	ldr	r2, [pc, #40]	@ (8100740 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8100718:	4c0a      	ldr	r4, [pc, #40]	@ (8100744 <LoopFillZerobss+0x22>)
  movs r3, #0
 810071a:	2300      	movs	r3, #0
  b LoopFillZerobss
 810071c:	e001      	b.n	8100722 <LoopFillZerobss>

0810071e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 810071e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8100720:	3204      	adds	r2, #4

08100722 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8100722:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8100724:	d3fb      	bcc.n	810071e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8100726:	f000 f811 	bl	810074c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 810072a:	f7ff ffa3 	bl	8100674 <main>
  bx  lr
 810072e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8100730:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 8100734:	10000000 	.word	0x10000000
  ldr r1, =_edata
 8100738:	10000158 	.word	0x10000158
  ldr r2, =_sidata
 810073c:	081007c0 	.word	0x081007c0
  ldr r2, =_sbss
 8100740:	10000158 	.word	0x10000158
  ldr r4, =_ebss
 8100744:	10000174 	.word	0x10000174

08100748 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8100748:	e7fe      	b.n	8100748 <ADC3_IRQHandler>
	...

0810074c <__libc_init_array>:
 810074c:	b570      	push	{r4, r5, r6, lr}
 810074e:	4d0d      	ldr	r5, [pc, #52]	@ (8100784 <__libc_init_array+0x38>)
 8100750:	4c0d      	ldr	r4, [pc, #52]	@ (8100788 <__libc_init_array+0x3c>)
 8100752:	1b64      	subs	r4, r4, r5
 8100754:	10a4      	asrs	r4, r4, #2
 8100756:	2600      	movs	r6, #0
 8100758:	42a6      	cmp	r6, r4
 810075a:	d109      	bne.n	8100770 <__libc_init_array+0x24>
 810075c:	4d0b      	ldr	r5, [pc, #44]	@ (810078c <__libc_init_array+0x40>)
 810075e:	4c0c      	ldr	r4, [pc, #48]	@ (8100790 <__libc_init_array+0x44>)
 8100760:	f000 f818 	bl	8100794 <_init>
 8100764:	1b64      	subs	r4, r4, r5
 8100766:	10a4      	asrs	r4, r4, #2
 8100768:	2600      	movs	r6, #0
 810076a:	42a6      	cmp	r6, r4
 810076c:	d105      	bne.n	810077a <__libc_init_array+0x2e>
 810076e:	bd70      	pop	{r4, r5, r6, pc}
 8100770:	f855 3b04 	ldr.w	r3, [r5], #4
 8100774:	4798      	blx	r3
 8100776:	3601      	adds	r6, #1
 8100778:	e7ee      	b.n	8100758 <__libc_init_array+0xc>
 810077a:	f855 3b04 	ldr.w	r3, [r5], #4
 810077e:	4798      	blx	r3
 8100780:	3601      	adds	r6, #1
 8100782:	e7f2      	b.n	810076a <__libc_init_array+0x1e>
 8100784:	081007b8 	.word	0x081007b8
 8100788:	081007b8 	.word	0x081007b8
 810078c:	081007b8 	.word	0x081007b8
 8100790:	081007bc 	.word	0x081007bc

08100794 <_init>:
 8100794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8100796:	bf00      	nop
 8100798:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810079a:	bc08      	pop	{r3}
 810079c:	469e      	mov	lr, r3
 810079e:	4770      	bx	lr

081007a0 <_fini>:
 81007a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 81007a2:	bf00      	nop
 81007a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 81007a6:	bc08      	pop	{r3}
 81007a8:	469e      	mov	lr, r3
 81007aa:	4770      	bx	lr
