\doxysubsubsubsection{I2\+S\+\_\+\+MCLK\+\_\+\+Output}
\hypertarget{group___i2_s___m_c_l_k___output}{}\label{group___i2_s___m_c_l_k___output}\index{I2S\_MCLK\_Output@{I2S\_MCLK\_Output}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___i2_s___m_c_l_k___output_gad02b0b79e2a7b8786228bbd902db6266}{I2\+S\+\_\+\+MCLKOUTPUT\+\_\+\+ENABLE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25669c3686c0c577d2d371ac09200ff0}{SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE}})
\item 
\#define \mbox{\hyperlink{group___i2_s___m_c_l_k___output_gad751d9da31ef7b7b63b5a4028331f36d}{I2\+S\+\_\+\+MCLKOUTPUT\+\_\+\+DISABLE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000000)
\item 
\#define \mbox{\hyperlink{group___i2_s___m_c_l_k___output_ga829ae526d1d11f14592e881f800fbb8a}{IS\+\_\+\+I2\+S\+\_\+\+MCLK\+\_\+\+OUTPUT}}(OUTPUT)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___i2_s___m_c_l_k___output_gad751d9da31ef7b7b63b5a4028331f36d}\label{group___i2_s___m_c_l_k___output_gad751d9da31ef7b7b63b5a4028331f36d} 
\index{I2S\_MCLK\_Output@{I2S\_MCLK\_Output}!I2S\_MCLKOUTPUT\_DISABLE@{I2S\_MCLKOUTPUT\_DISABLE}}
\index{I2S\_MCLKOUTPUT\_DISABLE@{I2S\_MCLKOUTPUT\_DISABLE}!I2S\_MCLK\_Output@{I2S\_MCLK\_Output}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2S\_MCLKOUTPUT\_DISABLE}{I2S\_MCLKOUTPUT\_DISABLE}}
{\footnotesize\ttfamily \#define I2\+S\+\_\+\+MCLKOUTPUT\+\_\+\+DISABLE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000000)}

\Hypertarget{group___i2_s___m_c_l_k___output_gad02b0b79e2a7b8786228bbd902db6266}\label{group___i2_s___m_c_l_k___output_gad02b0b79e2a7b8786228bbd902db6266} 
\index{I2S\_MCLK\_Output@{I2S\_MCLK\_Output}!I2S\_MCLKOUTPUT\_ENABLE@{I2S\_MCLKOUTPUT\_ENABLE}}
\index{I2S\_MCLKOUTPUT\_ENABLE@{I2S\_MCLKOUTPUT\_ENABLE}!I2S\_MCLK\_Output@{I2S\_MCLK\_Output}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2S\_MCLKOUTPUT\_ENABLE}{I2S\_MCLKOUTPUT\_ENABLE}}
{\footnotesize\ttfamily \#define I2\+S\+\_\+\+MCLKOUTPUT\+\_\+\+ENABLE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25669c3686c0c577d2d371ac09200ff0}{SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE}})}

\Hypertarget{group___i2_s___m_c_l_k___output_ga829ae526d1d11f14592e881f800fbb8a}\label{group___i2_s___m_c_l_k___output_ga829ae526d1d11f14592e881f800fbb8a} 
\index{I2S\_MCLK\_Output@{I2S\_MCLK\_Output}!IS\_I2S\_MCLK\_OUTPUT@{IS\_I2S\_MCLK\_OUTPUT}}
\index{IS\_I2S\_MCLK\_OUTPUT@{IS\_I2S\_MCLK\_OUTPUT}!I2S\_MCLK\_Output@{I2S\_MCLK\_Output}}
\doxysubsubsubsubsubsection{\texorpdfstring{IS\_I2S\_MCLK\_OUTPUT}{IS\_I2S\_MCLK\_OUTPUT}}
{\footnotesize\ttfamily \#define IS\+\_\+\+I2\+S\+\_\+\+MCLK\+\_\+\+OUTPUT(\begin{DoxyParamCaption}\item[{}]{OUTPUT }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((OUTPUT)\ ==\ \mbox{\hyperlink{group___i2_s___m_c_l_k___output_gad02b0b79e2a7b8786228bbd902db6266}{I2S\_MCLKOUTPUT\_ENABLE}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((OUTPUT)\ ==\ \mbox{\hyperlink{group___i2_s___m_c_l_k___output_gad751d9da31ef7b7b63b5a4028331f36d}{I2S\_MCLKOUTPUT\_DISABLE}}))}

\end{DoxyCode}
