LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

entity flip_flop is
    Port (
        D   : in  std_logic;     -- Entrada de dados
        CLK : in  std_logic;     -- Sinal de clock
        S   : out std_logic     -- Sa√≠da
    );
end d_flip_flop;

architecture Behavioral of flip_flop is
begin
    process(CLK)
    begin
        if rising_edge(CLK) then
            S <= D;                    
	end if;

    end process;

end Behavioral;
