set_property PACKAGE_PIN A3 [get_ports { iSFP_LOS[3] }]; # IO_L11N_AD1N_90 High Density 90 INPUT LVCMOS18
set_property direction IN [get_ports { iSFP_LOS[3] }];
set_property PACKAGE_PIN A4 [get_ports { iSFP_LOS[2] }]; # IO_L11P_AD1P_90 High Density 90 INPUT LVCMOS18
set_property direction IN [get_ports { iSFP_LOS[2] }];
set_property PACKAGE_PIN A6 [get_ports { iSFP_LOS[1] }]; # IO_L12N_AD0N_90 High Density 90 INPUT LVCMOS18
set_property direction IN [get_ports { iSFP_LOS[1] }];
set_property PACKAGE_PIN A7 [get_ports { oHIP_SERIAL_TX_OUT7 }]; # IO_L9N_AD11N_91 High Density 91 OUTPUT LVCMOS18
set_property direction OUT [get_ports { oHIP_SERIAL_TX_OUT7 }];
set_property PACKAGE_PIN A8 [get_ports { oHIP_SERIAL_TX_OUT5 }]; # IO_L10N_AD10N_91 High Density 91 OUTPUT LVCMOS18
set_property direction OUT [get_ports { oHIP_SERIAL_TX_OUT5 }];
set_property PACKAGE_PIN A9 [get_ports { oHIP_SERIAL_TX_OUT3 }]; # IO_L11N_AD9N_91 High Density 91 OUTPUT LVCMOS18
set_property direction OUT [get_ports { oHIP_SERIAL_TX_OUT3 }];
set_property PACKAGE_PIN A11 [get_ports { oHIP_SERIAL_TX_OUT1 }]; # IO_L12N_AD8N_91 High Density 91 OUTPUT LVCMOS18
set_property direction OUT [get_ports { oHIP_SERIAL_TX_OUT1 }];
set_property PACKAGE_PIN A12 [get_ports { ioFPGA_DATA[3] }]; # IO_L11N_AD9N_94 High Density 94 BIDIR LVCMOS18
set_property direction INOUT [get_ports { ioFPGA_DATA[3] }];
set_property PACKAGE_PIN A13 [get_ports { ioFPGA_DATA[2] }]; # IO_L11P_AD9P_94 High Density 94 BIDIR LVCMOS18
set_property direction INOUT [get_ports { ioFPGA_DATA[2] }];
set_property PACKAGE_PIN A14 [get_ports { ioFPGA_DATA[1] }]; # IO_L12N_AD8N_94 High Density 94 BIDIR LVCMOS18
set_property direction INOUT [get_ports { ioFPGA_DATA[1] }];
set_property PACKAGE_PIN A28 [get_ports { sys_rst_n }]; # IO_L24P_T3U_N10_69 High Performance 69 INPUT LVCMOS18*
set_property direction IN [get_ports { sys_rst_n }];
set_property PACKAGE_PIN AA3 [get_ports { iFC_RD_N[18] }]; # MGTHRXN2_228   INPUT 
set_property direction IN [get_ports { iFC_RD_N[18] }];
set_property PACKAGE_PIN AA4 [get_ports { iFC_RD_P[18] }]; # MGTHRXP2_228   INPUT 
set_property direction IN [get_ports { iFC_RD_P[18] }];
set_property PACKAGE_PIN AA7 [get_ports { oFC_TD_N[18] }]; # MGTHTXN2_228   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_N[18] }];
set_property PACKAGE_PIN AA8 [get_ports { oFC_TD_P[18] }]; # MGTHTXP2_228   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_P[18] }];
set_property PACKAGE_PIN AB1 [get_ports { iFC_RD_N[17] }]; # MGTHRXN1_228   INPUT 
set_property direction IN [get_ports { iFC_RD_N[17] }];
set_property PACKAGE_PIN AB2 [get_ports { iFC_RD_P[17] }]; # MGTHRXP1_228   INPUT 
set_property direction IN [get_ports { iFC_RD_P[17] }];
set_property PACKAGE_PIN AB5 [get_ports { oFC_TD_N[17] }]; # MGTHTXN1_228   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_N[17] }];
set_property PACKAGE_PIN AB6 [get_ports { oFC_TD_P[17] }]; # MGTHTXP1_228   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_P[17] }];
set_property PACKAGE_PIN AC3 [get_ports { iFC_RD_N[16] }]; # MGTHRXN0_228   INPUT 
set_property direction IN [get_ports { iFC_RD_N[16] }];
set_property PACKAGE_PIN AC4 [get_ports { iFC_RD_P[16] }]; # MGTHRXP0_228   INPUT 
set_property direction IN [get_ports { iFC_RD_P[16] }];
set_property PACKAGE_PIN AC7 [get_ports { oFC_TD_N[16] }]; # MGTHTXN0_228   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_N[16] }];
set_property PACKAGE_PIN AC8 [get_ports { oFC_TD_P[16] }]; # MGTHTXP0_228   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_P[16] }];
set_property PACKAGE_PIN AD1 [get_ports { iFC_RD_N[15] }]; # MGTHRXN3_227   INPUT 
set_property direction IN [get_ports { iFC_RD_N[15] }];
set_property PACKAGE_PIN AD2 [get_ports { iFC_RD_P[15] }]; # MGTHRXP3_227   INPUT 
set_property direction IN [get_ports { iFC_RD_P[15] }];
set_property PACKAGE_PIN AD5 [get_ports { oFC_TD_N[15] }]; # MGTHTXN3_227   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_N[15] }];
set_property PACKAGE_PIN AD6 [get_ports { oFC_TD_P[15] }]; # MGTHTXP3_227   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_P[15] }];
set_property PACKAGE_PIN AE3 [get_ports { iFC_RD_N[14] }]; # MGTHRXN2_227   INPUT 
set_property direction IN [get_ports { iFC_RD_N[14] }];
set_property PACKAGE_PIN AE4 [get_ports { iFC_RD_P[14] }]; # MGTHRXP2_227   INPUT 
set_property direction IN [get_ports { iFC_RD_P[14] }];
set_property PACKAGE_PIN AE7 [get_ports { oFC_TD_N[14] }]; # MGTHTXN2_227   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_N[14] }];
set_property PACKAGE_PIN AE8 [get_ports { oFC_TD_P[14] }]; # MGTHTXP2_227   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_P[14] }];
set_property PACKAGE_PIN AF1 [get_ports { iFC_RD_N[13] }]; # MGTHRXN1_227   INPUT 
set_property direction IN [get_ports { iFC_RD_N[13] }];
set_property PACKAGE_PIN AF2 [get_ports { iFC_RD_P[13] }]; # MGTHRXP1_227   INPUT 
set_property direction IN [get_ports { iFC_RD_P[13] }];
set_property PACKAGE_PIN AF5 [get_ports { oFC_TD_N[13] }]; # MGTHTXN1_227   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_N[13] }];
set_property PACKAGE_PIN AF6 [get_ports { oFC_TD_P[13] }]; # MGTHTXP1_227   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_P[13] }];
set_property PACKAGE_PIN AG3 [get_ports { iFC_RD_N[12] }]; # MGTHRXN0_227   INPUT 
set_property direction IN [get_ports { iFC_RD_N[12] }];
set_property PACKAGE_PIN AG4 [get_ports { iFC_RD_P[12] }]; # MGTHRXP0_227   INPUT 
set_property direction IN [get_ports { iFC_RD_P[12] }];
set_property PACKAGE_PIN AG7 [get_ports { oFC_TD_N[12] }]; # MGTHTXN0_227   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_N[12] }];
set_property PACKAGE_PIN AG8 [get_ports { oFC_TD_P[12] }]; # MGTHTXP0_227   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_P[12] }];
set_property PACKAGE_PIN AH1 [get_ports { iFC_RD_N[11] }]; # MGTHRXN3_226   INPUT 
set_property direction IN [get_ports { iFC_RD_N[11] }];
set_property PACKAGE_PIN AH2 [get_ports { iFC_RD_P[11] }]; # MGTHRXP3_226   INPUT 
set_property direction IN [get_ports { iFC_RD_P[11] }];
set_property PACKAGE_PIN AH5 [get_ports { oFC_TD_N[11] }]; # MGTHTXN3_226   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_N[11] }];
set_property PACKAGE_PIN AH6 [get_ports { oFC_TD_P[11] }]; # MGTHTXP3_226   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_P[11] }];
set_property PACKAGE_PIN AJ3 [get_ports { iFC_RD_N[10] }]; # MGTHRXN2_226   INPUT 
set_property direction IN [get_ports { iFC_RD_N[10] }];
set_property PACKAGE_PIN AJ4 [get_ports { iFC_RD_P[10] }]; # MGTHRXP2_226   INPUT 
set_property direction IN [get_ports { iFC_RD_P[10] }];
set_property PACKAGE_PIN AJ7 [get_ports { oFC_TD_N[10] }]; # MGTHTXN2_226   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_N[10] }];
set_property PACKAGE_PIN AJ8 [get_ports { oFC_TD_P[10] }]; # MGTHTXP2_226   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_P[10] }];
set_property PACKAGE_PIN AJ11 [get_ports { iCLK_FC_425_N[1] }]; # MGTREFCLK0N_225   INPUT 
set_property direction IN [get_ports { iCLK_FC_425_N[1] }];
set_property PACKAGE_PIN AJ12 [get_ports { iCLK_FC_425_P[1] }]; # MGTREFCLK0P_225   INPUT 
set_property direction IN [get_ports { iCLK_FC_425_P[1] }];
set_property PACKAGE_PIN AK1 [get_ports { iFC_RD_N[9] }]; # MGTHRXN1_226   INPUT 
set_property direction IN [get_ports { iFC_RD_N[9] }];
set_property PACKAGE_PIN AK2 [get_ports { iFC_RD_P[9] }]; # MGTHRXP1_226   INPUT 
set_property direction IN [get_ports { iFC_RD_P[9] }];
set_property PACKAGE_PIN AK5 [get_ports { oFC_TD_N[9] }]; # MGTHTXN1_226   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_N[9] }];
set_property PACKAGE_PIN AK6 [get_ports { oFC_TD_P[9] }]; # MGTHTXP1_226   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_P[9] }];
set_property PACKAGE_PIN AL3 [get_ports { iFC_RD_N[8] }]; # MGTHRXN0_226   INPUT 
set_property direction IN [get_ports { iFC_RD_N[8] }];
set_property PACKAGE_PIN AL4 [get_ports { iFC_RD_P[8] }]; # MGTHRXP0_226   INPUT 
set_property direction IN [get_ports { iFC_RD_P[8] }];
set_property PACKAGE_PIN AL7 [get_ports { oFC_TD_N[8] }]; # MGTHTXN0_226   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_N[8] }];
set_property PACKAGE_PIN AL8 [get_ports { oFC_TD_P[8] }]; # MGTHTXP0_226   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_P[8] }];
set_property PACKAGE_PIN AM1 [get_ports { iFC_RD_N[7] }]; # MGTHRXN3_225   INPUT 
set_property direction IN [get_ports { iFC_RD_N[7] }];
set_property PACKAGE_PIN AM2 [get_ports { iFC_RD_P[7] }]; # MGTHRXP3_225   INPUT 
set_property direction IN [get_ports { iFC_RD_P[7] }];
set_property PACKAGE_PIN AM5 [get_ports { oFC_TD_N[7] }]; # MGTHTXN3_225   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_N[7] }];
set_property PACKAGE_PIN AM6 [get_ports { oFC_TD_P[7] }]; # MGTHTXP3_225   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_P[7] }];
set_property PACKAGE_PIN AN3 [get_ports { iFC_RD_N[6] }]; # MGTHRXN2_225   INPUT 
set_property direction IN [get_ports { iFC_RD_N[6] }];
set_property PACKAGE_PIN AN4 [get_ports { iFC_RD_P[6] }]; # MGTHRXP2_225   INPUT 
set_property direction IN [get_ports { iFC_RD_P[6] }];
set_property PACKAGE_PIN AN7 [get_ports { oFC_TD_N[6] }]; # MGTHTXN2_225   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_N[6] }];
set_property PACKAGE_PIN AN8 [get_ports { oFC_TD_P[6] }]; # MGTHTXP2_225   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_P[6] }];
set_property PACKAGE_PIN AP1 [get_ports { iFC_RD_N[5] }]; # MGTHRXN1_225   INPUT 
set_property direction IN [get_ports { iFC_RD_N[5] }];
set_property PACKAGE_PIN AP2 [get_ports { iFC_RD_P[5] }]; # MGTHRXP1_225   INPUT 
set_property direction IN [get_ports { iFC_RD_P[5] }];
set_property PACKAGE_PIN AP5 [get_ports { oFC_TD_N[5] }]; # MGTHTXN1_225   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_N[5] }];
set_property PACKAGE_PIN AP6 [get_ports { oFC_TD_P[5] }]; # MGTHTXP1_225   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_P[5] }];
set_property PACKAGE_PIN AR3 [get_ports { iFC_RD_N[4] }]; # MGTHRXN0_225   INPUT 
set_property direction IN [get_ports { iFC_RD_N[4] }];
set_property PACKAGE_PIN AR4 [get_ports { iFC_RD_P[4] }]; # MGTHRXP0_225   INPUT 
set_property direction IN [get_ports { iFC_RD_P[4] }];
set_property PACKAGE_PIN AR7 [get_ports { oFC_TD_N[4] }]; # MGTHTXN0_225   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_N[4] }];
set_property PACKAGE_PIN AR8 [get_ports { oFC_TD_P[4] }]; # MGTHTXP0_225   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_P[4] }];
set_property PACKAGE_PIN AT1 [get_ports { iFC_RD_N[3] }]; # MGTHRXN3_224   INPUT 
set_property direction IN [get_ports { iFC_RD_N[3] }];
set_property PACKAGE_PIN AT2 [get_ports { iFC_RD_P[3] }]; # MGTHRXP3_224   INPUT 
set_property direction IN [get_ports { iFC_RD_P[3] }];
set_property PACKAGE_PIN AT5 [get_ports { oFC_TD_N[3] }]; # MGTHTXN3_224   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_N[3] }];
set_property PACKAGE_PIN AT6 [get_ports { oFC_TD_P[3] }]; # MGTHTXP3_224   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_P[3] }];
set_property PACKAGE_PIN AU3 [get_ports { iFC_RD_N[2] }]; # MGTHRXN2_224   INPUT 
set_property direction IN [get_ports { iFC_RD_N[2] }];
set_property PACKAGE_PIN AU4 [get_ports { iFC_RD_P[2] }]; # MGTHRXP2_224   INPUT 
set_property direction IN [get_ports { iFC_RD_P[2] }];
set_property PACKAGE_PIN AU7 [get_ports { oFC_TD_N[2] }]; # MGTHTXN2_224   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_N[2] }];
set_property PACKAGE_PIN AU8 [get_ports { oFC_TD_P[2] }]; # MGTHTXP2_224   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_P[2] }];
set_property PACKAGE_PIN AV1 [get_ports { iFC_RD_N[1] }]; # MGTHRXN1_224   INPUT 
set_property direction IN [get_ports { iFC_RD_N[1] }];
set_property PACKAGE_PIN AV2 [get_ports { iFC_RD_P[1] }]; # MGTHRXP1_224   INPUT 
set_property direction IN [get_ports { iFC_RD_P[1] }];
set_property PACKAGE_PIN AV5 [get_ports { oFC_TD_N[1] }]; # MGTHTXN1_224   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_N[1] }];
set_property PACKAGE_PIN AV6 [get_ports { oFC_TD_P[1] }]; # MGTHTXP1_224   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_P[1] }];
set_property PACKAGE_PIN AW3 [get_ports { iFC_RD_N[0] }]; # MGTHRXN0_224   INPUT 
set_property direction IN [get_ports { iFC_RD_N[0] }];
set_property PACKAGE_PIN AW4 [get_ports { iFC_RD_P[0] }]; # MGTHRXP0_224   INPUT 
set_property direction IN [get_ports { iFC_RD_P[0] }];
set_property PACKAGE_PIN AW7 [get_ports { oFC_TD_N[0] }]; # MGTHTXN0_224   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_N[0] }];
set_property PACKAGE_PIN AW8 [get_ports { oFC_TD_P[0] }]; # MGTHTXP0_224   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_P[0] }];
set_property PACKAGE_PIN B2 [get_ports { iSFP_LOS[7] }]; # IO_L9N_AD3N_90 High Density 90 INPUT LVCMOS18
set_property direction IN [get_ports { iSFP_LOS[7] }];
set_property PACKAGE_PIN B4 [get_ports { iSFP_LOS[5] }]; # IO_L10N_AD2N_90 High Density 90 INPUT LVCMOS18
set_property direction IN [get_ports { iSFP_LOS[5] }];
set_property PACKAGE_PIN B5 [get_ports { iSFP_LOS[4] }]; # IO_L10P_AD2P_90 High Density 90 INPUT LVCMOS18
set_property direction IN [get_ports { iSFP_LOS[4] }];
set_property PACKAGE_PIN B6 [get_ports { iSFP_LOS[0] }]; # IO_L12P_AD0P_90 High Density 90 INPUT LVCMOS18
set_property direction IN [get_ports { iSFP_LOS[0] }];
set_property PACKAGE_PIN B7 [get_ports { oHIP_SERIAL_TX_OUT6 }]; # IO_L9P_AD11P_91 High Density 91 OUTPUT LVCMOS18
set_property direction OUT [get_ports { oHIP_SERIAL_TX_OUT6 }];
set_property PACKAGE_PIN B9 [get_ports { oHIP_SERIAL_TX_OUT4 }]; # IO_L10P_AD10P_91 High Density 91 OUTPUT LVCMOS18
set_property direction OUT [get_ports { oHIP_SERIAL_TX_OUT4 }];
set_property PACKAGE_PIN B10 [get_ports { oHIP_SERIAL_TX_OUT2 }]; # IO_L11P_AD9P_91 High Density 91 OUTPUT LVCMOS18
set_property direction OUT [get_ports { oHIP_SERIAL_TX_OUT2 }];
set_property PACKAGE_PIN B11 [get_ports { oHIP_SERIAL_TX_OUT0 }]; # IO_L12P_AD8P_91 High Density 91 OUTPUT LVCMOS18
set_property direction OUT [get_ports { oHIP_SERIAL_TX_OUT0 }];
set_property PACKAGE_PIN B12 [get_ports { ioFPGA_DATA[5] }]; # IO_L10N_AD10N_94 High Density 94 BIDIR LVCMOS18
set_property direction INOUT [get_ports { ioFPGA_DATA[5] }];
set_property PACKAGE_PIN B14 [get_ports { ioFPGA_DATA[0] }]; # IO_L12P_AD8P_94 High Density 94 BIDIR LVCMOS18
set_property direction INOUT [get_ports { ioFPGA_DATA[0] }];
set_property PACKAGE_PIN C2 [get_ports { iSFP_LOS[6] }]; # IO_L9P_AD3P_90 High Density 90 INPUT LVCMOS18
set_property direction IN [get_ports { iSFP_LOS[6] }];
set_property PACKAGE_PIN C3 [get_ports { iSFP_LOS[11] }]; # IO_L7N_HDGC_AD5N_90 High Density 90 INPUT LVCMOS18
set_property direction IN [get_ports { iSFP_LOS[11] }];
set_property PACKAGE_PIN C4 [get_ports { iSFP_LOS[9] }]; # IO_L8N_HDGC_AD4N_90 High Density 90 INPUT LVCMOS18
set_property direction IN [get_ports { iSFP_LOS[9] }];
set_property PACKAGE_PIN C5 [get_ports { iSFP_LOS[8] }]; # IO_L8P_HDGC_AD4P_90 High Density 90 INPUT LVCMOS18
set_property direction IN [get_ports { iSFP_LOS[8] }];
set_property PACKAGE_PIN C10 [get_ports { oTXD }]; # IO_L8P_HDGC_91 High Density 91 OUTPUT LVCMOS18
set_property direction OUT [get_ports { oTXD }];
set_property PACKAGE_PIN C12 [get_ports { ioFPGA_DATA[7] }]; # IO_L9N_AD11N_94 High Density 94 BIDIR LVCMOS18
set_property direction INOUT [get_ports { ioFPGA_DATA[7] }];
set_property PACKAGE_PIN C13 [get_ports { ioFPGA_DATA[4] }]; # IO_L10P_AD10P_94 High Density 94 BIDIR LVCMOS18
set_property direction INOUT [get_ports { ioFPGA_DATA[4] }];
set_property PACKAGE_PIN D1 [get_ports { iSFP_LOS[13] }]; # IO_L6N_HDGC_AD6N_90 High Density 90 INPUT LVCMOS18
set_property direction IN [get_ports { iSFP_LOS[13] }];
set_property PACKAGE_PIN D2 [get_ports { iSFP_LOS[12] }]; # IO_L6P_HDGC_AD6P_90 High Density 90 INPUT LVCMOS18
set_property direction IN [get_ports { iSFP_LOS[12] }];
set_property PACKAGE_PIN D3 [get_ports { iSFP_LOS[10] }]; # IO_L7P_HDGC_AD5P_90 High Density 90 INPUT LVCMOS18
set_property direction IN [get_ports { iSFP_LOS[10] }];
set_property PACKAGE_PIN D5 [get_ports { iSFP_LOS[15] }]; # IO_L5N_HDGC_AD7N_90 High Density 90 INPUT LVCMOS18
set_property direction IN [get_ports { iSFP_LOS[15] }];
set_property PACKAGE_PIN D6 [get_ports { iSFP_LOS[14] }]; # IO_L5P_HDGC_AD7P_90 High Density 90 INPUT LVCMOS18
set_property direction IN [get_ports { iSFP_LOS[14] }];
set_property PACKAGE_PIN D12 [get_ports { ioFPGA_DATA[6] }]; # IO_L9P_AD11P_94 High Density 94 BIDIR LVCMOS18
set_property direction INOUT [get_ports { ioFPGA_DATA[6] }];
set_property PACKAGE_PIN D13 [get_ports { oLED_N[1] }]; # IO_L8N_HDGC_94 High Density 94 OUTPUT LVCMOS18
set_property direction OUT [get_ports { oLED_N[1] }];
set_property PACKAGE_PIN E1 [get_ports { iSFP_LOS[17] }]; # IO_L4N_AD8N_90 High Density 90 INPUT LVCMOS18
set_property direction IN [get_ports { iSFP_LOS[17] }];
set_property PACKAGE_PIN E3 [get_ports { iSFP_LOS[21] }]; # IO_L2N_AD10N_90 High Density 90 INPUT LVCMOS18
set_property direction IN [get_ports { iSFP_LOS[21] }];
set_property PACKAGE_PIN E4 [get_ports { iSFP_LOS[23] }]; # IO_L1N_AD11N_90 High Density 90 INPUT LVCMOS18
set_property direction IN [get_ports { iSFP_LOS[23] }];
set_property PACKAGE_PIN E5 [get_ports { iSFP_LOS[22] }]; # IO_L1P_AD11P_90 High Density 90 INPUT LVCMOS18
set_property direction IN [get_ports { iSFP_LOS[22] }];
set_property PACKAGE_PIN E11 [get_ports { oLED_N[5] }]; # IO_L6N_HDGC_94 High Density 94 OUTPUT LVCMOS18
set_property direction OUT [get_ports { oLED_N[5] }];
set_property PACKAGE_PIN E13 [get_ports { oLED_N[0] }]; # IO_L8P_HDGC_94 High Density 94 OUTPUT LVCMOS18
set_property direction OUT [get_ports { oLED_N[0] }];
set_property PACKAGE_PIN F1 [get_ports { iSFP_LOS[16] }]; # IO_L4P_AD8P_90 High Density 90 INPUT LVCMOS18
set_property direction IN [get_ports { iSFP_LOS[16] }];
set_property PACKAGE_PIN F2 [get_ports { iSFP_LOS[19] }]; # IO_L3N_AD9N_90 High Density 90 INPUT LVCMOS18
set_property direction IN [get_ports { iSFP_LOS[19] }];
set_property PACKAGE_PIN F3 [get_ports { iSFP_LOS[18] }]; # IO_L3P_AD9P_90 High Density 90 INPUT LVCMOS18
set_property direction IN [get_ports { iSFP_LOS[18] }];
set_property PACKAGE_PIN F4 [get_ports { iSFP_LOS[20] }]; # IO_L2P_AD10P_90 High Density 90 INPUT LVCMOS18
set_property direction IN [get_ports { iSFP_LOS[20] }];
set_property PACKAGE_PIN F11 [get_ports { oLED_N[4] }]; # IO_L6P_HDGC_94 High Density 94 OUTPUT LVCMOS18
set_property direction OUT [get_ports { oLED_N[4] }];
set_property PACKAGE_PIN F12 [get_ports { oLED_N[3] }]; # IO_L7N_HDGC_94 High Density 94 OUTPUT LVCMOS18
set_property direction OUT [get_ports { oLED_N[3] }];
set_property PACKAGE_PIN F13 [get_ports { oLED_N[2] }]; # IO_L7P_HDGC_94 High Density 94 OUTPUT LVCMOS18
set_property direction OUT [get_ports { oLED_N[2] }];
set_property PACKAGE_PIN G10 [get_ports { oLED_N[9] }]; # IO_L4N_AD12N_94 High Density 94 OUTPUT LVCMOS18
set_property direction OUT [get_ports { oLED_N[9] }];
set_property PACKAGE_PIN G11 [get_ports { oLED_N[7] }]; # IO_L5N_HDGC_94 High Density 94 OUTPUT LVCMOS18
set_property direction OUT [get_ports { oLED_N[7] }];
set_property PACKAGE_PIN G12 [get_ports { oLED_N[6] }]; # IO_L5P_HDGC_94 High Density 94 OUTPUT LVCMOS18
set_property direction OUT [get_ports { oLED_N[6] }];
set_property PACKAGE_PIN G17 [get_ports { iCLK_425M_P[0] }]; # IO_L11P_T1U_N8_GC_71 High Performance 71 INPUT LVCMOS18*
set_property direction IN [get_ports { iCLK_425M_P[0] }];
set_property PACKAGE_PIN H10 [get_ports { oLED_N[8] }]; # IO_L4P_AD12P_94 High Density 94 OUTPUT LVCMOS18
set_property direction OUT [get_ports { oLED_N[8] }];
set_property PACKAGE_PIN H12 [get_ports { oLED_N[11] }]; # IO_L3N_AD13N_94 High Density 94 OUTPUT LVCMOS18
set_property direction OUT [get_ports { oLED_N[11] }];
set_property PACKAGE_PIN H13 [get_ports { oLED_N[10] }]; # IO_L3P_AD13P_94 High Density 94 OUTPUT LVCMOS18
set_property direction OUT [get_ports { oLED_N[10] }];
set_property PACKAGE_PIN J10 [get_ports { oLED_N[13] }]; # IO_L2N_AD14N_94 High Density 94 OUTPUT LVCMOS18
set_property direction OUT [get_ports { oLED_N[13] }];
set_property PACKAGE_PIN J11 [get_ports { oLED_N[12] }]; # IO_L2P_AD14P_94 High Density 94 OUTPUT LVCMOS18
set_property direction OUT [get_ports { oLED_N[12] }];
set_property PACKAGE_PIN J12 [get_ports { oLED_N[15] }]; # IO_L1N_AD15N_94 High Density 94 OUTPUT LVCMOS18
set_property direction OUT [get_ports { oLED_N[15] }];
set_property PACKAGE_PIN J13 [get_ports { oLED_N[14] }]; # IO_L1P_AD15P_94 High Density 94 OUTPUT LVCMOS18
set_property direction OUT [get_ports { oLED_N[14] }];
set_property PACKAGE_PIN K10 [get_ports { iBUS_EN }]; # IO_L12N_AD0N_93 High Density 93 INPUT LVCMOS18
set_property direction IN [get_ports { iBUS_EN }];
set_property PACKAGE_PIN K11 [get_ports { iBUS_CLK }]; # IO_L12P_AD0P_93 High Density 93 INPUT LVCMOS18
set_property direction IN [get_ports { iBUS_CLK }];
set_property PACKAGE_PIN K13 [get_ports { ioSYNC_NEIGHBOR }]; # IO_L10N_AD2N_93 High Density 93 BIDIR LVCMOS18
set_property direction INOUT [get_ports { ioSYNC_NEIGHBOR }];
set_property PACKAGE_PIN L11 [get_ports { iBUS_RST }]; # IO_L11N_AD1N_93 High Density 93 INPUT LVCMOS18
set_property direction IN [get_ports { iBUS_RST }];
set_property PACKAGE_PIN L12 [get_ports { iBUS_MASTER }]; # IO_L11P_AD1P_93 High Density 93 INPUT LVCMOS18
set_property direction IN [get_ports { iBUS_MASTER }];
set_property PACKAGE_PIN L13 [get_ports { iFPGA_RSTN }]; # IO_L10P_AD2P_93 High Density 93 INPUT LVCMOS18
set_property direction IN [get_ports { iFPGA_RSTN }];
set_property PACKAGE_PIN L14 [get_ports { oFC_RATE_SEL[3] }]; # IO_L7N_HDGC_AD5N_93 High Density 93 OUTPUT LVCMOS18
set_property direction OUT [get_ports { oFC_RATE_SEL[3] }];
set_property PACKAGE_PIN L33 [get_ports { pci_exp_txp[0] }]; # MGTYTXP3_130   OUTPUT 
set_property direction OUT [get_ports { pci_exp_txp[0] }];
set_property PACKAGE_PIN L34 [get_ports { pci_exp_txn[0] }]; # MGTYTXN3_130   OUTPUT 
set_property direction OUT [get_ports { pci_exp_txn[0] }];
set_property PACKAGE_PIN M10 [get_ports { oFC_RATE_SEL[0] }]; # IO_L9N_AD3N_93 High Density 93 OUTPUT LVCMOS18
set_property direction OUT [get_ports { oFC_RATE_SEL[0] }];
set_property PACKAGE_PIN M11 [get_ports { oFC_RATE_SEL[1] }]; # IO_L8N_HDGC_AD4N_93 High Density 93 OUTPUT LVCMOS18
set_property direction OUT [get_ports { oFC_RATE_SEL[1] }];
set_property PACKAGE_PIN M12 [get_ports { iCLK_FR }]; # IO_L8P_HDGC_AD4P_93 High Density 93 INPUT LVCMOS18
set_property direction IN [get_ports { iCLK_FR }];
set_property PACKAGE_PIN M14 [get_ports { oFC_RATE_SEL[2] }]; # IO_L7P_HDGC_AD5P_93 High Density 93 OUTPUT LVCMOS18
set_property direction OUT [get_ports { oFC_RATE_SEL[2] }];
set_property PACKAGE_PIN M31 [get_ports { pci_exp_txp[1] }]; # MGTYTXP2_130   OUTPUT 
set_property direction OUT [get_ports { pci_exp_txp[1] }];
set_property PACKAGE_PIN M32 [get_ports { pci_exp_txn[1] }]; # MGTYTXN2_130   OUTPUT 
set_property direction OUT [get_ports { pci_exp_txn[1] }];
set_property PACKAGE_PIN N10 [get_ports { ioSYNC_RIBBON }]; # IO_L9P_AD3P_93 High Density 93 BIDIR LVCMOS18
set_property direction INOUT [get_ports { ioSYNC_RIBBON }];
set_property PACKAGE_PIN N12 [get_ports { oFC_RATE_SEL[5] }]; # IO_L6N_HDGC_AD6N_93 High Density 93 OUTPUT LVCMOS18
set_property direction OUT [get_ports { oFC_RATE_SEL[5] }];
set_property PACKAGE_PIN N13 [get_ports { oFC_RATE_SEL[4] }]; # IO_L6P_HDGC_AD6P_93 High Density 93 OUTPUT LVCMOS18
set_property direction OUT [get_ports { oFC_RATE_SEL[4] }];
set_property PACKAGE_PIN N14 [get_ports { oFC_RATE_SEL[7] }]; # IO_L5N_HDGC_AD7N_93 High Density 93 OUTPUT LVCMOS18
set_property direction OUT [get_ports { oFC_RATE_SEL[7] }];
set_property PACKAGE_PIN N15 [get_ports { oFC_RATE_SEL[6] }]; # IO_L5P_HDGC_AD7P_93 High Density 93 OUTPUT LVCMOS18
set_property direction OUT [get_ports { oFC_RATE_SEL[6] }];
set_property PACKAGE_PIN N33 [get_ports { pci_exp_txp[2] }]; # MGTYTXP1_130   OUTPUT 
set_property direction OUT [get_ports { pci_exp_txp[2] }];
set_property PACKAGE_PIN N34 [get_ports { pci_exp_txn[2] }]; # MGTYTXN1_130   OUTPUT 
set_property direction OUT [get_ports { pci_exp_txn[2] }];
set_property PACKAGE_PIN N38 [get_ports { pci_exp_rxp[0] }]; # MGTYRXP3_130   INPUT 
set_property direction IN [get_ports { pci_exp_rxp[0] }];
set_property PACKAGE_PIN N39 [get_ports { pci_exp_rxn[0] }]; # MGTYRXN3_130   INPUT 
set_property direction IN [get_ports { pci_exp_rxn[0] }];
set_property PACKAGE_PIN P1 [get_ports { iFC_RD_N[25] }]; # MGTHRXN1_230   INPUT 
set_property direction IN [get_ports { iFC_RD_N[25] }];
set_property PACKAGE_PIN P2 [get_ports { iFC_RD_P[25] }]; # MGTHRXP1_230   INPUT 
set_property direction IN [get_ports { iFC_RD_P[25] }];
set_property PACKAGE_PIN P5 [get_ports { oFC_TD_N[25] }]; # MGTHTXN1_230   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_N[25] }];
set_property PACKAGE_PIN P6 [get_ports { oFC_TD_P[25] }]; # MGTHTXP1_230   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_P[25] }];
set_property PACKAGE_PIN P10 [get_ports { oFC_RATE_SEL[9] }]; # IO_L4N_AD8N_93 High Density 93 OUTPUT LVCMOS18
set_property direction OUT [get_ports { oFC_RATE_SEL[9] }];
set_property PACKAGE_PIN P11 [get_ports { oFC_RATE_SEL[8] }]; # IO_L4P_AD8P_93 High Density 93 OUTPUT LVCMOS18
set_property direction OUT [get_ports { oFC_RATE_SEL[8] }];
set_property PACKAGE_PIN P12 [get_ports { oFC_RATE_SEL[11] }]; # IO_L3N_AD9N_93 High Density 93 OUTPUT LVCMOS18
set_property direction OUT [get_ports { oFC_RATE_SEL[11] }];
set_property PACKAGE_PIN P13 [get_ports { oFC_RATE_SEL[10] }]; # IO_L3P_AD9P_93 High Density 93 OUTPUT LVCMOS18
set_property direction OUT [get_ports { oFC_RATE_SEL[10] }];
set_property PACKAGE_PIN P31 [get_ports { pci_exp_txp[3] }]; # MGTYTXP0_130   OUTPUT 
set_property direction OUT [get_ports { pci_exp_txp[3] }];
set_property PACKAGE_PIN P32 [get_ports { pci_exp_txn[3] }]; # MGTYTXN0_130   OUTPUT 
set_property direction OUT [get_ports { pci_exp_txn[3] }];
set_property PACKAGE_PIN P36 [get_ports { pci_exp_rxp[1] }]; # MGTYRXP2_130   INPUT 
set_property direction IN [get_ports { pci_exp_rxp[1] }];
set_property PACKAGE_PIN P37 [get_ports { pci_exp_rxn[1] }]; # MGTYRXN2_130   INPUT 
set_property direction IN [get_ports { pci_exp_rxn[1] }];
set_property PACKAGE_PIN R3 [get_ports { iFC_RD_N[24] }]; # MGTHRXN0_230   INPUT 
set_property direction IN [get_ports { iFC_RD_N[24] }];
set_property PACKAGE_PIN R4 [get_ports { iFC_RD_P[24] }]; # MGTHRXP0_230   INPUT 
set_property direction IN [get_ports { iFC_RD_P[24] }];
set_property PACKAGE_PIN R7 [get_ports { oFC_TD_N[24] }]; # MGTHTXN0_230   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_N[24] }];
set_property PACKAGE_PIN R8 [get_ports { oFC_TD_P[24] }]; # MGTHTXP0_230   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_P[24] }];
set_property PACKAGE_PIN R33 [get_ports { pci_exp_txp[4] }]; # MGTYTXP3_129   OUTPUT 
set_property direction OUT [get_ports { pci_exp_txp[4] }];
set_property PACKAGE_PIN R34 [get_ports { pci_exp_txn[4] }]; # MGTYTXN3_129   OUTPUT 
set_property direction OUT [get_ports { pci_exp_txn[4] }];
set_property PACKAGE_PIN R38 [get_ports { pci_exp_rxp[2] }]; # MGTYRXP1_130   INPUT 
set_property direction IN [get_ports { pci_exp_rxp[2] }];
set_property PACKAGE_PIN R39 [get_ports { pci_exp_rxn[2] }]; # MGTYRXN1_130   INPUT 
set_property direction IN [get_ports { pci_exp_rxn[2] }];
set_property PACKAGE_PIN T1 [get_ports { iFC_RD_N[23] }]; # MGTHRXN3_229   INPUT 
set_property direction IN [get_ports { iFC_RD_N[23] }];
set_property PACKAGE_PIN T2 [get_ports { iFC_RD_P[23] }]; # MGTHRXP3_229   INPUT 
set_property direction IN [get_ports { iFC_RD_P[23] }];
set_property PACKAGE_PIN T5 [get_ports { oFC_TD_N[23] }]; # MGTHTXN3_229   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_N[23] }];
set_property PACKAGE_PIN T6 [get_ports { oFC_TD_P[23] }]; # MGTHTXP3_229   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_P[23] }];
set_property PACKAGE_PIN T27 [get_ports { sys_clk_p }]; # MGTREFCLK0P_131   INPUT 
set_property direction IN [get_ports { sys_clk_p }];
set_property PACKAGE_PIN T28 [get_ports { sys_clk_n }]; # MGTREFCLK0N_131   INPUT 
set_property direction IN [get_ports { sys_clk_n }];
set_property PACKAGE_PIN T31 [get_ports { pci_exp_txp[5] }]; # MGTYTXP2_129   OUTPUT 
set_property direction OUT [get_ports { pci_exp_txp[5] }];
set_property PACKAGE_PIN T32 [get_ports { pci_exp_txn[5] }]; # MGTYTXN2_129   OUTPUT 
set_property direction OUT [get_ports { pci_exp_txn[5] }];
set_property PACKAGE_PIN T36 [get_ports { pci_exp_rxp[3] }]; # MGTYRXP0_130   INPUT 
set_property direction IN [get_ports { pci_exp_rxp[3] }];
set_property PACKAGE_PIN T37 [get_ports { pci_exp_rxn[3] }]; # MGTYRXN0_130   INPUT 
set_property direction IN [get_ports { pci_exp_rxn[3] }];
set_property PACKAGE_PIN U3 [get_ports { iFC_RD_N[22] }]; # MGTHRXN2_229   INPUT 
set_property direction IN [get_ports { iFC_RD_N[22] }];
set_property PACKAGE_PIN U4 [get_ports { iFC_RD_P[22] }]; # MGTHRXP2_229   INPUT 
set_property direction IN [get_ports { iFC_RD_P[22] }];
set_property PACKAGE_PIN U7 [get_ports { oFC_TD_N[22] }]; # MGTHTXN2_229   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_N[22] }];
set_property PACKAGE_PIN U8 [get_ports { oFC_TD_P[22] }]; # MGTHTXP2_229   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_P[22] }];
set_property PACKAGE_PIN U33 [get_ports { pci_exp_txp[6] }]; # MGTYTXP1_129   OUTPUT 
set_property direction OUT [get_ports { pci_exp_txp[6] }];
set_property PACKAGE_PIN U34 [get_ports { pci_exp_txn[6] }]; # MGTYTXN1_129   OUTPUT 
set_property direction OUT [get_ports { pci_exp_txn[6] }];
set_property PACKAGE_PIN U38 [get_ports { pci_exp_rxp[4] }]; # MGTYRXP3_129   INPUT 
set_property direction IN [get_ports { pci_exp_rxp[4] }];
set_property PACKAGE_PIN U39 [get_ports { pci_exp_rxn[4] }]; # MGTYRXN3_129   INPUT 
set_property direction IN [get_ports { pci_exp_rxn[4] }];
set_property PACKAGE_PIN V1 [get_ports { iFC_RD_N[21] }]; # MGTHRXN1_229   INPUT 
set_property direction IN [get_ports { iFC_RD_N[21] }];
set_property PACKAGE_PIN V2 [get_ports { iFC_RD_P[21] }]; # MGTHRXP1_229   INPUT 
set_property direction IN [get_ports { iFC_RD_P[21] }];
set_property PACKAGE_PIN V5 [get_ports { oFC_TD_N[21] }]; # MGTHTXN1_229   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_N[21] }];
set_property PACKAGE_PIN V6 [get_ports { oFC_TD_P[21] }]; # MGTHTXP1_229   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_P[21] }];
set_property PACKAGE_PIN V31 [get_ports { pci_exp_txp[7] }]; # MGTYTXP0_129   OUTPUT 
set_property direction OUT [get_ports { pci_exp_txp[7] }];
set_property PACKAGE_PIN V32 [get_ports { pci_exp_txn[7] }]; # MGTYTXN0_129   OUTPUT 
set_property direction OUT [get_ports { pci_exp_txn[7] }];
set_property PACKAGE_PIN V36 [get_ports { pci_exp_rxp[5] }]; # MGTYRXP2_129   INPUT 
set_property direction IN [get_ports { pci_exp_rxp[5] }];
set_property PACKAGE_PIN V37 [get_ports { pci_exp_rxn[5] }]; # MGTYRXN2_129   INPUT 
set_property direction IN [get_ports { pci_exp_rxn[5] }];
set_property PACKAGE_PIN W3 [get_ports { iFC_RD_N[20] }]; # MGTHRXN0_229   INPUT 
set_property direction IN [get_ports { iFC_RD_N[20] }];
set_property PACKAGE_PIN W4 [get_ports { iFC_RD_P[20] }]; # MGTHRXP0_229   INPUT 
set_property direction IN [get_ports { iFC_RD_P[20] }];
set_property PACKAGE_PIN W7 [get_ports { oFC_TD_N[20] }]; # MGTHTXN0_229   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_N[20] }];
set_property PACKAGE_PIN W8 [get_ports { oFC_TD_P[20] }]; # MGTHTXP0_229   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_P[20] }];
set_property PACKAGE_PIN W11 [get_ports { iCLK_FC_425_N[0] }]; # MGTREFCLK0N_230   INPUT 
set_property direction IN [get_ports { iCLK_FC_425_N[0] }];
set_property PACKAGE_PIN W12 [get_ports { iCLK_FC_425_P[0] }]; # MGTREFCLK0P_230   INPUT 
set_property direction IN [get_ports { iCLK_FC_425_P[0] }];
set_property PACKAGE_PIN W38 [get_ports { pci_exp_rxp[6] }]; # MGTYRXP1_129   INPUT 
set_property direction IN [get_ports { pci_exp_rxp[6] }];
set_property PACKAGE_PIN W39 [get_ports { pci_exp_rxn[6] }]; # MGTYRXN1_129   INPUT 
set_property direction IN [get_ports { pci_exp_rxn[6] }];
set_property PACKAGE_PIN Y1 [get_ports { iFC_RD_N[19] }]; # MGTHRXN3_228   INPUT 
set_property direction IN [get_ports { iFC_RD_N[19] }];
set_property PACKAGE_PIN Y2 [get_ports { iFC_RD_P[19] }]; # MGTHRXP3_228   INPUT 
set_property direction IN [get_ports { iFC_RD_P[19] }];
set_property PACKAGE_PIN Y5 [get_ports { oFC_TD_N[19] }]; # MGTHTXN3_228   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_N[19] }];
set_property PACKAGE_PIN Y6 [get_ports { oFC_TD_P[19] }]; # MGTHTXP3_228   OUTPUT 
set_property direction OUT [get_ports { oFC_TD_P[19] }];
set_property PACKAGE_PIN Y36 [get_ports { pci_exp_rxp[7] }]; # MGTYRXP0_129   INPUT 
set_property direction IN [get_ports { pci_exp_rxp[7] }];
set_property PACKAGE_PIN Y37 [get_ports { pci_exp_rxn[7] }]; # MGTYRXN0_129   INPUT 
set_property direction IN [get_ports { pci_exp_rxn[7] }];
make_diff_pair_ports iFC_RD_P[18] iFC_RD_N[18];
make_diff_pair_ports oFC_TD_P[18] oFC_TD_N[18];
make_diff_pair_ports iFC_RD_P[17] iFC_RD_N[17];
make_diff_pair_ports oFC_TD_P[17] oFC_TD_N[17];
make_diff_pair_ports iFC_RD_P[16] iFC_RD_N[16];
make_diff_pair_ports oFC_TD_P[16] oFC_TD_N[16];
make_diff_pair_ports iFC_RD_P[15] iFC_RD_N[15];
make_diff_pair_ports oFC_TD_P[15] oFC_TD_N[15];
make_diff_pair_ports iFC_RD_P[14] iFC_RD_N[14];
make_diff_pair_ports oFC_TD_P[14] oFC_TD_N[14];
make_diff_pair_ports iFC_RD_P[13] iFC_RD_N[13];
make_diff_pair_ports oFC_TD_P[13] oFC_TD_N[13];
make_diff_pair_ports iFC_RD_P[12] iFC_RD_N[12];
make_diff_pair_ports oFC_TD_P[12] oFC_TD_N[12];
make_diff_pair_ports iFC_RD_P[11] iFC_RD_N[11];
make_diff_pair_ports oFC_TD_P[11] oFC_TD_N[11];
make_diff_pair_ports iFC_RD_P[10] iFC_RD_N[10];
make_diff_pair_ports oFC_TD_P[10] oFC_TD_N[10];
make_diff_pair_ports iCLK_FC_425_P[1] iCLK_FC_425_N[1];
make_diff_pair_ports iFC_RD_P[9] iFC_RD_N[9];
make_diff_pair_ports oFC_TD_P[9] oFC_TD_N[9];
make_diff_pair_ports iFC_RD_P[8] iFC_RD_N[8];
make_diff_pair_ports oFC_TD_P[8] oFC_TD_N[8];
make_diff_pair_ports iFC_RD_P[7] iFC_RD_N[7];
make_diff_pair_ports oFC_TD_P[7] oFC_TD_N[7];
make_diff_pair_ports iFC_RD_P[6] iFC_RD_N[6];
make_diff_pair_ports oFC_TD_P[6] oFC_TD_N[6];
make_diff_pair_ports iFC_RD_P[5] iFC_RD_N[5];
make_diff_pair_ports oFC_TD_P[5] oFC_TD_N[5];
make_diff_pair_ports iFC_RD_P[4] iFC_RD_N[4];
make_diff_pair_ports oFC_TD_P[4] oFC_TD_N[4];
make_diff_pair_ports iFC_RD_P[3] iFC_RD_N[3];
make_diff_pair_ports oFC_TD_P[3] oFC_TD_N[3];
make_diff_pair_ports iFC_RD_P[2] iFC_RD_N[2];
make_diff_pair_ports oFC_TD_P[2] oFC_TD_N[2];
make_diff_pair_ports iFC_RD_P[1] iFC_RD_N[1];
make_diff_pair_ports oFC_TD_P[1] oFC_TD_N[1];
make_diff_pair_ports iFC_RD_P[0] iFC_RD_N[0];
make_diff_pair_ports oFC_TD_P[0] oFC_TD_N[0];
make_diff_pair_ports iFC_RD_P[25] iFC_RD_N[25];
make_diff_pair_ports oFC_TD_P[25] oFC_TD_N[25];
make_diff_pair_ports iFC_RD_P[24] iFC_RD_N[24];
make_diff_pair_ports oFC_TD_P[24] oFC_TD_N[24];
make_diff_pair_ports iFC_RD_P[23] iFC_RD_N[23];
make_diff_pair_ports oFC_TD_P[23] oFC_TD_N[23];
make_diff_pair_ports iFC_RD_P[22] iFC_RD_N[22];
make_diff_pair_ports oFC_TD_P[22] oFC_TD_N[22];
make_diff_pair_ports iFC_RD_P[21] iFC_RD_N[21];
make_diff_pair_ports oFC_TD_P[21] oFC_TD_N[21];
make_diff_pair_ports iFC_RD_P[20] iFC_RD_N[20];
make_diff_pair_ports oFC_TD_P[20] oFC_TD_N[20];
make_diff_pair_ports iCLK_FC_425_P[0] iCLK_FC_425_N[0];
make_diff_pair_ports iFC_RD_P[19] iFC_RD_N[19];
make_diff_pair_ports oFC_TD_P[19] oFC_TD_N[19];