WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500041 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 17 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5000041 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 34 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6250042 cumulative IPC: 4 (Simulation time: 00 hr 00 min 43 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6250042 cumulative IPC: 4 (Simulation time: 00 hr 00 min 43 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 8050159 heartbeat IPC: 3.279 cumulative IPC: 2.778 (Simulation time: 00 hr 00 min 55 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_fp_13.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 11592458 heartbeat IPC: 2.823 cumulative IPC: 2.808 (Simulation time: 00 hr 01 min 20 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 15172564 heartbeat IPC: 2.793 cumulative IPC: 2.802 (Simulation time: 00 hr 01 min 44 sec)
Heartbeat CPU 0 instructions: 60000002 cycles: 18756355 heartbeat IPC: 2.79 cumulative IPC: 2.799 (Simulation time: 00 hr 02 min 09 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_fp_13.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000001 cycles: 22298747 heartbeat IPC: 2.823 cumulative IPC: 2.804 (Simulation time: 00 hr 02 min 33 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 25879299 heartbeat IPC: 2.793 cumulative IPC: 2.802 (Simulation time: 00 hr 02 min 58 sec)
Heartbeat CPU 0 instructions: 90000002 cycles: 29462705 heartbeat IPC: 2.791 cumulative IPC: 2.8 (Simulation time: 00 hr 03 min 22 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_fp_13.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 33005009 heartbeat IPC: 2.823 cumulative IPC: 2.803 (Simulation time: 00 hr 03 min 47 sec)
Heartbeat CPU 0 instructions: 110000003 cycles: 36585614 heartbeat IPC: 2.793 cumulative IPC: 2.802 (Simulation time: 00 hr 04 min 11 sec)
Heartbeat CPU 0 instructions: 120000004 cycles: 40168947 heartbeat IPC: 2.791 cumulative IPC: 2.801 (Simulation time: 00 hr 04 min 36 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_fp_13.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000002 cycles: 35699796 cumulative IPC: 2.801 (Simulation time: 00 hr 04 min 48 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 35699796 cumulative IPC: 2.801 (Simulation time: 00 hr 04 min 48 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_fp/compute_fp_13.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.801 instructions: 100000002 cycles: 35699796
CPU 0 Branch Prediction Accuracy: 95.55% MPKI: 0.9925 Average ROB Occupancy at Mispredict: 237.6
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.991
BRANCH_CONDITIONAL: 0.00176
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 8e-05
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     236340 HIT:      49965 MISS:     186375
LLC LOAD         ACCESS:     186567 HIT:        308 MISS:     186259
LLC RFO          ACCESS:        144 HIT:         32 MISS:        112
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      49628 HIT:      49625 MISS:          3
LLC TRANSLATION  ACCESS:          1 HIT:          0 MISS:          1
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 198.9 cycles
cpu0_DTLB TOTAL        ACCESS:   13663563 HIT:   12988548 MISS:     675015
cpu0_DTLB LOAD         ACCESS:   13663563 HIT:   12988548 MISS:     675015
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.395 cycles
cpu0_ITLB TOTAL        ACCESS:       4920 HIT:       4484 MISS:        436
cpu0_ITLB LOAD         ACCESS:       4920 HIT:       4484 MISS:        436
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 1.927 cycles
cpu0_L1D TOTAL        ACCESS:   17422645 HIT:   16996483 MISS:     426162
cpu0_L1D LOAD         ACCESS:   10459166 HIT:   10034676 MISS:     424490
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    6963335 HIT:    6961784 MISS:       1551
cpu0_L1D TRANSLATION  ACCESS:        144 HIT:         23 MISS:        121
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 95.43 cycles
cpu0_L1I TOTAL        ACCESS:       5688 HIT:       5244 MISS:        444
cpu0_L1I LOAD         ACCESS:       5688 HIT:       5244 MISS:        444
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 94.13 cycles
cpu0_L2C TOTAL        ACCESS:     238170 HIT:      51449 MISS:     186721
cpu0_L2C LOAD         ACCESS:     187244 HIT:        677 MISS:     186567
cpu0_L2C RFO          ACCESS:        566 HIT:        422 MISS:        144
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      50279 HIT:      50270 MISS:          9
cpu0_L2C TRANSLATION  ACCESS:         81 HIT:         80 MISS:          1
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 219.5 cycles
cpu0_STLB TOTAL        ACCESS:     558535 HIT:     558389 MISS:        146
cpu0_STLB LOAD         ACCESS:     558535 HIT:     558389 MISS:        146
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 216.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     113061
  ROW_BUFFER_MISS:      73311
 AVG DBUS CONGESTED CYCLE: 3.827
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      12998
  FULL:      36476
