{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 21:03:30 2024 " "Info: Processing started: Fri Nov 22 21:03:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ram_mem -c ram_mem --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ram_mem -c ram_mem --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_mem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ram_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_mem-ram_mem " "Info: Found design unit 1: ram_mem-ram_mem" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ram_mem " "Info: Found entity 1: ram_mem" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ram_mem " "Info: Elaborating entity \"ram_mem\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dbus_out ram_mem.vhd(76) " "Warning (10631): VHDL Process Statement warning at ram_mem.vhd(76): inferring latch(es) for signal or variable \"dbus_out\", which holds its previous value in one or more paths through the process" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbus_out\[0\] ram_mem.vhd(76) " "Info (10041): Inferred latch for \"dbus_out\[0\]\" at ram_mem.vhd(76)" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbus_out\[1\] ram_mem.vhd(76) " "Info (10041): Inferred latch for \"dbus_out\[1\]\" at ram_mem.vhd(76)" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbus_out\[2\] ram_mem.vhd(76) " "Info (10041): Inferred latch for \"dbus_out\[2\]\" at ram_mem.vhd(76)" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbus_out\[3\] ram_mem.vhd(76) " "Info (10041): Inferred latch for \"dbus_out\[3\]\" at ram_mem.vhd(76)" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbus_out\[4\] ram_mem.vhd(76) " "Info (10041): Inferred latch for \"dbus_out\[4\]\" at ram_mem.vhd(76)" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbus_out\[5\] ram_mem.vhd(76) " "Info (10041): Inferred latch for \"dbus_out\[5\]\" at ram_mem.vhd(76)" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbus_out\[6\] ram_mem.vhd(76) " "Info (10041): Inferred latch for \"dbus_out\[6\]\" at ram_mem.vhd(76)" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbus_out\[7\] ram_mem.vhd(76) " "Info (10041): Inferred latch for \"dbus_out\[7\]\" at ram_mem.vhd(76)" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "32 " "Info: Inferred 32 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux0\"" {  } { { "ram_mem.vhd" "Mux0" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux1\"" {  } { { "ram_mem.vhd" "Mux1" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux2\"" {  } { { "ram_mem.vhd" "Mux2" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux3\"" {  } { { "ram_mem.vhd" "Mux3" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux4\"" {  } { { "ram_mem.vhd" "Mux4" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux5\"" {  } { { "ram_mem.vhd" "Mux5" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux6\"" {  } { { "ram_mem.vhd" "Mux6" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux7\"" {  } { { "ram_mem.vhd" "Mux7" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux8\"" {  } { { "ram_mem.vhd" "Mux8" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 86 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux9\"" {  } { { "ram_mem.vhd" "Mux9" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 86 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux10\"" {  } { { "ram_mem.vhd" "Mux10" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 86 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux11\"" {  } { { "ram_mem.vhd" "Mux11" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 86 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux12\"" {  } { { "ram_mem.vhd" "Mux12" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 86 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux13\"" {  } { { "ram_mem.vhd" "Mux13" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 86 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux14\"" {  } { { "ram_mem.vhd" "Mux14" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 86 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux15\"" {  } { { "ram_mem.vhd" "Mux15" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 86 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux16\"" {  } { { "ram_mem.vhd" "Mux16" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 90 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux17\"" {  } { { "ram_mem.vhd" "Mux17" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 90 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux18\"" {  } { { "ram_mem.vhd" "Mux18" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 90 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux19\"" {  } { { "ram_mem.vhd" "Mux19" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 90 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux20\"" {  } { { "ram_mem.vhd" "Mux20" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 90 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux21\"" {  } { { "ram_mem.vhd" "Mux21" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 90 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux22\"" {  } { { "ram_mem.vhd" "Mux22" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 90 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux23\"" {  } { { "ram_mem.vhd" "Mux23" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 90 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux24\"" {  } { { "ram_mem.vhd" "Mux24" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 94 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux25\"" {  } { { "ram_mem.vhd" "Mux25" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 94 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux26\"" {  } { { "ram_mem.vhd" "Mux26" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 94 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux27\"" {  } { { "ram_mem.vhd" "Mux27" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 94 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux28\"" {  } { { "ram_mem.vhd" "Mux28" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 94 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux29\"" {  } { { "ram_mem.vhd" "Mux29" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 94 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux30\"" {  } { { "ram_mem.vhd" "Mux30" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 94 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux31\"" {  } { { "ram_mem.vhd" "Mux31" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 94 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux0\"" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 82 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux0 " "Info: Instantiated megafunction \"lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Info: Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Info: Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 82 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aqc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_aqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aqc " "Info: Found entity 1: mux_aqc" {  } { { "db/mux_aqc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/db/mux_aqc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux24 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux24\"" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 94 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux24 " "Info: Instantiated megafunction \"lpm_mux:Mux24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 94 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_joc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_joc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_joc " "Info: Found entity 1: mux_joc" {  } { { "db/mux_joc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp3/ram_mem/db/mux_joc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 21:03:33 2024 " "Info: Processing ended: Fri Nov 22 21:03:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
