INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.srcs/sources_1/new/circuit1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuit1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.srcs/sim_1/new/circuit1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuit1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP Useer/Lab2_circuit1/Lab2_circuit1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
