#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Sep 13 10:47:51 2021
# Process ID: 9684
# Current directory: C:/DESD/Projects/LAB0_02_PulseWidthModulator_project.xpr/LAB0_PulseWidthModulator_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13400 C:\DESD\Projects\LAB0_02_PulseWidthModulator_project.xpr\LAB0_PulseWidthModulator_project\LAB0_PulseWidthModulator_project.xpr
# Log file: C:/DESD/Projects/LAB0_02_PulseWidthModulator_project.xpr/LAB0_PulseWidthModulator_project/vivado.log
# Journal file: C:/DESD/Projects/LAB0_02_PulseWidthModulator_project.xpr/LAB0_PulseWidthModulator_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/DESD/Projects/LAB0_02_PulseWidthModulator_project.xpr/LAB0_PulseWidthModulator_project/LAB0_PulseWidthModulator_project.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/DESD/Projects/LAB0_02_PulseWidthModulator_project.xpr/LAB0_PulseWidthModulator_project'
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'LAB0_PulseWidthModulator_project.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx2/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:37 ; elapsed = 00:00:14 . Memory (MB): peak = 1126.504 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: PulseWidthModulator
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1611.543 ; gain = 245.266
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PulseWidthModulator' [C:/DESD/Projects/LAB0_02_PulseWidthModulator_project.xpr/LAB0_PulseWidthModulator_project/LAB0_PulseWidthModulator_project.srcs/sources_1/new/PulseWidthModulator.vhd:65]
	Parameter BIT_LENGTH bound to: 8 - type: integer 
	Parameter T_ON_INIT bound to: 64 - type: integer 
	Parameter PERIOD_INIT bound to: 128 - type: integer 
	Parameter PWM_INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'PulseWidthModulator' (1#1) [C:/DESD/Projects/LAB0_02_PulseWidthModulator_project.xpr/LAB0_PulseWidthModulator_project/LAB0_PulseWidthModulator_project.srcs/sources_1/new/PulseWidthModulator.vhd:65]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1663.059 ; gain = 296.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1683.391 ; gain = 317.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1683.391 ; gain = 317.113
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1683.391 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/DESD/Projects/LAB0_02_PulseWidthModulator_project.xpr/LAB0_PulseWidthModulator_project/LAB0_PulseWidthModulator_project.srcs/constrs_1/new/basys.xdc]
Finished Parsing XDC File [C:/DESD/Projects/LAB0_02_PulseWidthModulator_project.xpr/LAB0_PulseWidthModulator_project/LAB0_PulseWidthModulator_project.srcs/constrs_1/new/basys.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1779.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 1910.266 ; gain = 543.988
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 1910.266 ; gain = 783.762
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DESD/Projects/LAB0_02_PulseWidthModulator_project.xpr/LAB0_PulseWidthModulator_project/LAB0_PulseWidthModulator_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PulseWidthModulator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DESD/Projects/LAB0_02_PulseWidthModulator_project.xpr/LAB0_PulseWidthModulator_project/LAB0_PulseWidthModulator_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PulseWidthModulator_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DESD/Projects/LAB0_02_PulseWidthModulator_project.xpr/LAB0_PulseWidthModulator_project/LAB0_PulseWidthModulator_project.srcs/sources_1/new/PulseWidthModulator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PulseWidthModulator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DESD/Projects/LAB0_02_PulseWidthModulator_project.xpr/LAB0_PulseWidthModulator_project/LAB0_PulseWidthModulator_project.srcs/sim_1/new/tb_PulseWidthModulator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_PulseWidthModulator'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DESD/Projects/LAB0_02_PulseWidthModulator_project.xpr/LAB0_PulseWidthModulator_project/LAB0_PulseWidthModulator_project.sim/sim_1/behav/xsim'
"xelab -wto 575530042a29465890ad9e6923cf57bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PulseWidthModulator_behav xil_defaultlib.tb_PulseWidthModulator -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx2/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 575530042a29465890ad9e6923cf57bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PulseWidthModulator_behav xil_defaultlib.tb_PulseWidthModulator -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.PulseWidthModulator [\PulseWidthModulator(bit_length=...]
Compiling architecture behavioral of entity xil_defaultlib.tb_pulsewidthmodulator
Built simulation snapshot tb_PulseWidthModulator_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/DESD/Projects/LAB0_02_PulseWidthModulator_project.xpr/LAB0_PulseWidthModulator_project/LAB0_PulseWidthModulator_project.sim/sim_1/behav/xsim/xsim.dir/tb_PulseWidthModulator_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 13 11:02:41 2021...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1910.266 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/DESD/Projects/LAB0_02_PulseWidthModulator_project.xpr/LAB0_PulseWidthModulator_project/LAB0_PulseWidthModulator_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PulseWidthModulator_behav -key {Behavioral:sim_1:Functional:tb_PulseWidthModulator} -tclbatch {tb_PulseWidthModulator.tcl} -view {C:/DESD/Projects/LAB0_02_PulseWidthModulator_project.xpr/LAB0_PulseWidthModulator_project/LAB0_PulseWidthModulator_project.srcs/sim_1/imports/behav/tb_PulseWidthModulator_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/DESD/Projects/LAB0_02_PulseWidthModulator_project.xpr/LAB0_PulseWidthModulator_project/LAB0_PulseWidthModulator_project.srcs/sim_1/imports/behav/tb_PulseWidthModulator_behav.wcfg
source tb_PulseWidthModulator.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1916.168 ; gain = 5.902
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PulseWidthModulator_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1916.168 ; gain = 5.902
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 2935.766 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACACB0A
open_hw_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3646.680 ; gain = 710.914
set_property PROGRAM.FILE {C:/DESD/Projects/LAB0_02_PulseWidthModulator_project.xpr/LAB0_PulseWidthModulator_project/LAB0_PulseWidthModulator_project.runs/impl_1/PulseWidthModulator.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/DESD/Projects/LAB0_02_PulseWidthModulator_project.xpr/LAB0_PulseWidthModulator_project/LAB0_PulseWidthModulator_project.runs/impl_1/PulseWidthModulator.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 13 11:10:01 2021...
