
D:\cortex\dimmers\hex\nvic.o:     file format elf32-littlearm
D:\cortex\dimmers\hex\nvic.o

Disassembly of section .text.NvicInit:

00000000 <NvicInit>:
NvicInit():
D:\cortex\dimmers\src/nvic.c:48
* Description    : Enable & install all used interrupt handlers
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NvicInit (void){
   0:	b570      	push	{r4, r5, r6, lr}
D:\cortex\dimmers\src/nvic.c:58
  #ifdef  VECT_TAB_RAM  
	/* Set the Vector Table base location at 0x20000000 */ 
	NVIC_SetVectorTable(NVIC_VectTab_RAM, 0x0); 
  #else  /* VECT_TAB_FLASH  */
	/* Set the Vector Table base location at 0x08000000 */ 
	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0);   
   2:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
D:\cortex\dimmers\src/nvic.c:48
* Description    : Enable & install all used interrupt handlers
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NvicInit (void){
   6:	b082      	sub	sp, #8
D:\cortex\dimmers\src/nvic.c:58
  #ifdef  VECT_TAB_RAM  
	/* Set the Vector Table base location at 0x20000000 */ 
	NVIC_SetVectorTable(NVIC_VectTab_RAM, 0x0); 
  #else  /* VECT_TAB_FLASH  */
	/* Set the Vector Table base location at 0x08000000 */ 
	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0);   
   8:	2100      	movs	r1, #0
   a:	f7ff fffe 	bl	0 <NVIC_SetVectorTable>
D:\cortex\dimmers\src/nvic.c:62
  #endif
  
  // 16 levels of interrupt priority no sub
  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
   e:	f44f 60c0 	mov.w	r0, #1536	; 0x600
  12:	f7ff fffe 	bl	0 <NVIC_PriorityGroupConfig>
  16:	f240 0500 	movw	r5, #0	; 0x0
  1a:	2400      	movs	r4, #0
  1c:	f2c0 0500 	movt	r5, #0	; 0x0
  20:	ae01      	add	r6, sp, #4
D:\cortex\dimmers\src/nvic.c:66

  // init them all
  for ( u8_nvic = 0 ; u8_nvic < (sizeof (gx_nvics)/sizeof(NVIC_InitTypeDef)) ; u8_nvic++ ){
	x_NVIC_InitStructure.NVIC_IRQChannel = gx_nvics[u8_nvic].NVIC_IRQChannel;
  22:	5d2b      	ldrb	r3, [r5, r4]
D:\cortex\dimmers\src/nvic.c:48
* Description    : Enable & install all used interrupt handlers
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NvicInit (void){
  24:	1929      	adds	r1, r5, r4
D:\cortex\dimmers\src/nvic.c:66
  // 16 levels of interrupt priority no sub
  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);

  // init them all
  for ( u8_nvic = 0 ; u8_nvic < (sizeof (gx_nvics)/sizeof(NVIC_InitTypeDef)) ; u8_nvic++ ){
	x_NVIC_InitStructure.NVIC_IRQChannel = gx_nvics[u8_nvic].NVIC_IRQChannel;
  26:	f88d 3004 	strb.w	r3, [sp, #4]
D:\cortex\dimmers\src/nvic.c:67
	x_NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = gx_nvics[u8_nvic].NVIC_IRQChannelPreemptionPriority;
  2a:	784b      	ldrb	r3, [r1, #1]
D:\cortex\dimmers\src/nvic.c:68
	x_NVIC_InitStructure.NVIC_IRQChannelSubPriority = gx_nvics[u8_nvic].NVIC_IRQChannelSubPriority;  
  2c:	788a      	ldrb	r2, [r1, #2]
D:\cortex\dimmers\src/nvic.c:67
  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);

  // init them all
  for ( u8_nvic = 0 ; u8_nvic < (sizeof (gx_nvics)/sizeof(NVIC_InitTypeDef)) ; u8_nvic++ ){
	x_NVIC_InitStructure.NVIC_IRQChannel = gx_nvics[u8_nvic].NVIC_IRQChannel;
	x_NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = gx_nvics[u8_nvic].NVIC_IRQChannelPreemptionPriority;
  2e:	f88d 3005 	strb.w	r3, [sp, #5]
D:\cortex\dimmers\src/nvic.c:69
	x_NVIC_InitStructure.NVIC_IRQChannelSubPriority = gx_nvics[u8_nvic].NVIC_IRQChannelSubPriority;  
	x_NVIC_InitStructure.NVIC_IRQChannelCmd = gx_nvics[u8_nvic].NVIC_IRQChannelCmd;
  32:	78cb      	ldrb	r3, [r1, #3]
D:\cortex\dimmers\src/nvic.c:70
	NVIC_Init(&x_NVIC_InitStructure);
  34:	4630      	mov	r0, r6
  36:	3404      	adds	r4, #4
D:\cortex\dimmers\src/nvic.c:68

  // init them all
  for ( u8_nvic = 0 ; u8_nvic < (sizeof (gx_nvics)/sizeof(NVIC_InitTypeDef)) ; u8_nvic++ ){
	x_NVIC_InitStructure.NVIC_IRQChannel = gx_nvics[u8_nvic].NVIC_IRQChannel;
	x_NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = gx_nvics[u8_nvic].NVIC_IRQChannelPreemptionPriority;
	x_NVIC_InitStructure.NVIC_IRQChannelSubPriority = gx_nvics[u8_nvic].NVIC_IRQChannelSubPriority;  
  38:	f88d 2006 	strb.w	r2, [sp, #6]
D:\cortex\dimmers\src/nvic.c:69
	x_NVIC_InitStructure.NVIC_IRQChannelCmd = gx_nvics[u8_nvic].NVIC_IRQChannelCmd;
  3c:	f88d 3007 	strb.w	r3, [sp, #7]
D:\cortex\dimmers\src/nvic.c:70
	NVIC_Init(&x_NVIC_InitStructure);
  40:	f7ff fffe 	bl	0 <NVIC_Init>
D:\cortex\dimmers\src/nvic.c:65
  
  // 16 levels of interrupt priority no sub
  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);

  // init them all
  for ( u8_nvic = 0 ; u8_nvic < (sizeof (gx_nvics)/sizeof(NVIC_InitTypeDef)) ; u8_nvic++ ){
  44:	2c2c      	cmp	r4, #44
  46:	d1ec      	bne.n	22 <NVIC_Init+0x22>
D:\cortex\dimmers\src/nvic.c:72
	x_NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = gx_nvics[u8_nvic].NVIC_IRQChannelPreemptionPriority;
	x_NVIC_InitStructure.NVIC_IRQChannelSubPriority = gx_nvics[u8_nvic].NVIC_IRQChannelSubPriority;  
	x_NVIC_InitStructure.NVIC_IRQChannelCmd = gx_nvics[u8_nvic].NVIC_IRQChannelCmd;
	NVIC_Init(&x_NVIC_InitStructure);
  }
  48:	b002      	add	sp, #8
  4a:	bd70      	pop	{r4, r5, r6, pc}
