<div style="display: flex; justify-content: flex-end">
[About](index.html)
__Research__
[Teaching](teaching.html)
[Other Stuff](stuff.html)
</div>

---

### Research

* __Memory hierarchy characterization of SPEC CPU2006 and SPEC CPU2017 on the
 Intel Xeon Skylake-SP__ 
 <br>\[[PDF](https://journals.plos.org/plosone/article?id=10.1371/journal.pone.0220135)\]
 <br>Agustín Navarro-Torres, Jesús Alastruey-Benedé, Pablo Ibáñez-Marín, Víctor Viñals-Yúfera
 <br>_PLOS ONE 14(8): e0220135_
 <br>[https://doi.org/10.1371/journal.pone.0220135](https://doi.org/10.1371/journal.pone.0220135)
 <br>_JCR 2018: Q2_
 <br>2019

* __Exposing Abstraction-Level Interactions with a Parallel Ray Tracer__
 <br>\[[PDF](PDF/19/WCAE.pdf)\]\[[SLIDES](PDF/19/WCAE_Slides.pdf)\]
 <br>Darío Suárez Gracia, Ruben Gran Tejero, Luis M. Ramos, Agustín Navarro-Torres, Adolfo Muñoz, Joaquín Ezpeleta, José Luis Briz, Ana C. Murillo, Eduardo Montijano, Javier Resano, María Villarroya-Gaudó, Jesús Alastruey-Benedé, Enrique Torres, Pedro Álvarez, Pablo Ibáñez, and Víctor Viñals
 <br>_Workshop on Computer Architecture Education (WCAE)_
 <br>_22 June 2019, Phoenix, EEUU_

* __Memory Hierarchy Performance Characterization of SPEC CPU2017__
 \[[PDF](PDF/18/ACACES.pdf)\]\[[POSTER](PDF/18/ACACES_Poster.pdf)\]
 <br>Agustín Navarro-Torres, Jesús Alastruey-Benedé, Pablo Ibáñez-Marín, Víctor Viñals-Yúfera
 <br>_Student Poster Session of the 14th Conference on High Performance and Embedded Architectures and Compilers_
 <br>_July 2018, Fiuggi, Italy_

 ---
