Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aa01fea8aa943ccb9d3032194f400db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'div_i' [C:/Users/Владимир/Desktop/lab_5_aps/project_1.srcs/sources_1/new/riscv_unit.sv:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin32' [C:/Users/Владимир/Desktop/lab_5_aps/project_1.srcs/sources_1/new/аlu_rsсv.sv:13]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'read_data_o' [C:/Users/Владимир/Desktop/lab_5_aps/project_1.srcs/sources_1/new/riscv_unit.sv:155]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Владимир/Desktop/lab_5_aps/project_1.srcs/sources_1/new/sw_sb_ctrl.sv:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Владимир/Downloads/sys_clk_rst_gen.v" Line 1. Module sys_clk_rst_gen doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.alu_opcodes_pkg
Compiling package xil_defaultlib.riscv_pkg
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.sys_clk_rst_gen
Compiling module xil_defaultlib.rf_riscv
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.fulladder32_default
Compiling module xil_defaultlib.alu_rscv
Compiling module xil_defaultlib.decoder_riscv
Compiling module xil_defaultlib.miriscv_lsu
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.riscv_core
Compiling module xil_defaultlib.miriscv_ram
Compiling module xil_defaultlib.interrupt_c
Compiling module xil_defaultlib.sw_sb_ctrl
Compiling module xil_defaultlib.led_sb_ctrl
Compiling module xil_defaultlib.riscv_unit
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
