

<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../">
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>pySVModel &mdash; pySVModel 0.5.3 documentation</title>
      <link rel="stylesheet" type="text/css" href="../_static/pygments.css?v=55b73dce" />
      <link rel="stylesheet" type="text/css" href="../_static/css/theme.css?v=e59714d7" />
      <link rel="stylesheet" type="text/css" href="../_static/graphviz.css?v=4ae1632d" />
      <link rel="stylesheet" type="text/css" href="../_static/copybutton.css?v=76b2166b" />
      <link rel="stylesheet" type="text/css" href="../_static/sphinx-design.min.css?v=95c83b7e" />
      <link rel="stylesheet" type="text/css" href="../_static/sphinx-reports.089ed2e62f89368aa21ac7591d90c12a.css?v=83177741" />
      <link rel="stylesheet" type="text/css" href="../_static/css/override.css?v=e6c450a4" />

  
    <link rel="shortcut icon" href="../_static/favicon.svg"/>
      <script src="../_static/jquery.js?v=5d32c60e"></script>
      <script src="../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
      <script src="../_static/documentation_options.js?v=2a2fe768"></script>
      <script src="../_static/doctools.js?v=9bcbadda"></script>
      <script src="../_static/sphinx_highlight.js?v=dc90522c"></script>
      <script src="../_static/clipboard.min.js?v=a7894cd8"></script>
      <script src="../_static/copybutton.js?v=f281be69"></script>
      <script src="../_static/design-tabs.js?v=f930bc37"></script>
      <script type="module" src="https://cdn.jsdelivr.net/npm/mermaid@11.2.0/dist/mermaid.esm.min.mjs"></script>
      <script type="module" src="https://cdn.jsdelivr.net/npm/@mermaid-js/layout-elk@0.1.4/dist/mermaid-layout-elk.esm.min.mjs"></script>
      <script type="module">import mermaid from "https://cdn.jsdelivr.net/npm/mermaid@11.2.0/dist/mermaid.esm.min.mjs";import elkLayouts from "https://cdn.jsdelivr.net/npm/@mermaid-js/layout-elk@0.1.4/dist/mermaid-layout-elk.esm.min.mjs";mermaid.registerLayoutLoaders(elkLayouts);mermaid.initialize({startOnLoad:false});</script>
      <script src="https://cdn.jsdelivr.net/npm/d3@7.9.0/dist/d3.min.js"></script>
      <script type="module">
import mermaid from "https://cdn.jsdelivr.net/npm/mermaid@11.2.0/dist/mermaid.esm.min.mjs";
window.addEventListener("load", () => mermaid.run());
</script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../index.html">
            
              <img src="../_static/logo.svg" class="logo" alt="Logo"/>
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul>
<li class="toctree-l1"><a class="reference external" href="https://edaa-org.github.io/">Used as a layer of EDA² ➚</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Introduction</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../Installation.html">Installation/Updates</a></li>
<li class="toctree-l1"><a class="reference internal" href="../Dependency.html">Dependencies</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Main Documentation</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../LanguageModel/index.html">SystemVerilog Language Model</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">References and Reports</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../pySVModel/pySVModel.html">Python Class Reference</a></li>
<li class="toctree-l1"><a class="reference internal" href="../unittests/index.html">Unittest Summary Report</a></li>
<li class="toctree-l1"><a class="reference internal" href="../coverage/index.html">Code Coverage Details</a></li>
<li class="toctree-l1"><a class="reference internal" href="../CodeCoverage.html">Code Coverage Report</a></li>
<li class="toctree-l1"><a class="reference internal" href="../DocCoverage.html">Doc. Coverage Report</a></li>
<li class="toctree-l1"><a class="reference internal" href="../typing/index.html">Static Type Check Report ➚</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Appendix</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../License.html">Apache License 2.0</a></li>
<li class="toctree-l1"><a class="reference internal" href="../Doc-License.html">Creative Commons Attribution 4.0 International</a></li>
<li class="toctree-l1"><a class="reference internal" href="../Glossary.html">Glossary</a></li>
<li class="toctree-l1"><a class="reference internal" href="../genindex.html">Index</a></li>
<li class="toctree-l1"><a class="reference internal" href="../py-modindex.html">Python Module Index</a></li>
<li class="toctree-l1"><a class="reference internal" href="../TODO.html">TODOs</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">pySVModel</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="index.html">Module code</a></li>
      <li class="breadcrumb-item active">pySVModel</li>
      <li class="wy-breadcrumbs-aside">
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <h1>Source code for pySVModel</h1><div class="highlight"><pre>
<span></span><span class="c1"># ==================================================================================================================== #</span>
<span class="c1">#              ______     ____  __           _      _                                                                  #</span>
<span class="c1">#  _ __  _   _/ ___\ \   / /  \/  | ___   __| | ___| |                                                                 #</span>
<span class="c1"># | &#39;_ \| | | \___ \\ \ / /| |\/| |/ _ \ / _` |/ _ \ |                                                                 #</span>
<span class="c1"># | |_) | |_| |___) |\ V / | |  | | (_) | (_| |  __/ |                                                                 #</span>
<span class="c1"># | .__/ \__, |____/  \_/  |_|  |_|\___/ \__,_|\___|_|                                                                 #</span>
<span class="c1"># |_|    |___/                                                                                                         #</span>
<span class="c1"># ==================================================================================================================== #</span>
<span class="c1"># Authors:                                                                                                             #</span>
<span class="c1">#   Patrick Lehmann                                                                                                    #</span>
<span class="c1">#                                                                                                                      #</span>
<span class="c1"># License:                                                                                                             #</span>
<span class="c1"># ==================================================================================================================== #</span>
<span class="c1"># Copyright 2021-2025 Patrick Lehmann - Boetzingen, Germany                                                            #</span>
<span class="c1">#                                                                                                                      #</span>
<span class="c1"># Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);                                                      #</span>
<span class="c1"># you may not use this file except in compliance with the License.                                                     #</span>
<span class="c1"># You may obtain a copy of the License at                                                                              #</span>
<span class="c1">#                                                                                                                      #</span>
<span class="c1">#   http://www.apache.org/licenses/LICENSE-2.0                                                                         #</span>
<span class="c1">#                                                                                                                      #</span>
<span class="c1"># Unless required by applicable law or agreed to in writing, software                                                  #</span>
<span class="c1"># distributed under the License is distributed on an &quot;AS IS&quot; BASIS,                                                    #</span>
<span class="c1"># WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.                                             #</span>
<span class="c1"># See the License for the specific language governing permissions and                                                  #</span>
<span class="c1"># limitations under the License.                                                                                       #</span>
<span class="c1">#                                                                                                                      #</span>
<span class="c1"># SPDX-License-Identifier: Apache-2.0                                                                                  #</span>
<span class="c1"># ==================================================================================================================== #</span>
<span class="c1">#</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">An abstract SystemVerilog language model.</span>

<span class="sd">This package provides a unified abstract language model for SystemVerilog. Projects reading from source files can derive</span>
<span class="sd">own classes and implement additional logic to create a concrete language model for their tools.</span>

<span class="sd">Projects consuming pre-processed SystemVerilog data can build higher level features and services on such a model, while</span>
<span class="sd">supporting multiple frontends.</span>

<span class="sd">.. admonition:: Copyright Information</span>

<span class="sd">   :copyright: Copyright 2021-2025 Patrick Lehmann - Bötzingen, Germany</span>
<span class="sd">   :license: Apache License, Version 2.0</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="kn">from</span><span class="w"> </span><span class="nn">enum</span><span class="w">   </span><span class="kn">import</span> <span class="n">unique</span><span class="p">,</span> <span class="n">Enum</span>
<span class="kn">from</span><span class="w"> </span><span class="nn">typing</span><span class="w"> </span><span class="kn">import</span> <span class="n">Dict</span><span class="p">,</span> <span class="n">Union</span>

<span class="kn">from</span><span class="w"> </span><span class="nn">pyTooling.Decorators</span><span class="w"> </span><span class="kn">import</span> <span class="n">export</span>


<span class="n">__author__</span> <span class="o">=</span>    <span class="s2">&quot;Patrick Lehmann&quot;</span>
<span class="n">__email__</span> <span class="o">=</span>     <span class="s2">&quot;Paebbels@gmail.com&quot;</span>
<span class="n">__copyright__</span> <span class="o">=</span> <span class="s2">&quot;2021-2025, Patrick Lehmann&quot;</span>
<span class="n">__license__</span> <span class="o">=</span>   <span class="s2">&quot;Apache License, Version 2.0&quot;</span>
<span class="n">__version__</span> <span class="o">=</span>   <span class="s2">&quot;0.5.3&quot;</span>


<div class="viewcode-block" id="SystemVerilogVersion">
<a class="viewcode-back" href="../pySVModel/pySVModel.html#pySVModel.SystemVerilogVersion">[docs]</a>
<span class="nd">@export</span>
<span class="nd">@unique</span>
<span class="k">class</span><span class="w"> </span><span class="nc">SystemVerilogVersion</span><span class="p">(</span><span class="n">Enum</span><span class="p">):</span>
<span class="w">	</span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">	An enumeration for all possible version numbers for (System)Verilog.</span>

<span class="sd">	A version can be given as integer or string and is represented as a unified</span>
<span class="sd">	enumeration value.</span>

<span class="sd">	This enumeration supports compare operators.</span>
<span class="sd">	&quot;&quot;&quot;</span>
	<span class="n">Any</span> <span class="o">=</span>                  <span class="o">-</span><span class="mi">1</span>  <span class="c1">#: Any</span>

	<span class="n">Verilog95</span> <span class="o">=</span>            <span class="mi">95</span>  <span class="c1">#: Verilog-1995</span>
	<span class="n">Verilog2001</span> <span class="o">=</span>           <span class="mi">1</span>  <span class="c1">#: Verilog-2001</span>
	<span class="n">Verilog2005</span> <span class="o">=</span>           <span class="mi">5</span>  <span class="c1">#: Verilog-2005</span>

	<span class="n">SystemVerilog2005</span> <span class="o">=</span>  <span class="mi">2005</span>  <span class="c1">#: SystemVerilog-2005</span>
	<span class="n">SystemVerilog2009</span> <span class="o">=</span>  <span class="mi">2009</span>  <span class="c1">#: SystemVerilog-2009</span>
	<span class="n">SystemVerilog2012</span> <span class="o">=</span>  <span class="mi">2012</span>  <span class="c1">#: SystemVerilog-2012</span>
	<span class="n">SystemVerilog2017</span> <span class="o">=</span>  <span class="mi">2017</span>  <span class="c1">#: SystemVerilog-2017</span>

	<span class="n">Latest</span> <span class="o">=</span>            <span class="mi">10000</span>  <span class="c1">#: Latest Systemverilog (2017)</span>

	<span class="n">__VERSION_MAPPINGS__</span><span class="p">:</span> <span class="n">Dict</span><span class="p">[</span><span class="n">Union</span><span class="p">[</span><span class="nb">int</span><span class="p">,</span> <span class="nb">str</span><span class="p">],</span> <span class="n">Enum</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="o">-</span><span class="mi">1</span><span class="p">:</span>       <span class="n">Any</span><span class="p">,</span>
		<span class="mi">95</span><span class="p">:</span>       <span class="n">Verilog95</span><span class="p">,</span>
		<span class="mi">1</span><span class="p">:</span>        <span class="n">Verilog2001</span><span class="p">,</span>
		<span class="mi">5</span><span class="p">:</span>        <span class="n">Verilog2005</span><span class="p">,</span>
		<span class="c1"># 5:        SystemVerilog2005,    # prefer Verilog on numbers below 2000</span>
		<span class="mi">9</span><span class="p">:</span>        <span class="n">SystemVerilog2009</span><span class="p">,</span>
		<span class="mi">12</span><span class="p">:</span>       <span class="n">SystemVerilog2012</span><span class="p">,</span>
		<span class="mi">17</span><span class="p">:</span>       <span class="n">SystemVerilog2017</span><span class="p">,</span>
		<span class="mi">1995</span><span class="p">:</span>     <span class="n">Verilog95</span><span class="p">,</span>
		<span class="mi">2001</span><span class="p">:</span>     <span class="n">Verilog2001</span><span class="p">,</span>
		<span class="c1"># 2005:     Verilog2005,          # prefer SystemVerilog on numbers above 2000</span>
		<span class="mi">2005</span><span class="p">:</span>     <span class="n">SystemVerilog2005</span><span class="p">,</span>
		<span class="mi">2009</span><span class="p">:</span>     <span class="n">SystemVerilog2009</span><span class="p">,</span>
		<span class="mi">2012</span><span class="p">:</span>     <span class="n">SystemVerilog2012</span><span class="p">,</span>
		<span class="mi">2017</span><span class="p">:</span>     <span class="n">SystemVerilog2017</span><span class="p">,</span>
		<span class="mi">10000</span><span class="p">:</span>    <span class="n">Latest</span><span class="p">,</span>
		<span class="s2">&quot;Any&quot;</span><span class="p">:</span>    <span class="n">Any</span><span class="p">,</span>
		<span class="s2">&quot;95&quot;</span><span class="p">:</span>     <span class="n">Verilog95</span><span class="p">,</span>
		<span class="s2">&quot;01&quot;</span><span class="p">:</span>     <span class="n">Verilog2001</span><span class="p">,</span>
		<span class="s2">&quot;05&quot;</span><span class="p">:</span>     <span class="n">Verilog2005</span><span class="p">,</span>
		<span class="c1"># &quot;05&quot;:     SystemVerilog2005,    # prefer Verilog on numbers below 2000</span>
		<span class="s2">&quot;09&quot;</span><span class="p">:</span>     <span class="n">SystemVerilog2009</span><span class="p">,</span>
		<span class="s2">&quot;12&quot;</span><span class="p">:</span>     <span class="n">SystemVerilog2012</span><span class="p">,</span>
		<span class="s2">&quot;17&quot;</span><span class="p">:</span>     <span class="n">SystemVerilog2017</span><span class="p">,</span>
		<span class="s2">&quot;1995&quot;</span><span class="p">:</span>   <span class="n">Verilog95</span><span class="p">,</span>
		<span class="s2">&quot;2001&quot;</span><span class="p">:</span>   <span class="n">Verilog2001</span><span class="p">,</span>
		<span class="c1"># &quot;2005&quot;:   Verilog2005,          # prefer SystemVerilog on numbers above 2000</span>
		<span class="s2">&quot;2005&quot;</span><span class="p">:</span>   <span class="n">SystemVerilog2005</span><span class="p">,</span>
		<span class="s2">&quot;2009&quot;</span><span class="p">:</span>   <span class="n">SystemVerilog2009</span><span class="p">,</span>
		<span class="s2">&quot;2012&quot;</span><span class="p">:</span>   <span class="n">SystemVerilog2012</span><span class="p">,</span>
		<span class="s2">&quot;2017&quot;</span><span class="p">:</span>   <span class="n">SystemVerilog2017</span><span class="p">,</span>
		<span class="s2">&quot;Latest&quot;</span><span class="p">:</span> <span class="n">Latest</span>
	<span class="p">}</span>  <span class="c1">#: Dictionary of (System)Verilog year codes variants as integer and strings for mapping to unique enum values.</span>

<div class="viewcode-block" id="SystemVerilogVersion.__init__">
<a class="viewcode-back" href="../pySVModel/pySVModel.html#pySVModel.SystemVerilogVersion.__init__">[docs]</a>
	<span class="k">def</span><span class="w"> </span><span class="fm">__init__</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="o">*</span><span class="n">_</span><span class="p">):</span>
<span class="w">		</span><span class="sd">&quot;&quot;&quot;Patch the embedded MAP dictionary&quot;&quot;&quot;</span>
		<span class="k">for</span> <span class="n">k</span><span class="p">,</span> <span class="n">v</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="vm">__class__</span><span class="o">.</span><span class="n">__VERSION_MAPPINGS__</span><span class="o">.</span><span class="n">items</span><span class="p">():</span>
			<span class="k">if</span> <span class="p">(</span><span class="ow">not</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="vm">__class__</span><span class="p">))</span> <span class="ow">and</span> <span class="p">(</span><span class="n">v</span> <span class="o">==</span> <span class="bp">self</span><span class="o">.</span><span class="n">value</span><span class="p">):</span>
				<span class="bp">self</span><span class="o">.</span><span class="vm">__class__</span><span class="o">.</span><span class="n">__VERSION_MAPPINGS__</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span></div>


<div class="viewcode-block" id="SystemVerilogVersion.Parse">
<a class="viewcode-back" href="../pySVModel/pySVModel.html#pySVModel.SystemVerilogVersion.Parse">[docs]</a>
	<span class="nd">@classmethod</span>
	<span class="k">def</span><span class="w"> </span><span class="nf">Parse</span><span class="p">(</span><span class="bp">cls</span><span class="p">,</span> <span class="n">value</span><span class="p">:</span> <span class="n">Union</span><span class="p">[</span><span class="nb">int</span><span class="p">,</span> <span class="nb">str</span><span class="p">])</span> <span class="o">-&gt;</span> <span class="s2">&quot;SystemVerilogVersion&quot;</span><span class="p">:</span>
<span class="w">		</span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">		Parses a (System)Verilog year code as integer or string to an enum value.</span>

<span class="sd">		:param value:       (System)Verilog year code.</span>
<span class="sd">		:returns:           Enumeration value.</span>
<span class="sd">		:raises ValueError: If the year code is not recognized.</span>
<span class="sd">		&quot;&quot;&quot;</span>
		<span class="k">try</span><span class="p">:</span>
			<span class="k">return</span> <span class="bp">cls</span><span class="o">.</span><span class="n">__VERSION_MAPPINGS__</span><span class="p">[</span><span class="n">value</span><span class="p">]</span>
		<span class="k">except</span> <span class="ne">KeyError</span><span class="p">:</span>
			<span class="k">raise</span> <span class="ne">ValueError</span><span class="p">(</span><span class="s2">&quot;Value &#39;</span><span class="si">{0!s}</span><span class="s2">&#39; cannot be parsed to member of </span><span class="si">{1}</span><span class="s2">.&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="bp">cls</span><span class="o">.</span><span class="vm">__name__</span><span class="p">))</span></div>


<div class="viewcode-block" id="SystemVerilogVersion.__lt__">
<a class="viewcode-back" href="../pySVModel/pySVModel.html#pySVModel.SystemVerilogVersion.__lt__">[docs]</a>
	<span class="k">def</span><span class="w"> </span><span class="fm">__lt__</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">other</span><span class="p">:</span> <span class="n">Any</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="nb">bool</span><span class="p">:</span>
<span class="w">		</span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">		Compare two (System)Verilog versions if the version is less than the second operand.</span>

<span class="sd">		:param other:      Parameter to compare against.</span>
<span class="sd">		:returns:          True if version is less than the second operand.</span>
<span class="sd">		:raises TypeError: If parameter ``other`` is not of type :class:`SystemVerilogVersion`.</span>
<span class="sd">		&quot;&quot;&quot;</span>
		<span class="k">if</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">other</span><span class="p">,</span> <span class="n">SystemVerilogVersion</span><span class="p">):</span>
			<span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">value</span> <span class="o">&lt;</span> <span class="n">other</span><span class="o">.</span><span class="n">value</span>
		<span class="k">else</span><span class="p">:</span>
			<span class="k">raise</span> <span class="ne">TypeError</span><span class="p">(</span><span class="s2">&quot;Second operand is not of type &#39;SystemVerilogVersion&#39;.&quot;</span><span class="p">)</span></div>


<div class="viewcode-block" id="SystemVerilogVersion.__le__">
<a class="viewcode-back" href="../pySVModel/pySVModel.html#pySVModel.SystemVerilogVersion.__le__">[docs]</a>
	<span class="k">def</span><span class="w"> </span><span class="fm">__le__</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">other</span><span class="p">:</span> <span class="n">Any</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="nb">bool</span><span class="p">:</span>
<span class="w">		</span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">		Compare two (System)Verilog versions if the version is less or equal than the second operand.</span>

<span class="sd">		:param other:      Parameter to compare against.</span>
<span class="sd">		:returns:          True if version is less or equal than the second operand.</span>
<span class="sd">		:raises TypeError: If parameter ``other`` is not of type :class:`SystemVerilogVersion`.</span>
<span class="sd">		&quot;&quot;&quot;</span>
		<span class="k">if</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">other</span><span class="p">,</span> <span class="n">SystemVerilogVersion</span><span class="p">):</span>
			<span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">value</span> <span class="o">&lt;=</span> <span class="n">other</span><span class="o">.</span><span class="n">value</span>
		<span class="k">else</span><span class="p">:</span>
			<span class="k">raise</span> <span class="ne">TypeError</span><span class="p">(</span><span class="s2">&quot;Second operand is not of type &#39;SystemVerilogVersion&#39;.&quot;</span><span class="p">)</span></div>


<div class="viewcode-block" id="SystemVerilogVersion.__gt__">
<a class="viewcode-back" href="../pySVModel/pySVModel.html#pySVModel.SystemVerilogVersion.__gt__">[docs]</a>
	<span class="k">def</span><span class="w"> </span><span class="fm">__gt__</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">other</span><span class="p">:</span> <span class="n">Any</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="nb">bool</span><span class="p">:</span>
<span class="w">		</span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">		Compare two (System)Verilog versions if the version is greater than the second operand.</span>

<span class="sd">		:param other:      Parameter to compare against.</span>
<span class="sd">		:returns:          True if version is greater than the second operand.</span>
<span class="sd">		:raises TypeError: If parameter ``other`` is not of type :class:`SystemVerilogVersion`.</span>
<span class="sd">		&quot;&quot;&quot;</span>
		<span class="k">if</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">other</span><span class="p">,</span> <span class="n">SystemVerilogVersion</span><span class="p">):</span>
			<span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">value</span> <span class="o">&gt;</span> <span class="n">other</span><span class="o">.</span><span class="n">value</span>
		<span class="k">else</span><span class="p">:</span>
			<span class="k">raise</span> <span class="ne">TypeError</span><span class="p">(</span><span class="s2">&quot;Second operand is not of type &#39;SystemVerilogVersion&#39;.&quot;</span><span class="p">)</span></div>


<div class="viewcode-block" id="SystemVerilogVersion.__ge__">
<a class="viewcode-back" href="../pySVModel/pySVModel.html#pySVModel.SystemVerilogVersion.__ge__">[docs]</a>
	<span class="k">def</span><span class="w"> </span><span class="fm">__ge__</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">other</span><span class="p">:</span> <span class="n">Any</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="nb">bool</span><span class="p">:</span>
<span class="w">		</span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">		Compare two (System)Verilog versions if the version is greater or equal than the second operand.</span>

<span class="sd">		:param other:      Parameter to compare against.</span>
<span class="sd">		:returns:          True if version is greater or equal than the second operand.</span>
<span class="sd">		:raises TypeError: If parameter ``other`` is not of type :class:`SystemVerilogVersion`.</span>
<span class="sd">		&quot;&quot;&quot;</span>
		<span class="k">if</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">other</span><span class="p">,</span> <span class="n">SystemVerilogVersion</span><span class="p">):</span>
			<span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">value</span> <span class="o">&gt;=</span> <span class="n">other</span><span class="o">.</span><span class="n">value</span>
		<span class="k">else</span><span class="p">:</span>
			<span class="k">raise</span> <span class="ne">TypeError</span><span class="p">(</span><span class="s2">&quot;Second operand is not of type &#39;SystemVerilogVersion&#39;.&quot;</span><span class="p">)</span></div>


<div class="viewcode-block" id="SystemVerilogVersion.__ne__">
<a class="viewcode-back" href="../pySVModel/pySVModel.html#pySVModel.SystemVerilogVersion.__ne__">[docs]</a>
	<span class="k">def</span><span class="w"> </span><span class="fm">__ne__</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">other</span><span class="p">:</span> <span class="n">Any</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="nb">bool</span><span class="p">:</span>
<span class="w">		</span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">		Compare two (System)Verilog versions if the version is unequal to the second operand.</span>

<span class="sd">		:param other:      Parameter to compare against.</span>
<span class="sd">		:returns:          True if version is unequal to the second operand.</span>
<span class="sd">		:raises TypeError: If parameter ``other`` is not of type :class:`SystemVerilogVersion`.</span>
<span class="sd">		&quot;&quot;&quot;</span>
		<span class="k">if</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">other</span><span class="p">,</span> <span class="n">SystemVerilogVersion</span><span class="p">):</span>
			<span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">value</span> <span class="o">!=</span> <span class="n">other</span><span class="o">.</span><span class="n">value</span>
		<span class="k">else</span><span class="p">:</span>
			<span class="k">raise</span> <span class="ne">TypeError</span><span class="p">(</span><span class="s2">&quot;Second operand is not of type &#39;SystemVerilogVersion&#39;.&quot;</span><span class="p">)</span></div>


<div class="viewcode-block" id="SystemVerilogVersion.__eq__">
<a class="viewcode-back" href="../pySVModel/pySVModel.html#pySVModel.SystemVerilogVersion.__eq__">[docs]</a>
	<span class="k">def</span><span class="w"> </span><span class="fm">__eq__</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">other</span><span class="p">:</span> <span class="n">Any</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="nb">bool</span><span class="p">:</span>
<span class="w">		</span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">		Compare two (System)Verilog versions if the version is equal to the second operand.</span>

<span class="sd">		:param other:      Parameter to compare against.</span>
<span class="sd">		:returns:          True if version is equal to the second operand.</span>
<span class="sd">		:raises TypeError: If parameter ``other`` is not of type :class:`SystemVerilogVersion`.</span>
<span class="sd">		&quot;&quot;&quot;</span>
		<span class="k">if</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">other</span><span class="p">,</span> <span class="n">SystemVerilogVersion</span><span class="p">):</span>
			<span class="k">if</span> <span class="p">(</span><span class="bp">self</span> <span class="ow">is</span> <span class="bp">self</span><span class="o">.</span><span class="vm">__class__</span><span class="o">.</span><span class="n">Any</span><span class="p">)</span> <span class="ow">or</span> <span class="p">(</span><span class="n">other</span> <span class="ow">is</span> <span class="bp">self</span><span class="o">.</span><span class="vm">__class__</span><span class="o">.</span><span class="n">Any</span><span class="p">):</span>
				<span class="k">return</span> <span class="kc">True</span>
			<span class="k">else</span><span class="p">:</span>
				<span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">value</span> <span class="o">==</span> <span class="n">other</span><span class="o">.</span><span class="n">value</span>
		<span class="k">else</span><span class="p">:</span>
			<span class="k">raise</span> <span class="ne">TypeError</span><span class="p">(</span><span class="s2">&quot;Second operand is not of type &#39;SystemVerilogVersion&#39;.&quot;</span><span class="p">)</span></div>


	<span class="nd">@property</span>
	<span class="k">def</span><span class="w"> </span><span class="nf">IsVerilog</span><span class="p">(</span><span class="bp">self</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="nb">bool</span><span class="p">:</span>
<span class="w">		</span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">		Checks if the version is a (classic) Verilog version.</span>

<span class="sd">		:returns:          True if version is a (classic) Verilog version.</span>
<span class="sd">		&quot;&quot;&quot;</span>
		<span class="k">return</span> <span class="bp">self</span> <span class="ow">in</span> <span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">Verilog95</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">Verilog2001</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">Verilog2005</span><span class="p">)</span>

	<span class="nd">@property</span>
	<span class="k">def</span><span class="w"> </span><span class="nf">IsSystemVerilog</span><span class="p">(</span><span class="bp">self</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="nb">bool</span><span class="p">:</span>
<span class="w">		</span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">		Checks if the version is a SystemVerilog version.</span>

<span class="sd">		:returns:          True if version is a SystemVerilog version.</span>
<span class="sd">		&quot;&quot;&quot;</span>
		<span class="k">return</span> <span class="bp">self</span> <span class="ow">in</span> <span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">SystemVerilog2005</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">SystemVerilog2009</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">SystemVerilog2012</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">SystemVerilog2017</span><span class="p">)</span>

<div class="viewcode-block" id="SystemVerilogVersion.__str__">
<a class="viewcode-back" href="../pySVModel/pySVModel.html#pySVModel.SystemVerilogVersion.__str__">[docs]</a>
	<span class="k">def</span><span class="w"> </span><span class="fm">__str__</span><span class="p">(</span><span class="bp">self</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="nb">str</span><span class="p">:</span>
<span class="w">		</span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">		Formats the SystemVerilog version to pattern ``SV&#39;xx`` or in case of classic Verilog to ``Verilog&#39;xx``.</span>

<span class="sd">		:return: Formatted (System)Verilog version.</span>
<span class="sd">		&quot;&quot;&quot;</span>
		<span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">value</span> <span class="o">==</span> <span class="bp">self</span><span class="o">.</span><span class="n">Any</span><span class="o">.</span><span class="n">value</span><span class="p">:</span>
			<span class="k">return</span> <span class="s2">&quot;SV&#39;Any&quot;</span>
		<span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">value</span> <span class="o">==</span> <span class="bp">self</span><span class="o">.</span><span class="n">Latest</span><span class="o">.</span><span class="n">value</span><span class="p">:</span>
			<span class="k">return</span> <span class="s2">&quot;SV&#39;Latest&quot;</span>

		<span class="n">year</span> <span class="o">=</span> <span class="nb">str</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">value</span><span class="p">)[</span><span class="o">-</span><span class="mi">2</span><span class="p">:]</span>
		<span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">value</span> <span class="o">&lt;</span> <span class="bp">self</span><span class="o">.</span><span class="n">SystemVerilog2005</span><span class="o">.</span><span class="n">value</span><span class="p">:</span>
			<span class="k">return</span> <span class="sa">f</span><span class="s2">&quot;Verilog&#39;</span><span class="si">{</span><span class="n">year</span><span class="si">}</span><span class="s2">&quot;</span>
		<span class="k">else</span><span class="p">:</span>
			<span class="k">return</span> <span class="sa">f</span><span class="s2">&quot;SV&#39;</span><span class="si">{</span><span class="n">year</span><span class="si">}</span><span class="s2">&quot;</span></div>


<div class="viewcode-block" id="SystemVerilogVersion.__repr__">
<a class="viewcode-back" href="../pySVModel/pySVModel.html#pySVModel.SystemVerilogVersion.__repr__">[docs]</a>
	<span class="k">def</span><span class="w"> </span><span class="fm">__repr__</span><span class="p">(</span><span class="bp">self</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="nb">str</span><span class="p">:</span>
<span class="w">		</span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">		Formats the (System)Verilog version to pattern ``xxxx``.</span>

<span class="sd">		:return: Formatted (System)Verilog version.</span>
<span class="sd">		&quot;&quot;&quot;</span>
		<span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">value</span> <span class="o">==</span> <span class="bp">self</span><span class="o">.</span><span class="n">Any</span><span class="o">.</span><span class="n">value</span><span class="p">:</span>
			<span class="k">return</span> <span class="s2">&quot;Any&quot;</span>
		<span class="k">elif</span> <span class="bp">self</span><span class="o">.</span><span class="n">value</span> <span class="o">==</span> <span class="bp">self</span><span class="o">.</span><span class="n">Latest</span><span class="o">.</span><span class="n">value</span><span class="p">:</span>
			<span class="k">return</span> <span class="s2">&quot;Latest&quot;</span>
		<span class="k">else</span><span class="p">:</span>
			<span class="k">return</span> <span class="nb">str</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">value</span><span class="p">)</span></div>
</div>

</pre></div>

           </div>
          </div>
          <footer>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2021-2025, Patrick Lehmann.
      <span class="lastupdated">Last updated on 17.10.2025.
      </span></p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>