// arria10_scu4_lvds_tx.v

// Generated using ACDS version 18.1 625

`timescale 1 ps / 1 ps
module arria10_scu4_lvds_tx (
		input  wire       ext_coreclock, // ext_coreclock.export
		input  wire       ext_fclk,      //      ext_fclk.export
		input  wire       ext_loaden,    //    ext_loaden.export
		output wire       tx_coreclock,  //  tx_coreclock.export
		input  wire [7:0] tx_in,         //         tx_in.export
		output wire [0:0] tx_out         //        tx_out.export
	);

	arria10_scu4_lvds_tx_altera_lvds_181_q6uosdy lvds_0 (
		.tx_in         (tx_in),         //         tx_in.export
		.tx_out        (tx_out),        //        tx_out.export
		.tx_coreclock  (tx_coreclock),  //  tx_coreclock.export
		.ext_fclk      (ext_fclk),      //      ext_fclk.export
		.ext_loaden    (ext_loaden),    //    ext_loaden.export
		.ext_coreclock (ext_coreclock)  // ext_coreclock.export
	);

endmodule
