# aclk {FREQ_HZ 150000000 CLK_DOMAIN simple_sgdma_test_processing_system7_0_0_FCLK_CLK1 PHASE 0.000}
# Clock Domain: simple_sgdma_test_processing_system7_0_0_FCLK_CLK1
create_clock -name aclk -period 6.667 [get_ports aclk]
# Generated clocks
