{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1610284383331 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1610284383379 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1610284383379 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 clk\[0\] eco_atom~output " "PLL \"clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"eco_atom~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll1_altpll.v" "" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/pll1_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../Verilog/ipcores/pll1/pll1.v" "" { Text "D:/project/fpga_training/Project/Fpga_syn/Verilog/ipcores/pll1/pll1.v" 103 0 0 } } { "../../../User/Verilog/clock_tree.v" "" { Text "D:/project/fpga_training/User/Verilog/clock_tree.v" 74 0 0 } } { "../../../User/Verilog/top.v" "" { Text "D:/project/fpga_training/User/Verilog/top.v" 49 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1610284383442 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 clk\[1\] clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\]_signalProbe~output " "PLL \"clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\]_signalProbe~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll1_altpll.v" "" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/pll1_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../Verilog/ipcores/pll1/pll1.v" "" { Text "D:/project/fpga_training/Project/Fpga_syn/Verilog/ipcores/pll1/pll1.v" 103 0 0 } } { "../../../User/Verilog/clock_tree.v" "" { Text "D:/project/fpga_training/User/Verilog/clock_tree.v" 74 0 0 } } { "../../../User/Verilog/top.v" "" { Text "D:/project/fpga_training/User/Verilog/top.v" 49 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1610284383443 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1610284383571 ""}
{ "Info" "IFITCC_FITCC_ECO_COMPILATION_ON" "" "ECO Fitter applying ECOs to previous post-fitting netlists" {  } {  } 0 171062 "ECO Fitter applying ECOs to previous post-fitting netlists" 0 0 "Fitter" 0 -1 1610284383580 ""}
{ "Warning" "WFITCC_FITCC_TIMING_DRIVEN_COMPILE_OFF" "" "Timing-Driven Compilation is disabled - timing performance will not be optimized" {  } {  } 0 171124 "Timing-Driven Compilation is disabled - timing performance will not be optimized" 0 0 "Fitter" 0 -1 1610284383581 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll1_altpll.v" "" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/pll1_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 279 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1610284383653 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 180 10000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 180 degrees (10000 ps) for clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll1_altpll.v" "" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/pll1_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 280 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1610284383653 ""}  } { { "db/pll1_altpll.v" "" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/pll1_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 279 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1610284383653 ""}
{ "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT_TOP" "" "Ignoring location assignments for the following nodes because they are being preserved at their previous Fitter locations." { { "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[108\]~feeder_52 LCCOMB_X32_Y7_N0 LogicLock region fifo_top:u_fifo_top " "Node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[108\]~feeder_52 will be placed according to its previous placement at LCCOMB_X32_Y7_N0 and ignore the location assignment to LogicLock region fifo_top:u_fifo_top " {  } {  } 0 171095 "Node %1!s! will be placed according to its previous placement at %2!s! and ignore the location assignment to %3!s! " 0 0 "Quartus II" 0 -1 1610284383689 ""} { "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[110\]~feeder_49 LCCOMB_X32_Y7_N20 LogicLock region fifo_top:u_fifo_top " "Node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[110\]~feeder_49 will be placed according to its previous placement at LCCOMB_X32_Y7_N20 and ignore the location assignment to LogicLock region fifo_top:u_fifo_top " {  } {  } 0 171095 "Node %1!s! will be placed according to its previous placement at %2!s! and ignore the location assignment to %3!s! " 0 0 "Quartus II" 0 -1 1610284383689 ""} { "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[94\]~feeder_62 LCCOMB_X32_Y8_N8 LogicLock region fifo_top:u_fifo_top " "Node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[94\]~feeder_62 will be placed according to its previous placement at LCCOMB_X32_Y8_N8 and ignore the location assignment to LogicLock region fifo_top:u_fifo_top " {  } {  } 0 171095 "Node %1!s! will be placed according to its previous placement at %2!s! and ignore the location assignment to %3!s! " 0 0 "Quartus II" 0 -1 1610284383689 ""} { "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[145\]~feeder_30 LCCOMB_X32_Y7_N6 LogicLock region fifo_top:u_fifo_top " "Node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[145\]~feeder_30 will be placed according to its previous placement at LCCOMB_X32_Y7_N6 and ignore the location assignment to LogicLock region fifo_top:u_fifo_top " {  } {  } 0 171095 "Node %1!s! will be placed according to its previous placement at %2!s! and ignore the location assignment to %3!s! " 0 0 "Quartus II" 0 -1 1610284383689 ""} { "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[109\]~feeder_53 LCCOMB_X32_Y7_N18 LogicLock region fifo_top:u_fifo_top " "Node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[109\]~feeder_53 will be placed according to its previous placement at LCCOMB_X32_Y7_N18 and ignore the location assignment to LogicLock region fifo_top:u_fifo_top " {  } {  } 0 171095 "Node %1!s! will be placed according to its previous placement at %2!s! and ignore the location assignment to %3!s! " 0 0 "Quartus II" 0 -1 1610284383689 ""} { "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[89\]~feeder_63 LCCOMB_X32_Y8_N30 LogicLock region fifo_top:u_fifo_top " "Node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[89\]~feeder_63 will be placed according to its previous placement at LCCOMB_X32_Y8_N30 and ignore the location assignment to LogicLock region fifo_top:u_fifo_top " {  } {  } 0 171095 "Node %1!s! will be placed according to its previous placement at %2!s! and ignore the location assignment to %3!s! " 0 0 "Quartus II" 0 -1 1610284383689 ""} { "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[104\]~feeder_54 LCCOMB_X32_Y9_N24 LogicLock region fifo_top:u_fifo_top " "Node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[104\]~feeder_54 will be placed according to its previous placement at LCCOMB_X32_Y9_N24 and ignore the location assignment to LogicLock region fifo_top:u_fifo_top " {  } {  } 0 171095 "Node %1!s! will be placed according to its previous placement at %2!s! and ignore the location assignment to %3!s! " 0 0 "Quartus II" 0 -1 1610284383689 ""} { "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[91\]~feeder_64 LCCOMB_X32_Y8_N22 LogicLock region fifo_top:u_fifo_top " "Node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[91\]~feeder_64 will be placed according to its previous placement at LCCOMB_X32_Y8_N22 and ignore the location assignment to LogicLock region fifo_top:u_fifo_top " {  } {  } 0 171095 "Node %1!s! will be placed according to its previous placement at %2!s! and ignore the location assignment to %3!s! " 0 0 "Quartus II" 0 -1 1610284383689 ""} { "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[105\]~feeder_55 LCCOMB_X32_Y9_N0 LogicLock region fifo_top:u_fifo_top " "Node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[105\]~feeder_55 will be placed according to its previous placement at LCCOMB_X32_Y9_N0 and ignore the location assignment to LogicLock region fifo_top:u_fifo_top " {  } {  } 0 171095 "Node %1!s! will be placed according to its previous placement at %2!s! and ignore the location assignment to %3!s! " 0 0 "Quartus II" 0 -1 1610284383689 ""} { "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[87\]~feeder_65 LCCOMB_X32_Y8_N2 LogicLock region fifo_top:u_fifo_top " "Node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[87\]~feeder_65 will be placed according to its previous placement at LCCOMB_X32_Y8_N2 and ignore the location assignment to LogicLock region fifo_top:u_fifo_top " {  } {  } 0 171095 "Node %1!s! will be placed according to its previous placement at %2!s! and ignore the location assignment to %3!s! " 0 0 "Quartus II" 0 -1 1610284383689 ""} { "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[101\]~feeder_56 LCCOMB_X32_Y9_N22 LogicLock region fifo_top:u_fifo_top " "Node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[101\]~feeder_56 will be placed according to its previous placement at LCCOMB_X32_Y9_N22 and ignore the location assignment to LogicLock region fifo_top:u_fifo_top " {  } {  } 0 171095 "Node %1!s! will be placed according to its previous placement at %2!s! and ignore the location assignment to %3!s! " 0 0 "Quartus II" 0 -1 1610284383689 ""} { "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[83\]~feeder_66 LCCOMB_X32_Y7_N22 LogicLock region fifo_top:u_fifo_top " "Node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[83\]~feeder_66 will be placed according to its previous placement at LCCOMB_X32_Y7_N22 and ignore the location assignment to LogicLock region fifo_top:u_fifo_top " {  } {  } 0 171095 "Node %1!s! will be placed according to its previous placement at %2!s! and ignore the location assignment to %3!s! " 0 0 "Quartus II" 0 -1 1610284383689 ""} { "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[102\]~feeder_57 LCCOMB_X32_Y9_N12 LogicLock region fifo_top:u_fifo_top " "Node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[102\]~feeder_57 will be placed according to its previous placement at LCCOMB_X32_Y9_N12 and ignore the location assignment to LogicLock region fifo_top:u_fifo_top " {  } {  } 0 171095 "Node %1!s! will be placed according to its previous placement at %2!s! and ignore the location assignment to %3!s! " 0 0 "Quartus II" 0 -1 1610284383689 ""} { "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[146\]~feeder LCCOMB_X32_Y7_N24 LogicLock region fifo_top:u_fifo_top " "Node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[146\]~feeder will be placed according to its previous placement at LCCOMB_X32_Y7_N24 and ignore the location assignment to LogicLock region fifo_top:u_fifo_top " {  } {  } 0 171095 "Node %1!s! will be placed according to its previous placement at %2!s! and ignore the location assignment to %3!s! " 0 0 "Quartus II" 0 -1 1610284383689 ""} { "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[85\]~feeder_67 LCCOMB_X32_Y7_N26 LogicLock region fifo_top:u_fifo_top " "Node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[85\]~feeder_67 will be placed according to its previous placement at LCCOMB_X32_Y7_N26 and ignore the location assignment to LogicLock region fifo_top:u_fifo_top " {  } {  } 0 171095 "Node %1!s! will be placed according to its previous placement at %2!s! and ignore the location assignment to %3!s! " 0 0 "Quartus II" 0 -1 1610284383689 ""} { "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[103\]~feeder_58 LCCOMB_X32_Y9_N6 LogicLock region fifo_top:u_fifo_top " "Node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[103\]~feeder_58 will be placed according to its previous placement at LCCOMB_X32_Y9_N6 and ignore the location assignment to LogicLock region fifo_top:u_fifo_top " {  } {  } 0 171095 "Node %1!s! will be placed according to its previous placement at %2!s! and ignore the location assignment to %3!s! " 0 0 "Quartus II" 0 -1 1610284383689 ""} { "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[98\]~feeder_59 LCCOMB_X32_Y9_N8 LogicLock region fifo_top:u_fifo_top " "Node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[98\]~feeder_59 will be placed according to its previous placement at LCCOMB_X32_Y9_N8 and ignore the location assignment to LogicLock region fifo_top:u_fifo_top " {  } {  } 0 171095 "Node %1!s! will be placed according to its previous placement at %2!s! and ignore the location assignment to %3!s! " 0 0 "Quartus II" 0 -1 1610284383689 ""} { "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[111\]~feeder_50 LCCOMB_X32_Y7_N2 LogicLock region fifo_top:u_fifo_top " "Node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[111\]~feeder_50 will be placed according to its previous placement at LCCOMB_X32_Y7_N2 and ignore the location assignment to LogicLock region fifo_top:u_fifo_top " {  } {  } 0 171095 "Node %1!s! will be placed according to its previous placement at %2!s! and ignore the location assignment to %3!s! " 0 0 "Quartus II" 0 -1 1610284383689 ""} { "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[99\]~feeder_60 LCCOMB_X32_Y9_N2 LogicLock region fifo_top:u_fifo_top " "Node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[99\]~feeder_60 will be placed according to its previous placement at LCCOMB_X32_Y9_N2 and ignore the location assignment to LogicLock region fifo_top:u_fifo_top " {  } {  } 0 171095 "Node %1!s! will be placed according to its previous placement at %2!s! and ignore the location assignment to %3!s! " 0 0 "Quartus II" 0 -1 1610284383689 ""} { "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[107\]~feeder_51 LCCOMB_X32_Y7_N14 LogicLock region fifo_top:u_fifo_top " "Node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[107\]~feeder_51 will be placed according to its previous placement at LCCOMB_X32_Y7_N14 and ignore the location assignment to LogicLock region fifo_top:u_fifo_top " {  } {  } 0 171095 "Node %1!s! will be placed according to its previous placement at %2!s! and ignore the location assignment to %3!s! " 0 0 "Quartus II" 0 -1 1610284383689 ""} { "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[92\]~feeder_61 LCCOMB_X32_Y8_N16 LogicLock region fifo_top:u_fifo_top " "Node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[92\]~feeder_61 will be placed according to its previous placement at LCCOMB_X32_Y8_N16 and ignore the location assignment to LogicLock region fifo_top:u_fifo_top " {  } {  } 0 171095 "Node %1!s! will be placed according to its previous placement at %2!s! and ignore the location assignment to %3!s! " 0 0 "Quartus II" 0 -1 1610284383689 ""}  } {  } 0 171094 "Ignoring location assignments for the following nodes because they are being preserved at their previous Fitter locations." 0 0 "Fitter" 0 -1 1610284383689 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1610284383769 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1610284383769 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1610284383769 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1610284383769 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1610284383770 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1610284383774 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1610284384231 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1610284384236 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1610284384495 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1610284384499 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1610284384505 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1610284384509 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1610284384509 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1610284384513 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1610284384516 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1610284384520 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1610284384520 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clock_tree:u_clock_tree\|pll_locked " "Node \"clock_tree:u_clock_tree\|pll_locked\" is assigned to location or region, but does not exist in design" {  } { { "c:/researchprogram/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/researchprogram/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock_tree:u_clock_tree\|pll_locked" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610284384683 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1610284384683 ""}
{ "Info" "IFITCC_FITCC_ECO_SKIP_VPR_ON" "" "Engineering Change Order (ECO) Fitter is skipping Place and Route" {  } {  } 0 171063 "Engineering Change Order (ECO) Fitter is skipping Place and Route" 0 0 "Fitter" 0 -1 1610284384683 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1610284384730 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1610284384944 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1610284384990 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1610284385288 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1610284385338 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_4ii1 " "Entity dcfifo_4ii1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1610284385340 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_vu8:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_vu8:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1610284385340 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1610284385340 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1610284385340 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1610284385340 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1610284385340 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1610284385340 ""}
{ "Info" "ISTA_SDC_FOUND" "../Script/fpga_training.sdc " "Reading SDC File: '../Script/fpga_training.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1610284385362 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1610284385363 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase 180.00 -duty_cycle 20.00 -name \{u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase 180.00 -duty_cycle 20.00 -name \{u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1610284385363 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1610284385363 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sys_rstn " "Node: sys_rstn was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1610284385396 "|top|sys_rstn"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1610284385410 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1610284385410 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) sys_clk (Rise) setup and hold " "From sys_clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1610284385410 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1610284385410 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1610284385410 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1610284385410 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1610284385410 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1610284385410 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1610284385410 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1610284385410 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1610284385410 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1610284385410 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      sys_clk " "  20.000      sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1610284385410 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  40.000 u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1610284385410 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  20.000 u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1610284385410 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1610284385410 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610284385471 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1610284386727 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 39 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5169 " "Peak virtual memory: 5169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1610284387181 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 10 21:13:07 2021 " "Processing ended: Sun Jan 10 21:13:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1610284387181 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1610284387181 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1610284387181 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1610284387181 ""}
