{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682742615997 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682742615997 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 22:30:15 2023 " "Processing started: Fri Apr 28 22:30:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682742615997 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742615997 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_V_Single_Cycle -c RISC_V_Single_Cycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_V_Single_Cycle -c RISC_V_Single_Cycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742615998 ""}
{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "8 " "User specified to use only one processors but 8 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Analysis & Synthesis" 0 -1 1682742616523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arquicomp/tareapipeline/src/risc_v_single_cycle_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /arquicomp/tareapipeline/src/risc_v_single_cycle_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_Single_Cycle_TB " "Found entity 1: RISC_V_Single_Cycle_TB" {  } { { "../src/RISC_V_Single_Cycle_TB.v" "" { Text "C:/ArquiComp/TareaPipeline/src/RISC_V_Single_Cycle_TB.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682742625499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arquicomp/tareapipeline/src/risc_v_single_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file /arquicomp/tareapipeline/src/risc_v_single_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_Single_Cycle " "Found entity 1: RISC_V_Single_Cycle" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "C:/ArquiComp/TareaPipeline/src/RISC_V_Single_Cycle.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682742625502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arquicomp/tareapipeline/src/register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /arquicomp/tareapipeline/src/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "../src/Register_File.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Register_File.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682742625504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arquicomp/tareapipeline/src/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /arquicomp/tareapipeline/src/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../src/Register.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Register.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682742625507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arquicomp/tareapipeline/src/program_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /arquicomp/tareapipeline/src/program_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Memory " "Found entity 1: Program_Memory" {  } { { "../src/Program_Memory.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Program_Memory.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682742625509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arquicomp/tareapipeline/src/pc_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /arquicomp/tareapipeline/src/pc_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Register " "Found entity 1: PC_Register" {  } { { "../src/PC_Register.v" "" { Text "C:/ArquiComp/TareaPipeline/src/PC_Register.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682742625512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arquicomp/tareapipeline/src/mux_register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /arquicomp/tareapipeline/src/mux_register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXRegisterFile " "Found entity 1: MUXRegisterFile" {  } { { "../src/MUX_Register_File.v" "" { Text "C:/ArquiComp/TareaPipeline/src/MUX_Register_File.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682742625514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arquicomp/tareapipeline/src/multiplexer_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /arquicomp/tareapipeline/src/multiplexer_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer_2_to_1 " "Found entity 1: Multiplexer_2_to_1" {  } { { "../src/Multiplexer_2_to_1.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Multiplexer_2_to_1.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682742625516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arquicomp/tareapipeline/src/mul32_bits.v 0 0 " "Found 0 design units, including 0 entities, in source file /arquicomp/tareapipeline/src/mul32_bits.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arquicomp/tareapipeline/src/mul_32_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /arquicomp/tareapipeline/src/mul_32_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mul_32_Bits " "Found entity 1: Mul_32_Bits" {  } { { "../src/Mul_32_Bits.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Mul_32_Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682742625522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arquicomp/tareapipeline/src/immediate_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /arquicomp/tareapipeline/src/immediate_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Immediate_Unit " "Found entity 1: Immediate_Unit" {  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682742625524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arquicomp/tareapipeline/src/decoder_register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /arquicomp/tareapipeline/src/decoder_register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_Register_File " "Found entity 1: Decoder_Register_File" {  } { { "../src/Decoder_Register_File.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Decoder_Register_File.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682742625526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arquicomp/tareapipeline/src/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /arquicomp/tareapipeline/src/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "../src/Data_Memory.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Data_Memory.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682742625529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arquicomp/tareapipeline/src/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /arquicomp/tareapipeline/src/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "../src/Control.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Control.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682742625531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arquicomp/tareapipeline/src/alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /arquicomp/tareapipeline/src/alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Control " "Found entity 1: ALU_Control" {  } { { "../src/ALU_Control.v" "" { Text "C:/ArquiComp/TareaPipeline/src/ALU_Control.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682742625534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arquicomp/tareapipeline/src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /arquicomp/tareapipeline/src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/ALU.v" "" { Text "C:/ArquiComp/TareaPipeline/src/ALU.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682742625537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arquicomp/tareapipeline/src/adder_32_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /arquicomp/tareapipeline/src/adder_32_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_32_Bits " "Found entity 1: Adder_32_Bits" {  } { { "../src/Adder_32_Bits.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Adder_32_Bits.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682742625540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arquicomp/tareapipeline/src/mem-wb.v 1 1 " "Found 1 design units, including 1 entities, in source file /arquicomp/tareapipeline/src/mem-wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 PHASE_MEMWB " "Found entity 1: PHASE_MEMWB" {  } { { "../src/MEM-WB.v" "" { Text "C:/ArquiComp/TareaPipeline/src/MEM-WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682742625542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arquicomp/tareapipeline/src/ex-mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /arquicomp/tareapipeline/src/ex-mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 PHASE_EXMEM " "Found entity 1: PHASE_EXMEM" {  } { { "../src/EX-MEM.v" "" { Text "C:/ArquiComp/TareaPipeline/src/EX-MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682742625544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arquicomp/tareapipeline/src/id-ex.v 1 1 " "Found 1 design units, including 1 entities, in source file /arquicomp/tareapipeline/src/id-ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 PHASE_IDEX " "Found entity 1: PHASE_IDEX" {  } { { "../src/ID-EX.v" "" { Text "C:/ArquiComp/TareaPipeline/src/ID-EX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682742625547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arquicomp/tareapipeline/src/if-id.v 1 1 " "Found 1 design units, including 1 entities, in source file /arquicomp/tareapipeline/src/if-id.v" { { "Info" "ISGN_ENTITY_NAME" "1 PHASE_IFID " "Found entity 1: PHASE_IFID" {  } { { "../src/IF-ID.v" "" { Text "C:/ArquiComp/TareaPipeline/src/IF-ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682742625550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "immediate_data_w_o RISC_V_Single_Cycle.v(340) " "Verilog HDL Implicit Net warning at RISC_V_Single_Cycle.v(340): created implicit net for \"immediate_data_w_o\"" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "C:/ArquiComp/TareaPipeline/src/RISC_V_Single_Cycle.v" 340 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682742625550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_operation_w_o RISC_V_Single_Cycle.v(343) " "Verilog HDL Implicit Net warning at RISC_V_Single_Cycle.v(343): created implicit net for \"alu_operation_w_o\"" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "C:/ArquiComp/TareaPipeline/src/RISC_V_Single_Cycle.v" 343 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682742625551 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_register_w_o RISC_V_Single_Cycle.v(345) " "Verilog HDL Implicit Net warning at RISC_V_Single_Cycle.v(345): created implicit net for \"write_register_w_o\"" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "C:/ArquiComp/TareaPipeline/src/RISC_V_Single_Cycle.v" 345 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682742625551 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_V_Single_Cycle " "Elaborating entity \"RISC_V_Single_Cycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682742625620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:CONTROL_UNIT " "Elaborating entity \"Control\" for hierarchy \"Control:CONTROL_UNIT\"" {  } { { "../src/RISC_V_Single_Cycle.v" "CONTROL_UNIT" { Text "C:/ArquiComp/TareaPipeline/src/RISC_V_Single_Cycle.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682742625657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Register PC_Register:PROGRAM_COUNTER " "Elaborating entity \"PC_Register\" for hierarchy \"PC_Register:PROGRAM_COUNTER\"" {  } { { "../src/RISC_V_Single_Cycle.v" "PROGRAM_COUNTER" { Text "C:/ArquiComp/TareaPipeline/src/RISC_V_Single_Cycle.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682742625659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Memory Program_Memory:PROGRAM_MEMORY " "Elaborating entity \"Program_Memory\" for hierarchy \"Program_Memory:PROGRAM_MEMORY\"" {  } { { "../src/RISC_V_Single_Cycle.v" "PROGRAM_MEMORY" { Text "C:/ArquiComp/TareaPipeline/src/RISC_V_Single_Cycle.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682742625662 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "18 0 63 Program_Memory.v(34) " "Verilog HDL warning at Program_Memory.v(34): number of words (18) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "../src/Program_Memory.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Program_Memory.v" 34 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1682742625663 "|RISC_V_Single_Cycle|Program_Memory:PROGRAM_MEMORY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 Program_Memory.v(30) " "Net \"rom.data_a\" at Program_Memory.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Program_Memory.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Program_Memory.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1682742625663 "|RISC_V_Single_Cycle|Program_Memory:PROGRAM_MEMORY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 Program_Memory.v(30) " "Net \"rom.waddr_a\" at Program_Memory.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Program_Memory.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Program_Memory.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1682742625663 "|RISC_V_Single_Cycle|Program_Memory:PROGRAM_MEMORY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 Program_Memory.v(30) " "Net \"rom.we_a\" at Program_Memory.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Program_Memory.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Program_Memory.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1682742625663 "|RISC_V_Single_Cycle|Program_Memory:PROGRAM_MEMORY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_32_Bits Adder_32_Bits:PC_PLUS_4 " "Elaborating entity \"Adder_32_Bits\" for hierarchy \"Adder_32_Bits:PC_PLUS_4\"" {  } { { "../src/RISC_V_Single_Cycle.v" "PC_PLUS_4" { Text "C:/ArquiComp/TareaPipeline/src/RISC_V_Single_Cycle.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682742625664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Register_File:REGISTER_FILE_UNIT " "Elaborating entity \"Register_File\" for hierarchy \"Register_File:REGISTER_FILE_UNIT\"" {  } { { "../src/RISC_V_Single_Cycle.v" "REGISTER_FILE_UNIT" { Text "C:/ArquiComp/TareaPipeline/src/RISC_V_Single_Cycle.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682742625666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_Register_File Register_File:REGISTER_FILE_UNIT\|Decoder_Register_File:DECODER_REG_FILE " "Elaborating entity \"Decoder_Register_File\" for hierarchy \"Register_File:REGISTER_FILE_UNIT\|Decoder_Register_File:DECODER_REG_FILE\"" {  } { { "../src/Register_File.v" "DECODER_REG_FILE" { Text "C:/ArquiComp/TareaPipeline/src/Register_File.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682742625673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register_File:REGISTER_FILE_UNIT\|Register:Register_zero " "Elaborating entity \"Register\" for hierarchy \"Register_File:REGISTER_FILE_UNIT\|Register:Register_zero\"" {  } { { "../src/Register_File.v" "Register_zero" { Text "C:/ArquiComp/TareaPipeline/src/Register_File.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682742625675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXRegisterFile Register_File:REGISTER_FILE_UNIT\|MUXRegisterFile:MUXRegister1 " "Elaborating entity \"MUXRegisterFile\" for hierarchy \"Register_File:REGISTER_FILE_UNIT\|MUXRegisterFile:MUXRegister1\"" {  } { { "../src/Register_File.v" "MUXRegister1" { Text "C:/ArquiComp/TareaPipeline/src/Register_File.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682742625699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Immediate_Unit Immediate_Unit:IMM_UNIT " "Elaborating entity \"Immediate_Unit\" for hierarchy \"Immediate_Unit:IMM_UNIT\"" {  } { { "../src/RISC_V_Single_Cycle.v" "IMM_UNIT" { Text "C:/ArquiComp/TareaPipeline/src/RISC_V_Single_Cycle.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682742625706 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Immediate_o Immediate_Unit.v(24) " "Verilog HDL Always Construct warning at Immediate_Unit.v(24): inferring latch(es) for variable \"Immediate_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682742625708 "|RISC_V_Single_Cycle|Immediate_Unit:IMM_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Immediate_o\[0\] Immediate_Unit.v(29) " "Inferred latch for \"Immediate_o\[0\]\" at Immediate_Unit.v(29)" {  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625708 "|RISC_V_Single_Cycle|Immediate_Unit:IMM_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Immediate_o\[1\] Immediate_Unit.v(29) " "Inferred latch for \"Immediate_o\[1\]\" at Immediate_Unit.v(29)" {  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625708 "|RISC_V_Single_Cycle|Immediate_Unit:IMM_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Immediate_o\[2\] Immediate_Unit.v(29) " "Inferred latch for \"Immediate_o\[2\]\" at Immediate_Unit.v(29)" {  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625708 "|RISC_V_Single_Cycle|Immediate_Unit:IMM_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Immediate_o\[3\] Immediate_Unit.v(29) " "Inferred latch for \"Immediate_o\[3\]\" at Immediate_Unit.v(29)" {  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625708 "|RISC_V_Single_Cycle|Immediate_Unit:IMM_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Immediate_o\[4\] Immediate_Unit.v(29) " "Inferred latch for \"Immediate_o\[4\]\" at Immediate_Unit.v(29)" {  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625708 "|RISC_V_Single_Cycle|Immediate_Unit:IMM_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Immediate_o\[5\] Immediate_Unit.v(29) " "Inferred latch for \"Immediate_o\[5\]\" at Immediate_Unit.v(29)" {  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625708 "|RISC_V_Single_Cycle|Immediate_Unit:IMM_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Immediate_o\[6\] Immediate_Unit.v(29) " "Inferred latch for \"Immediate_o\[6\]\" at Immediate_Unit.v(29)" {  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625708 "|RISC_V_Single_Cycle|Immediate_Unit:IMM_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Immediate_o\[7\] Immediate_Unit.v(29) " "Inferred latch for \"Immediate_o\[7\]\" at Immediate_Unit.v(29)" {  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625708 "|RISC_V_Single_Cycle|Immediate_Unit:IMM_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Immediate_o\[8\] Immediate_Unit.v(29) " "Inferred latch for \"Immediate_o\[8\]\" at Immediate_Unit.v(29)" {  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625709 "|RISC_V_Single_Cycle|Immediate_Unit:IMM_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Immediate_o\[9\] Immediate_Unit.v(29) " "Inferred latch for \"Immediate_o\[9\]\" at Immediate_Unit.v(29)" {  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625709 "|RISC_V_Single_Cycle|Immediate_Unit:IMM_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Immediate_o\[10\] Immediate_Unit.v(29) " "Inferred latch for \"Immediate_o\[10\]\" at Immediate_Unit.v(29)" {  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625709 "|RISC_V_Single_Cycle|Immediate_Unit:IMM_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Immediate_o\[11\] Immediate_Unit.v(29) " "Inferred latch for \"Immediate_o\[11\]\" at Immediate_Unit.v(29)" {  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625709 "|RISC_V_Single_Cycle|Immediate_Unit:IMM_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Immediate_o\[12\] Immediate_Unit.v(29) " "Inferred latch for \"Immediate_o\[12\]\" at Immediate_Unit.v(29)" {  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625709 "|RISC_V_Single_Cycle|Immediate_Unit:IMM_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Immediate_o\[13\] Immediate_Unit.v(29) " "Inferred latch for \"Immediate_o\[13\]\" at Immediate_Unit.v(29)" {  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625709 "|RISC_V_Single_Cycle|Immediate_Unit:IMM_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Immediate_o\[14\] Immediate_Unit.v(29) " "Inferred latch for \"Immediate_o\[14\]\" at Immediate_Unit.v(29)" {  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625709 "|RISC_V_Single_Cycle|Immediate_Unit:IMM_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Immediate_o\[15\] Immediate_Unit.v(29) " "Inferred latch for \"Immediate_o\[15\]\" at Immediate_Unit.v(29)" {  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625709 "|RISC_V_Single_Cycle|Immediate_Unit:IMM_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Immediate_o\[16\] Immediate_Unit.v(29) " "Inferred latch for \"Immediate_o\[16\]\" at Immediate_Unit.v(29)" {  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625709 "|RISC_V_Single_Cycle|Immediate_Unit:IMM_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Immediate_o\[17\] Immediate_Unit.v(29) " "Inferred latch for \"Immediate_o\[17\]\" at Immediate_Unit.v(29)" {  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625709 "|RISC_V_Single_Cycle|Immediate_Unit:IMM_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Immediate_o\[18\] Immediate_Unit.v(29) " "Inferred latch for \"Immediate_o\[18\]\" at Immediate_Unit.v(29)" {  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625709 "|RISC_V_Single_Cycle|Immediate_Unit:IMM_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Immediate_o\[19\] Immediate_Unit.v(29) " "Inferred latch for \"Immediate_o\[19\]\" at Immediate_Unit.v(29)" {  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625709 "|RISC_V_Single_Cycle|Immediate_Unit:IMM_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Immediate_o\[20\] Immediate_Unit.v(29) " "Inferred latch for \"Immediate_o\[20\]\" at Immediate_Unit.v(29)" {  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625709 "|RISC_V_Single_Cycle|Immediate_Unit:IMM_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Immediate_o\[21\] Immediate_Unit.v(29) " "Inferred latch for \"Immediate_o\[21\]\" at Immediate_Unit.v(29)" {  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625709 "|RISC_V_Single_Cycle|Immediate_Unit:IMM_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Immediate_o\[22\] Immediate_Unit.v(29) " "Inferred latch for \"Immediate_o\[22\]\" at Immediate_Unit.v(29)" {  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625709 "|RISC_V_Single_Cycle|Immediate_Unit:IMM_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Immediate_o\[23\] Immediate_Unit.v(29) " "Inferred latch for \"Immediate_o\[23\]\" at Immediate_Unit.v(29)" {  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625709 "|RISC_V_Single_Cycle|Immediate_Unit:IMM_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Immediate_o\[24\] Immediate_Unit.v(29) " "Inferred latch for \"Immediate_o\[24\]\" at Immediate_Unit.v(29)" {  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625709 "|RISC_V_Single_Cycle|Immediate_Unit:IMM_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Immediate_o\[25\] Immediate_Unit.v(29) " "Inferred latch for \"Immediate_o\[25\]\" at Immediate_Unit.v(29)" {  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625709 "|RISC_V_Single_Cycle|Immediate_Unit:IMM_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Immediate_o\[26\] Immediate_Unit.v(29) " "Inferred latch for \"Immediate_o\[26\]\" at Immediate_Unit.v(29)" {  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625710 "|RISC_V_Single_Cycle|Immediate_Unit:IMM_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Immediate_o\[27\] Immediate_Unit.v(29) " "Inferred latch for \"Immediate_o\[27\]\" at Immediate_Unit.v(29)" {  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625710 "|RISC_V_Single_Cycle|Immediate_Unit:IMM_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Immediate_o\[28\] Immediate_Unit.v(29) " "Inferred latch for \"Immediate_o\[28\]\" at Immediate_Unit.v(29)" {  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625710 "|RISC_V_Single_Cycle|Immediate_Unit:IMM_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Immediate_o\[29\] Immediate_Unit.v(29) " "Inferred latch for \"Immediate_o\[29\]\" at Immediate_Unit.v(29)" {  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625710 "|RISC_V_Single_Cycle|Immediate_Unit:IMM_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Immediate_o\[30\] Immediate_Unit.v(29) " "Inferred latch for \"Immediate_o\[30\]\" at Immediate_Unit.v(29)" {  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625710 "|RISC_V_Single_Cycle|Immediate_Unit:IMM_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Immediate_o\[31\] Immediate_Unit.v(29) " "Inferred latch for \"Immediate_o\[31\]\" at Immediate_Unit.v(29)" {  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742625710 "|RISC_V_Single_Cycle|Immediate_Unit:IMM_UNIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_2_to_1 Multiplexer_2_to_1:MUX_DATA_OR_IMM_FOR_ALU " "Elaborating entity \"Multiplexer_2_to_1\" for hierarchy \"Multiplexer_2_to_1:MUX_DATA_OR_IMM_FOR_ALU\"" {  } { { "../src/RISC_V_Single_Cycle.v" "MUX_DATA_OR_IMM_FOR_ALU" { Text "C:/ArquiComp/TareaPipeline/src/RISC_V_Single_Cycle.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682742625712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Control ALU_Control:ALU_CONTROL_UNIT " "Elaborating entity \"ALU_Control\" for hierarchy \"ALU_Control:ALU_CONTROL_UNIT\"" {  } { { "../src/RISC_V_Single_Cycle.v" "ALU_CONTROL_UNIT" { Text "C:/ArquiComp/TareaPipeline/src/RISC_V_Single_Cycle.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682742625715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_UNIT " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_UNIT\"" {  } { { "../src/RISC_V_Single_Cycle.v" "ALU_UNIT" { Text "C:/ArquiComp/TareaPipeline/src/RISC_V_Single_Cycle.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682742625717 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC_4 ALU.v(84) " "Verilog HDL Always Construct warning at ALU.v(84): variable \"PC_4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/ALU.v" "" { Text "C:/ArquiComp/TareaPipeline/src/ALU.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682742625719 "|RISC_V_Single_Cycle|ALU:ALU_UNIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Data_Memory:DATA_MEMORY_W " "Elaborating entity \"Data_Memory\" for hierarchy \"Data_Memory:DATA_MEMORY_W\"" {  } { { "../src/RISC_V_Single_Cycle.v" "DATA_MEMORY_W" { Text "C:/ArquiComp/TareaPipeline/src/RISC_V_Single_Cycle.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682742625723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PHASE_IFID PHASE_IFID:IF_ID " "Elaborating entity \"PHASE_IFID\" for hierarchy \"PHASE_IFID:IF_ID\"" {  } { { "../src/RISC_V_Single_Cycle.v" "IF_ID" { Text "C:/ArquiComp/TareaPipeline/src/RISC_V_Single_Cycle.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682742625727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PHASE_IDEX PHASE_IDEX:ID_EX " "Elaborating entity \"PHASE_IDEX\" for hierarchy \"PHASE_IDEX:ID_EX\"" {  } { { "../src/RISC_V_Single_Cycle.v" "ID_EX" { Text "C:/ArquiComp/TareaPipeline/src/RISC_V_Single_Cycle.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682742625730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PHASE_EXMEM PHASE_EXMEM:EX_MEM " "Elaborating entity \"PHASE_EXMEM\" for hierarchy \"PHASE_EXMEM:EX_MEM\"" {  } { { "../src/RISC_V_Single_Cycle.v" "EX_MEM" { Text "C:/ArquiComp/TareaPipeline/src/RISC_V_Single_Cycle.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682742625732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PHASE_MEMWB PHASE_MEMWB:MEM_WB " "Elaborating entity \"PHASE_MEMWB\" for hierarchy \"PHASE_MEMWB:MEM_WB\"" {  } { { "../src/RISC_V_Single_Cycle.v" "MEM_WB" { Text "C:/ArquiComp/TareaPipeline/src/RISC_V_Single_Cycle.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682742625734 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "flush " "Net \"flush\" is missing source, defaulting to GND" {  } { { "../src/RISC_V_Single_Cycle.v" "flush" { Text "C:/ArquiComp/TareaPipeline/src/RISC_V_Single_Cycle.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682742625879 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1682742625879 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "flush " "Net \"flush\" is missing source, defaulting to GND" {  } { { "../src/RISC_V_Single_Cycle.v" "flush" { Text "C:/ArquiComp/TareaPipeline/src/RISC_V_Single_Cycle.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682742625880 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1682742625880 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "flush " "Net \"flush\" is missing source, defaulting to GND" {  } { { "../src/RISC_V_Single_Cycle.v" "flush" { Text "C:/ArquiComp/TareaPipeline/src/RISC_V_Single_Cycle.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682742625880 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1682742625880 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "flush " "Net \"flush\" is missing source, defaulting to GND" {  } { { "../src/RISC_V_Single_Cycle.v" "flush" { Text "C:/ArquiComp/TareaPipeline/src/RISC_V_Single_Cycle.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682742625881 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1682742625881 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "flush " "Net \"flush\" is missing source, defaulting to GND" {  } { { "../src/RISC_V_Single_Cycle.v" "flush" { Text "C:/ArquiComp/TareaPipeline/src/RISC_V_Single_Cycle.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682742625882 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1682742625882 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "flush " "Net \"flush\" is missing source, defaulting to GND" {  } { { "../src/RISC_V_Single_Cycle.v" "flush" { Text "C:/ArquiComp/TareaPipeline/src/RISC_V_Single_Cycle.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682742625883 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1682742625883 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "flush " "Net \"flush\" is missing source, defaulting to GND" {  } { { "../src/RISC_V_Single_Cycle.v" "flush" { Text "C:/ArquiComp/TareaPipeline/src/RISC_V_Single_Cycle.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682742625884 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1682742625884 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "flush " "Net \"flush\" is missing source, defaulting to GND" {  } { { "../src/RISC_V_Single_Cycle.v" "flush" { Text "C:/ArquiComp/TareaPipeline/src/RISC_V_Single_Cycle.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682742625884 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1682742625884 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "flush " "Net \"flush\" is missing source, defaulting to GND" {  } { { "../src/RISC_V_Single_Cycle.v" "flush" { Text "C:/ArquiComp/TareaPipeline/src/RISC_V_Single_Cycle.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682742625885 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1682742625885 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "flush " "Net \"flush\" is missing source, defaulting to GND" {  } { { "../src/RISC_V_Single_Cycle.v" "flush" { Text "C:/ArquiComp/TareaPipeline/src/RISC_V_Single_Cycle.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682742625885 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1682742625885 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "flush " "Net \"flush\" is missing source, defaulting to GND" {  } { { "../src/RISC_V_Single_Cycle.v" "flush" { Text "C:/ArquiComp/TareaPipeline/src/RISC_V_Single_Cycle.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682742625886 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1682742625886 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "flush " "Net \"flush\" is missing source, defaulting to GND" {  } { { "../src/RISC_V_Single_Cycle.v" "flush" { Text "C:/ArquiComp/TareaPipeline/src/RISC_V_Single_Cycle.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682742625927 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1682742625927 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "flush " "Net \"flush\" is missing source, defaulting to GND" {  } { { "../src/RISC_V_Single_Cycle.v" "flush" { Text "C:/ArquiComp/TareaPipeline/src/RISC_V_Single_Cycle.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682742625930 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1682742625930 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "flush " "Net \"flush\" is missing source, defaulting to GND" {  } { { "../src/RISC_V_Single_Cycle.v" "flush" { Text "C:/ArquiComp/TareaPipeline/src/RISC_V_Single_Cycle.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682742625930 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1682742625930 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "flush " "Net \"flush\" is missing source, defaulting to GND" {  } { { "../src/RISC_V_Single_Cycle.v" "flush" { Text "C:/ArquiComp/TareaPipeline/src/RISC_V_Single_Cycle.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682742625931 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1682742625931 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "flush " "Net \"flush\" is missing source, defaulting to GND" {  } { { "../src/RISC_V_Single_Cycle.v" "flush" { Text "C:/ArquiComp/TareaPipeline/src/RISC_V_Single_Cycle.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682742625932 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1682742625932 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/ArquiComp/TareaPipeline/proj_quartus/db/RISC_V_Single_Cycle.ram0_Program_Memory_49bd8618.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/ArquiComp/TareaPipeline/proj_quartus/db/RISC_V_Single_Cycle.ram0_Program_Memory_49bd8618.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1682742627696 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Program_Memory:PROGRAM_MEMORY\|rom " "RAM logic \"Program_Memory:PROGRAM_MEMORY\|rom\" is uninferred because MIF is not supported for the selected family" {  } { { "../src/Program_Memory.v" "rom" { Text "C:/ArquiComp/TareaPipeline/src/Program_Memory.v" 30 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1682742627736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Data_Memory:DATA_MEMORY_W\|ram " "RAM logic \"Data_Memory:DATA_MEMORY_W\|ram\" is uninferred due to asynchronous read logic" {  } { { "../src/Data_Memory.v" "ram" { Text "C:/ArquiComp/TareaPipeline/src/Data_Memory.v" 33 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1682742627736 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Register_File:REGISTER_FILE_UNIT\|Decoder_Register_File:DECODER_REG_FILE\|Ram0 " "RAM logic \"Register_File:REGISTER_FILE_UNIT\|Decoder_Register_File:DECODER_REG_FILE\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "../src/Decoder_Register_File.v" "Ram0" { Text "C:/ArquiComp/TareaPipeline/src/Decoder_Register_File.v" 20 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1682742627736 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1682742627736 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/ArquiComp/TareaPipeline/proj_quartus/db/RISC_V_Single_Cycle.ram0_Program_Memory_49bd8618.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/ArquiComp/TareaPipeline/proj_quartus/db/RISC_V_Single_Cycle.ram0_Program_Memory_49bd8618.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1682742627738 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:ALU_UNIT\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:ALU_UNIT\|Mult0\"" {  } { { "../src/ALU.v" "Mult0" { Text "C:/ArquiComp/TareaPipeline/src/ALU.v" 87 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682742628622 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1682742628622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:ALU_UNIT\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:ALU_UNIT\|lpm_mult:Mult0\"" {  } { { "../src/ALU.v" "" { Text "C:/ArquiComp/TareaPipeline/src/ALU.v" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682742628705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:ALU_UNIT\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:ALU_UNIT\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682742628705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682742628705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682742628705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682742628705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682742628705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682742628705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682742628705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682742628705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682742628705 ""}  } { { "../src/ALU.v" "" { Text "C:/ArquiComp/TareaPipeline/src/ALU.v" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682742628705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qgs " "Found entity 1: mult_qgs" {  } { { "db/mult_qgs.tdf" "" { Text "C:/ArquiComp/TareaPipeline/proj_quartus/db/mult_qgs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682742628776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742628776 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:ALU_UNIT\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"ALU:ALU_UNIT\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "C:/ArquiComp/TareaPipeline/proj_quartus/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intel/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../src/ALU.v" "" { Text "C:/ArquiComp/TareaPipeline/src/ALU.v" 87 -1 0 } } { "../src/RISC_V_Single_Cycle.v" "" { Text "C:/ArquiComp/TareaPipeline/src/RISC_V_Single_Cycle.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682742628817 "|RISC_V_Single_Cycle|ALU:ALU_UNIT|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:ALU_UNIT\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"ALU:ALU_UNIT\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "C:/ArquiComp/TareaPipeline/proj_quartus/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intel/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../src/ALU.v" "" { Text "C:/ArquiComp/TareaPipeline/src/ALU.v" 87 -1 0 } } { "../src/RISC_V_Single_Cycle.v" "" { Text "C:/ArquiComp/TareaPipeline/src/RISC_V_Single_Cycle.v" 233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682742628817 "|RISC_V_Single_Cycle|ALU:ALU_UNIT|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1682742628817 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1682742628817 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "34 " "34 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1682742629262 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1682742629278 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1682742629278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Immediate_Unit:IMM_UNIT\|Immediate_o\[0\] " "Latch Immediate_Unit:IMM_UNIT\|Immediate_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PC_Value\[7\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PC_Value\[7\]" {  } { { "../src/PC_Register.v" "" { Text "C:/ArquiComp/TareaPipeline/src/PC_Register.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682742629285 ""}  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682742629285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Immediate_Unit:IMM_UNIT\|Immediate_o\[1\] " "Latch Immediate_Unit:IMM_UNIT\|Immediate_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PC_Value\[7\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PC_Value\[7\]" {  } { { "../src/PC_Register.v" "" { Text "C:/ArquiComp/TareaPipeline/src/PC_Register.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682742629285 ""}  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682742629285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Immediate_Unit:IMM_UNIT\|Immediate_o\[2\] " "Latch Immediate_Unit:IMM_UNIT\|Immediate_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PC_Value\[7\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PC_Value\[7\]" {  } { { "../src/PC_Register.v" "" { Text "C:/ArquiComp/TareaPipeline/src/PC_Register.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682742629285 ""}  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682742629285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Immediate_Unit:IMM_UNIT\|Immediate_o\[3\] " "Latch Immediate_Unit:IMM_UNIT\|Immediate_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PC_Value\[7\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PC_Value\[7\]" {  } { { "../src/PC_Register.v" "" { Text "C:/ArquiComp/TareaPipeline/src/PC_Register.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682742629285 ""}  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682742629285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Immediate_Unit:IMM_UNIT\|Immediate_o\[4\] " "Latch Immediate_Unit:IMM_UNIT\|Immediate_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PC_Value\[7\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PC_Value\[7\]" {  } { { "../src/PC_Register.v" "" { Text "C:/ArquiComp/TareaPipeline/src/PC_Register.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682742629285 ""}  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682742629285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Immediate_Unit:IMM_UNIT\|Immediate_o\[5\] " "Latch Immediate_Unit:IMM_UNIT\|Immediate_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PC_Value\[7\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PC_Value\[7\]" {  } { { "../src/PC_Register.v" "" { Text "C:/ArquiComp/TareaPipeline/src/PC_Register.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682742629285 ""}  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682742629285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Immediate_Unit:IMM_UNIT\|Immediate_o\[8\] " "Latch Immediate_Unit:IMM_UNIT\|Immediate_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PC_Value\[7\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PC_Value\[7\]" {  } { { "../src/PC_Register.v" "" { Text "C:/ArquiComp/TareaPipeline/src/PC_Register.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682742629285 ""}  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682742629285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Immediate_Unit:IMM_UNIT\|Immediate_o\[10\] " "Latch Immediate_Unit:IMM_UNIT\|Immediate_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PC_Value\[7\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PC_Value\[7\]" {  } { { "../src/PC_Register.v" "" { Text "C:/ArquiComp/TareaPipeline/src/PC_Register.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682742629285 ""}  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682742629285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Immediate_Unit:IMM_UNIT\|Immediate_o\[13\] " "Latch Immediate_Unit:IMM_UNIT\|Immediate_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PC_Value\[7\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PC_Value\[7\]" {  } { { "../src/PC_Register.v" "" { Text "C:/ArquiComp/TareaPipeline/src/PC_Register.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682742629285 ""}  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682742629285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Immediate_Unit:IMM_UNIT\|Immediate_o\[16\] " "Latch Immediate_Unit:IMM_UNIT\|Immediate_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PC_Value\[7\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PC_Value\[7\]" {  } { { "../src/PC_Register.v" "" { Text "C:/ArquiComp/TareaPipeline/src/PC_Register.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682742629285 ""}  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682742629285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Immediate_Unit:IMM_UNIT\|Immediate_o\[18\] " "Latch Immediate_Unit:IMM_UNIT\|Immediate_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC_Register:PROGRAM_COUNTER\|PC_Value\[7\] " "Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER\|PC_Value\[7\]" {  } { { "../src/PC_Register.v" "" { Text "C:/ArquiComp/TareaPipeline/src/PC_Register.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682742629286 ""}  } { { "../src/Immediate_Unit.v" "" { Text "C:/ArquiComp/TareaPipeline/src/Immediate_Unit.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682742629286 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/PC_Register.v" "" { Text "C:/ArquiComp/TareaPipeline/src/PC_Register.v" 32 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1682742629290 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1682742629291 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682742630611 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682742633209 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682742633475 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682742633475 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1327 " "Implemented 1327 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682742633622 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682742633622 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1287 " "Implemented 1287 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682742633622 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1682742633622 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682742633622 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682742633652 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 28 22:30:33 2023 " "Processing ended: Fri Apr 28 22:30:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682742633652 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682742633652 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682742633652 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682742633652 ""}
