<html class="_theme-default">
<head>
    <meta charset="utf-8">
    <title>3.18.4. ARC Options</title>
    
    <link rel="preload" href="assets/index.js" as="script" type="text/javascript" />

    <link rel="stylesheet" type="text/css" href="application.css" />
    <link rel="stylesheet" type="text/css" href="assets/index.css" />
</head>
<body>
    <div class="_app">
        <devdocs-navbar current="arc-options" prefix="" listing-src="navbar.json"></devdocs-navbar>
        <div class="_container">
            <main class="_content">
                <div class="_page _gcc"><h1 class="subsection" id="ARC-Options-1">3.18.4 ARC Options</h1>  <p id="index-ARC-options">The following options control the architecture variant for which code is being compiled: </p> <dl compact> <dt><code>-mbarrel-shifter</code></dt> <dd> <p id="index-mbarrel-shifter">Generate instructions supported by barrel shifter. This is the default unless <samp>-mcpu=ARC601</samp> or ‘<samp>-mcpu=ARCEM</samp>’ is in effect. </p> </dd> <dt><code>-mjli-always</code></dt> <dd> <p id="index-mjli-alawys">Force to call a function using jli_s instruction. This option is valid only for ARCv2 architecture. </p> </dd> <dt><code>-mcpu=<var>cpu</var></code></dt> <dd> <p id="index-mcpu-1">Set architecture type, register usage, and instruction scheduling parameters for <var>cpu</var>. There are also shortcut alias options available for backward compatibility and convenience. Supported values for <var>cpu</var> are </p> <dl compact>  <dt>‘<samp>arc600</samp>’</dt> <dd>
<p>Compile for ARC600. Aliases: <samp>-mA6</samp>, <samp>-mARC600</samp>. </p> </dd> <dt>‘<samp>arc601</samp>’</dt> <dd> <p id="index-mARC601">Compile for ARC601. Alias: <samp>-mARC601</samp>. </p> </dd> <dt>‘<samp>arc700</samp>’</dt> <dd>  <p id="index-mARC700">Compile for ARC700. Aliases: <samp>-mA7</samp>, <samp>-mARC700</samp>. This is the default when configured with <samp>--with-cpu=arc700</samp>. </p> </dd> <dt>‘<samp>arcem</samp>’</dt> <dd>
<p>Compile for ARC EM. </p> </dd> <dt>‘<samp>archs</samp>’</dt> <dd>
<p>Compile for ARC HS. </p> </dd> <dt>‘<samp>em</samp>’</dt> <dd>
<p>Compile for ARC EM CPU with no hardware extensions. </p> </dd> <dt>‘<samp>em4</samp>’</dt> <dd>
<p>Compile for ARC EM4 CPU. </p> </dd> <dt>‘<samp>em4_dmips</samp>’</dt> <dd>
<p>Compile for ARC EM4 DMIPS CPU. </p> </dd> <dt>‘<samp>em4_fpus</samp>’</dt> <dd>
<p>Compile for ARC EM4 DMIPS CPU with the single-precision floating-point extension. </p> </dd> <dt>‘<samp>em4_fpuda</samp>’</dt> <dd>
<p>Compile for ARC EM4 DMIPS CPU with single-precision floating-point and double assist instructions. </p> </dd> <dt>‘<samp>hs</samp>’</dt> <dd>
<p>Compile for ARC HS CPU with no hardware extensions except the atomic instructions. </p> </dd> <dt>‘<samp>hs34</samp>’</dt> <dd>
<p>Compile for ARC HS34 CPU. </p> </dd> <dt>‘<samp>hs38</samp>’</dt> <dd>
<p>Compile for ARC HS38 CPU. </p> </dd> <dt>‘<samp>hs38_linux</samp>’</dt> <dd>
<p>Compile for ARC HS38 CPU with all hardware extensions on. </p> </dd> <dt>‘<samp>arc600_norm</samp>’</dt> <dd>
<p>Compile for ARC 600 CPU with <code>norm</code> instructions enabled. </p> </dd> <dt>‘<samp>arc600_mul32x16</samp>’</dt> <dd>
<p>Compile for ARC 600 CPU with <code>norm</code> and 32x16-bit multiply instructions enabled. </p> </dd> <dt>‘<samp>arc600_mul64</samp>’</dt> <dd>
<p>Compile for ARC 600 CPU with <code>norm</code> and <code>mul64</code>-family instructions enabled. </p> </dd> <dt>‘<samp>arc601_norm</samp>’</dt> <dd>
<p>Compile for ARC 601 CPU with <code>norm</code> instructions enabled. </p> </dd> <dt>‘<samp>arc601_mul32x16</samp>’</dt> <dd>
<p>Compile for ARC 601 CPU with <code>norm</code> and 32x16-bit multiply instructions enabled. </p> </dd> <dt>‘<samp>arc601_mul64</samp>’</dt> <dd>
<p>Compile for ARC 601 CPU with <code>norm</code> and <code>mul64</code>-family instructions enabled. </p> </dd> <dt>‘<samp>nps400</samp>’</dt> <dd>
<p>Compile for ARC 700 on NPS400 chip. </p> </dd> <dt>‘<samp>em_mini</samp>’</dt> <dd>
<p>Compile for ARC EM minimalist configuration featuring reduced register set. </p> </dd> </dl> </dd> <dt><code>-mdpfp</code></dt>  <dt><code>-mdpfp-compact</code></dt> <dd> <p id="index-mdpfp-compact">Generate double-precision FPX instructions, tuned for the compact implementation. </p> </dd> <dt><code>-mdpfp-fast</code></dt> <dd> <p id="index-mdpfp-fast">Generate double-precision FPX instructions, tuned for the fast implementation. </p> </dd> <dt><code>-mno-dpfp-lrsr</code></dt> <dd> <p id="index-mno-dpfp-lrsr">Disable <code>lr</code> and <code>sr</code> instructions from using FPX extension aux registers. </p> </dd> <dt><code>-mea</code></dt> <dd> <p id="index-mea">Generate extended arithmetic instructions. Currently only <code>divaw</code>, <code>adds</code>, <code>subs</code>, and <code>sat16</code> are supported. This is always enabled for <samp>-mcpu=ARC700</samp>. </p> </dd> <dt><code>-mno-mpy</code></dt> <dd>  <p id="index-mmpy">Do not generate <code>mpy</code>-family instructions for ARC700. This option is deprecated. </p> </dd> <dt><code>-mmul32x16</code></dt> <dd> <p id="index-mmul32x16">Generate 32x16-bit multiply and multiply-accumulate instructions. </p> </dd> <dt><code>-mmul64</code></dt> <dd> <p id="index-mmul64">Generate <code>mul64</code> and <code>mulu64</code> instructions. Only valid for <samp>-mcpu=ARC600</samp>. </p> </dd> <dt><code>-mnorm</code></dt> <dd> <p id="index-mnorm">Generate <code>norm</code> instructions. This is the default if <samp>-mcpu=ARC700</samp> is in effect. </p> </dd> <dt><code>-mspfp</code></dt>  <dt><code>-mspfp-compact</code></dt> <dd> <p id="index-mspfp-compact">Generate single-precision FPX instructions, tuned for the compact implementation. </p> </dd> <dt><code>-mspfp-fast</code></dt> <dd> <p id="index-mspfp-fast">Generate single-precision FPX instructions, tuned for the fast implementation. </p> </dd> <dt><code>-msimd</code></dt> <dd> <p id="index-msimd">Enable generation of ARC SIMD instructions via target-specific builtins. Only valid for <samp>-mcpu=ARC700</samp>. </p> </dd> <dt><code>-msoft-float</code></dt> <dd> <p id="index-msoft-float">This option ignored; it is provided for compatibility purposes only. Software floating-point code is emitted by default, and this default can overridden by FPX options; <samp>-mspfp</samp>, <samp>-mspfp-compact</samp>, or <samp>-mspfp-fast</samp> for single precision, and <samp>-mdpfp</samp>, <samp>-mdpfp-compact</samp>, or <samp>-mdpfp-fast</samp> for double precision. </p> </dd> <dt><code>-mswap</code></dt> <dd> <p id="index-mswap">Generate <code>swap</code> instructions. </p> </dd> <dt><code>-matomic</code></dt> <dd> <p id="index-matomic">This enables use of the locked load/store conditional extension to implement atomic memory built-in functions. Not available for ARC 6xx or ARC EM cores. </p> </dd> <dt><code>-mdiv-rem</code></dt> <dd> <p id="index-mdiv-rem">Enable <code>div</code> and <code>rem</code> instructions for ARCv2 cores. </p> </dd> <dt><code>-mcode-density</code></dt> <dd> <p id="index-mcode-density">Enable code density instructions for ARC EM. This option is on by default for ARC HS. </p> </dd> <dt><code>-mll64</code></dt> <dd> <p id="index-mll64">Enable double load/store operations for ARC HS cores. </p> </dd> <dt><code>-mtp-regno=<var>regno</var></code></dt> <dd> <p id="index-mtp-regno">Specify thread pointer register number. </p> </dd> <dt><code>-mmpy-option=<var>multo</var></code></dt> <dd> <p id="index-mmpy-option">Compile ARCv2 code with a multiplier design option. You can specify the option using either a string or numeric value for <var>multo</var>. ‘<samp>wlh1</samp>’ is the default value. The recognized values are: </p> <dl compact> <dt>‘<samp>0</samp>’</dt> <dt>‘<samp>none</samp>’</dt> <dd>
<p>No multiplier available. </p> </dd> <dt>‘<samp>1</samp>’</dt> <dt>‘<samp>w</samp>’</dt> <dd>
<p>16x16 multiplier, fully pipelined. The following instructions are enabled: <code>mpyw</code> and <code>mpyuw</code>. </p> </dd> <dt>‘<samp>2</samp>’</dt> <dt>‘<samp>wlh1</samp>’</dt> <dd>
<p>32x32 multiplier, fully pipelined (1 stage). The following instructions are additionally enabled: <code>mpy</code>, <code>mpyu</code>, <code>mpym</code>, <code>mpymu</code>, and <code>mpy_s</code>. </p> </dd> <dt>‘<samp>3</samp>’</dt> <dt>‘<samp>wlh2</samp>’</dt> <dd>
<p>32x32 multiplier, fully pipelined (2 stages). The following instructions are additionally enabled: <code>mpy</code>, <code>mpyu</code>, <code>mpym</code>, <code>mpymu</code>, and <code>mpy_s</code>. </p> </dd> <dt>‘<samp>4</samp>’</dt> <dt>‘<samp>wlh3</samp>’</dt> <dd>
<p>Two 16x16 multipliers, blocking, sequential. The following instructions are additionally enabled: <code>mpy</code>, <code>mpyu</code>, <code>mpym</code>, <code>mpymu</code>, and <code>mpy_s</code>. </p> </dd> <dt>‘<samp>5</samp>’</dt> <dt>‘<samp>wlh4</samp>’</dt> <dd>
<p>One 16x16 multiplier, blocking, sequential. The following instructions are additionally enabled: <code>mpy</code>, <code>mpyu</code>, <code>mpym</code>, <code>mpymu</code>, and <code>mpy_s</code>. </p> </dd> <dt>‘<samp>6</samp>’</dt> <dt>‘<samp>wlh5</samp>’</dt> <dd>
<p>One 32x4 multiplier, blocking, sequential. The following instructions are additionally enabled: <code>mpy</code>, <code>mpyu</code>, <code>mpym</code>, <code>mpymu</code>, and <code>mpy_s</code>. </p> </dd> <dt>‘<samp>7</samp>’</dt> <dt>‘<samp>plus_dmpy</samp>’</dt> <dd>
<p>ARC HS SIMD support. </p> </dd> <dt>‘<samp>8</samp>’</dt> <dt>‘<samp>plus_macd</samp>’</dt> <dd>
<p>ARC HS SIMD support. </p> </dd> <dt>‘<samp>9</samp>’</dt> <dt>‘<samp>plus_qmacw</samp>’</dt> <dd>
<p>ARC HS SIMD support. </p> </dd> </dl> <p>This option is only available for ARCv2 cores. </p> </dd> <dt><code>-mfpu=<var>fpu</var></code></dt> <dd> <p id="index-mfpu">Enables support for specific floating-point hardware extensions for ARCv2 cores. Supported values for <var>fpu</var> are: </p> <dl compact> <dt>‘<samp>fpus</samp>’</dt> <dd>
<p>Enables support for single-precision floating-point hardware extensions. </p> </dd> <dt>‘<samp>fpud</samp>’</dt> <dd>
<p>Enables support for double-precision floating-point hardware extensions. The single-precision floating-point extension is also enabled. Not available for ARC EM. </p> </dd> <dt>‘<samp>fpuda</samp>’</dt> <dd>
<p>Enables support for double-precision floating-point hardware extensions using double-precision assist instructions. The single-precision floating-point extension is also enabled. This option is only available for ARC EM. </p> </dd> <dt>‘<samp>fpuda_div</samp>’</dt> <dd>
<p>Enables support for double-precision floating-point hardware extensions using double-precision assist instructions. The single-precision floating-point, square-root, and divide extensions are also enabled. This option is only available for ARC EM. </p> </dd> <dt>‘<samp>fpuda_fma</samp>’</dt> <dd>
<p>Enables support for double-precision floating-point hardware extensions using double-precision assist instructions. The single-precision floating-point and fused multiply and add hardware extensions are also enabled. This option is only available for ARC EM. </p> </dd> <dt>‘<samp>fpuda_all</samp>’</dt> <dd>
<p>Enables support for double-precision floating-point hardware extensions using double-precision assist instructions. All single-precision floating-point hardware extensions are also enabled. This option is only available for ARC EM. </p> </dd> <dt>‘<samp>fpus_div</samp>’</dt> <dd>
<p>Enables support for single-precision floating-point, square-root and divide hardware extensions. </p> </dd> <dt>‘<samp>fpud_div</samp>’</dt> <dd>
<p>Enables support for double-precision floating-point, square-root and divide hardware extensions. This option includes option ‘<samp>fpus_div</samp>’. Not available for ARC EM. </p> </dd> <dt>‘<samp>fpus_fma</samp>’</dt> <dd>
<p>Enables support for single-precision floating-point and fused multiply and add hardware extensions. </p> </dd> <dt>‘<samp>fpud_fma</samp>’</dt> <dd>
<p>Enables support for double-precision floating-point and fused multiply and add hardware extensions. This option includes option ‘<samp>fpus_fma</samp>’. Not available for ARC EM. </p> </dd> <dt>‘<samp>fpus_all</samp>’</dt> <dd>
<p>Enables support for all single-precision floating-point hardware extensions. </p> </dd> <dt>‘<samp>fpud_all</samp>’</dt> <dd>
<p>Enables support for all single- and double-precision floating-point hardware extensions. Not available for ARC EM. </p> </dd> </dl> </dd> <dt><code>-mirq-ctrl-saved=<var>register-range</var>, <var>blink</var>, <var>lp_count</var></code></dt> <dd> <p id="index-mirq-ctrl-saved">Specifies general-purposes registers that the processor automatically saves/restores on interrupt entry and exit. <var>register-range</var> is specified as two registers separated by a dash. The register range always starts with <code>r0</code>, the upper limit is <code>fp</code> register. <var>blink</var> and <var>lp_count</var> are optional. This option is only valid for ARC EM and ARC HS cores. </p> </dd> <dt><code>-mrgf-banked-regs=<var>number</var></code></dt> <dd> <p id="index-mrgf-banked-regs">Specifies the number of registers replicated in second register bank on entry to fast interrupt. Fast interrupts are interrupts with the highest priority level P0. These interrupts save only PC and STATUS32 registers to avoid memory transactions during interrupt entry and exit sequences. Use this option when you are using fast interrupts in an ARC V2 family processor. Permitted values are 4, 8, 16, and 32. </p> </dd> <dt><code>-mlpc-width=<var>width</var></code></dt> <dd> <p id="index-mlpc-width">Specify the width of the <code>lp_count</code> register. Valid values for <var>width</var> are 8, 16, 20, 24, 28 and 32 bits. The default width is fixed to 32 bits. If the width is less than 32, the compiler does not attempt to transform loops in your program to use the zero-delay loop mechanism unless it is known that the <code>lp_count</code> register can hold the required loop-counter value. Depending on the width specified, the compiler and run-time library might continue to use the loop mechanism for various needs. This option defines macro <code>__ARC_LPC_WIDTH__</code> with the value of <var>width</var>. </p> </dd> <dt><code>-mrf16</code></dt> <dd> <p id="index-mrf16">This option instructs the compiler to generate code for a 16-entry register file. This option defines the <code>__ARC_RF16__</code> preprocessor macro. </p> </dd> <dt><code>-mbranch-index</code></dt> <dd> <p id="index-mbranch-index">Enable use of <code>bi</code> or <code>bih</code> instructions to implement jump tables. </p> </dd> </dl> <p>The following options are passed through to the assembler, and also define preprocessor macro symbols. </p> <dl compact> <dt><code>-mdsp-packa</code></dt> <dd> <p id="index-mdsp-packa">Passed down to the assembler to enable the DSP Pack A extensions. Also sets the preprocessor symbol <code>__Xdsp_packa</code>. This option is deprecated. </p> </dd> <dt><code>-mdvbf</code></dt> <dd> <p id="index-mdvbf">Passed down to the assembler to enable the dual Viterbi butterfly extension. Also sets the preprocessor symbol <code>__Xdvbf</code>. This option is deprecated. </p> </dd> <dt><code>-mlock</code></dt> <dd> <p id="index-mlock">Passed down to the assembler to enable the locked load/store conditional extension. Also sets the preprocessor symbol <code>__Xlock</code>. </p> </dd> <dt><code>-mmac-d16</code></dt> <dd> <p id="index-mmac-d16">Passed down to the assembler. Also sets the preprocessor symbol <code>__Xxmac_d16</code>. This option is deprecated. </p> </dd> <dt><code>-mmac-24</code></dt> <dd> <p id="index-mmac-24">Passed down to the assembler. Also sets the preprocessor symbol <code>__Xxmac_24</code>. This option is deprecated. </p> </dd> <dt><code>-mrtsc</code></dt> <dd> <p id="index-mrtsc">Passed down to the assembler to enable the 64-bit time-stamp counter extension instruction. Also sets the preprocessor symbol <code>__Xrtsc</code>. This option is deprecated. </p> </dd> <dt><code>-mswape</code></dt> <dd> <p id="index-mswape">Passed down to the assembler to enable the swap byte ordering extension instruction. Also sets the preprocessor symbol <code>__Xswape</code>. </p> </dd> <dt><code>-mtelephony</code></dt> <dd> <p id="index-mtelephony">Passed down to the assembler to enable dual- and single-operand instructions for telephony. Also sets the preprocessor symbol <code>__Xtelephony</code>. This option is deprecated. </p> </dd> <dt><code>-mxy</code></dt> <dd> <p id="index-mxy">Passed down to the assembler to enable the XY memory extension. Also sets the preprocessor symbol <code>__Xxy</code>. </p> </dd> </dl> <p>The following options control how the assembly code is annotated: </p> <dl compact> <dt><code>-misize</code></dt> <dd> <p id="index-misize">Annotate assembler instructions with estimated addresses. </p> </dd> <dt><code>-mannotate-align</code></dt> <dd> <p id="index-mannotate-align">Explain what alignment considerations lead to the decision to make an instruction short or long. </p> </dd> </dl> <p>The following options are passed through to the linker: </p> <dl compact> <dt><code>-marclinux</code></dt> <dd> <p id="index-marclinux">Passed through to the linker, to specify use of the <code>arclinux</code> emulation. This option is enabled by default in tool chains built for <code><span class="nolinebreak">arc-linux-uclibc</span></code> and <code><span class="nolinebreak">arceb-linux-uclibc</span></code> targets when profiling is not requested. </p> </dd> <dt><code>-marclinux_prof</code></dt> <dd> <p id="index-marclinux_005fprof">Passed through to the linker, to specify use of the <code>arclinux_prof</code> emulation. This option is enabled by default in tool chains built for <code><span class="nolinebreak">arc-linux-uclibc</span></code> and <code><span class="nolinebreak">arceb-linux-uclibc</span></code> targets when profiling is requested. </p> </dd> </dl> <p>The following options control the semantics of generated code: </p> <dl compact> <dt><code>-mlong-calls</code></dt> <dd> <p id="index-mlong-calls-1">Generate calls as register indirect calls, thus providing access to the full 32-bit address range. </p> </dd> <dt><code>-mmedium-calls</code></dt> <dd> <p id="index-mmedium-calls">Don’t use less than 25-bit addressing range for calls, which is the offset available for an unconditional branch-and-link instruction. Conditional execution of function calls is suppressed, to allow use of the 25-bit range, rather than the 21-bit range with conditional branch-and-link. This is the default for tool chains built for <code><span class="nolinebreak">arc-linux-uclibc</span></code> and <code><span class="nolinebreak">arceb-linux-uclibc</span></code> targets. </p> </dd> <dt><code>-G <var>num</var></code></dt> <dd> <p id="index-G">Put definitions of externally-visible data in a small data section if that data is no bigger than <var>num</var> bytes. The default value of <var>num</var> is 4 for any ARC configuration, or 8 when we have double load/store operations. </p> </dd> <dt><code>-mno-sdata</code></dt> <dd>  <p id="index-msdata">Do not generate sdata references. This is the default for tool chains built for <code><span class="nolinebreak">arc-linux-uclibc</span></code> and <code><span class="nolinebreak">arceb-linux-uclibc</span></code> targets. </p> </dd> <dt><code>-mvolatile-cache</code></dt> <dd> <p id="index-mvolatile-cache">Use ordinarily cached memory accesses for volatile references. This is the default. </p> </dd> <dt><code>-mno-volatile-cache</code></dt> <dd>  <p id="index-mvolatile-cache-1">Enable cache bypass for volatile references. </p> </dd> </dl> <p>The following options fine tune code generation: </p>
<dl compact> <dt><code>-malign-call</code></dt> <dd> <p id="index-malign-call">Do alignment optimizations for call instructions. </p> </dd> <dt><code>-mauto-modify-reg</code></dt> <dd> <p id="index-mauto-modify-reg">Enable the use of pre/post modify with register displacement. </p> </dd> <dt><code>-mbbit-peephole</code></dt> <dd> <p id="index-mbbit-peephole">Enable bbit peephole2. </p> </dd> <dt><code>-mno-brcc</code></dt> <dd> <p id="index-mno-brcc">This option disables a target-specific pass in <samp>arc_reorg</samp> to generate compare-and-branch (<code>br<var>cc</var></code>) instructions. It has no effect on generation of these instructions driven by the combiner pass. </p> </dd> <dt><code>-mcase-vector-pcrel</code></dt> <dd> <p id="index-mcase-vector-pcrel">Use PC-relative switch case tables to enable case table shortening. This is the default for <samp>-Os</samp>. </p> </dd> <dt><code>-mcompact-casesi</code></dt> <dd> <p id="index-mcompact-casesi">Enable compact <code>casesi</code> pattern. This is the default for <samp>-Os</samp>, and only available for ARCv1 cores. This option is deprecated. </p> </dd> <dt><code>-mno-cond-exec</code></dt> <dd> <p id="index-mno-cond-exec">Disable the ARCompact-specific pass to generate conditional execution instructions. </p> <p>Due to delay slot scheduling and interactions between operand numbers, literal sizes, instruction lengths, and the support for conditional execution, the target-independent pass to generate conditional execution is often lacking, so the ARC port has kept a special pass around that tries to find more conditional execution generation opportunities after register allocation, branch shortening, and delay slot scheduling have been done. This pass generally, but not always, improves performance and code size, at the cost of extra compilation time, which is why there is an option to switch it off. If you have a problem with call instructions exceeding their allowable offset range because they are conditionalized, you should consider using <samp>-mmedium-calls</samp> instead. </p> </dd> <dt><code>-mearly-cbranchsi</code></dt> <dd> <p id="index-mearly-cbranchsi">Enable pre-reload use of the <code>cbranchsi</code> pattern. </p> </dd> <dt><code>-mexpand-adddi</code></dt> <dd> <p id="index-mexpand-adddi">Expand <code>adddi3</code> and <code>subdi3</code> at RTL generation time into <code>add.f</code>, <code>adc</code> etc. This option is deprecated. </p> </dd> <dt><code>-mindexed-loads</code></dt> <dd> <p id="index-mindexed-loads">Enable the use of indexed loads. This can be problematic because some optimizers then assume that indexed stores exist, which is not the case. </p> </dd> <dt><code>-mlra</code></dt> <dd> <p id="index-mlra">Enable Local Register Allocation. This is still experimental for ARC, so by default the compiler uses standard reload (i.e. <samp>-mno-lra</samp>). </p> </dd> <dt><code>-mlra-priority-none</code></dt> <dd> <p id="index-mlra-priority-none">Don’t indicate any priority for target registers. </p> </dd> <dt><code>-mlra-priority-compact</code></dt> <dd> <p id="index-mlra-priority-compact">Indicate target register priority for r0..r3 / r12..r15. </p> </dd> <dt><code>-mlra-priority-noncompact</code></dt> <dd> <p id="index-mlra-priority-noncompact">Reduce target register priority for r0..r3 / r12..r15. </p> </dd> <dt><code>-mmillicode</code></dt> <dd> <p id="index-mmillicode">When optimizing for size (using <samp>-Os</samp>), prologues and epilogues that have to save or restore a large number of registers are often shortened by using call to a special function in libgcc; this is referred to as a <em>millicode</em> call. As these calls can pose performance issues, and/or cause linking issues when linking in a nonstandard way, this option is provided to turn on or off millicode call generation. </p> </dd> <dt><code>-mcode-density-frame</code></dt> <dd> <p id="index-mcode-density-frame">This option enable the compiler to emit <code>enter</code> and <code>leave</code> instructions. These instructions are only valid for CPUs with code-density feature. </p> </dd> <dt><code>-mmixed-code</code></dt> <dd> <p id="index-mmixed-code">Tweak register allocation to help 16-bit instruction generation. This generally has the effect of decreasing the average instruction size while increasing the instruction count. </p> </dd> <dt><code>-mq-class</code></dt> <dd> <p id="index-mq-class">Enable ‘<samp>q</samp>’ instruction alternatives. This is the default for <samp>-Os</samp>. </p> </dd> <dt><code>-mRcq</code></dt> <dd> <p id="index-mRcq">Enable ‘<samp>Rcq</samp>’ constraint handling. Most short code generation depends on this. This is the default. </p> </dd> <dt><code>-mRcw</code></dt> <dd> <p id="index-mRcw">Enable ‘<samp>Rcw</samp>’ constraint handling. Most ccfsm condexec mostly depends on this. This is the default. </p> </dd> <dt><code>-msize-level=<var>level</var></code></dt> <dd> <p id="index-msize-level">Fine-tune size optimization with regards to instruction lengths and alignment. The recognized values for <var>level</var> are: </p>
<dl compact> <dt>‘<samp>0</samp>’</dt> <dd>
<p>No size optimization. This level is deprecated and treated like ‘<samp>1</samp>’. </p> </dd> <dt>‘<samp>1</samp>’</dt> <dd>
<p>Short instructions are used opportunistically. </p> </dd> <dt>‘<samp>2</samp>’</dt> <dd>
<p>In addition, alignment of loops and of code after barriers are dropped. </p> </dd> <dt>‘<samp>3</samp>’</dt> <dd>
<p>In addition, optional data alignment is dropped, and the option <samp>Os</samp> is enabled. </p> </dd> </dl> <p>This defaults to ‘<samp>3</samp>’ when <samp>-Os</samp> is in effect. Otherwise, the behavior when this is not set is equivalent to level ‘<samp>1</samp>’. </p> </dd> <dt><code>-mtune=<var>cpu</var></code></dt> <dd> <p id="index-mtune-2">Set instruction scheduling parameters for <var>cpu</var>, overriding any implied by <samp>-mcpu=</samp>. </p> <p>Supported values for <var>cpu</var> are </p> <dl compact> <dt>‘<samp>ARC600</samp>’</dt> <dd>
<p>Tune for ARC600 CPU. </p> </dd> <dt>‘<samp>ARC601</samp>’</dt> <dd>
<p>Tune for ARC601 CPU. </p> </dd> <dt>‘<samp>ARC700</samp>’</dt> <dd>
<p>Tune for ARC700 CPU with standard multiplier block. </p> </dd> <dt>‘<samp>ARC700-xmac</samp>’</dt> <dd>
<p>Tune for ARC700 CPU with XMAC block. </p> </dd> <dt>‘<samp>ARC725D</samp>’</dt> <dd>
<p>Tune for ARC725D CPU. </p> </dd> <dt>‘<samp>ARC750D</samp>’</dt> <dd>
<p>Tune for ARC750D CPU. </p> </dd> </dl> </dd> <dt><code>-mmultcost=<var>num</var></code></dt> <dd> <p id="index-mmultcost">Cost to assume for a multiply instruction, with ‘<samp>4</samp>’ being equal to a normal instruction. </p> </dd> <dt><code>-munalign-prob-threshold=<var>probability</var></code></dt> <dd> <p id="index-munalign-prob-threshold">Set probability threshold for unaligning branches. When tuning for ‘<samp>ARC700</samp>’ and optimizing for speed, branches without filled delay slot are preferably emitted unaligned and long, unless profiling indicates that the probability for the branch to be taken is below <var>probability</var>. See <a href="cross-profiling#Cross-profiling">Cross-profiling</a>. The default is (REG_BR_PROB_BASE/2), i.e. 5000. </p> </dd> </dl> <p>The following options are maintained for backward compatibility, but are now deprecated and will be removed in a future release: </p> <dl compact> <dt><code>-margonaut</code></dt> <dd> <p id="index-margonaut">Obsolete FPX. </p> </dd> <dt><code>-mbig-endian</code></dt>  <dt><code>-EB</code></dt> <dd> <p id="index-EB">Compile code for big-endian targets. Use of these options is now deprecated. Big-endian code is supported by configuring GCC to build <code><span class="nolinebreak">arceb-elf32</span></code> and <code><span class="nolinebreak">arceb-linux-uclibc</span></code> targets, for which big endian is the default. </p> </dd> <dt><code>-mlittle-endian</code></dt>  <dt><code>-EL</code></dt> <dd> <p id="index-EL">Compile code for little-endian targets. Use of these options is now deprecated. Little-endian code is supported by configuring GCC to build <code><span class="nolinebreak">arc-elf32</span></code> and <code><span class="nolinebreak">arc-linux-uclibc</span></code> targets, for which little endian is the default. </p> </dd> <dt><code>-mbarrel_shifter</code></dt> <dd> <p id="index-mbarrel_005fshifter">Replaced by <samp>-mbarrel-shifter</samp>. </p> </dd> <dt><code>-mdpfp_compact</code></dt> <dd> <p id="index-mdpfp_005fcompact">Replaced by <samp>-mdpfp-compact</samp>. </p> </dd> <dt><code>-mdpfp_fast</code></dt> <dd> <p id="index-mdpfp_005ffast">Replaced by <samp>-mdpfp-fast</samp>. </p> </dd> <dt><code>-mdsp_packa</code></dt> <dd> <p id="index-mdsp_005fpacka">Replaced by <samp>-mdsp-packa</samp>. </p> </dd> <dt><code>-mEA</code></dt> <dd> <p id="index-mEA">Replaced by <samp>-mea</samp>. </p> </dd> <dt><code>-mmac_24</code></dt> <dd> <p id="index-mmac_005f24">Replaced by <samp>-mmac-24</samp>. </p> </dd> <dt><code>-mmac_d16</code></dt> <dd> <p id="index-mmac_005fd16">Replaced by <samp>-mmac-d16</samp>. </p> </dd> <dt><code>-mspfp_compact</code></dt> <dd> <p id="index-mspfp_005fcompact">Replaced by <samp>-mspfp-compact</samp>. </p> </dd> <dt><code>-mspfp_fast</code></dt> <dd> <p id="index-mspfp_005ffast">Replaced by <samp>-mspfp-fast</samp>. </p> </dd> <dt><code>-mtune=<var>cpu</var></code></dt> <dd> <p id="index-mtune-3">Values ‘<samp>arc600</samp>’, ‘<samp>arc601</samp>’, ‘<samp>arc700</samp>’ and ‘<samp>arc700-xmac</samp>’ for <var>cpu</var> are replaced by ‘<samp>ARC600</samp>’, ‘<samp>ARC601</samp>’, ‘<samp>ARC700</samp>’ and ‘<samp>ARC700-xmac</samp>’ respectively. </p> </dd> <dt><code>-multcost=<var>num</var></code></dt> <dd> <p id="index-multcost">Replaced by <samp>-mmultcost</samp>. </p> </dd> </dl>  <p class="header"> <p> Next: <a href="arm-options#ARM-Options" accesskey="n" rel="next">ARM Options</a>, Previous: <a href="amd-gcn-options#AMD-GCN-Options" accesskey="p" rel="prev">AMD GCN Options</a>, Up: <a href="submodel-options#Submodel-Options" accesskey="u" rel="up">Submodel Options</a> [<a href="index#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="https://gcc.gnu.org/onlinedocs/gcc-9.5.0/gcc/Option-Index.html#Option-Index" title="Index" rel="index">Index</a>]</p> </p><div class="_attribution">
  <p class="_attribution-p">
    &copy; Free Software Foundation<br>Licensed under the GNU Free Documentation License, Version 1.3.<br>
    <a href="https://gcc.gnu.org/onlinedocs/gcc-9.5.0/gcc/ARC-Options.html" class="_attribution-link">https://gcc.gnu.org/onlinedocs/gcc-9.5.0/gcc/ARC-Options.html</a>
  </p>
</div>
</div>
            </main>
        </div>
    </div>
    <script type="text/javascript" src="assets/index.js"></script>
</body>

</html>