#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat May 28 03:29:30 2022
# Process ID: 7536
# Current directory: D:/cpu_vivado2019/opentitan/opentitan.runs/synth_1
# Command line: vivado.exe -log top_earlgrey_artys7.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_earlgrey_artys7.tcl
# Log file: D:/cpu_vivado2019/opentitan/opentitan.runs/synth_1/top_earlgrey_artys7.vds
# Journal file: D:/cpu_vivado2019/opentitan/opentitan.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_earlgrey_artys7.tcl -notrace
Command: synth_design -top top_earlgrey_artys7 -part xc7a100tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6552 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 699.695 ; gain = 237.211
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_earlgrey_artys7' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/top_earlgrey/rtl/top_earlgrey_artys7.sv:5]
INFO: [Synth 8-6157] synthesizing module 'top_earlgrey' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/top_earlgrey/rtl/autogen/top_earlgrey.sv:5]
	Parameter IbexPipeLine bound to: 1'b0 
	Parameter JTAG_IDCODE bound to: 83183693 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rv_core_ibex' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/rv_core_ibex/rtl/rv_core_ibex.sv:11]
	Parameter PMPEnable bound to: 1'b0 
	Parameter PMPGranularity bound to: 32'b00000000000000000000000000000000 
	Parameter PMPNumRegions bound to: 32'b00000000000000000000000000000100 
	Parameter MHPMCounterNum bound to: 32'b00000000000000000000000000001000 
	Parameter MHPMCounterWidth bound to: 32'b00000000000000000000000000101000 
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 1'b1 
	Parameter DmHaltAddr bound to: 32'b00011010000100010000100000000000 
	Parameter DmExceptionAddr bound to: 32'b00011010000100010000100000001000 
	Parameter PipeLine bound to: 1'b0 
	Parameter FifoPass bound to: 1 - type: integer 
	Parameter FifoDepth bound to: 0 - type: integer 
	Parameter WordSize bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'ibex_core' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_core.sv:13]
	Parameter PMPEnable bound to: 1'b0 
	Parameter PMPGranularity bound to: 32'b00000000000000000000000000000000 
	Parameter PMPNumRegions bound to: 32'b00000000000000000000000000000100 
	Parameter MHPMCounterNum bound to: 32'b00000000000000000000000000001000 
	Parameter MHPMCounterWidth bound to: 32'b00000000000000000000000000101000 
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 1'b1 
	Parameter DmHaltAddr bound to: 32'b00011010000100010000100000000000 
	Parameter DmExceptionAddr bound to: 32'b00011010000100010000100000001000 
	Parameter PMP_NUM_CHAN bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'prim_clock_gating' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/examples/fpga/artya7-100/rtl/prim_clock_gating.sv:5]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1085]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (1#1) [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1085]
INFO: [Synth 8-6155] done synthesizing module 'prim_clock_gating' (2#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/examples/fpga/artya7-100/rtl/prim_clock_gating.sv:5]
INFO: [Synth 8-6157] synthesizing module 'ibex_if_stage' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_if_stage.sv:12]
	Parameter DmHaltAddr bound to: 32'b00011010000100010000100000000000 
	Parameter DmExceptionAddr bound to: 32'b00011010000100010000100000001000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_if_stage.sv:107]
INFO: [Synth 8-226] default block is never used [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_if_stage.sv:107]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_if_stage.sv:118]
INFO: [Synth 8-6157] synthesizing module 'ibex_prefetch_buffer' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_prefetch_buffer.sv:12]
	Parameter NUM_REQS bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'ibex_fetch_fifo' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_fetch_fifo.sv:12]
	Parameter NUM_REQS bound to: 32'b00000000000000000000000000000010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'ibex_fetch_fifo' (3#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_fetch_fifo.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'ibex_prefetch_buffer' (4#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_prefetch_buffer.sv:12]
INFO: [Synth 8-6157] synthesizing module 'ibex_compressed_decoder' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_compressed_decoder.sv:12]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_compressed_decoder.sv:28]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_compressed_decoder.sv:31]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_compressed_decoder.sv:64]
INFO: [Synth 8-226] default block is never used [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_compressed_decoder.sv:64]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_compressed_decoder.sv:102]
INFO: [Synth 8-226] default block is never used [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_compressed_decoder.sv:102]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_compressed_decoder.sv:120]
INFO: [Synth 8-226] default block is never used [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_compressed_decoder.sv:120]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_compressed_decoder.sv:186]
INFO: [Synth 8-226] default block is never used [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_compressed_decoder.sv:186]
INFO: [Synth 8-6155] done synthesizing module 'ibex_compressed_decoder' (5#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_compressed_decoder.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'ibex_if_stage' (6#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_if_stage.sv:12]
INFO: [Synth 8-6157] synthesizing module 'ibex_id_stage' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_id_stage.sv:16]
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_id_stage.sv:229]
INFO: [Synth 8-226] default block is never used [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_id_stage.sv:229]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_id_stage.sv:244]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_id_stage.sv:270]
INFO: [Synth 8-6157] synthesizing module 'ibex_register_file' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_register_file_latch.sv:14]
	Parameter RV32E bound to: 1'b0 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ADDR_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_WORDS bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'ibex_register_file' (7#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_register_file_latch.sv:14]
INFO: [Synth 8-6157] synthesizing module 'ibex_decoder' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_decoder.sv:14]
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_decoder.sv:210]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_decoder.sv:262]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_decoder.sv:306]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_decoder.sv:330]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_decoder.sv:372]
INFO: [Synth 8-226] default block is never used [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_decoder.sv:372]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_decoder.sv:411]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_decoder.sv:514]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_decoder.sv:556]
INFO: [Synth 8-6155] done synthesizing module 'ibex_decoder' (8#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_decoder.sv:14]
INFO: [Synth 8-6157] synthesizing module 'ibex_controller' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_controller.sv:9]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_controller.sv:270]
INFO: [Synth 8-6155] done synthesizing module 'ibex_controller' (9#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_controller.sv:9]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_id_stage.sv:542]
INFO: [Synth 8-226] default block is never used [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_id_stage.sv:542]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_id_stage.sv:548]
INFO: [Synth 8-6155] done synthesizing module 'ibex_id_stage' (10#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_id_stage.sv:16]
INFO: [Synth 8-6157] synthesizing module 'ibex_ex_block' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_ex_block.sv:11]
	Parameter RV32M bound to: 1'b1 
	Parameter MULT_TYPE bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'ibex_multdiv_fast' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_multdiv_fast.sv:14]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_multdiv_fast.sv:95]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_multdiv_fast.sv:155]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_multdiv_fast.sv:258]
INFO: [Synth 8-226] default block is never used [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_multdiv_fast.sv:258]
INFO: [Synth 8-6155] done synthesizing module 'ibex_multdiv_fast' (11#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_multdiv_fast.sv:14]
INFO: [Synth 8-6157] synthesizing module 'ibex_alu' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_alu.sv:9]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_alu.sv:47]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_alu.sv:130]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_alu.sv:177]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_alu.sv:203]
INFO: [Synth 8-6155] done synthesizing module 'ibex_alu' (12#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_alu.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'ibex_ex_block' (13#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_ex_block.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ibex_load_store_unit' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_load_store_unit.sv:12]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_load_store_unit.sv:99]
INFO: [Synth 8-226] default block is never used [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_load_store_unit.sv:99]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_load_store_unit.sv:102]
INFO: [Synth 8-226] default block is never used [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_load_store_unit.sv:102]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_load_store_unit.sv:110]
INFO: [Synth 8-226] default block is never used [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_load_store_unit.sv:110]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_load_store_unit.sv:122]
INFO: [Synth 8-226] default block is never used [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_load_store_unit.sv:122]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_load_store_unit.sv:136]
INFO: [Synth 8-226] default block is never used [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_load_store_unit.sv:136]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_load_store_unit.sv:157]
INFO: [Synth 8-226] default block is never used [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_load_store_unit.sv:157]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_load_store_unit.sv:206]
INFO: [Synth 8-226] default block is never used [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_load_store_unit.sv:206]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_load_store_unit.sv:221]
INFO: [Synth 8-226] default block is never used [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_load_store_unit.sv:221]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_load_store_unit.sv:260]
INFO: [Synth 8-226] default block is never used [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_load_store_unit.sv:260]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_load_store_unit.sv:299]
INFO: [Synth 8-226] default block is never used [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_load_store_unit.sv:299]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_load_store_unit.sv:332]
INFO: [Synth 8-6155] done synthesizing module 'ibex_load_store_unit' (14#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_load_store_unit.sv:12]
INFO: [Synth 8-6157] synthesizing module 'ibex_cs_registers' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_cs_registers.sv:12]
	Parameter MHPMCounterNum bound to: 32'b00000000000000000000000000001000 
	Parameter MHPMCounterWidth bound to: 32'b00000000000000000000000000101000 
	Parameter PMPEnable bound to: 1'b0 
	Parameter PMPGranularity bound to: 32'b00000000000000000000000000000000 
	Parameter PMPNumRegions bound to: 32'b00000000000000000000000000000100 
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 1'b1 
	Parameter MXL bound to: 2'b01 
	Parameter MISA_VALUE bound to: 32'b01000000000000000001000100000100 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_cs_registers.sv:237]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_cs_registers.sv:396]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_cs_registers.sv:484]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_cs_registers.sv:487]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_cs_registers.sv:540]
INFO: [Synth 8-226] default block is never used [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_cs_registers.sv:540]
INFO: [Synth 8-6155] done synthesizing module 'ibex_cs_registers' (15#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_cs_registers.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'ibex_core' (16#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_core.sv:13]
INFO: [Synth 8-6157] synthesizing module 'tlul_fifo_sync' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_fifo_sync.sv:9]
	Parameter ReqPass bound to: 1 - type: integer 
	Parameter RspPass bound to: 1 - type: integer 
	Parameter ReqDepth bound to: 0 - type: integer 
	Parameter RspDepth bound to: 0 - type: integer 
	Parameter SpareReqW bound to: 1 - type: integer 
	Parameter SpareRspW bound to: 1 - type: integer 
	Parameter REQFIFO_WIDTH bound to: 101 - type: integer 
	Parameter RSPFIFO_WIDTH bound to: 67 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_sync.sv:7]
	Parameter Width bound to: 101 - type: integer 
	Parameter Pass bound to: 1 - type: integer 
	Parameter Depth bound to: 0 - type: integer 
	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000000 
	Parameter DepthW bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_sync.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync' (17#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_sync.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized0' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_sync.sv:7]
	Parameter Width bound to: 67 - type: integer 
	Parameter Pass bound to: 1 - type: integer 
	Parameter Depth bound to: 0 - type: integer 
	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000000 
	Parameter DepthW bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_sync.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized0' (17#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_sync.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_fifo_sync' (18#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_fifo_sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'rv_core_ibex' (19#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/rv_core_ibex/rtl/rv_core_ibex.sv:11]
INFO: [Synth 8-6157] synthesizing module 'rv_dm' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/rv_dm/rtl/rv_dm.sv:13]
	Parameter NrHarts bound to: 32'sb00000000000000000000000000000001 
	Parameter IdcodeValue bound to: 83183693 - type: integer 
	Parameter BusWidth bound to: 32'sb00000000000000000000000000100000 
	Parameter SelectableHarts bound to: 1'b1 
	Parameter DebugHartInfo[zero1] bound to: 8'b00000000 
	Parameter DebugHartInfo[nscratch] bound to: 4'b0010 
	Parameter DebugHartInfo[zero0] bound to: 3'b000 
	Parameter DebugHartInfo[dataaccess] bound to: 1'b1 
	Parameter DebugHartInfo[datasize] bound to: 4'b0010 
	Parameter DebugHartInfo[dataaddr] bound to: 12'b001110000000 
	Parameter AddressWidthWords bound to: 30 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/rv_dm/rtl/rv_dm.sv:43]
INFO: [Synth 8-6157] synthesizing module 'dm_csrs' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/pulp_riscv_dbg/src/dm_csrs.sv:18]
	Parameter NrHarts bound to: 32'b00000000000000000000000000000001 
	Parameter BusWidth bound to: 32'b00000000000000000000000000100000 
	Parameter SelectableHarts bound to: 1'b1 
	Parameter HartSelLen bound to: 32'b00000000000000000000000000000001 
	Parameter NrHartsAligned bound to: 32'b00000000000000000000000000000010 
	Parameter DataEnd bound to: 8'b00000110 
	Parameter ProgBufEnd bound to: 8'b00101000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/pulp_riscv_dbg/src/dm_csrs.sv:285]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/pulp_riscv_dbg/src/dm_csrs.sv:358]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized1' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_sync.sv:7]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000010 
	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000010 
	Parameter DepthW bound to: 32'b00000000000000000000000000000010 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_sync.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized1' (19#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_sync.sv:7]
WARNING: [Synth 8-5858] RAM hartinfo_aligned_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'havereset_d_aligned_reg' and it is trimmed from '2' to '1' bits. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/pulp_riscv_dbg/src/dm_csrs.sv:198]
WARNING: [Synth 8-5788] Register cmd_valid_q_reg in module dm_csrs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/pulp_riscv_dbg/src/dm_csrs.sv:543]
INFO: [Synth 8-6155] done synthesizing module 'dm_csrs' (20#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/pulp_riscv_dbg/src/dm_csrs.sv:18]
INFO: [Synth 8-6157] synthesizing module 'dm_sba' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/pulp_riscv_dbg/src/dm_sba.sv:18]
	Parameter BusWidth bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'dm_sba' (21#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/pulp_riscv_dbg/src/dm_sba.sv:18]
INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_host' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/rv_dm/rtl/tlul_adapter_host.sv:8]
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_host' (22#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/rv_dm/rtl/tlul_adapter_host.sv:8]
INFO: [Synth 8-6157] synthesizing module 'dm_mem' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/pulp_riscv_dbg/src/dm_mem.sv:19]
	Parameter NrHarts bound to: 32'b00000000000000000000000000000001 
	Parameter BusWidth bound to: 32'b00000000000000000000000000100000 
	Parameter SelectableHarts bound to: 1'b1 
	Parameter DbgAddressBits bound to: 32'b00000000000000000000000000001100 
	Parameter HartSelLen bound to: 32'b00000000000000000000000000000001 
	Parameter NrHartsAligned bound to: 32'b00000000000000000000000000000010 
	Parameter MaxAar bound to: 32'b00000000000000000000000000000011 
	Parameter DataBaseAddr bound to: 12'b001110000000 
	Parameter DataEndAddr bound to: 12'b001110001000 
	Parameter ProgBufBaseAddr bound to: 12'b001101100000 
	Parameter ProgBufEndAddr bound to: 12'b001101111111 
	Parameter AbstractCmdBaseAddr bound to: 12'b001100111000 
	Parameter AbstractCmdEndAddr bound to: 12'b001101011111 
	Parameter WhereToAddr bound to: 12'b001100000000 
	Parameter FlagsBaseAddr bound to: 12'b010000000000 
	Parameter FlagsEndAddr bound to: 12'b011111111111 
	Parameter HaltedAddr bound to: 12'b000100000000 
	Parameter GoingAddr bound to: 12'b000100000100 
	Parameter ResumingAddr bound to: 12'b000100001000 
	Parameter ExceptionAddr bound to: 12'b000100001100 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/pulp_riscv_dbg/src/dm_mem.sv:236]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/pulp_riscv_dbg/src/dm_mem.sv:266]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/pulp_riscv_dbg/src/dm_mem.sv:344]
INFO: [Synth 8-6157] synthesizing module 'debug_rom' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/pulp_riscv_dbg/debug_rom/debug_rom.sv:17]
	Parameter RomSize bound to: 32'b00000000000000000000000000010011 
INFO: [Synth 8-6155] done synthesizing module 'debug_rom' (23#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/pulp_riscv_dbg/debug_rom/debug_rom.sv:17]
WARNING: [Synth 8-3936] Found unconnected internal register 'resuming_d_aligned_reg' and it is trimmed from '2' to '1' bits. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/pulp_riscv_dbg/src/dm_mem.sv:112]
WARNING: [Synth 8-3936] Found unconnected internal register 'halted_d_aligned_reg' and it is trimmed from '2' to '1' bits. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/pulp_riscv_dbg/src/dm_mem.sv:110]
INFO: [Synth 8-6155] done synthesizing module 'dm_mem' (24#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/pulp_riscv_dbg/src/dm_mem.sv:19]
INFO: [Synth 8-6157] synthesizing module 'dmi_jtag' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/pulp_riscv_dbg/src/dmi_jtag.sv:19]
	Parameter IdcodeValue bound to: 83183693 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dmi_jtag_tap' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/pulp_riscv_dbg/src/dmi_jtag_tap.sv:19]
	Parameter IrLength bound to: 32'b00000000000000000000000000000101 
	Parameter IdcodeValue bound to: 83183693 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/pulp_riscv_dbg/src/dmi_jtag_tap.sv:207]
INFO: [Synth 8-6157] synthesizing module 'prim_clock_inverter' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_clock_inverter.sv:8]
	Parameter HasScanMode bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_clock_mux2' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/abstract/prim_clock_mux2.sv:12]
	Parameter Impl bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_clock_mux2' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_clock_mux2.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_clock_mux2' (25#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_clock_mux2.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'prim_clock_mux2' (26#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/abstract/prim_clock_mux2.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'prim_clock_inverter' (27#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_clock_inverter.sv:8]
INFO: [Synth 8-226] default block is never used [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/pulp_riscv_dbg/src/dmi_jtag_tap.sv:258]
INFO: [Synth 8-6155] done synthesizing module 'dmi_jtag_tap' (28#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/pulp_riscv_dbg/src/dmi_jtag_tap.sv:19]
INFO: [Synth 8-6157] synthesizing module 'dmi_cdc' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/pulp_riscv_dbg/src/dmi_cdc.sv:19]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_async' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_async.sv:7]
	Parameter Width bound to: 32'b00000000000000000000000000101001 
	Parameter Depth bound to: 32'b00000000000000000000000000000100 
	Parameter DepthW bound to: 32'b00000000000000000000000000000011 
	Parameter PTRV_W bound to: 32'b00000000000000000000000000000010 
	Parameter DepthMinus1 bound to: 2'b11 
	Parameter PTR_WIDTH bound to: 32'b00000000000000000000000000000011 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_async.sv:29]
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_async.sv:30]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_flop_2sync.sv:7]
	Parameter Width bound to: 3 - type: integer 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (29#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_flop_2sync.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_async' (30#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_async.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_async__parameterized0' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_async.sv:7]
	Parameter Width bound to: 32'b00000000000000000000000000100010 
	Parameter Depth bound to: 32'b00000000000000000000000000000100 
	Parameter DepthW bound to: 32'b00000000000000000000000000000011 
	Parameter PTRV_W bound to: 32'b00000000000000000000000000000010 
	Parameter DepthMinus1 bound to: 2'b11 
	Parameter PTR_WIDTH bound to: 32'b00000000000000000000000000000011 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_async.sv:29]
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_async.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_async__parameterized0' (30#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_async.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'dmi_cdc' (31#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/pulp_riscv_dbg/src/dmi_cdc.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'dmi_jtag' (32#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/pulp_riscv_dbg/src/dmi_jtag.sv:19]
INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_sram' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_adapter_sram.sv:12]
	Parameter SramAw bound to: 30 - type: integer 
	Parameter SramDw bound to: 32'sb00000000000000000000000000100000 
	Parameter Outstanding bound to: 32'sb00000000000000000000000000000001 
	Parameter ByteAccess bound to: 1'b0 
	Parameter ErrOnWrite bound to: 1'b0 
	Parameter ErrOnRead bound to: 1'b0 
	Parameter SramByte bound to: 32'sb00000000000000000000000000000100 
	Parameter DataBitWidth bound to: 32'sb00000000000000000000000000000010 
	Parameter ReqFifoWidth bound to: 32'sb00000000000000000000000000001101 
	Parameter RspFifoWidth bound to: 32'sb00000000000000000000000000100001 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_adapter_sram.sv:148]
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_adapter_sram.sv:269]
INFO: [Synth 8-6157] synthesizing module 'tlul_err' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_err.sv:6]
	Parameter IW bound to: 32'sb00000000000000000000000000001000 
	Parameter SZW bound to: 32'sb00000000000000000000000000000010 
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter MW bound to: 32'sb00000000000000000000000000000100 
	Parameter SubAW bound to: 32'sb00000000000000000000000000000010 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_err.sv:90]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_err.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (33#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_err.sv:6]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized2' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_sync.sv:7]
	Parameter Width bound to: 32'b00000000000000000000000000001101 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000010 
	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000010 
	Parameter DepthW bound to: 32'b00000000000000000000000000000010 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_sync.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized2' (33#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_sync.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized3' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_sync.sv:7]
	Parameter Width bound to: 32'b00000000000000000000000000100001 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000001 
	Parameter DepthW bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_sync.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized3' (33#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_sync.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_sram' (34#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_adapter_sram.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'rv_dm' (35#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/rv_dm/rtl/rv_dm.sv:13]
INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_sram__parameterized0' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_adapter_sram.sv:12]
	Parameter SramAw bound to: 32'sb00000000000000000000000000001011 
	Parameter SramDw bound to: 32'sb00000000000000000000000000100000 
	Parameter Outstanding bound to: 32'sb00000000000000000000000000000001 
	Parameter ByteAccess bound to: 1'b1 
	Parameter ErrOnWrite bound to: 1'b1 
	Parameter ErrOnRead bound to: 1'b0 
	Parameter SramByte bound to: 32'sb00000000000000000000000000000100 
	Parameter DataBitWidth bound to: 32'sb00000000000000000000000000000010 
	Parameter ReqFifoWidth bound to: 32'sb00000000000000000000000000001101 
	Parameter RspFifoWidth bound to: 32'sb00000000000000000000000000100001 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_adapter_sram.sv:148]
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_adapter_sram.sv:269]
INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_sram__parameterized0' (35#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_adapter_sram.sv:12]
INFO: [Synth 8-6157] synthesizing module 'prim_rom' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/abstract/prim_rom.sv:11]
	Parameter Impl bound to: 0 - type: integer 
	Parameter Width bound to: 32'sb00000000000000000000000000100000 
	Parameter Depth bound to: 32'sb00000000000000000000100000000000 
	Parameter Aw bound to: 32'sb00000000000000000000000000001011 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_rom' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:5]
	Parameter Width bound to: 32'sb00000000000000000000000000100000 
	Parameter Depth bound to: 32'sb00000000000000000000100000000000 
	Parameter Aw bound to: 32'sb00000000000000000000000000001011 

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
WARNING: [Synth 8-3848] Net mem in module/entity prim_generic_rom does not have driver. [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:18]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_rom' (36#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_rom.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'prim_rom' (37#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/abstract/prim_rom.sv:11]
INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_sram__parameterized1' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_adapter_sram.sv:12]
	Parameter SramAw bound to: 32'sb00000000000000000000000000001110 
	Parameter SramDw bound to: 32'sb00000000000000000000000000100000 
	Parameter Outstanding bound to: 32'sb00000000000000000000000000000001 
	Parameter ByteAccess bound to: 1'b1 
	Parameter ErrOnWrite bound to: 1'b0 
	Parameter ErrOnRead bound to: 1'b0 
	Parameter SramByte bound to: 32'sb00000000000000000000000000000100 
	Parameter DataBitWidth bound to: 32'sb00000000000000000000000000000010 
	Parameter ReqFifoWidth bound to: 32'sb00000000000000000000000000001101 
	Parameter RspFifoWidth bound to: 32'sb00000000000000000000000000100001 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_adapter_sram.sv:148]
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_adapter_sram.sv:269]
INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_sram__parameterized1' (37#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_adapter_sram.sv:12]
INFO: [Synth 8-6157] synthesizing module 'prim_ram_1p' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/abstract/prim_ram_1p.sv:12]
	Parameter Impl bound to: 0 - type: integer 
	Parameter Width bound to: 32'sb00000000000000000000000000100000 
	Parameter Depth bound to: 32'sb00000000000000000100000000000000 
	Parameter DataBitsPerMask bound to: 32'sb00000000000000000000000000001000 
	Parameter Aw bound to: 32'sb00000000000000000000000000001110 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/abstract/prim_ram_1p.sv:34]
INFO: [Synth 8-6157] synthesizing module 'prim_generic_ram_1p' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_ram_1p.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000100000 
	Parameter Depth bound to: 32'sb00000000000000000100000000000000 
	Parameter DataBitsPerMask bound to: 32'sb00000000000000000000000000001000 
	Parameter Aw bound to: 32'sb00000000000000000000000000001110 
	Parameter MaskWidth bound to: 32'sb00000000000000000000000000000100 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_ram_1p.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_ram_1p' (38#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_ram_1p.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_ram_1p' (39#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/abstract/prim_ram_1p.sv:12]
INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_sram__parameterized2' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_adapter_sram.sv:12]
	Parameter SramAw bound to: 32'sb00000000000000000000000000010001 
	Parameter SramDw bound to: 32'sb00000000000000000000000000100000 
	Parameter Outstanding bound to: 32'sb00000000000000000000000000000001 
	Parameter ByteAccess bound to: 1'b0 
	Parameter ErrOnWrite bound to: 1'b1 
	Parameter ErrOnRead bound to: 1'b0 
	Parameter SramByte bound to: 32'sb00000000000000000000000000000100 
	Parameter DataBitWidth bound to: 32'sb00000000000000000000000000000010 
	Parameter ReqFifoWidth bound to: 32'sb00000000000000000000000000001101 
	Parameter RspFifoWidth bound to: 32'sb00000000000000000000000000100001 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_adapter_sram.sv:148]
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_adapter_sram.sv:269]
INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_sram__parameterized2' (39#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_adapter_sram.sv:12]
INFO: [Synth 8-6157] synthesizing module 'flash_phy' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/flash_ctrl/rtl/flash_phy.sv:13]
	Parameter NumBanks bound to: 32'sb00000000000000000000000000000010 
	Parameter PagesPerBank bound to: 32'sb00000000000000000000000100000000 
	Parameter WordsPerPage bound to: 32'sb00000000000000000000000100000000 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000100000 
	Parameter BankW bound to: 32'sb00000000000000000000000000000001 
	Parameter PageW bound to: 32'sb00000000000000000000000000001000 
	Parameter WordW bound to: 32'sb00000000000000000000000000001000 
	Parameter AddrW bound to: 32'sb00000000000000000000000000010001 
	Parameter FlashMacroOustanding bound to: 1 - type: integer 
	Parameter SeqFifoDepth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized4' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_sync.sv:7]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 1 - type: integer 
	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000001 
	Parameter DepthW bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_sync.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized4' (39#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_sync.sv:7]
WARNING: [Synth 8-7023] instance 'host_rsp_fifo' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/flash_ctrl/rtl/flash_phy.sv:118]
INFO: [Synth 8-6157] synthesizing module 'prim_flash' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/abstract/prim_flash.sv:12]
	Parameter Impl bound to: 0 - type: integer 
	Parameter PagesPerBank bound to: 32'sb00000000000000000000000100000000 
	Parameter WordsPerPage bound to: 32'sb00000000000000000000000100000000 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000100000 
	Parameter PageW bound to: 32'sb00000000000000000000000000001000 
	Parameter WordW bound to: 32'sb00000000000000000000000000001000 
	Parameter AddrW bound to: 32'sb00000000000000000000000000010000 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flash' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_flash.sv:8]
	Parameter PagesPerBank bound to: 32'sb00000000000000000000000100000000 
	Parameter WordsPerPage bound to: 32'sb00000000000000000000000100000000 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000100000 
	Parameter SkipInit bound to: 1'b1 
	Parameter PageW bound to: 32'sb00000000000000000000000000001000 
	Parameter WordW bound to: 32'sb00000000000000000000000000001000 
	Parameter AddrW bound to: 32'sb00000000000000000000000000010000 
	Parameter ReadCycles bound to: 32'sb00000000000000000000000000000001 
	Parameter ProgCycles bound to: 32'sb00000000000000000000000000110010 
	Parameter PgEraseCycles bound to: 32'sb00000000000000000000000011001000 
	Parameter BkEraseCycles bound to: 32'sb00000000000000000000011111010000 
	Parameter WordsPerBank bound to: 32'sb00000000000000010000000000000000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_flash.sv:136]
INFO: [Synth 8-6157] synthesizing module 'prim_ram_1p__parameterized0' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/abstract/prim_ram_1p.sv:12]
	Parameter Impl bound to: 0 - type: integer 
	Parameter Width bound to: 32'sb00000000000000000000000000100000 
	Parameter Depth bound to: 32'sb00000000000000010000000000000000 
	Parameter DataBitsPerMask bound to: 32'sb00000000000000000000000000100000 
	Parameter Aw bound to: 32'sb00000000000000000000000000010000 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/abstract/prim_ram_1p.sv:34]
INFO: [Synth 8-6157] synthesizing module 'prim_generic_ram_1p__parameterized0' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_ram_1p.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000100000 
	Parameter Depth bound to: 32'sb00000000000000010000000000000000 
	Parameter DataBitsPerMask bound to: 32'sb00000000000000000000000000100000 
	Parameter Aw bound to: 32'sb00000000000000000000000000010000 
	Parameter MaskWidth bound to: 32'sb00000000000000000000000000000001 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_ram_1p.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_ram_1p__parameterized0' (39#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_ram_1p.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_ram_1p__parameterized0' (39#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/abstract/prim_ram_1p.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flash' (40#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_flash.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'prim_flash' (41#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/abstract/prim_flash.sv:12]
WARNING: [Synth 8-7023] instance 'host_rsp_fifo' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/flash_ctrl/rtl/flash_phy.sv:118]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized5' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_sync.sv:7]
	Parameter Width bound to: 32'b00000000000000000000000000000001 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 2 - type: integer 
	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000010 
	Parameter DepthW bound to: 32'b00000000000000000000000000000010 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_sync.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized5' (41#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_sync.sv:7]
WARNING: [Synth 8-7023] instance 'bank_sequence_fifo' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/flash_ctrl/rtl/flash_phy.sv:97]
INFO: [Synth 8-6155] done synthesizing module 'flash_phy' (42#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/flash_ctrl/rtl/flash_phy.sv:13]
INFO: [Synth 8-6157] synthesizing module 'uart' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/uart/rtl/uart.sv:7]
INFO: [Synth 8-6157] synthesizing module 'uart_reg_top' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/uart/rtl/uart_reg_top.sv:7]
	Parameter AW bound to: 6 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter DBW bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_reg' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_adapter_reg.sv:9]
	Parameter RegAw bound to: 6 - type: integer 
	Parameter RegDw bound to: 32 - type: integer 
	Parameter RegBw bound to: 32'sb00000000000000000000000000000100 
	Parameter IW bound to: 32'sb00000000000000000000000000001000 
	Parameter SZW bound to: 32'sb00000000000000000000000000000010 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_adapter_reg.sv:135]
INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_reg' (43#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_adapter_reg.sv:9]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 1 - type: integer 
	Parameter SWACCESS bound to: W1C - type: string 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (44#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 1 - type: integer 
	Parameter SWACCESS bound to: RW - type: string 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized0' (44#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext' (45#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized1' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 2 - type: integer 
	Parameter SWACCESS bound to: RW - type: string 
	Parameter RESVAL bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized1' (45#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized2' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 16 - type: integer 
	Parameter SWACCESS bound to: RW - type: string 
	Parameter RESVAL bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized2' (45#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized0' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized0' (45#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized3' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 8 - type: integer 
	Parameter SWACCESS bound to: WO - type: string 
	Parameter RESVAL bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized3' (45#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized4' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 1 - type: integer 
	Parameter SWACCESS bound to: WO - type: string 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized4' (45#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized5' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 3 - type: integer 
	Parameter SWACCESS bound to: RW - type: string 
	Parameter RESVAL bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized5' (45#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized1' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized1' (45#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized2' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized2' (45#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized6' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 24 - type: integer 
	Parameter SWACCESS bound to: RW - type: string 
	Parameter RESVAL bound to: 24'b000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized6' (45#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_subreg.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/uart/rtl/uart_reg_top.sv:1568]
INFO: [Synth 8-6155] done synthesizing module 'uart_reg_top' (46#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/uart/rtl/uart_reg_top.sv:7]
INFO: [Synth 8-6157] synthesizing module 'uart_core' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/uart/rtl/uart_core.sv:8]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/uart/rtl/uart_core.sv:99]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/uart/rtl/uart_core.sv:110]
INFO: [Synth 8-226] default block is never used [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/uart/rtl/uart_core.sv:110]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized6' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_sync.sv:7]
	Parameter Width bound to: 32'b00000000000000000000000000001000 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000100000 
	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000110 
	Parameter DepthW bound to: 32'b00000000000000000000000000000110 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_sync.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized6' (46#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_sync.sv:7]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/uart/rtl/uart_tx.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (47#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/uart/rtl/uart_tx.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized0' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_flop_2sync.sv:7]
	Parameter Width bound to: 1 - type: integer 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized0' (47#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_flop_2sync.sv:7]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/uart/rtl/uart_rx.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (48#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/uart/rtl/uart_rx.sv:8]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/uart/rtl/uart_core.sv:295]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/uart/rtl/uart_core.sv:305]
INFO: [Synth 8-6157] synthesizing module 'prim_intr_hw' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_intr_hw.sv:10]
	Parameter Width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_intr_hw' (49#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_intr_hw.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'uart_core' (50#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/uart/rtl/uart_core.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'uart' (51#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/uart/rtl/uart.sv:7]
INFO: [Synth 8-6157] synthesizing module 'gpio' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/gpio/rtl/gpio.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_filter_ctr' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_filter_ctr.sv:15]
	Parameter Cycles bound to: 16 - type: integer 
	Parameter CTR_WIDTH bound to: 4 - type: integer 
	Parameter CYCLESM1 bound to: 4'b1111 
INFO: [Synth 8-6155] done synthesizing module 'prim_filter_ctr' (52#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_filter_ctr.sv:15]
INFO: [Synth 8-6157] synthesizing module 'prim_intr_hw__parameterized0' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_intr_hw.sv:10]
	Parameter Width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_intr_hw__parameterized0' (52#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_intr_hw.sv:10]
INFO: [Synth 8-6157] synthesizing module 'gpio_reg_top' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/gpio/rtl/gpio_reg_top.sv:7]
	Parameter AW bound to: 6 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter DBW bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized7' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32 - type: integer 
	Parameter SWACCESS bound to: W1C - type: string 
	Parameter RESVAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized7' (52#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized8' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32 - type: integer 
	Parameter SWACCESS bound to: RW - type: string 
	Parameter RESVAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized8' (52#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized3' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized3' (52#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized9' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32 - type: integer 
	Parameter SWACCESS bound to: RO - type: string 
	Parameter RESVAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized9' (52#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_subreg.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/gpio/rtl/gpio_reg_top.sv:635]
INFO: [Synth 8-6155] done synthesizing module 'gpio_reg_top' (53#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/gpio/rtl/gpio_reg_top.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'gpio' (54#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/gpio/rtl/gpio.sv:7]
INFO: [Synth 8-6157] synthesizing module 'spi_device' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/spi_device/rtl/spi_device.sv:9]
	Parameter SramAw bound to: 32'sb00000000000000000000000000001001 
	Parameter SramDw bound to: 32'sb00000000000000000000000000100000 
	Parameter FifoWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter FifoDepth bound to: 32'sb00000000000000000000000000001000 
	Parameter SDW bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrW bound to: 32'sb00000000000000000000000000001100 
	Parameter AsFifoDepthW bound to: 32'sb00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized1' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_flop_2sync.sv:7]
	Parameter Width bound to: 1 - type: integer 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized1' (54#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_flop_2sync.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized2' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_flop_2sync.sv:7]
	Parameter Width bound to: 1 - type: integer 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized2' (54#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_flop_2sync.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_pulse_sync' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_pulse_sync.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'prim_pulse_sync' (55#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_pulse_sync.sv:11]
INFO: [Synth 8-6157] synthesizing module 'prim_clock_inverter__parameterized0' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_clock_inverter.sv:8]
	Parameter HasScanMode bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_clock_inverter__parameterized0' (55#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_clock_inverter.sv:8]
INFO: [Synth 8-6157] synthesizing module 'spi_fwmode' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/spi_device/rtl/spi_fwmode.sv:8]
	Parameter BITS bound to: 32'b00000000000000000000000000001000 
	Parameter BITWIDTH bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'spi_fwmode' (56#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/spi_device/rtl/spi_fwmode.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_async__parameterized1' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_async.sv:7]
	Parameter Width bound to: 32'b00000000000000000000000000001000 
	Parameter Depth bound to: 32'b00000000000000000000000000001000 
	Parameter DepthW bound to: 32'b00000000000000000000000000000100 
	Parameter PTRV_W bound to: 32'b00000000000000000000000000000011 
	Parameter DepthMinus1 bound to: 3'b111 
	Parameter PTR_WIDTH bound to: 32'b00000000000000000000000000000100 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_async.sv:29]
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_async.sv:30]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized3' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_flop_2sync.sv:7]
	Parameter Width bound to: 4 - type: integer 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized3' (56#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_flop_2sync.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_async__parameterized1' (56#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_async.sv:7]
INFO: [Synth 8-6157] synthesizing module 'spi_fwm_rxf_ctrl' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/spi_device/rtl/spi_fwm_rxf_ctrl.sv:8]
	Parameter FifoDw bound to: 32'b00000000000000000000000000001000 
	Parameter SramAw bound to: 32'b00000000000000000000000000001001 
	Parameter SramDw bound to: 32'b00000000000000000000000000100000 
	Parameter NumBytes bound to: 32'b00000000000000000000000000000100 
	Parameter SDW bound to: 32'b00000000000000000000000000000010 
	Parameter PtrW bound to: 32'b00000000000000000000000000001100 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/spi_device/rtl/spi_fwm_rxf_ctrl.sv:45]
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/spi_device/rtl/spi_fwm_rxf_ctrl.sv:46]
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/spi_device/rtl/spi_fwm_rxf_ctrl.sv:47]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/spi_device/rtl/spi_fwm_rxf_ctrl.sv:191]
INFO: [Synth 8-6155] done synthesizing module 'spi_fwm_rxf_ctrl' (57#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/spi_device/rtl/spi_fwm_rxf_ctrl.sv:8]
INFO: [Synth 8-6157] synthesizing module 'spi_fwm_txf_ctrl' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/spi_device/rtl/spi_fwm_txf_ctrl.sv:8]
	Parameter FifoDw bound to: 32'sb00000000000000000000000000001000 
	Parameter SramAw bound to: 32'sb00000000000000000000000000001001 
	Parameter SramDw bound to: 32'sb00000000000000000000000000100000 
	Parameter NumBytes bound to: 32'sb00000000000000000000000000000100 
	Parameter SDW bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrW bound to: 32'sb00000000000000000000000000001100 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/spi_device/rtl/spi_fwm_txf_ctrl.sv:44]
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/spi_device/rtl/spi_fwm_txf_ctrl.sv:45]
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/spi_device/rtl/spi_fwm_txf_ctrl.sv:46]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/spi_device/rtl/spi_fwm_txf_ctrl.sv:99]
WARNING: [Synth 8-87] always_comb on 'st_next_reg' did not result in combinational logic [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/spi_device/rtl/spi_fwm_txf_ctrl.sv:103]
INFO: [Synth 8-6155] done synthesizing module 'spi_fwm_txf_ctrl' (58#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/spi_device/rtl/spi_fwm_txf_ctrl.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_sram_arbiter' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_sram_arbiter.sv:10]
	Parameter N bound to: 32'sb00000000000000000000000000000010 
	Parameter SramDw bound to: 32'sb00000000000000000000000000100000 
	Parameter SramAw bound to: 32'sb00000000000000000000000000001001 
	Parameter ARB_DW bound to: 42 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prim_arbiter' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_arbiter.sv:15]
	Parameter N bound to: 2 - type: integer 
	Parameter DW bound to: 42 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_arbiter' (59#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_arbiter.sv:15]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized7' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_sync.sv:7]
	Parameter Width bound to: 32'b00000000000000000000000000000010 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000100 
	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000011 
	Parameter DepthW bound to: 32'b00000000000000000000000000000011 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_sync.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized7' (59#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_sync.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_sram_arbiter' (60#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_sram_arbiter.sv:10]
INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_sram__parameterized3' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_adapter_sram.sv:12]
	Parameter SramAw bound to: 32'sb00000000000000000000000000001001 
	Parameter SramDw bound to: 32'sb00000000000000000000000000100000 
	Parameter Outstanding bound to: 32'sb00000000000000000000000000000001 
	Parameter ByteAccess bound to: 1'b0 
	Parameter ErrOnWrite bound to: 1'b0 
	Parameter ErrOnRead bound to: 1'b0 
	Parameter SramByte bound to: 32'sb00000000000000000000000000000100 
	Parameter DataBitWidth bound to: 32'sb00000000000000000000000000000010 
	Parameter ReqFifoWidth bound to: 32'sb00000000000000000000000000001101 
	Parameter RspFifoWidth bound to: 32'sb00000000000000000000000000100001 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_adapter_sram.sv:148]
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_adapter_sram.sv:269]
INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_sram__parameterized3' (60#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_adapter_sram.sv:12]
INFO: [Synth 8-6157] synthesizing module 'prim_ram_2p_adv' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_ram_2p_adv.sv:17]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter Depth bound to: 32'sb00000000000000000000001000000000 
	Parameter Width bound to: 32'sb00000000000000000000000000100000 
	Parameter CfgW bound to: 32'sb00000000000000000000000000001000 
	Parameter EnableECC bound to: 1'b1 
	Parameter EnableParity bound to: 1'b0 
	Parameter EnableInputPipeline bound to: 1'b0 
	Parameter EnableOutputPipeline bound to: 1'b0 
	Parameter MemT bound to: REGISTER - type: string 
	Parameter SramAw bound to: 32'sb00000000000000000000000000001001 
	Parameter ParWidth bound to: 32'sb00000000000000000000000000000111 
	Parameter TotalWidth bound to: 32'sb00000000000000000000000000100111 
	Parameter Impl bound to: 0 - type: integer 
	Parameter Width bound to: 32'sb00000000000000000000000000100111 
	Parameter Depth bound to: 32'sb00000000000000000000001000000000 
	Parameter Aw bound to: 32'sb00000000000000000000000000001001 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/abstract/prim_ram_2p.sv:40]
	Parameter Width bound to: 32'sb00000000000000000000000000100111 
	Parameter Depth bound to: 32'sb00000000000000000000001000000000 
	Parameter Aw bound to: 32'sb00000000000000000000000000001001 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_ram_2p.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_ram_2p' (61#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim_generic/rtl/prim_generic_ram_2p.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_ram_2p' (62#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/abstract/prim_ram_2p.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_39_32_enc' (63#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_secded_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_39_32_dec' (64#1) [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_secded_39_32_dec.sv:7]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter AW bound to: 12 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter DBW bound to: 4 - type: integer 
	Parameter N bound to: 2 - type: integer 
	Parameter HReqPass bound to: 1'b1 
	Parameter HRspPass bound to: 1'b1 
	Parameter DReqPass bound to: 2'b11 
	Parameter DRspPass bound to: 2'b11 
	Parameter HReqDepth bound to: 4'b0001 
	Parameter HRspDepth bound to: 4'b0001 
	Parameter DReqDepth bound to: 8'b00010001 
	Parameter DRspDepth bound to: 8'b00010001 
	Parameter NWD bound to: 2 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_socket_1n.sv:58]
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_socket_1n.sv:59]
	Parameter ReqPass bound to: 1'b1 
	Parameter RspPass bound to: 1'b1 
	Parameter ReqDepth bound to: 4'b0001 
	Parameter RspDepth bound to: 4'b0001 
	Parameter SpareReqW bound to: 1 - type: integer 
	Parameter SpareRspW bound to: 1 - type: integer 
	Parameter REQFIFO_WIDTH bound to: 101 - type: integer 
	Parameter RSPFIFO_WIDTH bound to: 67 - type: integer 
	Parameter Width bound to: 101 - type: integer 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000001 
	Parameter DepthW bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_sync.sv:45]
	Parameter Width bound to: 67 - type: integer 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000001 
	Parameter DepthW bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_sync.sv:45]
	Parameter ReqPass bound to: 1'b1 
	Parameter RspPass bound to: 1'b1 
	Parameter ReqDepth bound to: 4'b0001 
	Parameter RspDepth bound to: 4'b0001 
	Parameter SpareReqW bound to: 2 - type: integer 
	Parameter SpareRspW bound to: 1 - type: integer 
	Parameter REQFIFO_WIDTH bound to: 102 - type: integer 
	Parameter RSPFIFO_WIDTH bound to: 67 - type: integer 
	Parameter Width bound to: 102 - type: integer 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 1 - type: integer 
	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000001 
	Parameter DepthW bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_sync.sv:45]
	Parameter RegAw bound to: 12 - type: integer 
	Parameter RegDw bound to: 32 - type: integer 
	Parameter RegBw bound to: 32'sb00000000000000000000000000000100 
	Parameter IW bound to: 32'sb00000000000000000000000000001000 
	Parameter SZW bound to: 32'sb00000000000000000000000000000010 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_adapter_reg.sv:135]
	Parameter DW bound to: 8 - type: integer 
	Parameter SWACCESS bound to: RW - type: string 
	Parameter RESVAL bound to: 8'b01111111 
	Parameter DW bound to: 16 - type: integer 
	Parameter SWACCESS bound to: RW - type: string 
	Parameter RESVAL bound to: 16'b0000000010000000 
	Parameter DW bound to: 16 - type: integer 
	Parameter SWACCESS bound to: RO - type: string 
	Parameter RESVAL bound to: 16'b0000000000000000 
	Parameter DW bound to: 16 - type: integer 
	Parameter SWACCESS bound to: RW - type: string 
	Parameter RESVAL bound to: 16'b0000000111111100 
	Parameter DW bound to: 16 - type: integer 
	Parameter SWACCESS bound to: RW - type: string 
	Parameter RESVAL bound to: 16'b0000001000000000 
	Parameter DW bound to: 16 - type: integer 
	Parameter SWACCESS bound to: RW - type: string 
	Parameter RESVAL bound to: 16'b0000001111111100 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/spi_device/rtl/spi_device_reg_top.sv:1439]
WARNING: [Synth 8-6014] Unused sequential element fwm_rxerr_q_reg was removed.  [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/spi_device/rtl/spi_device.sv:224]
	Parameter NumBanks bound to: 32'sb00000000000000000000000000000010 
	Parameter PagesPerBank bound to: 32'sb00000000000000000000000100000000 
	Parameter WordsPerPage bound to: 32'sb00000000000000000000000100000000 
	Parameter BankW bound to: 32'sb00000000000000000000000000000001 
	Parameter PageW bound to: 32'sb00000000000000000000000000001000 
	Parameter WordW bound to: 32'sb00000000000000000000000000001000 
	Parameter AllPagesW bound to: 32'sb00000000000000000000000000001001 
	Parameter AddrW bound to: 32'sb00000000000000000000000000010001 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000100000 
	Parameter DataBitWidth bound to: 32'sb00000000000000000000000000000010 
	Parameter EraseBitWidth bound to: 32'sb00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'sb00000000000000000000000000010000 
	Parameter FifoDepthW bound to: 32'sb00000000000000000000000000000101 
	Parameter MpRegions bound to: 32'sb00000000000000000000000000001000 
	Parameter AW bound to: 7 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter DBW bound to: 4 - type: integer 
	Parameter N bound to: 3 - type: integer 
	Parameter HReqPass bound to: 1'b1 
	Parameter HRspPass bound to: 1'b1 
	Parameter DReqPass bound to: 3'b111 
	Parameter DRspPass bound to: 3'b111 
	Parameter HReqDepth bound to: 4'b0001 
	Parameter HRspDepth bound to: 4'b0001 
	Parameter DReqDepth bound to: 12'b000100010001 
	Parameter DRspDepth bound to: 12'b000100010001 
	Parameter NWD bound to: 2 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_socket_1n.sv:58]
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_socket_1n.sv:59]
	Parameter RegAw bound to: 7 - type: integer 
	Parameter RegDw bound to: 32 - type: integer 
	Parameter RegBw bound to: 32'sb00000000000000000000000000000100 
	Parameter IW bound to: 32'sb00000000000000000000000000001000 
	Parameter SZW bound to: 32'sb00000000000000000000000000000010 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_adapter_reg.sv:135]
	Parameter DW bound to: 12 - type: integer 
	Parameter SWACCESS bound to: RW - type: string 
	Parameter RESVAL bound to: 12'b000000000000 
	Parameter DW bound to: 1 - type: integer 
	Parameter SWACCESS bound to: W0C - type: string 
	Parameter RESVAL bound to: 1'b1 
	Parameter DW bound to: 9 - type: integer 
	Parameter SWACCESS bound to: RW - type: string 
	Parameter RESVAL bound to: 9'b000000000 
	Parameter DW bound to: 9 - type: integer 
	Parameter DW bound to: 5 - type: integer 
	Parameter SWACCESS bound to: RW - type: string 
	Parameter RESVAL bound to: 5'b01111 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/flash_ctrl/rtl/flash_ctrl_reg_top.sv:3211]
	Parameter SramAw bound to: 32'sb00000000000000000000000000000001 
	Parameter SramDw bound to: 32'sb00000000000000000000000000100000 
	Parameter Outstanding bound to: 32'sb00000000000000000000000000000001 
	Parameter ByteAccess bound to: 1'b0 
	Parameter ErrOnWrite bound to: 1'b0 
	Parameter ErrOnRead bound to: 1'b1 
	Parameter SramByte bound to: 32'sb00000000000000000000000000000100 
	Parameter DataBitWidth bound to: 32'sb00000000000000000000000000000010 
	Parameter ReqFifoWidth bound to: 32'sb00000000000000000000000000001101 
	Parameter RspFifoWidth bound to: 32'sb00000000000000000000000000100001 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_adapter_sram.sv:148]
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_adapter_sram.sv:269]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 32'b00000000000000000000000000010000 
	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000101 
	Parameter DepthW bound to: 32'b00000000000000000000000000000101 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_sync.sv:45]
WARNING: [Synth 8-7023] instance 'u_prog_fifo' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/flash_ctrl/rtl/flash_ctrl.sv:153]
	Parameter AddrW bound to: 32'sb00000000000000000000000000010001 
	Parameter DataW bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/flash_ctrl/rtl/flash_prog_ctrl.sv:72]
	Parameter SramAw bound to: 32'sb00000000000000000000000000000001 
	Parameter SramDw bound to: 32'sb00000000000000000000000000100000 
	Parameter Outstanding bound to: 32'sb00000000000000000000000000000001 
	Parameter ByteAccess bound to: 1'b0 
	Parameter ErrOnWrite bound to: 1'b1 
	Parameter ErrOnRead bound to: 1'b0 
	Parameter SramByte bound to: 32'sb00000000000000000000000000000100 
	Parameter DataBitWidth bound to: 32'sb00000000000000000000000000000010 
	Parameter ReqFifoWidth bound to: 32'sb00000000000000000000000000001101 
	Parameter RspFifoWidth bound to: 32'sb00000000000000000000000000100001 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_adapter_sram.sv:148]
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_adapter_sram.sv:269]
WARNING: [Synth 8-7023] instance 'u_rd_fifo' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/flash_ctrl/rtl/flash_ctrl.sv:228]
	Parameter AddrW bound to: 32'sb00000000000000000000000000010001 
	Parameter DataW bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/flash_ctrl/rtl/flash_rd_ctrl.sv:74]
	Parameter AddrW bound to: 32'sb00000000000000000000000000010001 
	Parameter WordsPerPage bound to: 32'sb00000000000000000000000100000000 
	Parameter PagesPerBank bound to: 32'sb00000000000000000000000100000000 
	Parameter EraseBitWidth bound to: 32'sb00000000000000000000000000000001 
	Parameter WordsBitWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter PagesBitWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter PageAddrMask bound to: 17'b11111111100000000 
	Parameter BankAddrMask bound to: 17'b10000000000000000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/flash_ctrl/rtl/flash_ctrl.sv:295]
	Parameter MpRegions bound to: 32'sb00000000000000000000000000001000 
	Parameter NumBanks bound to: 32'sb00000000000000000000000000000010 
	Parameter AllPagesW bound to: 32'sb00000000000000000000000000001001 
	Parameter TotalRegions bound to: 32'sb00000000000000000000000000001001 
	Parameter BankW bound to: 32'sb00000000000000000000000000000001 
	Parameter N_HARTS bound to: 32'sb00000000000000000000000000000001 
	Parameter N_TIMERS bound to: 32'sb00000000000000000000000000000001 
	Parameter N bound to: 32'sb00000000000000000000000000000001 
	Parameter AW bound to: 9 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter DBW bound to: 4 - type: integer 
	Parameter RegAw bound to: 9 - type: integer 
	Parameter RegDw bound to: 32 - type: integer 
	Parameter RegBw bound to: 32'sb00000000000000000000000000000100 
	Parameter IW bound to: 32'sb00000000000000000000000000001000 
	Parameter SZW bound to: 32'sb00000000000000000000000000000010 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_adapter_reg.sv:135]
	Parameter DW bound to: 8 - type: integer 
	Parameter SWACCESS bound to: RW - type: string 
	Parameter RESVAL bound to: 8'b00000001 
	Parameter DW bound to: 32 - type: integer 
	Parameter SWACCESS bound to: RW - type: string 
	Parameter RESVAL bound to: -1 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/rv_timer/rtl/rv_timer_reg_top.sv:435]
	Parameter AES192Enable bound to: 1'b1 
	Parameter AW bound to: 7 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter DBW bound to: 4 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter SWACCESS bound to: WO - type: string 
	Parameter RESVAL bound to: 0 - type: integer 
	Parameter DW bound to: 3 - type: integer 
	Parameter SWACCESS bound to: RW - type: string 
	Parameter RESVAL bound to: 3'b001 
	Parameter DW bound to: 1 - type: integer 
	Parameter SWACCESS bound to: RO - type: string 
	Parameter RESVAL bound to: 1'b0 
	Parameter DW bound to: 1 - type: integer 
	Parameter SWACCESS bound to: RO - type: string 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/aes/rtl/aes_reg_top.sv:925]
	Parameter AES192Enable bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/aes/rtl/aes_core.sv:107]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/aes/rtl/aes_core.sv:134]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/aes/rtl/aes_core.sv:170]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/aes/rtl/aes_core.sv:186]
INFO: [Synth 8-226] default block is never used [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/aes/rtl/aes_core.sv:186]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/aes/rtl/aes_core.sv:205]
INFO: [Synth 8-226] default block is never used [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/aes/rtl/aes_core.sv:205]
	Parameter AES192Enable bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/aes/rtl/aes_key_expand.sv:110]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/aes/rtl/aes_key_expand.sv:116]
INFO: [Synth 8-226] default block is never used [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/aes/rtl/aes_key_expand.sv:116]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/aes/rtl/aes_key_expand.sv:128]
INFO: [Synth 8-226] default block is never used [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/aes/rtl/aes_key_expand.sv:128]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/aes/rtl/aes_key_expand.sv:149]
INFO: [Synth 8-226] default block is never used [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/aes/rtl/aes_key_expand.sv:149]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/aes/rtl/aes_key_expand.sv:187]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/aes/rtl/aes_key_expand.sv:197]
INFO: [Synth 8-226] default block is never used [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/aes/rtl/aes_key_expand.sv:197]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/aes/rtl/aes_key_expand.sv:222]
INFO: [Synth 8-226] default block is never used [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/aes/rtl/aes_key_expand.sv:222]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/aes/rtl/aes_key_expand.sv:280]
INFO: [Synth 8-226] default block is never used [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/aes/rtl/aes_key_expand.sv:280]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/aes/rtl/aes_core.sv:236]
INFO: [Synth 8-226] default block is never used [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/aes/rtl/aes_core.sv:236]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/aes/rtl/aes_core.sv:284]
INFO: [Synth 8-226] default block is never used [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/aes/rtl/aes_core.sv:284]
	Parameter AES192Enable bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/aes/rtl/aes_control.sv:139]
INFO: [Synth 8-226] default block is never used [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/aes/rtl/aes_control.sv:139]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/aes/rtl/aes_control.sv:205]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/aes/rtl/aes_control.sv:210]
INFO: [Synth 8-226] default block is never used [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/aes/rtl/aes_control.sv:210]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/aes/rtl/aes_control.sv:221]
INFO: [Synth 8-226] default block is never used [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/aes/rtl/aes_control.sv:221]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/aes/rtl/aes_control.sv:253]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/aes/rtl/aes_control.sv:258]
INFO: [Synth 8-226] default block is never used [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/aes/rtl/aes_control.sv:258]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/aes/rtl/aes_control.sv:269]
INFO: [Synth 8-226] default block is never used [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/aes/rtl/aes_control.sv:269]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/aes/rtl/aes_control.sv:310]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/aes/rtl/aes_control.sv:315]
INFO: [Synth 8-226] default block is never used [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/aes/rtl/aes_control.sv:315]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/aes/rtl/aes_control.sv:326]
INFO: [Synth 8-226] default block is never used [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/aes/rtl/aes_control.sv:326]
	Parameter Width bound to: 32'b00000000000000000000000000100100 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000010000 
	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000101 
	Parameter DepthW bound to: 32'b00000000000000000000000000000101 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_sync.sv:45]
	Parameter SramAw bound to: 32'sb00000000000000000000000000001001 
	Parameter SramDw bound to: 32'sb00000000000000000000000000100000 
	Parameter Outstanding bound to: 32'sb00000000000000000000000000000001 
	Parameter ByteAccess bound to: 1'b1 
	Parameter ErrOnWrite bound to: 1'b0 
	Parameter ErrOnRead bound to: 1'b1 
	Parameter SramByte bound to: 32'sb00000000000000000000000000000100 
	Parameter DataBitWidth bound to: 32'sb00000000000000000000000000000010 
	Parameter ReqFifoWidth bound to: 32'sb00000000000000000000000000001101 
	Parameter RspFifoWidth bound to: 32'sb00000000000000000000000000100001 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_adapter_sram.sv:148]
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_adapter_sram.sv:269]
	Parameter InW bound to: 32 - type: integer 
	Parameter OutW bound to: 32 - type: integer 
	Parameter Width bound to: 32'sb00000000000000000000000001000000 
	Parameter PtrW bound to: 32'sb00000000000000000000000000000111 
	Parameter MaxW bound to: 32 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_packer.sv:62]
	Parameter BlockSize bound to: 512 - type: integer 
	Parameter BlockSizeBits bound to: 9 - type: integer 
	Parameter HashWordBits bound to: 5 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/hmac/rtl/hmac_core.sv:202]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/hmac/rtl/sha2.sv:181]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/hmac/rtl/sha2.sv:257]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/hmac/rtl/sha2_pad.sv:71]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/hmac/rtl/sha2_pad.sv:82]
INFO: [Synth 8-226] default block is never used [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/hmac/rtl/sha2_pad.sv:82]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/hmac/rtl/sha2_pad.sv:154]
	Parameter AW bound to: 12 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter DBW bound to: 4 - type: integer 
	Parameter DW bound to: 1 - type: integer 
	Parameter SWACCESS bound to: RW - type: string 
	Parameter RESVAL bound to: 1'b1 
	Parameter DW bound to: 5 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/hmac/rtl/hmac_reg_top.sv:1195]
WARNING: [Synth 8-6014] Unused sequential element in_process_reg was removed.  [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/hmac/rtl/hmac.sv:429]
WARNING: [Synth 8-6014] Unused sequential element initiated_reg was removed.  [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/hmac/rtl/hmac.sv:436]
	Parameter N_SOURCE bound to: 32'sb00000000000000000000000000110111 
	Parameter N_TARGET bound to: 32'sb00000000000000000000000000000001 
	Parameter FIND_MAX bound to: MATRIX - type: string 
	Parameter SRCW bound to: 32'sb00000000000000000000000000000110 
	Parameter MAX_PRIO bound to: 32'sb00000000000000000000000000000011 
	Parameter PRIOW bound to: 32'sb00000000000000000000000000000010 
	Parameter N_SOURCE bound to: 32'sb00000000000000000000000000110111 
	Parameter MAX_PRIO bound to: 32'sb00000000000000000000000000000011 
	Parameter ALGORITHM bound to: MATRIX - type: string 
	Parameter SRCW bound to: 32'b00000000000000000000000000000110 
	Parameter PRIOW bound to: 32'b00000000000000000000000000000010 
	Parameter MAX_PRIOW bound to: 32'b00000000000000000000000000000011 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/rv_plic/rtl/rv_plic_target.sv:32]
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/rv_plic/rtl/rv_plic_target.sv:33]
	Parameter N_SOURCE bound to: 32'sb00000000000000000000000000110111 
	Parameter AW bound to: 9 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter DBW bound to: 4 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/top_earlgrey/ip/rv_plic/rtl/autogen/rv_plic_reg_top.sv:7153]
INFO: [Common 17-14] Message 'Synth 8-294' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter AW bound to: 6 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter DBW bound to: 4 - type: integer 
	Parameter DW bound to: 6 - type: integer 
	Parameter SWACCESS bound to: RW - type: string 
	Parameter RESVAL bound to: 6'b000000 
	Parameter DW bound to: 6 - type: integer 
	Parameter SWACCESS bound to: RW - type: string 
	Parameter RESVAL bound to: 6'b000010 
	Parameter N bound to: 4 - type: integer 
	Parameter HReqPass bound to: 1'b1 
	Parameter HRspPass bound to: 1'b1 
	Parameter DReqPass bound to: 4'b1111 
	Parameter DRspPass bound to: 4'b1111 
	Parameter HReqDepth bound to: 4'b0000 
	Parameter HRspDepth bound to: 4'b0000 
	Parameter DReqDepth bound to: 16'b0000000000000000 
	Parameter DRspDepth bound to: 16'b0000000000000000 
	Parameter NWD bound to: 3 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_socket_1n.sv:58]
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_socket_1n.sv:59]
	Parameter ReqPass bound to: 1'b1 
	Parameter RspPass bound to: 1'b1 
	Parameter ReqDepth bound to: 4'b0000 
	Parameter RspDepth bound to: 4'b0000 
	Parameter SpareReqW bound to: 1 - type: integer 
	Parameter SpareRspW bound to: 1 - type: integer 
	Parameter REQFIFO_WIDTH bound to: 101 - type: integer 
	Parameter RSPFIFO_WIDTH bound to: 67 - type: integer 
	Parameter Width bound to: 101 - type: integer 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 32'b00000000000000000000000000000000 
	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000000 
	Parameter DepthW bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_sync.sv:32]
	Parameter Width bound to: 67 - type: integer 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 32'b00000000000000000000000000000000 
	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000000 
	Parameter DepthW bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_sync.sv:32]
	Parameter ReqPass bound to: 1'b1 
	Parameter RspPass bound to: 1'b1 
	Parameter ReqDepth bound to: 4'b0000 
	Parameter RspDepth bound to: 4'b0000 
	Parameter SpareReqW bound to: 3 - type: integer 
	Parameter SpareRspW bound to: 1 - type: integer 
	Parameter REQFIFO_WIDTH bound to: 103 - type: integer 
	Parameter RSPFIFO_WIDTH bound to: 67 - type: integer 
	Parameter Width bound to: 103 - type: integer 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 0 - type: integer 
	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000000 
	Parameter DepthW bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_sync.sv:32]
	Parameter M bound to: 3 - type: integer 
	Parameter HReqPass bound to: 3'b111 
	Parameter HRspPass bound to: 3'b111 
	Parameter HReqDepth bound to: 12'b000000000000 
	Parameter HRspDepth bound to: 12'b000000000000 
	Parameter DReqPass bound to: 1'b1 
	Parameter DRspPass bound to: 1'b1 
	Parameter DReqDepth bound to: 4'b0000 
	Parameter DRspDepth bound to: 4'b0000 
	Parameter IDW bound to: 8 - type: integer 
	Parameter STIDW bound to: 2 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_socket_m1.sv:44]
	Parameter N bound to: 3 - type: integer 
	Parameter DW bound to: 102 - type: integer 
	Parameter M bound to: 2 - type: integer 
	Parameter HReqPass bound to: 2'b00 
	Parameter HRspPass bound to: 2'b00 
	Parameter HReqDepth bound to: 8'b00100010 
	Parameter HRspDepth bound to: 8'b00100010 
	Parameter DReqPass bound to: 1'b0 
	Parameter DRspPass bound to: 1'b0 
	Parameter DReqDepth bound to: 4'b0010 
	Parameter DRspDepth bound to: 4'b0010 
	Parameter IDW bound to: 8 - type: integer 
	Parameter STIDW bound to: 1 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_socket_m1.sv:44]
	Parameter ReqPass bound to: 1'b0 
	Parameter RspPass bound to: 1'b0 
	Parameter ReqDepth bound to: 4'b0010 
	Parameter RspDepth bound to: 4'b0010 
	Parameter SpareReqW bound to: 1 - type: integer 
	Parameter SpareRspW bound to: 1 - type: integer 
	Parameter REQFIFO_WIDTH bound to: 101 - type: integer 
	Parameter RSPFIFO_WIDTH bound to: 67 - type: integer 
	Parameter Width bound to: 101 - type: integer 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000010 
	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000010 
	Parameter DepthW bound to: 32'b00000000000000000000000000000010 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_sync.sv:45]
	Parameter Width bound to: 67 - type: integer 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000010 
	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000010 
	Parameter DepthW bound to: 32'b00000000000000000000000000000010 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_sync.sv:45]
	Parameter N bound to: 2 - type: integer 
	Parameter DW bound to: 102 - type: integer 
	Parameter N bound to: 13 - type: integer 
	Parameter HReqPass bound to: 1'b1 
	Parameter HRspPass bound to: 1'b1 
	Parameter DReqPass bound to: 13'b1111111111111 
	Parameter DRspPass bound to: 13'b1111111111111 
	Parameter HReqDepth bound to: 4'b0000 
	Parameter HRspDepth bound to: 4'b0000 
	Parameter DReqDepth bound to: 52'b0000000000000000000000000000000000000000000000000000 
	Parameter DRspDepth bound to: 52'b0000000000000000000000000000000000000000000000000000 
	Parameter NWD bound to: 4 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_socket_1n.sv:58]
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_socket_1n.sv:59]
	Parameter ReqPass bound to: 1'b1 
	Parameter RspPass bound to: 1'b1 
	Parameter ReqDepth bound to: 4'b0000 
	Parameter RspDepth bound to: 4'b0000 
	Parameter SpareReqW bound to: 4 - type: integer 
	Parameter SpareRspW bound to: 1 - type: integer 
	Parameter REQFIFO_WIDTH bound to: 104 - type: integer 
	Parameter RSPFIFO_WIDTH bound to: 67 - type: integer 
	Parameter Width bound to: 104 - type: integer 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 0 - type: integer 
	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000000 
	Parameter DepthW bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_sync.sv:32]
	Parameter N bound to: 12 - type: integer 
	Parameter HReqPass bound to: 1'b0 
	Parameter HRspPass bound to: 1'b0 
	Parameter DReqPass bound to: 12'b000000000000 
	Parameter DRspPass bound to: 12'b000000000000 
	Parameter HReqDepth bound to: 4'b0010 
	Parameter HRspDepth bound to: 4'b0010 
	Parameter DReqDepth bound to: 48'b001000100010001000100010001000100010001000100010 
	Parameter DRspDepth bound to: 48'b001000100010001000100010001000100010001000100010 
	Parameter NWD bound to: 4 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_socket_1n.sv:58]
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_socket_1n.sv:59]
	Parameter ReqPass bound to: 1'b0 
	Parameter RspPass bound to: 1'b0 
	Parameter ReqDepth bound to: 4'b0010 
	Parameter RspDepth bound to: 4'b0010 
	Parameter SpareReqW bound to: 4 - type: integer 
	Parameter SpareRspW bound to: 1 - type: integer 
	Parameter REQFIFO_WIDTH bound to: 104 - type: integer 
	Parameter RSPFIFO_WIDTH bound to: 67 - type: integer 
	Parameter Width bound to: 104 - type: integer 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 2 - type: integer 
	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000010 
	Parameter DepthW bound to: 32'b00000000000000000000000000000010 
WARNING: [Synth 8-2898] ignoring assertion [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_fifo_sync.sv:45]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 12 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 24 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
WARNING: [Synth 8-7023] instance 'padctl' of module 'padctl' has 43 connections declared, but only 24 given [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/top_earlgrey/rtl/top_earlgrey_artys7.sv:88]
WARNING: [Synth 8-3331] design padctl has unconnected port cio_gpio_d2p[31]
WARNING: [Synth 8-3331] design padctl has unconnected port cio_gpio_d2p[30]
WARNING: [Synth 8-3331] design padctl has unconnected port cio_gpio_d2p[29]
WARNING: [Synth 8-3331] design padctl has unconnected port cio_gpio_d2p[28]
WARNING: [Synth 8-3331] design padctl has unconnected port cio_gpio_d2p[27]
WARNING: [Synth 8-3331] design padctl has unconnected port cio_gpio_d2p[26]
WARNING: [Synth 8-3331] design padctl has unconnected port cio_gpio_d2p[25]
WARNING: [Synth 8-3331] design padctl has unconnected port cio_gpio_d2p[24]
WARNING: [Synth 8-3331] design padctl has unconnected port cio_gpio_d2p[23]
WARNING: [Synth 8-3331] design padctl has unconnected port cio_gpio_d2p[22]
WARNING: [Synth 8-3331] design padctl has unconnected port cio_gpio_d2p[21]
WARNING: [Synth 8-3331] design padctl has unconnected port cio_gpio_d2p[20]
WARNING: [Synth 8-3331] design padctl has unconnected port cio_gpio_d2p[19]
WARNING: [Synth 8-3331] design padctl has unconnected port cio_gpio_d2p[18]
WARNING: [Synth 8-3331] design padctl has unconnected port cio_gpio_d2p[17]
WARNING: [Synth 8-3331] design padctl has unconnected port cio_gpio_d2p[16]
WARNING: [Synth 8-3331] design padctl has unconnected port cio_gpio_en_d2p[31]
WARNING: [Synth 8-3331] design padctl has unconnected port cio_gpio_en_d2p[30]
WARNING: [Synth 8-3331] design padctl has unconnected port cio_gpio_en_d2p[29]
WARNING: [Synth 8-3331] design padctl has unconnected port cio_gpio_en_d2p[28]
WARNING: [Synth 8-3331] design padctl has unconnected port cio_gpio_en_d2p[27]
WARNING: [Synth 8-3331] design padctl has unconnected port cio_gpio_en_d2p[26]
WARNING: [Synth 8-3331] design padctl has unconnected port cio_gpio_en_d2p[25]
WARNING: [Synth 8-3331] design padctl has unconnected port cio_gpio_en_d2p[24]
WARNING: [Synth 8-3331] design padctl has unconnected port cio_gpio_en_d2p[23]
WARNING: [Synth 8-3331] design padctl has unconnected port cio_gpio_en_d2p[22]
WARNING: [Synth 8-3331] design padctl has unconnected port cio_gpio_en_d2p[21]
WARNING: [Synth 8-3331] design padctl has unconnected port cio_gpio_en_d2p[20]
WARNING: [Synth 8-3331] design padctl has unconnected port cio_gpio_en_d2p[19]
WARNING: [Synth 8-3331] design padctl has unconnected port cio_gpio_en_d2p[18]
WARNING: [Synth 8-3331] design padctl has unconnected port cio_gpio_en_d2p[17]
WARNING: [Synth 8-3331] design padctl has unconnected port cio_gpio_en_d2p[16]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_param][2]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_param][1]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_param][0]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_size][1]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_size][0]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_address][31]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_address][30]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_address][29]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_address][28]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_address][27]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_address][26]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_address][25]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_address][24]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_address][23]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_address][22]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_address][21]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_address][20]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_address][19]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_address][18]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_address][17]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_address][16]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_address][15]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_address][14]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_address][13]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_address][12]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_address][11]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_address][10]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_address][9]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_address][8]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_address][7]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_address][6]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_address][5]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_address][4]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_address][3]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_address][2]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_address][1]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_address][0]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_mask][3]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_mask][2]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_mask][1]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_mask][0]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_data][31]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_data][30]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_data][29]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_data][28]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_data][27]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_data][26]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_data][25]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_data][24]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_data][23]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_data][22]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_data][21]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_data][20]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_data][19]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_data][18]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_data][17]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_data][16]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_data][15]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_data][14]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_data][13]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_data][12]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_data][11]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_data][10]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_data][9]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_data][8]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_data][7]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_data][6]
WARNING: [Synth 8-3331] design tlul_err_resp has unconnected port tl_h_i[a_data][5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1140.688 ; gain = 678.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1140.688 ; gain = 678.203
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1140.688 ; gain = 678.203
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
INFO: [Synth 8-5546] ROM "illegal_insn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_operator_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mult_en_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "div_en_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "multdiv_operator_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "multdiv_signed_mode_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_req_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_we_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "jump_in_dec_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_in_dec_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ctrl_busy_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "first_fetch_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "instr_req_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'dcsr_q_reg[stopcount]' into 'dcsr_q_reg[zero1]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_cs_registers.sv:572]
INFO: [Synth 8-4471] merging register 'dcsr_q_reg[stoptime]' into 'dcsr_q_reg[zero1]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_cs_registers.sv:572]
INFO: [Synth 8-4471] merging register 'dcsr_q_reg[zero0]' into 'dcsr_q_reg[zero1]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_cs_registers.sv:572]
INFO: [Synth 8-4471] merging register 'dcsr_q_reg[mprven]' into 'dcsr_q_reg[zero1]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_cs_registers.sv:572]
INFO: [Synth 8-4471] merging register 'dcsr_q_reg[nmip]' into 'dcsr_q_reg[zero1]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_cs_registers.sv:572]
INFO: [Synth 8-5546] ROM "mstatus_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mie_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcsr_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mscratch_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mepc_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcause_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtval_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch0_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch1_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcountinhibit_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'dmcontrol_q_reg[ackhavereset]' into 'dmcontrol_q_reg[hartreset]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/pulp_riscv_dbg/src/dm_csrs.sv:536]
INFO: [Synth 8-4471] merging register 'dmcontrol_q_reg[zero1]' into 'dmcontrol_q_reg[hartreset]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/pulp_riscv_dbg/src/dm_csrs.sv:536]
INFO: [Synth 8-4471] merging register 'dmcontrol_q_reg[hasel]' into 'dmcontrol_q_reg[hartreset]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/pulp_riscv_dbg/src/dm_csrs.sv:536]
INFO: [Synth 8-4471] merging register 'dmcontrol_q_reg[setresethaltreq]' into 'dmcontrol_q_reg[hartreset]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/pulp_riscv_dbg/src/dm_csrs.sv:536]
INFO: [Synth 8-4471] merging register 'dmcontrol_q_reg[clrresethaltreq]' into 'dmcontrol_q_reg[hartreset]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/pulp_riscv_dbg/src/dm_csrs.sv:536]
INFO: [Synth 8-4471] merging register 'sbcs_q_reg[sbaccess128]' into 'dmcontrol_q_reg[hartreset]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/pulp_riscv_dbg/src/dm_csrs.sv:580]
INFO: [Synth 8-4471] merging register 'sbcs_q_reg[sbaccess64]' into 'dmcontrol_q_reg[hartreset]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/pulp_riscv_dbg/src/dm_csrs.sv:580]
INFO: [Synth 8-4471] merging register 'sbcs_q_reg[sbaccess16]' into 'dmcontrol_q_reg[hartreset]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/pulp_riscv_dbg/src/dm_csrs.sv:580]
INFO: [Synth 8-4471] merging register 'sbcs_q_reg[sbaccess8]' into 'dmcontrol_q_reg[hartreset]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/pulp_riscv_dbg/src/dm_csrs.sv:580]
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'dm_sba'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'dm_mem'
INFO: [Synth 8-802] inferred FSM for state register 'tap_state_q_reg' in module 'dmi_jtag_tap'
INFO: [Synth 8-5544] ROM "update_ir" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_ir" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "capture_ir" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "capture_dr_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "update_dr_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_dr_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "test_logic_reset_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'dmi_jtag'
INFO: [Synth 8-802] inferred FSM for state register 'st_reg' in module 'prim_generic_flash'
INFO: [Synth 8-802] inferred FSM for state register 'st_reg' in module 'spi_fwm_txf_ctrl'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_socket_1n.sv:109]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_socket_1n.sv:109]
INFO: [Synth 8-802] inferred FSM for state register 'aes_ctrl_cs_reg' in module 'aes_control'
INFO: [Synth 8-5544] ROM "key_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'st_q_reg' in module 'hmac_core'
INFO: [Synth 8-5544] ROM "sel_rdata" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'st_q_reg' in module 'sha2_pad'
INFO: [Synth 8-5544] ROM "sel_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'fifo_st_q_reg' in module 'sha2'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_socket_1n.sv:109]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_socket_1n.sv:109]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/tlul/rtl/tlul_socket_1n.sv:109]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[1]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_register_file_latch.sv:61]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[2]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_register_file_latch.sv:61]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[3]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_register_file_latch.sv:61]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[4]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_register_file_latch.sv:61]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[5]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_register_file_latch.sv:61]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[6]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_register_file_latch.sv:61]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[7]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_register_file_latch.sv:61]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[8]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_register_file_latch.sv:61]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[9]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_register_file_latch.sv:61]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[10]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_register_file_latch.sv:61]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[11]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_register_file_latch.sv:61]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[12]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_register_file_latch.sv:61]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[13]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_register_file_latch.sv:61]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[14]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_register_file_latch.sv:61]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[15]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_register_file_latch.sv:61]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[16]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_register_file_latch.sv:61]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[17]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_register_file_latch.sv:61]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[18]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_register_file_latch.sv:61]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[19]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_register_file_latch.sv:61]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[20]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_register_file_latch.sv:61]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[21]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_register_file_latch.sv:61]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[22]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_register_file_latch.sv:61]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[23]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_register_file_latch.sv:61]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[24]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_register_file_latch.sv:61]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[25]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_register_file_latch.sv:61]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[26]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_register_file_latch.sv:61]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[27]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_register_file_latch.sv:61]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[28]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_register_file_latch.sv:61]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[29]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_register_file_latch.sv:61]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[30]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_register_file_latch.sv:61]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[31]' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/vendor/lowrisc_ibex/rtl/ibex_register_file_latch.sv:61]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
                    Read |                              001 |                              001
                WaitRead |                              010 |                              011
                   Write |                              011 |                              010
               WaitWrite |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'dm_sba'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                  Resume |                               01 |                               10
                      Go |                               10 |                               01
            CmdExecuting |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'dm_mem'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             RunTestIdle |                 0000000000000001 |                             0001
            SelectDrScan |                 0000000000000010 |                             0010
            SelectIrScan |                 0000000000000100 |                             1001
          TestLogicReset |                 0000000000001000 |                             0000
               CaptureIr |                 0000000000010000 |                             1010
                 ShiftIr |                 0000000000100000 |                             1011
                 Exit1Ir |                 0000000001000000 |                             1100
                 PauseIr |                 0000000010000000 |                             1101
                 Exit2Ir |                 0000000100000000 |                             1110
                UpdateIr |                 0000001000000000 |                             1111
               CaptureDr |                 0000010000000000 |                             0011
                 ShiftDr |                 0000100000000000 |                             0100
                 Exit1Dr |                 0001000000000000 |                             0101
                 PauseDr |                 0010000000000000 |                             0110
                 Exit2Dr |                 0100000000000000 |                             0111
                UpdateDr |                 1000000000000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tap_state_q_reg' using encoding 'one-hot' in module 'dmi_jtag_tap'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                              000
                    Read |                               01 |                              001
           WaitReadValid |                               10 |                              010
                   Write |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'dmi_jtag'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 StReset |                              000 |                              000
                  StInit |                              001 |                              001
                  StIdle |                              010 |                              010
              StHostRead |                              011 |                              011
                  StRead |                              100 |                              100
                  StProg |                              101 |                              101
                 StErase |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_reg' using encoding 'sequential' in module 'prim_generic_flash'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_st_next_reg' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/spi_device/rtl/spi_fwm_txf_ctrl.sv:103]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_st_next_reg' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/spi_device/rtl/spi_fwm_txf_ctrl.sv:103]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  StIdle |                            00001 |                              000
                  StRead |                            00010 |                              001
                 StLatch |                            00100 |                              010
                  StPush |                            01000 |                              011
                StUpdate |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_reg' using encoding 'one-hot' in module 'spi_fwm_txf_ctrl'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_st_next_reg' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/spi_device/rtl/spi_fwm_txf_ctrl.sv:103]
INFO: [Synth 8-3971] The signal "prim_generic_ram_2p:/mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                    INIT |                               01 |                               01
                   ROUND |                               10 |                               10
                  FINISH |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'aes_ctrl_cs_reg' using encoding 'sequential' in module 'aes_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  StIdle |                          0000001 |                              000
                  StIPad |                          0000010 |                              001
                   StMsg |                          0000100 |                              010
              StWaitResp |                          0001000 |                              100
                  StDone |                          0010000 |                              110
         StPushToMsgFifo |                          0100000 |                              011
                  StOPad |                          1000000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_q_reg' using encoding 'one-hot' in module 'hmac_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  StIdle |                              000 |                              000
           StFifoReceive |                              001 |                              001
                 StPad80 |                              010 |                              010
                 StPad00 |                              011 |                              011
                 StLenHi |                              100 |                              100
                 StLenLo |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_q_reg' using encoding 'sequential' in module 'sha2_pad'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FifoIdle |                               00 |                               00
        FifoLoadFromFifo |                               01 |                               01
                FifoWait |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fifo_st_q_reg' using encoding 'sequential' in module 'sha2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:09 ; elapsed = 00:01:07 . Memory (MB): peak = 1250.918 ; gain = 788.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |muxpart__178_prim_generic_rom |           1|     65504|
|2     |prim_generic_rom__GB1         |           1|        34|
|3     |top_earlgrey__GCB0            |           1|     35737|
|4     |rv_dm                         |           1|     12945|
|5     |top_earlgrey__GCB2            |           1|     35975|
|6     |top_earlgrey__GCB3            |           1|     25493|
|7     |top_earlgrey__GCB4            |           1|     29384|
|8     |top_earlgrey__GCB5            |           1|     31107|
|9     |clkgen_xil7series__GC0        |           1|         4|
|10    |padctl                        |           1|        31|
+------+------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 13    
	  33 Input     64 Bit       Adders := 1     
	   2 Input     59 Bit       Adders := 2     
	   2 Input     34 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 13    
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
	   4 Input     12 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 9     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 12    
	   2 Input      8 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 5     
	   3 Input      6 Bit       Adders := 4     
	  32 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 11    
	   3 Input      5 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 41    
	   3 Input      4 Bit       Adders := 8     
	   3 Input      3 Bit       Adders := 10    
	   2 Input      3 Bit       Adders := 9     
	   3 Input      2 Bit       Adders := 192   
	   2 Input      2 Bit       Adders := 254   
	   3 Input      1 Bit       Adders := 60    
+---XORs : 
	   2 Input    512 Bit         XORs := 3     
	   2 Input     33 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 44    
	   3 Input     32 Bit         XORs := 5     
	   2 Input     12 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 89    
	   4 Input      8 Bit         XORs := 32    
	   2 Input      6 Bit         XORs := 2     
	   2 Input      5 Bit         XORs := 3     
	   2 Input      4 Bit         XORs := 4     
	   2 Input      3 Bit         XORs := 16    
	   2 Input      2 Bit         XORs := 145   
	   2 Input      1 Bit         XORs := 312   
	   4 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 8     
	  14 Input      1 Bit         XORs := 4     
	  11 Input      1 Bit         XORs := 4     
	  13 Input      1 Bit         XORs := 4     
	  10 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 2     
	  12 Input      1 Bit         XORs := 2     
+---XORs : 
	               10 Bit    Wide XORs := 1     
	                8 Bit    Wide XORs := 1     
	                7 Bit    Wide XORs := 2     
+---Registers : 
	              102 Bit    Registers := 3     
	              101 Bit    Registers := 7     
	               67 Bit    Registers := 10    
	               64 Bit    Registers := 38    
	               55 Bit    Registers := 3     
	               41 Bit    Registers := 1     
	               39 Bit    Registers := 2     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 8     
	               32 Bit    Registers := 150   
	               31 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 16    
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 10    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 17    
	                8 Bit    Registers := 46    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 73    
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 63    
	                3 Bit    Registers := 48    
	                2 Bit    Registers := 159   
	                1 Bit    Registers := 1014  
+---RAMs : 
	            2048K Bit         RAMs := 2     
	             512K Bit         RAMs := 1     
	              19K Bit         RAMs := 1     
	              576 Bit         RAMs := 1     
	              512 Bit         RAMs := 2     
	              256 Bit         RAMs := 2     
	              208 Bit         RAMs := 1     
	              202 Bit         RAMs := 42    
	              164 Bit         RAMs := 1     
	              136 Bit         RAMs := 1     
	              134 Bit         RAMs := 43    
	               64 Bit         RAMs := 3     
	               26 Bit         RAMs := 8     
	                8 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    102 Bit        Muxes := 32    
	   2 Input    101 Bit        Muxes := 7     
	   2 Input     67 Bit        Muxes := 10    
	   2 Input     64 Bit        Muxes := 99    
	   7 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 2     
	   5 Input     64 Bit        Muxes := 2     
	   2 Input     55 Bit        Muxes := 2     
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     41 Bit        Muxes := 4     
	   3 Input     34 Bit        Muxes := 2     
	   8 Input     34 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 5     
	   4 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 11    
	   8 Input     33 Bit        Muxes := 1     
	   4 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 339   
	  10 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 39    
	   3 Input     32 Bit        Muxes := 6     
	  11 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	  17 Input     32 Bit        Muxes := 1     
	  21 Input     32 Bit        Muxes := 1     
	  20 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 6     
	   2 Input     21 Bit        Muxes := 3     
	   2 Input     17 Bit        Muxes := 3     
	   4 Input     17 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 38    
	   4 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 18    
	   4 Input     12 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	  32 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 16    
	   2 Input      8 Bit        Muxes := 87    
	   5 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 34    
	   2 Input      7 Bit        Muxes := 10    
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 84    
	  11 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  56 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 33    
	   8 Input      5 Bit        Muxes := 2     
	  10 Input      5 Bit        Muxes := 1     
	  20 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	  40 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 110   
	   4 Input      4 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	  14 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 97    
	   7 Input      3 Bit        Muxes := 4     
	   9 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 8     
	  12 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 3     
	  11 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 852   
	   4 Input      2 Bit        Muxes := 11    
	  12 Input      2 Bit        Muxes := 6     
	  20 Input      2 Bit        Muxes := 2     
	  11 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 4     
	   8 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 10    
	  17 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2922  
	   7 Input      1 Bit        Muxes := 79    
	   6 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 21    
	  10 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 107   
	   3 Input      1 Bit        Muxes := 18    
	   8 Input      1 Bit        Muxes := 13    
	  20 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 20    
	  19 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 16    
	  40 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 2     
	  64 Input      1 Bit        Muxes := 1     
	  55 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module prim_fifo_sync__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module dm_csrs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 10    
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 18    
	   7 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 18    
	  10 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 84    
	   7 Input      1 Bit        Muxes := 19    
	   6 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 1     
Module dm_sba 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 3     
Module tlul_adapter_host 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module debug_rom 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module dm_mem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 29    
	   5 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 20    
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module prim_generic_clock_mux2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dmi_jtag_tap 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 16    
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 4     
Module prim_flop_2sync__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module prim_flop_2sync 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module prim_fifo_async 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      3 Bit         XORs := 2     
	   2 Input      2 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 3     
+---RAMs : 
	              164 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 2     
Module prim_flop_2sync__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module prim_flop_2sync__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module prim_fifo_async__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      3 Bit         XORs := 2     
	   2 Input      2 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 3     
+---RAMs : 
	              136 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 2     
Module dmi_jtag 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module tlul_err__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module prim_fifo_sync__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	               26 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module tlul_adapter_sram 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module rv_dm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module prim_generic_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ibex_fetch_fifo 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 11    
Module ibex_prefetch_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ibex_compressed_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module ibex_if_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module ibex_register_file 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ibex_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      5 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 1     
	  20 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  12 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	  12 Input      2 Bit        Muxes := 6     
	  20 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 18    
	  19 Input      1 Bit        Muxes := 2     
Module ibex_controller 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  11 Input     32 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   7 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibex_id_stage 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   5 Input      1 Bit        Muxes := 5     
Module ibex_multdiv_fast 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   3 Input     34 Bit        Muxes := 2     
	   8 Input     34 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 5     
	   4 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
	   8 Input     33 Bit        Muxes := 1     
	   4 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   8 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module ibex_alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ibex_ex_block 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibex_load_store_unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 8     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 1     
Module ibex_cs_registers 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 11    
+---Registers : 
	               64 Bit    Registers := 32    
	               32 Bit    Registers := 9     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 43    
	  17 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 49    
	   3 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 4     
	  21 Input     32 Bit        Muxes := 1     
	  32 Input     11 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  40 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 6     
	  17 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  40 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 9     
	  17 Input      1 Bit        Muxes := 1     
Module ibex_core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rv_core_ibex 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tlul_err__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module tlul_adapter_reg__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module prim_subreg__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_subreg__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_subreg__parameterized8__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_subreg__parameterized8__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_subreg__parameterized8__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_subreg__parameterized8__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module gpio_reg_top 
Detailed RTL Component Info : 
+---Muxes : 
	  15 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
Module tlul_err__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module prim_fifo_sync__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	               26 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module tlul_adapter_sram__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module rv_plic_gateway 
Detailed RTL Component Info : 
+---Registers : 
	               55 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 55    
Module tlul_err__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module tlul_adapter_reg__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized24__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__23 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__24 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__25 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__26 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__27 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__28 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__29 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__30 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__31 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__32 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__33 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__34 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__35 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__36 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__37 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__38 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__39 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__40 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__41 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__42 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__43 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__44 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__45 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__46 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__47 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__48 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__49 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__50 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__51 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__52 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__53 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__54 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized1__55 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized0__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized1__56 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized0__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rv_plic_reg_top 
Detailed RTL Component Info : 
+---Muxes : 
	  64 Input      1 Bit        Muxes := 1     
Module rv_plic_target 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  56 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1761  
	  55 Input      1 Bit        Muxes := 1     
Module rv_plic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     55 Bit        Muxes := 2     
Module tlul_err__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module tlul_adapter_reg__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized16__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module prim_subreg__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module prim_subreg__parameterized8__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_subreg__parameterized8__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_subreg__parameterized21__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_subreg__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_subreg__parameterized0__144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module rv_timer_reg_top 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      1 Bit        Muxes := 1     
Module timer_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
Module prim_flop_2sync__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_flop_2sync__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_flop_2sync__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_flop_2sync__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_pulse_sync__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_flop_2sync__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_pulse_sync 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_generic_clock_mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module spi_fwmode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module prim_flop_2sync__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module prim_flop_2sync__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module prim_fifo_async__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
	   2 Input      3 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                4 Bit    Registers := 3     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
Module prim_flop_2sync__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module prim_flop_2sync__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module prim_fifo_async__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
	   2 Input      3 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                4 Bit    Registers := 3     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
Module spi_fwm_rxf_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 3     
Module spi_fwm_txf_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 6     
Module prim_arbiter 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module prim_fifo_sync__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---RAMs : 
	                8 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module tlul_err__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module prim_fifo_sync__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	               26 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module tlul_adapter_sram__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module prim_generic_ram_2p 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 2     
+---RAMs : 
	              19K Bit         RAMs := 1     
Module prim_secded_39_32_enc__1 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	  15 Input      1 Bit         XORs := 1     
	  14 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 2     
	  13 Input      1 Bit         XORs := 1     
	  10 Input      1 Bit         XORs := 1     
Module prim_secded_39_32_dec__1 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 33    
	   9 Input      1 Bit         XORs := 1     
	  15 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 1     
	  13 Input      1 Bit         XORs := 1     
	  10 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 1     
+---XORs : 
	                7 Bit    Wide XORs := 1     
Module prim_secded_39_32_enc 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	  15 Input      1 Bit         XORs := 1     
	  14 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 2     
	  13 Input      1 Bit         XORs := 1     
	  10 Input      1 Bit         XORs := 1     
Module prim_secded_39_32_dec 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 33    
	   9 Input      1 Bit         XORs := 1     
	  15 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 1     
	  13 Input      1 Bit         XORs := 1     
	  10 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 1     
+---XORs : 
	                7 Bit    Wide XORs := 1     
Module prim_ram_2p_adv 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_fifo_sync__parameterized10__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	              102 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input    102 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module prim_fifo_sync__parameterized9__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               67 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     67 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module tlul_err_resp__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module prim_fifo_sync__parameterized8__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	              101 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input    101 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module prim_fifo_sync__parameterized9__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               67 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     67 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module prim_fifo_sync__parameterized8__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	              101 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input    101 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module prim_fifo_sync__parameterized9__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               67 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     67 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module tlul_socket_1n__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module tlul_err__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module tlul_adapter_reg__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module prim_subreg__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module prim_subreg__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module prim_subreg__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module prim_subreg__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module prim_subreg__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module prim_subreg__parameterized0__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized1__59 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized0__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module prim_subreg__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module prim_subreg__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module prim_subreg__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module prim_subreg__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module prim_subreg__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module prim_subreg__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module prim_subreg__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module prim_subreg__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module spi_device_reg_top 
Detailed RTL Component Info : 
+---Muxes : 
	  12 Input      1 Bit        Muxes := 1     
Module spi_device 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module tlul_err__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module tlul_adapter_reg__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module prim_subreg__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module prim_subreg__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module prim_subreg__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module prim_subreg__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module prim_subreg__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module prim_subreg__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module prim_subreg__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module prim_subreg__parameterized0__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized1__57 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module prim_subreg__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module prim_subreg__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module prim_subreg__parameterized1__58 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized0__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module prim_subreg__parameterized0__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module uart_reg_top 
Detailed RTL Component Info : 
+---Muxes : 
	  12 Input      1 Bit        Muxes := 1     
Module prim_fifo_sync__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module prim_flop_2sync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	               10 Bit    Wide XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 10    
Module prim_fifo_sync__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module uart_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 2     
Module tlul_err_resp__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module tlul_socket_1n__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module prim_arbiter__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input    102 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module prim_fifo_sync__parameterized16__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              202 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized17__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_arbiter__parameterized1__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    102 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module prim_fifo_sync__parameterized16__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              202 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized17__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized16__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              202 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized17__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_arbiter__parameterized0__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input    102 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module prim_arbiter__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input    102 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module tlul_err_resp__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module tlul_socket_1n__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prim_fifo_sync__parameterized16__20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              202 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized17__21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_arbiter__parameterized1__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    102 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module prim_fifo_sync__parameterized16__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              202 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized17__20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized16__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              202 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized17__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized16__23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              202 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized17__24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_arbiter__parameterized1__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    102 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module prim_fifo_sync__parameterized16__22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              202 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized17__23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized16__21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              202 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized17__22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized16__26 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              202 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized17__27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_arbiter__parameterized1__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    102 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module prim_fifo_sync__parameterized16__25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              202 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized17__26 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized16__24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              202 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized17__25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized16__29 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              202 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized17__30 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_arbiter__parameterized1__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    102 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module prim_fifo_sync__parameterized16__28 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              202 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized17__29 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized16__27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              202 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized17__28 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized16__32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              202 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized17__33 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_arbiter__parameterized1__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    102 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module prim_fifo_sync__parameterized16__31 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              202 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized17__32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized16__30 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              202 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized17__31 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized16__35 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              202 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized17__36 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_arbiter__parameterized1__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    102 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module prim_fifo_sync__parameterized16__34 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              202 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized17__35 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized16__33 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              202 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized17__34 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized16__38 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              202 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized17__39 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_arbiter__parameterized1__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    102 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module prim_fifo_sync__parameterized16__37 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              202 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized17__38 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized16__36 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              202 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized17__37 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized16__41 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              202 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized17__42 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_arbiter__parameterized1__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    102 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module prim_fifo_sync__parameterized16__40 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              202 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized17__41 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized16__39 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              202 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized17__40 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized16__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              202 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized17__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_arbiter__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    102 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module prim_fifo_sync__parameterized16__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              202 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized17__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              202 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized17__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              208 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module tlul_err_resp__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module prim_fifo_sync__parameterized16__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              202 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized17__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized16__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              202 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized17__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized16__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              202 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized17__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized16__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              202 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized17__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized16__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              202 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized17__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized16__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              202 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized17__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized16__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              202 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized17__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized16__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              202 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized17__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized16__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              202 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized17__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized16__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              202 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized17__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized16__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              202 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized17__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized16__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              202 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized17__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	              134 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module tlul_socket_1n__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xbar_main 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
Module prim_fifo_sync__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	                2 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module prim_generic_ram_1p__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	            2048K Bit         RAMs := 1     
Module prim_generic_flash__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 18    
Module prim_fifo_sync__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module prim_generic_ram_1p__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	            2048K Bit         RAMs := 1     
Module prim_generic_flash 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 18    
Module flash_phy 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized10__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	              102 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input    102 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module prim_fifo_sync__parameterized9__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               67 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     67 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module tlul_err_resp__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module prim_fifo_sync__parameterized8__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	              101 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input    101 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module prim_fifo_sync__parameterized9__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               67 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     67 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module prim_fifo_sync__parameterized8__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	              101 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input    101 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module prim_fifo_sync__parameterized9__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               67 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     67 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module prim_fifo_sync__parameterized8__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	              101 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input    101 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module prim_fifo_sync__parameterized9__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               67 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     67 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module tlul_socket_1n__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module tlul_err__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module tlul_adapter_reg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module prim_subreg__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module prim_subreg__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module prim_subreg__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module prim_subreg__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module prim_subreg__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module prim_subreg__parameterized0__151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__152 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__154 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__156 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prim_subreg__parameterized0__158 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__159 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module prim_subreg__parameterized8__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_subreg__parameterized17__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module prim_subreg__parameterized17__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module prim_subreg__parameterized17__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module prim_subreg__parameterized17__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module prim_subreg__parameterized17__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module prim_subreg__parameterized17__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module prim_subreg__parameterized17__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module prim_subreg__parameterized17__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module prim_subreg__parameterized0__160 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__161 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__162 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__163 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized18__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module prim_subreg__parameterized18__2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module prim_subreg__parameterized0__164 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__165 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__166 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__167 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized18__3 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module prim_subreg__parameterized18__4 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module prim_subreg__parameterized0__168 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__169 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__170 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__171 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized18__5 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module prim_subreg__parameterized18__6 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module prim_subreg__parameterized0__172 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__173 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__174 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__175 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized18__7 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module prim_subreg__parameterized18__8 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module prim_subreg__parameterized0__176 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__177 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__178 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__179 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized18__9 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module prim_subreg__parameterized18__10 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module prim_subreg__parameterized0__180 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__181 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__182 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__183 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized18__11 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module prim_subreg__parameterized18__12 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module prim_subreg__parameterized0__184 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__185 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__186 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__187 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized18__13 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module prim_subreg__parameterized18__14 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module prim_subreg__parameterized0__188 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__189 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__190 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__191 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized18__15 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module prim_subreg__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module prim_subreg__parameterized0__192 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__193 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__194 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized17__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module prim_subreg__parameterized0__195 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__196 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__197 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__198 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_subreg__parameterized19__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module prim_subreg__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module flash_ctrl_reg_top 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 1     
Module tlul_err__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module prim_fifo_sync__parameterized2__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	               26 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized3__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module tlul_adapter_sram__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module prim_fifo_sync__parameterized11__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 2     
Module flash_prog_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10    
Module tlul_err__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module prim_fifo_sync__parameterized2__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	               26 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized3__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module tlul_adapter_sram__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module prim_fifo_sync__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 2     
Module flash_rd_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module flash_erase_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module flash_mp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 9     
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module flash_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     17 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module tlul_err__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module prim_fifo_sync__parameterized2__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	               26 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized3__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module tlul_adapter_sram__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module tlul_err__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module tlul_adapter_reg__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized22__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_subreg__parameterized22__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_subreg__parameterized22__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_subreg__parameterized22__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_subreg__parameterized22__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_subreg__parameterized22__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_subreg__parameterized22__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_subreg__parameterized22__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_subreg__parameterized22__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_subreg__parameterized22__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_subreg__parameterized22__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_subreg__parameterized22__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_subreg__parameterized0__145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module prim_subreg__parameterized0__146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__148 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__150 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized24__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module aes_reg_top 
Detailed RTL Component Info : 
+---Muxes : 
	  20 Input     32 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 1     
Module aes_sbox_lut__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module aes_sbox_lut__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module aes_sbox_lut__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module aes_sbox_lut__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module aes_sbox_lut__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module aes_sbox_lut__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module aes_sbox_lut__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module aes_sbox_lut__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module aes_sbox_lut__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module aes_sbox_lut__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module aes_sbox_lut__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module aes_sbox_lut__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module aes_sbox_lut__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module aes_sbox_lut__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module aes_sbox_lut__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module aes_sbox_lut 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module aes_shift_rows 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
Module aes_mix_single_column__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 9     
	   4 Input      8 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 27    
Module aes_mix_single_column__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 9     
	   4 Input      8 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 27    
Module aes_mix_single_column__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 9     
	   4 Input      8 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 27    
Module aes_mix_single_column__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 9     
	   4 Input      8 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 27    
Module aes_sbox_lut__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module aes_sbox_lut__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module aes_sbox_lut__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module aes_sbox_lut__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module aes_key_expand 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 18    
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 57    
	   4 Input     32 Bit        Muxes := 7     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module aes_mix_single_column__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 9     
	   4 Input      8 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 27    
Module aes_mix_single_column__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 9     
	   4 Input      8 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 27    
Module aes_mix_single_column__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 9     
	   4 Input      8 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 27    
Module aes_mix_single_column 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 9     
	   4 Input      8 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 27    
Module aes_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 18    
Module aes_core 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 16    
+---Registers : 
	               32 Bit    Registers := 20    
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 16    
	   4 Input      8 Bit        Muxes := 32    
	   4 Input      3 Bit        Muxes := 1     
Module prim_generic_ram_1p 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module tlul_err__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module prim_fifo_sync__parameterized2__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	               26 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized3__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module tlul_adapter_sram__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module tlul_err 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module tlul_adapter_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module prim_subreg__parameterized27__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized27__2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized27__3 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized27__4 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized27__5 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized27__6 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized27__7 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized27__8 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized27__9 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized27__10 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized27__11 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized27__12 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized27__13 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized27__14 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized27__15 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized27__16 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized27__17 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized27__18 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized27__19 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized27__20 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized27__21 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized27__22 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized27__23 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized27__24 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized27__25 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized27__26 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized27__27 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized27__28 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized27__29 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized27__30 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized27__31 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized28__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized28__2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized28__3 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized28__4 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized28__5 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized28__6 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized28__7 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized28__8 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized28__9 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized28__10 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized28__11 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized28__12 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized28__13 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized28__14 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized28__15 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized28__16 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized28__17 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized28__18 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized28__19 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized28__20 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized28__21 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized28__22 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized28__23 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized28__24 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized28__25 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized28__26 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized28__27 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized28__28 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized28__29 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized28__30 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized28__31 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module prim_subreg__parameterized28 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module pinmux_reg_top 
Detailed RTL Component Info : 
+---Muxes : 
	  15 Input      1 Bit        Muxes := 1     
Module prim_fifo_sync__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---RAMs : 
	              576 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 2     
Module tlul_err__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module prim_fifo_sync__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---RAMs : 
	               26 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module prim_fifo_sync__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module tlul_adapter_sram__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module prim_packer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	  32 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module hmac_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     59 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input    512 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 5     
Module sha2_pad 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     59 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 3     
Module sha2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 9     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input    512 Bit         XORs := 1     
	   3 Input     32 Bit         XORs := 5     
	   2 Input     32 Bit         XORs := 17    
+---Registers : 
	               32 Bit    Registers := 32    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 74    
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
Module prim_fifo_sync__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	              102 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input    102 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module prim_fifo_sync__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               67 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     67 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module tlul_err_resp 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module prim_fifo_sync__parameterized8__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	              101 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input    101 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module prim_fifo_sync__parameterized9__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               67 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     67 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module prim_fifo_sync__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	              101 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input    101 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module prim_fifo_sync__parameterized9__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               67 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     67 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module tlul_socket_1n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module tlul_err__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module tlul_adapter_reg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module prim_subreg__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module prim_subreg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module prim_subreg__parameterized0__199 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__200 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__201 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__202 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0__203 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized9__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg__parameterized22__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_subreg__parameterized22__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_subreg__parameterized22__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_subreg__parameterized22__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_subreg__parameterized22__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_subreg__parameterized22__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_subreg__parameterized22__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_subreg__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_subreg__parameterized9__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module hmac_reg_top 
Detailed RTL Component Info : 
+---Muxes : 
	  26 Input      1 Bit        Muxes := 1     
Module hmac 
Detailed RTL Component Info : 
+---Adders : 
	  33 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 8     
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module top_earlgrey 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module padctl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "mult_en_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "div_en_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_req_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_we_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "jump_in_dec_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_in_dec_o" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP mac_res_signed, operation Mode is: C+A*B.
DSP Report: operator mac_res_signed is absorbed into DSP mac_res_signed.
DSP Report: operator mac_res_signed0 is absorbed into DSP mac_res_signed.
INFO: [Synth 8-5546] ROM "mstatus_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mie_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mscratch_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mepc_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcause_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtval_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcsr_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch0_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch1_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcountinhibit_we" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_opcode][2] driven by constant 1
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_opcode][1] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_opcode][0] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_param][2] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_param][1] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_param][0] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_size][1] driven by constant 1
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_size][0] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_source][7] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_source][6] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_source][5] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_source][4] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_source][3] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_source][2] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_source][1] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_address][1] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_address][0] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_mask][3] driven by constant 1
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_mask][2] driven by constant 1
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_mask][1] driven by constant 1
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_mask][0] driven by constant 1
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_data][31] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_data][30] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_data][29] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_data][28] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_data][27] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_data][26] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_data][25] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_data][24] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_data][23] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_data][22] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_data][21] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_data][20] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_data][19] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_data][18] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_data][17] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_data][16] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_data][15] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_data][14] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_data][13] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_data][12] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_data][11] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_data][10] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_data][9] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_data][8] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_data][7] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_data][6] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_data][5] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_data][4] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_data][3] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_data][2] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_data][1] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_data][0] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_user][rsvd1][6] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_user][rsvd1][5] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_user][rsvd1][4] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_user][rsvd1][3] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_user][rsvd1][2] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_user][rsvd1][1] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_user][rsvd1][0] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_corei_h_h2d[a_user][parity_en] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_user][parity][7] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_user][parity][6] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_user][parity][5] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_user][parity][4] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_user][parity][3] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_user][parity][2] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_user][parity][1] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_i_o[a_user][parity][0] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_corei_h_h2d[d_ready] driven by constant 1
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_d_o[a_opcode][1] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_d_o[a_param][2] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_d_o[a_param][1] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_d_o[a_param][0] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_d_o[a_size][1] driven by constant 1
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_d_o[a_size][0] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_d_o[a_source][7] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_d_o[a_source][6] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_d_o[a_source][5] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_d_o[a_source][4] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_d_o[a_source][3] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_d_o[a_source][2] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_d_o[a_source][1] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_d_o[a_address][1] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_d_o[a_address][0] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_d_o[a_user][rsvd1][6] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_d_o[a_user][rsvd1][5] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_d_o[a_user][rsvd1][4] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_d_o[a_user][rsvd1][3] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_d_o[a_user][rsvd1][2] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_d_o[a_user][rsvd1][1] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_d_o[a_user][rsvd1][0] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_cored_h_h2d[a_user][parity_en] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_d_o[a_user][parity][7] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_d_o[a_user][parity][6] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_d_o[a_user][parity][5] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_d_o[a_user][parity][4] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_d_o[a_user][parity][3] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_d_o[a_user][parity][2] driven by constant 0
WARNING: [Synth 8-3917] design top_earlgrey__GCB0 has port tl_d_o[a_user][parity][1] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[31][33]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[31][36]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[30][33]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[30][36]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[29][33]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[29][36]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[28][33]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[28][36]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[27][33]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[27][36]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[26][33]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[26][36]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[25][33]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[25][36]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[24][33]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[24][36]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[23][33]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[23][36]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[22][33]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[22][36]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[21][33]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[21][36]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[20][33]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[20][36]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[19][33]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[19][36]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[18][33]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[18][36]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[17][33]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[17][36]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[16][33]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[16][36]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[15][33]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[15][36]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[14][33]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[14][36]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[13][33]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[13][36]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[12][33]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[12][36]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[11][33]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[11][36]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[31][1]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[31][31]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[30][1]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[29][1]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[29][31]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[28][1]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[28][31]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[27][1]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[27][31]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[26][1]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[26][31]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[25][1]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[25][31]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[24][1]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[23][1]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[23][31]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[22][1]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[22][31]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[21][1]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[21][31]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[20][1]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[20][31]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[19][1]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[19][31]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[18][1]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[18][31]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[17][1]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[17][31]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[16][1]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[16][31]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[15][1]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[14][1]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[13][1]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[13][31]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[12][1]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[11][1]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[11][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mcountinhibit_q_reg[1] )
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mtvec_q_reg[1]' (FDCE) to 'core/u_core/cs_registers_i/mtvec_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[31][36]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[31][37]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[30][36]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[30][37]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[29][36]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[29][37]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[28][36]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[28][37]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[27][36]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[27][37]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[26][36]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[26][37]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[25][36]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[25][37]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[24][36]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[24][37]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[23][36]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[23][37]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[22][36]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[22][37]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[21][36]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[21][37]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[20][36]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[20][37]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[19][36]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[19][37]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[18][36]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[18][37]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[17][36]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[17][37]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[16][36]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[16][37]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[15][36]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[15][37]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[14][36]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[14][37]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[13][36]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[13][37]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[12][36]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[12][37]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[11][36]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[11][37]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[31][4]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[31][31]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[30][4]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[29][4]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[29][31]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[28][4]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[28][31]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[27][4]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[27][31]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[26][4]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[26][31]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[25][4]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[25][31]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[24][4]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[23][4]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[23][31]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[22][4]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[22][31]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[21][4]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[21][31]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[20][4]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[20][31]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[19][4]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[19][31]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[18][4]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[18][31]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[17][4]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[17][31]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[16][4]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[16][31]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[15][4]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[14][4]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[14][31]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[13][4]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[13][31]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[12][4]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[11][4]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mtvec_q_reg[4]' (FDCE) to 'core/u_core/cs_registers_i/mtvec_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[31][37]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[31][38]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[30][37]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[30][38]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[29][37]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[29][38]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[28][37]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[28][38]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[27][37]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[27][38]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[26][37]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[26][38]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[25][37]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[25][38]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[24][37]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[23][37]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[23][38]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[22][37]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[22][38]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[21][37]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[21][38]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[20][37]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[20][38]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[19][37]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[19][38]'
INFO: [Synth 8-3886] merging instance 'core/u_core/cs_registers_i/mhpmcounter_q_reg[18][37]' (FDCE) to 'core/u_core/cs_registers_i/mhpmcounter_q_reg[18][38]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\core/u_core /cs_registers_i/\mtvec_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\dcsr_q_reg[zero1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\core/u_core /cs_registers_i/\dcsr_q_reg[xdebugver][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[10][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[9][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[8][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[7][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[6][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[5][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[4][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[3][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\dcsr_q_reg[zero2][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[31][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[30][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[29][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[28][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[27][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[26][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[25][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[24][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[23][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[22][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[21][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[20][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[19][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[18][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[17][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[16][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[15][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[14][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[13][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[12][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[11][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[31][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[30][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[29][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[28][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[27][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[26][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[25][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[24][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[23][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[22][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[21][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[20][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[19][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[18][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[17][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[16][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[15][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[14][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[13][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[12][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mhpmcounter_q_reg[11][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /cs_registers_i/\mtvec_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio/u_reg/\u_reg_if/rspop_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /if_stage_i/\pc_id_o_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /id_stage_i/\controller_i/nmi_mode_q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/u_core /load_store_unit_i/pmp_err_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv_plic/u_reg /u_reg_if/\rspop_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tl_adapter_rom/u_rspfifo/gen_normal_fifo.storage_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tl_adapter_rom/u_rspfifo/gen_normal_fifo.fifo_rptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tl_adapter_rom/u_rspfifo/gen_normal_fifo.fifo_wptr_reg[0] )
INFO: [Synth 8-4471] merging register 'u_fifo_ctrl_txrst/qe_reg' into 'u_fifo_ctrl_rxrst/qe_reg' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_subreg.sv:66]
INFO: [Synth 8-4471] merging register 'u_fifo_ctrl_rxilvl/qe_reg' into 'u_fifo_ctrl_rxrst/qe_reg' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_subreg.sv:66]
INFO: [Synth 8-4471] merging register 'u_fifo_ctrl_txilvl/qe_reg' into 'u_fifo_ctrl_rxrst/qe_reg' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_subreg.sv:66]
INFO: [Synth 8-3971] The signal "spi_device/u_memory_2p/gen_regmem.u_mem/gen_mem_generic.u_impl_generic/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\uart/uart_core/uart_tx/sreg_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spi_device/u_reg/\u_rxf_ptr_wptr/q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv_timer/\u_reg/u_reg_if/rspop_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spi_device/u_reg/\u_reg_if/rspop_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/u_reg /\u_reg_if/rspop_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spi_device/u_reg/\u_socket/gen_dfifo[1].fifo_d/rspfifo/gen_normal_fifo.storage_reg[0][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spi_device/u_reg/\u_socket/gen_dfifo[0].fifo_d/rspfifo/gen_normal_fifo.storage_reg[0][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spi_device/u_reg/\u_socket/gen_dfifo[1].fifo_d/rspfifo/gen_normal_fifo.fifo_rptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spi_device/u_reg/\u_socket/gen_dfifo[1].fifo_d/rspfifo/gen_normal_fifo.fifo_wptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spi_device/u_tlul2sram/\u_rspfifo/gen_normal_fifo.fifo_rptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spi_device/u_tlul2sram/\u_rspfifo/gen_normal_fifo.fifo_wptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spi_device/u_reg/\u_socket/gen_dfifo[0].fifo_d/rspfifo/gen_normal_fifo.fifo_rptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spi_device/u_reg/\u_socket/gen_dfifo[0].fifo_d/rspfifo/gen_normal_fifo.fifo_wptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spi_device/u_reg/\u_socket/fifo_h/rspfifo/gen_normal_fifo.fifo_rptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spi_device/u_reg/\u_socket/fifo_h/rspfifo/gen_normal_fifo.fifo_wptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spi_device/u_reg/\u_socket/gen_dfifo[0].fifo_d/reqfifo/gen_normal_fifo.fifo_rptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spi_device/u_reg/\u_socket/gen_dfifo[0].fifo_d/reqfifo/gen_normal_fifo.fifo_wptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spi_device/u_reg/\u_socket/gen_dfifo[1].fifo_d/reqfifo/gen_normal_fifo.fifo_rptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spi_device/u_reg/\u_socket/gen_dfifo[1].fifo_d/reqfifo/gen_normal_fifo.fifo_wptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spi_device/u_reg/\u_socket/fifo_h/reqfifo/gen_normal_fifo.fifo_rptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spi_device/u_reg/\u_socket/fifo_h/reqfifo/gen_normal_fifo.fifo_wptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spi_device/u_reg/\u_socket/fifo_h/reqfifo/gen_normal_fifo.storage_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spi_device/u_reg/\u_socket/fifo_h/rspfifo/gen_normal_fifo.storage_reg[0][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spi_device/u_fwmode_arb/\u_req_arb/mask_reg[0] )
INFO: [Synth 8-4471] merging register 'aes/u_reg/u_ctrl_key_len/qe_reg' into 'aes/u_reg/u_ctrl_mode/qe_reg' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_subreg.sv:66]
INFO: [Synth 8-4471] merging register 'aes/u_reg/u_ctrl_manual_start_trigger/qe_reg' into 'aes/u_reg/u_ctrl_mode/qe_reg' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_subreg.sv:66]
INFO: [Synth 8-4471] merging register 'aes/u_reg/u_ctrl_force_data_overwrite/qe_reg' into 'aes/u_reg/u_ctrl_mode/qe_reg' [D:/cpu_vivado2019/opentitan/opentitan.srcs/sources_1/imports/hw/ip/prim/rtl/prim_subreg.sv:66]
WARNING: [Synth 8-6841] Block RAM (u_ram1p_ram_main/gen_mem_generic.u_impl_generic/mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\aes/aes_core /aes_control/\num_rounds_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_flash_eflash/\gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/time_limit_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_flash_eflash/\gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/time_limit_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flash_ctrl/u_reg/u_socket/\gen_dfifo[2].fifo_d/reqfifo/gen_normal_fifo.fifo_rptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flash_ctrl/u_reg/u_socket/\gen_dfifo[2].fifo_d/reqfifo/gen_normal_fifo.fifo_wptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flash_ctrl/u_reg/u_socket/\gen_dfifo[1].fifo_d/reqfifo/gen_normal_fifo.fifo_rptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flash_ctrl/u_reg/u_socket/\gen_dfifo[1].fifo_d/reqfifo/gen_normal_fifo.fifo_wptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flash_ctrl/u_reg/u_socket/\gen_dfifo[0].fifo_d/reqfifo/gen_normal_fifo.fifo_rptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flash_ctrl/u_reg/u_socket/\gen_dfifo[0].fifo_d/reqfifo/gen_normal_fifo.fifo_wptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tl_adapter_ram_main/u_rspfifo/gen_normal_fifo.storage_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tl_adapter_ram_main/u_rspfifo/gen_normal_fifo.fifo_rptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tl_adapter_ram_main/u_rspfifo/gen_normal_fifo.fifo_wptr_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:57 ; elapsed = 00:04:03 . Memory (MB): peak = 1277.848 ; gain = 815.363
---------------------------------------------------------------------------------
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 291, Available = 270. Will try to implement using LUT-RAM. 
CRITICAL WARNING: [Synth 8-7048] Resources of type BRAM have been overutilized even after performing resource management. Used = 291, Available = 270. 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+----------------+---------------+----------------+
|Module Name  | RTL Object     | Depth x Width | Implemented As | 
+-------------+----------------+---------------+----------------+
|debug_rom    | mem            | 32x55         | LUT            | 
|aes_sbox_lut | sbox_dec       | 256x8         | LUT            | 
|aes_sbox_lut | sbox_enc       | 256x8         | LUT            | 
|sha2         | CubicRootPrime | 64x32         | LUT            | 
+-------------+----------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+-----------------------+--------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name            | RTL Object                                                                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------+--------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|spi_device/u_memory_2p | gen_regmem.u_mem/gen_mem_generic.u_impl_generic/mem_reg                                          | 512 x 39(READ_FIRST)   | W | R | 512 x 39(READ_FIRST)   | W | R | Port A and B     | 1      | 1      | 
|u_flash_eflash         | gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg | 64 K x 32(READ_FIRST)  | W |   | 64 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 64     | 
|u_flash_eflash         | gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg | 64 K x 32(READ_FIRST)  | W |   | 64 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 64     | 
|top_earlgrey__GCB4     | u_ram1p_ram_main/gen_mem_generic.u_impl_generic/mem_reg                                          | 16 K x 32(READ_FIRST)  | W |   | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+-----------------------+--------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------------------+-----------------------------------------------------------------+-----------+----------------------+---------------+
|Module Name             | RTL Object                                                      | Inference | Size (Depth x Width) | Primitives    | 
+------------------------+-----------------------------------------------------------------+-----------+----------------------+---------------+
|i_dm_csrs               | i_fifo/gen_normal_fifo.storage_reg                              | Implied   | 2 x 32               | RAM32M x 6	   | 
|rv_dm                   | dap/i_dmi_cdc/i_cdc_resp/storage_reg                            | Implied   | 4 x 34               | RAM32M x 6	   | 
|rv_dm                   | dap/i_dmi_cdc/i_cdc_req/storage_reg                             | Implied   | 4 x 41               | RAM32M x 7	   | 
|rv_dm                   | tl_adapter_device_mem/u_reqfifo/gen_normal_fifo.storage_reg     | Implied   | 2 x 12               | RAM32M x 3	   | 
|top_earlgrey__GCB2      | tl_adapter_rom/u_reqfifo/gen_normal_fifo.storage_reg            | Implied   | 2 x 12               | RAM32M x 3	   | 
|spi_device/u_rx_fifo    | storage_reg                                                     | Implied   | 8 x 8                | RAM32M x 2	   | 
|spi_device/u_tx_fifo    | storage_reg                                                     | Implied   | 8 x 8                | RAM32M x 2	   | 
|spi_device/u_fwmode_arb | u_req_fifo/gen_normal_fifo.storage_reg                          | Implied   | 4 x 2                | RAM16X1D x 2	 | 
|spi_device/u_tlul2sram  | u_reqfifo/gen_normal_fifo.storage_reg                           | Implied   | 2 x 12               | RAM32M x 3	   | 
|top_earlgrey__GCB3      | uart/uart_core/u_uart_txfifo/gen_normal_fifo.storage_reg        | Implied   | 32 x 8               | RAM32M x 2	   | 
|top_earlgrey__GCB3      | uart/uart_core/u_uart_rxfifo/gen_normal_fifo.storage_reg        | Implied   | 32 x 8               | RAM32M x 2	   | 
|u_xbar_main/u_sm1_18    | gen_host_fifo[0].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_18    | gen_host_fifo[1].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_18    | u_devicefifo/reqfifo/gen_normal_fifo.storage_reg                | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_18    | u_devicefifo/rspfifo/gen_normal_fifo.storage_reg                | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_18    | gen_host_fifo[0].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_18    | gen_host_fifo[1].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_22    | gen_host_fifo[0].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_22    | gen_host_fifo[1].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_22    | u_devicefifo/reqfifo/gen_normal_fifo.storage_reg                | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_22    | u_devicefifo/rspfifo/gen_normal_fifo.storage_reg                | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_22    | gen_host_fifo[0].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_22    | gen_host_fifo[1].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_23    | gen_host_fifo[0].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_23    | gen_host_fifo[1].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_23    | u_devicefifo/reqfifo/gen_normal_fifo.storage_reg                | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_23    | u_devicefifo/rspfifo/gen_normal_fifo.storage_reg                | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_23    | gen_host_fifo[0].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_23    | gen_host_fifo[1].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_24    | gen_host_fifo[0].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_24    | gen_host_fifo[1].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_24    | u_devicefifo/reqfifo/gen_normal_fifo.storage_reg                | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_24    | u_devicefifo/rspfifo/gen_normal_fifo.storage_reg                | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_24    | gen_host_fifo[0].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_24    | gen_host_fifo[1].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_25    | gen_host_fifo[0].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_25    | gen_host_fifo[1].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_25    | u_devicefifo/reqfifo/gen_normal_fifo.storage_reg                | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_25    | u_devicefifo/rspfifo/gen_normal_fifo.storage_reg                | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_25    | gen_host_fifo[0].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_25    | gen_host_fifo[1].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_26    | gen_host_fifo[0].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_26    | gen_host_fifo[1].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_26    | u_devicefifo/reqfifo/gen_normal_fifo.storage_reg                | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_26    | u_devicefifo/rspfifo/gen_normal_fifo.storage_reg                | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_26    | gen_host_fifo[0].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_26    | gen_host_fifo[1].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_27    | gen_host_fifo[0].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_27    | gen_host_fifo[1].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_27    | u_devicefifo/reqfifo/gen_normal_fifo.storage_reg                | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_27    | u_devicefifo/rspfifo/gen_normal_fifo.storage_reg                | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_27    | gen_host_fifo[0].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_27    | gen_host_fifo[1].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_28    | gen_host_fifo[0].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_28    | gen_host_fifo[1].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_28    | u_devicefifo/reqfifo/gen_normal_fifo.storage_reg                | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_28    | u_devicefifo/rspfifo/gen_normal_fifo.storage_reg                | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_28    | gen_host_fifo[0].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_28    | gen_host_fifo[1].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_29    | gen_host_fifo[0].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_29    | gen_host_fifo[1].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_29    | u_devicefifo/reqfifo/gen_normal_fifo.storage_reg                | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_29    | u_devicefifo/rspfifo/gen_normal_fifo.storage_reg                | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_29    | gen_host_fifo[0].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_29    | gen_host_fifo[1].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_30    | gen_host_fifo[0].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_30    | gen_host_fifo[1].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_30    | u_devicefifo/reqfifo/gen_normal_fifo.storage_reg                | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_30    | u_devicefifo/rspfifo/gen_normal_fifo.storage_reg                | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_30    | gen_host_fifo[0].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_30    | gen_host_fifo[1].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_s1n_31    | fifo_h/reqfifo/gen_normal_fifo.storage_reg                      | Implied   | 2 x 104              | RAM32M x 18	  | 
|u_xbar_main/u_s1n_31    | fifo_h/rspfifo/gen_normal_fifo.storage_reg                      | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[0].fifo_d/reqfifo/gen_normal_fifo.storage_reg         | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[0].fifo_d/rspfifo/gen_normal_fifo.storage_reg         | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[1].fifo_d/reqfifo/gen_normal_fifo.storage_reg         | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[1].fifo_d/rspfifo/gen_normal_fifo.storage_reg         | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[2].fifo_d/reqfifo/gen_normal_fifo.storage_reg         | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[2].fifo_d/rspfifo/gen_normal_fifo.storage_reg         | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[3].fifo_d/reqfifo/gen_normal_fifo.storage_reg         | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[3].fifo_d/rspfifo/gen_normal_fifo.storage_reg         | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[4].fifo_d/reqfifo/gen_normal_fifo.storage_reg         | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[4].fifo_d/rspfifo/gen_normal_fifo.storage_reg         | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[5].fifo_d/reqfifo/gen_normal_fifo.storage_reg         | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[5].fifo_d/rspfifo/gen_normal_fifo.storage_reg         | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[6].fifo_d/reqfifo/gen_normal_fifo.storage_reg         | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[6].fifo_d/rspfifo/gen_normal_fifo.storage_reg         | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[7].fifo_d/reqfifo/gen_normal_fifo.storage_reg         | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[7].fifo_d/rspfifo/gen_normal_fifo.storage_reg         | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[8].fifo_d/reqfifo/gen_normal_fifo.storage_reg         | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[8].fifo_d/rspfifo/gen_normal_fifo.storage_reg         | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[9].fifo_d/reqfifo/gen_normal_fifo.storage_reg         | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[9].fifo_d/rspfifo/gen_normal_fifo.storage_reg         | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[10].fifo_d/reqfifo/gen_normal_fifo.storage_reg        | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[10].fifo_d/rspfifo/gen_normal_fifo.storage_reg        | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[11].fifo_d/reqfifo/gen_normal_fifo.storage_reg        | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[11].fifo_d/rspfifo/gen_normal_fifo.storage_reg        | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_flash_eflash          | bank_sequence_fifo/gen_normal_fifo.storage_reg                  | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|flash_ctrl              | u_to_prog_fifo/u_reqfifo/gen_normal_fifo.storage_reg            | Implied   | 2 x 12               | RAM32M x 3	   | 
|flash_ctrl              | u_prog_fifo/gen_normal_fifo.storage_reg                         | Implied   | 16 x 32              | RAM32M x 6	   | 
|flash_ctrl              | u_to_rd_fifo/u_reqfifo/gen_normal_fifo.storage_reg              | Implied   | 2 x 12               | RAM32M x 3	   | 
|flash_ctrl              | u_rd_fifo/gen_normal_fifo.storage_reg                           | Implied   | 16 x 32              | RAM32M x 6	   | 
|top_earlgrey__GCB4      | tl_adapter_eflash/u_reqfifo/gen_normal_fifo.storage_reg         | Implied   | 2 x 12               | RAM32M x 3	   | 
|top_earlgrey__GCB4      | tl_adapter_ram_main/u_reqfifo/gen_normal_fifo.storage_reg       | Implied   | 2 x 12               | RAM32M x 3	   | 
|hmac/u_msg_fifo         | gen_normal_fifo.storage_reg                                     | Implied   | 16 x 36              | RAM32M x 6	   | 
|hmac/u_tlul_adapter     | u_reqfifo/gen_normal_fifo.storage_reg                           | Implied   | 2 x 12               | RAM32M x 3	   | 
+------------------------+-----------------------------------------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ibex_multdiv_fast | C+A*B       | 17     | 17     | 34     | -      | 34     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |muxpart__178_prim_generic_rom |           1|     65504|
|2     |prim_generic_rom__GB1         |           1|        34|
|3     |top_earlgrey__GCB0            |           1|     18263|
|4     |rv_dm                         |           1|      5109|
|5     |top_earlgrey__GCB2            |           1|     16384|
|6     |top_earlgrey__GCB3            |           1|     16877|
|7     |top_earlgrey__GCB4            |           1|     19843|
|8     |top_earlgrey__GCB5            |           1|     19244|
|9     |clkgen_xil7series__GC0        |           1|         4|
|10    |padctl                        |           1|        17|
+------+------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[15]) is unused and will be removed from module rv_dm.
WARNING: [Synth 8-3332] Sequential element (dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[13]) is unused and will be removed from module rv_dm.
WARNING: [Synth 8-3332] Sequential element (dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]) is unused and will be removed from module rv_dm.
WARNING: [Synth 8-3332] Sequential element (dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[7]) is unused and will be removed from module rv_dm.
WARNING: [Synth 8-3332] Sequential element (dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[5]) is unused and will be removed from module rv_dm.
WARNING: [Synth 8-3332] Sequential element (dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[4]) is unused and will be removed from module rv_dm.
WARNING: [Synth 8-3332] Sequential element (dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]) is unused and will be removed from module rv_dm.
WARNING: [Synth 8-3332] Sequential element (dap/FSM_sequential_state_q_reg[1]) is unused and will be removed from module rv_dm.
WARNING: [Synth 8-3332] Sequential element (dap/FSM_sequential_state_q_reg[0]) is unused and will be removed from module rv_dm.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:13 ; elapsed = 00:04:20 . Memory (MB): peak = 1289.496 ; gain = 827.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-----------------------+--------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name            | RTL Object                                                                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------+--------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|spi_device/u_memory_2p | gen_regmem.u_mem/gen_mem_generic.u_impl_generic/mem_reg                                          | 512 x 39(READ_FIRST)   | W | R | 512 x 39(READ_FIRST)   | W | R | Port A and B     | 1      | 1      | 
|u_flash_eflash         | gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg | 64 K x 32(READ_FIRST)  | W |   | 64 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 64     | 
|u_flash_eflash         | gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg | 64 K x 32(READ_FIRST)  | W |   | 64 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 64     | 
|top_earlgrey__GCB4     | u_ram1p_ram_main/gen_mem_generic.u_impl_generic/mem_reg                                          | 16 K x 32(READ_FIRST)  | W |   | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+-----------------------+--------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+------------------------+-----------------------------------------------------------------+-----------+----------------------+---------------+
|Module Name             | RTL Object                                                      | Inference | Size (Depth x Width) | Primitives    | 
+------------------------+-----------------------------------------------------------------+-----------+----------------------+---------------+
|rv_dm                   | dap/i_dmi_cdc/i_cdc_req/storage_reg                             | Implied   | 4 x 41               | RAM32M x 7	   | 
|rv_dm                   | tl_adapter_device_mem/u_reqfifo/gen_normal_fifo.storage_reg     | Implied   | 2 x 12               | RAM32M x 3	   | 
|top_earlgrey__GCB2      | tl_adapter_rom/u_reqfifo/gen_normal_fifo.storage_reg            | Implied   | 2 x 12               | RAM32M x 3	   | 
|spi_device/u_rx_fifo    | storage_reg                                                     | Implied   | 8 x 8                | RAM32M x 2	   | 
|spi_device/u_fwmode_arb | u_req_fifo/gen_normal_fifo.storage_reg                          | Implied   | 4 x 2                | RAM16X1D x 2	 | 
|spi_device/u_tlul2sram  | u_reqfifo/gen_normal_fifo.storage_reg                           | Implied   | 2 x 12               | RAM32M x 3	   | 
|top_earlgrey__GCB3      | uart/uart_core/u_uart_txfifo/gen_normal_fifo.storage_reg        | Implied   | 32 x 8               | RAM32M x 2	   | 
|top_earlgrey__GCB3      | uart/uart_core/u_uart_rxfifo/gen_normal_fifo.storage_reg        | Implied   | 32 x 8               | RAM32M x 2	   | 
|u_xbar_main/u_sm1_18    | gen_host_fifo[0].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_18    | gen_host_fifo[1].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_18    | u_devicefifo/reqfifo/gen_normal_fifo.storage_reg                | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_18    | u_devicefifo/rspfifo/gen_normal_fifo.storage_reg                | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_18    | gen_host_fifo[0].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_18    | gen_host_fifo[1].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_22    | gen_host_fifo[0].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_22    | gen_host_fifo[1].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_22    | u_devicefifo/reqfifo/gen_normal_fifo.storage_reg                | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_22    | u_devicefifo/rspfifo/gen_normal_fifo.storage_reg                | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_22    | gen_host_fifo[0].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_22    | gen_host_fifo[1].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_23    | gen_host_fifo[0].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_23    | gen_host_fifo[1].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_23    | u_devicefifo/reqfifo/gen_normal_fifo.storage_reg                | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_23    | u_devicefifo/rspfifo/gen_normal_fifo.storage_reg                | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_23    | gen_host_fifo[0].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_23    | gen_host_fifo[1].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_24    | gen_host_fifo[0].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_24    | gen_host_fifo[1].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_24    | u_devicefifo/reqfifo/gen_normal_fifo.storage_reg                | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_24    | u_devicefifo/rspfifo/gen_normal_fifo.storage_reg                | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_24    | gen_host_fifo[0].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_24    | gen_host_fifo[1].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_25    | gen_host_fifo[0].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_25    | gen_host_fifo[1].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_25    | u_devicefifo/reqfifo/gen_normal_fifo.storage_reg                | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_25    | u_devicefifo/rspfifo/gen_normal_fifo.storage_reg                | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_25    | gen_host_fifo[0].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_25    | gen_host_fifo[1].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_26    | gen_host_fifo[0].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_26    | gen_host_fifo[1].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_26    | u_devicefifo/reqfifo/gen_normal_fifo.storage_reg                | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_26    | u_devicefifo/rspfifo/gen_normal_fifo.storage_reg                | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_26    | gen_host_fifo[0].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_26    | gen_host_fifo[1].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_27    | gen_host_fifo[0].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_27    | gen_host_fifo[1].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_27    | u_devicefifo/reqfifo/gen_normal_fifo.storage_reg                | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_27    | u_devicefifo/rspfifo/gen_normal_fifo.storage_reg                | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_27    | gen_host_fifo[0].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_27    | gen_host_fifo[1].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_28    | gen_host_fifo[0].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_28    | gen_host_fifo[1].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_28    | u_devicefifo/reqfifo/gen_normal_fifo.storage_reg                | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_28    | u_devicefifo/rspfifo/gen_normal_fifo.storage_reg                | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_28    | gen_host_fifo[0].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_28    | gen_host_fifo[1].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_29    | gen_host_fifo[0].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_29    | gen_host_fifo[1].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_29    | u_devicefifo/reqfifo/gen_normal_fifo.storage_reg                | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_29    | u_devicefifo/rspfifo/gen_normal_fifo.storage_reg                | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_29    | gen_host_fifo[0].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_29    | gen_host_fifo[1].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_30    | gen_host_fifo[0].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_30    | gen_host_fifo[1].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_30    | u_devicefifo/reqfifo/gen_normal_fifo.storage_reg                | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_sm1_30    | u_devicefifo/rspfifo/gen_normal_fifo.storage_reg                | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_30    | gen_host_fifo[0].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_sm1_30    | gen_host_fifo[1].u_hostfifo/rspfifo/gen_normal_fifo.storage_reg | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_s1n_31    | fifo_h/reqfifo/gen_normal_fifo.storage_reg                      | Implied   | 2 x 104              | RAM32M x 18	  | 
|u_xbar_main/u_s1n_31    | fifo_h/rspfifo/gen_normal_fifo.storage_reg                      | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[0].fifo_d/reqfifo/gen_normal_fifo.storage_reg         | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[0].fifo_d/rspfifo/gen_normal_fifo.storage_reg         | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[1].fifo_d/reqfifo/gen_normal_fifo.storage_reg         | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[1].fifo_d/rspfifo/gen_normal_fifo.storage_reg         | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[2].fifo_d/reqfifo/gen_normal_fifo.storage_reg         | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[2].fifo_d/rspfifo/gen_normal_fifo.storage_reg         | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[3].fifo_d/reqfifo/gen_normal_fifo.storage_reg         | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[3].fifo_d/rspfifo/gen_normal_fifo.storage_reg         | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[4].fifo_d/reqfifo/gen_normal_fifo.storage_reg         | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[4].fifo_d/rspfifo/gen_normal_fifo.storage_reg         | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[5].fifo_d/reqfifo/gen_normal_fifo.storage_reg         | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[5].fifo_d/rspfifo/gen_normal_fifo.storage_reg         | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[6].fifo_d/reqfifo/gen_normal_fifo.storage_reg         | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[6].fifo_d/rspfifo/gen_normal_fifo.storage_reg         | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[7].fifo_d/reqfifo/gen_normal_fifo.storage_reg         | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[7].fifo_d/rspfifo/gen_normal_fifo.storage_reg         | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[8].fifo_d/reqfifo/gen_normal_fifo.storage_reg         | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[8].fifo_d/rspfifo/gen_normal_fifo.storage_reg         | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[9].fifo_d/reqfifo/gen_normal_fifo.storage_reg         | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[9].fifo_d/rspfifo/gen_normal_fifo.storage_reg         | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[10].fifo_d/reqfifo/gen_normal_fifo.storage_reg        | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[10].fifo_d/rspfifo/gen_normal_fifo.storage_reg        | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[11].fifo_d/reqfifo/gen_normal_fifo.storage_reg        | Implied   | 2 x 101              | RAM32M x 17	  | 
|u_xbar_main/u_s1n_31    | gen_dfifo[11].fifo_d/rspfifo/gen_normal_fifo.storage_reg        | Implied   | 2 x 67               | RAM32M x 12	  | 
|u_flash_eflash          | bank_sequence_fifo/gen_normal_fifo.storage_reg                  | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|flash_ctrl              | u_to_prog_fifo/u_reqfifo/gen_normal_fifo.storage_reg            | Implied   | 2 x 12               | RAM32M x 3	   | 
|flash_ctrl              | u_prog_fifo/gen_normal_fifo.storage_reg                         | Implied   | 16 x 32              | RAM32M x 6	   | 
|flash_ctrl              | u_to_rd_fifo/u_reqfifo/gen_normal_fifo.storage_reg              | Implied   | 2 x 12               | RAM32M x 3	   | 
|flash_ctrl              | u_rd_fifo/gen_normal_fifo.storage_reg                           | Implied   | 16 x 32              | RAM32M x 6	   | 
|top_earlgrey__GCB4      | tl_adapter_eflash/u_reqfifo/gen_normal_fifo.storage_reg         | Implied   | 2 x 12               | RAM32M x 3	   | 
|top_earlgrey__GCB4      | tl_adapter_ram_main/u_reqfifo/gen_normal_fifo.storage_reg       | Implied   | 2 x 12               | RAM32M x 3	   | 
|hmac/u_msg_fifo         | gen_normal_fifo.storage_reg                                     | Implied   | 16 x 36              | RAM32M x 6	   | 
|hmac/u_tlul_adapter     | u_reqfifo/gen_normal_fifo.storage_reg                           | Implied   | 2 x 12               | RAM32M x 3	   | 
+------------------------+-----------------------------------------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |prim_generic_rom__GB1  |           1|         2|
|2     |top_earlgrey__GCB0     |           1|     18258|
|3     |rv_dm                  |           1|      2727|
|4     |top_earlgrey__GCB2     |           1|     16316|
|5     |top_earlgrey__GCB3     |           1|     13587|
|6     |top_earlgrey__GCB4     |           1|     19799|
|7     |top_earlgrey__GCB5     |           1|     17797|
|8     |clkgen_xil7series__GC0 |           1|         4|
|9     |padctl                 |           1|        16|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_4/top_earlgrey/spi_device/u_memory_2p/gen_regmem.u_mem/gen_mem_generic.u_impl_generic/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_4/top_earlgrey/spi_device/u_memory_2p/gen_regmem.u_mem/gen_mem_generic.u_impl_generic/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_4/top_earlgrey/spi_device/u_memory_2p/gen_regmem.u_mem/gen_mem_generic.u_impl_generic/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_4/top_earlgrey/spi_device/u_memory_2p/gen_regmem.u_mem/gen_mem_generic.u_impl_generic/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/u_ram1p_ram_main/gen_mem_generic.u_impl_generic/mem_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/u_ram1p_ram_main/gen_mem_generic.u_impl_generic/mem_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/u_ram1p_ram_main/gen_mem_generic.u_impl_generic/mem_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/u_ram1p_ram_main/gen_mem_generic.u_impl_generic/mem_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/u_ram1p_ram_main/gen_mem_generic.u_impl_generic/mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/u_ram1p_ram_main/gen_mem_generic.u_impl_generic/mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/u_ram1p_ram_main/gen_mem_generic.u_impl_generic/mem_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/u_ram1p_ram_main/gen_mem_generic.u_impl_generic/mem_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/u_ram1p_ram_main/gen_mem_generic.u_impl_generic/mem_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/u_ram1p_ram_main/gen_mem_generic.u_impl_generic/mem_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/u_ram1p_ram_main/gen_mem_generic.u_impl_generic/mem_reg_2_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/u_ram1p_ram_main/gen_mem_generic.u_impl_generic/mem_reg_2_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/u_ram1p_ram_main/gen_mem_generic.u_impl_generic/mem_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/u_ram1p_ram_main/gen_mem_generic.u_impl_generic/mem_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/u_ram1p_ram_main/gen_mem_generic.u_impl_generic/mem_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgreyi_5/top_earlgrey/u_ram1p_ram_main/gen_mem_generic.u_impl_generic/mem_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:22 ; elapsed = 00:04:32 . Memory (MB): peak = 1289.496 ; gain = 827.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |prim_generic_rom__GB1  |           1|         2|
|2     |top_earlgrey__GCB0     |           1|      7841|
|3     |rv_dm                  |           1|      1045|
|4     |top_earlgrey__GCB2     |           1|      3454|
|5     |top_earlgrey__GCB3     |           1|      6536|
|6     |top_earlgrey__GCB4     |           1|     10003|
|7     |top_earlgrey__GCB5     |           1|      7748|
|8     |clkgen_xil7series__GC0 |           1|         4|
|9     |padctl                 |           1|        16|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance top_earlgrey/spi_device/u_memory_2p/gen_regmem.u_mem/gen_mem_generic.u_impl_generic/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgrey/spi_device/u_memory_2p/gen_regmem.u_mem/gen_mem_generic.u_impl_generic/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgrey/spi_device/u_memory_2p/gen_regmem.u_mem/gen_mem_generic.u_impl_generic/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgrey/spi_device/u_memory_2p/gen_regmem.u_mem/gen_mem_generic.u_impl_generic/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance top_earlgrey/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/u_mem/gen_mem_generic.u_impl_generic/mem_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7053' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6064] Net n_0_12837 is driving 48 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_12836 is driving 48 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_12835 is driving 48 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_12834 is driving 48 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net \top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/mem_req  is driving 48 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net top_earlgreyn_0_23916 is driving 48 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net top_earlgreyn_0_23914 is driving 48 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net top_earlgreyn_0_23913 is driving 48 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net top_earlgreyn_0_23912 is driving 48 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net top_earlgreyn_0_17842 is driving 48 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4560] design has 35 instantiated BUFGs while the limit set by the -bufg synthesis option is 12
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:32 ; elapsed = 00:04:42 . Memory (MB): peak = 1289.496 ; gain = 827.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:32 ; elapsed = 00:04:42 . Memory (MB): peak = 1289.496 ; gain = 827.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:35 ; elapsed = 00:04:46 . Memory (MB): peak = 1289.496 ; gain = 827.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:36 ; elapsed = 00:04:46 . Memory (MB): peak = 1289.496 ; gain = 827.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:37 ; elapsed = 00:04:47 . Memory (MB): peak = 1289.496 ; gain = 827.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:37 ; elapsed = 00:04:48 . Memory (MB): peak = 1289.496 ; gain = 827.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |BUFGCE    |    33|
|3     |CARRY4    |   614|
|4     |DSP48E1   |     1|
|5     |LUT1      |    68|
|6     |LUT2      |  2245|
|7     |LUT3      |  1632|
|8     |LUT4      |  3177|
|9     |LUT5      |  4462|
|10    |LUT6      | 12162|
|11    |MUXF7     |  1075|
|12    |MUXF8     |   153|
|13    |PLLE2_ADV |     1|
|14    |RAM16X1D  |     3|
|15    |RAM32M    |   852|
|16    |RAMB18E1  |     1|
|17    |RAMB36E1  |   145|
|18    |FDCE      |  7803|
|19    |FDPE      |   184|
|20    |FDRE      |  1358|
|21    |LD        |   997|
|22    |IBUF      |     3|
|23    |IOBUF     |    16|
|24    |OBUF      |     1|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------------------------+-------------------------------------+------+
|      |Instance                                   |Module                               |Cells |
+------+-------------------------------------------+-------------------------------------+------+
|1     |top                                        |                                     | 36988|
|2     |  clkgen                                   |clkgen_xil7series                    |     7|
|3     |  top_earlgrey                             |top_earlgrey                         | 36958|
|4     |    rv_timer                               |rv_timer                             |   352|
|5     |      \gen_harts[0].u_core                 |timer_core                           |    46|
|6     |      u_reg                                |rv_timer_reg_top                     |   306|
|7     |        u_cfg0_prescale                    |prim_subreg__parameterized16         |    28|
|8     |        u_cfg0_step                        |prim_subreg__parameterized20         |     8|
|9     |        u_compare_lower0_0                 |prim_subreg__parameterized21         |    49|
|10    |        u_compare_upper0_0                 |prim_subreg__parameterized21_222     |    48|
|11    |        u_ctrl                             |prim_subreg__parameterized0_223      |     2|
|12    |        u_intr_enable0                     |prim_subreg__parameterized0_224      |     1|
|13    |        u_intr_state0                      |prim_subreg_225                      |     2|
|14    |        u_reg_if                           |tlul_adapter_reg__parameterized2     |    43|
|15    |        u_timer_v_lower0                   |prim_subreg__parameterized8          |    68|
|16    |        u_timer_v_upper0                   |prim_subreg__parameterized8_226      |    57|
|17    |    aes                                    |aes                                  |  5225|
|18    |      aes_core                             |aes_core                             |  4752|
|19    |        aes_control                        |aes_control                          |  2727|
|20    |        aes_key_expand                     |aes_key_expand                       |   111|
|21    |          \gen_sbox[0].aes_sbox_i          |aes_sbox_lut_751                     |    16|
|22    |          \gen_sbox[1].aes_sbox_i          |aes_sbox_lut_752                     |    24|
|23    |          \gen_sbox[2].aes_sbox_i          |aes_sbox_lut_753                     |    24|
|24    |          \gen_sbox[3].aes_sbox_i          |aes_sbox_lut_754                     |    24|
|25    |        aes_sub_bytes                      |aes_sub_bytes                        |   640|
|26    |          \gen_sbox[0].aes_sbox_i          |aes_sbox_lut                         |    32|
|27    |          \gen_sbox[10].aes_sbox_i         |aes_sbox_lut_736                     |    32|
|28    |          \gen_sbox[11].aes_sbox_i         |aes_sbox_lut_737                     |    48|
|29    |          \gen_sbox[12].aes_sbox_i         |aes_sbox_lut_738                     |    32|
|30    |          \gen_sbox[13].aes_sbox_i         |aes_sbox_lut_739                     |    48|
|31    |          \gen_sbox[14].aes_sbox_i         |aes_sbox_lut_740                     |    32|
|32    |          \gen_sbox[15].aes_sbox_i         |aes_sbox_lut_741                     |    48|
|33    |          \gen_sbox[1].aes_sbox_i          |aes_sbox_lut_742                     |    48|
|34    |          \gen_sbox[2].aes_sbox_i          |aes_sbox_lut_743                     |    32|
|35    |          \gen_sbox[3].aes_sbox_i          |aes_sbox_lut_744                     |    48|
|36    |          \gen_sbox[4].aes_sbox_i          |aes_sbox_lut_745                     |    32|
|37    |          \gen_sbox[5].aes_sbox_i          |aes_sbox_lut_746                     |    48|
|38    |          \gen_sbox[6].aes_sbox_i          |aes_sbox_lut_747                     |    32|
|39    |          \gen_sbox[7].aes_sbox_i          |aes_sbox_lut_748                     |    48|
|40    |          \gen_sbox[8].aes_sbox_i          |aes_sbox_lut_749                     |    32|
|41    |          \gen_sbox[9].aes_sbox_i          |aes_sbox_lut_750                     |    48|
|42    |      u_reg                                |aes_reg_top                          |   473|
|43    |        u_ctrl_force_data_overwrite        |prim_subreg__parameterized0_714      |     1|
|44    |        u_ctrl_key_len                     |prim_subreg__parameterized23         |    14|
|45    |        u_ctrl_manual_start_trigger        |prim_subreg__parameterized0_715      |     1|
|46    |        u_ctrl_mode                        |prim_subreg__parameterized0_716      |     7|
|47    |        u_data_in0                         |prim_subreg__parameterized22_717     |    33|
|48    |        u_data_in1                         |prim_subreg__parameterized22_718     |    33|
|49    |        u_data_in2                         |prim_subreg__parameterized22_719     |    33|
|50    |        u_data_in3                         |prim_subreg__parameterized22_720     |    33|
|51    |        u_key0                             |prim_subreg__parameterized22_721     |    33|
|52    |        u_key1                             |prim_subreg__parameterized22_722     |    33|
|53    |        u_key2                             |prim_subreg__parameterized22_723     |    33|
|54    |        u_key3                             |prim_subreg__parameterized22_724     |    33|
|55    |        u_key4                             |prim_subreg__parameterized22_725     |    34|
|56    |        u_key5                             |prim_subreg__parameterized22_726     |    33|
|57    |        u_key6                             |prim_subreg__parameterized22_727     |    34|
|58    |        u_key7                             |prim_subreg__parameterized22_728     |    33|
|59    |        u_reg_if                           |tlul_adapter_reg__parameterized1_729 |    43|
|60    |        u_status_idle                      |prim_subreg__parameterized24_730     |     1|
|61    |        u_status_input_ready               |prim_subreg__parameterized25         |     1|
|62    |        u_status_output_valid              |prim_subreg__parameterized24_731     |     1|
|63    |        u_status_stall                     |prim_subreg__parameterized24_732     |     1|
|64    |        u_trigger_data_out_clear           |prim_subreg__parameterized0_733      |     1|
|65    |        u_trigger_key_clear                |prim_subreg__parameterized0_734      |     1|
|66    |        u_trigger_start                    |prim_subreg__parameterized0_735      |     3|
|67    |    core                                   |rv_core_ibex                         |  6765|
|68    |      u_core                               |ibex_core                            |  6759|
|69    |        core_clock_gate_i                  |prim_clock_gating                    |     1|
|70    |        cs_registers_i                     |ibex_cs_registers                    |  1116|
|71    |        ex_block_i                         |ibex_ex_block                        |   680|
|72    |          alu_i                            |ibex_alu                             |   149|
|73    |          \gen_multdiv_fast.multdiv_i      |ibex_multdiv_fast                    |   531|
|74    |        id_stage_i                         |ibex_id_stage                        |  2337|
|75    |          controller_i                     |ibex_controller                      |   384|
|76    |          registers_i                      |ibex_register_file                   |  1950|
|77    |            cg_we_global                   |prim_clock_gating_682                |     1|
|78    |            \gen_cg_word_iter[10].cg_i     |prim_clock_gating_683                |     1|
|79    |            \gen_cg_word_iter[11].cg_i     |prim_clock_gating_684                |     1|
|80    |            \gen_cg_word_iter[12].cg_i     |prim_clock_gating_685                |     1|
|81    |            \gen_cg_word_iter[13].cg_i     |prim_clock_gating_686                |     1|
|82    |            \gen_cg_word_iter[14].cg_i     |prim_clock_gating_687                |     1|
|83    |            \gen_cg_word_iter[15].cg_i     |prim_clock_gating_688                |     1|
|84    |            \gen_cg_word_iter[16].cg_i     |prim_clock_gating_689                |     1|
|85    |            \gen_cg_word_iter[17].cg_i     |prim_clock_gating_690                |     1|
|86    |            \gen_cg_word_iter[18].cg_i     |prim_clock_gating_691                |     1|
|87    |            \gen_cg_word_iter[19].cg_i     |prim_clock_gating_692                |     1|
|88    |            \gen_cg_word_iter[1].cg_i      |prim_clock_gating_693                |     1|
|89    |            \gen_cg_word_iter[20].cg_i     |prim_clock_gating_694                |     1|
|90    |            \gen_cg_word_iter[21].cg_i     |prim_clock_gating_695                |     1|
|91    |            \gen_cg_word_iter[22].cg_i     |prim_clock_gating_696                |     1|
|92    |            \gen_cg_word_iter[23].cg_i     |prim_clock_gating_697                |     1|
|93    |            \gen_cg_word_iter[24].cg_i     |prim_clock_gating_698                |     1|
|94    |            \gen_cg_word_iter[25].cg_i     |prim_clock_gating_699                |     1|
|95    |            \gen_cg_word_iter[26].cg_i     |prim_clock_gating_700                |     1|
|96    |            \gen_cg_word_iter[27].cg_i     |prim_clock_gating_701                |     1|
|97    |            \gen_cg_word_iter[28].cg_i     |prim_clock_gating_702                |     1|
|98    |            \gen_cg_word_iter[29].cg_i     |prim_clock_gating_703                |     1|
|99    |            \gen_cg_word_iter[2].cg_i      |prim_clock_gating_704                |     1|
|100   |            \gen_cg_word_iter[30].cg_i     |prim_clock_gating_705                |     1|
|101   |            \gen_cg_word_iter[31].cg_i     |prim_clock_gating_706                |     1|
|102   |            \gen_cg_word_iter[3].cg_i      |prim_clock_gating_707                |     1|
|103   |            \gen_cg_word_iter[4].cg_i      |prim_clock_gating_708                |     1|
|104   |            \gen_cg_word_iter[5].cg_i      |prim_clock_gating_709                |     1|
|105   |            \gen_cg_word_iter[6].cg_i      |prim_clock_gating_710                |     1|
|106   |            \gen_cg_word_iter[7].cg_i      |prim_clock_gating_711                |     1|
|107   |            \gen_cg_word_iter[8].cg_i      |prim_clock_gating_712                |     1|
|108   |            \gen_cg_word_iter[9].cg_i      |prim_clock_gating_713                |     1|
|109   |        if_stage_i                         |ibex_if_stage                        |  2367|
|110   |          prefetch_buffer_i                |ibex_prefetch_buffer                 |   550|
|111   |            fifo_i                         |ibex_fetch_fifo                      |   445|
|112   |        load_store_unit_i                  |ibex_load_store_unit                 |   257|
|113   |    flash_ctrl                             |flash_ctrl                           |  2190|
|114   |      u_flash_mp                           |flash_mp                             |    92|
|115   |      u_flash_prog_ctrl                    |flash_prog_ctrl                      |    48|
|116   |      u_flash_rd_ctrl                      |flash_rd_ctrl                        |    50|
|117   |      u_prog_fifo                          |prim_fifo_sync__parameterized11      |    37|
|118   |      u_rd_fifo                            |prim_fifo_sync__parameterized11_582  |    72|
|119   |      u_reg                                |flash_ctrl_reg_top                   |  1779|
|120   |        u_reg_if                           |tlul_adapter_reg__parameterized1     |    43|
|121   |        u_addr                             |prim_subreg__parameterized8_586      |    42|
|122   |        u_bank_cfg_regwen                  |prim_subreg__parameterized17_587     |     2|
|123   |        u_control_erase_sel                |prim_subreg__parameterized0_588      |     1|
|124   |        u_control_fifo_rst                 |prim_subreg__parameterized0_589      |     2|
|125   |        u_control_num                      |prim_subreg__parameterized16_590     |    14|
|126   |        u_control_op                       |prim_subreg__parameterized1_591      |   316|
|127   |        u_control_start                    |prim_subreg__parameterized0_592      |     2|
|128   |        u_default_region_erase_en          |prim_subreg__parameterized0_593      |     1|
|129   |        u_default_region_prog_en           |prim_subreg__parameterized0_594      |     1|
|130   |        u_default_region_rd_en             |prim_subreg__parameterized0_595      |     1|
|131   |        u_fifo_lvl_prog                    |prim_subreg__parameterized19         |     5|
|132   |        u_fifo_lvl_rd                      |prim_subreg__parameterized19_596     |     5|
|133   |        u_intr_enable_op_done              |prim_subreg__parameterized0_597      |     2|
|134   |        u_intr_enable_op_error             |prim_subreg__parameterized0_598      |     2|
|135   |        u_intr_enable_prog_empty           |prim_subreg__parameterized0_599      |     2|
|136   |        u_intr_enable_prog_lvl             |prim_subreg__parameterized0_600      |     2|
|137   |        u_intr_enable_rd_full              |prim_subreg__parameterized0_601      |     2|
|138   |        u_intr_enable_rd_lvl               |prim_subreg__parameterized0_602      |     2|
|139   |        u_intr_state_op_done               |prim_subreg_603                      |     2|
|140   |        u_intr_state_op_error              |prim_subreg_604                      |     2|
|141   |        u_intr_state_prog_empty            |prim_subreg_605                      |     2|
|142   |        u_intr_state_prog_lvl              |prim_subreg_606                      |     2|
|143   |        u_intr_state_rd_full               |prim_subreg_607                      |     2|
|144   |        u_intr_state_rd_lvl                |prim_subreg_608                      |     2|
|145   |        u_mp_bank_cfg_erase_en0            |prim_subreg__parameterized0_609      |     1|
|146   |        u_mp_bank_cfg_erase_en1            |prim_subreg__parameterized0_610      |     1|
|147   |        u_mp_region_cfg0_base0             |prim_subreg__parameterized18         |    22|
|148   |        u_mp_region_cfg0_en0               |prim_subreg__parameterized0_611      |     1|
|149   |        u_mp_region_cfg0_erase_en0         |prim_subreg__parameterized0_612      |     1|
|150   |        u_mp_region_cfg0_prog_en0          |prim_subreg__parameterized0_613      |     1|
|151   |        u_mp_region_cfg0_rd_en0            |prim_subreg__parameterized0_614      |     1|
|152   |        u_mp_region_cfg0_size0             |prim_subreg__parameterized18_615     |     9|
|153   |        u_mp_region_cfg1_base1             |prim_subreg__parameterized18_616     |    22|
|154   |        u_mp_region_cfg1_en1               |prim_subreg__parameterized0_617      |     1|
|155   |        u_mp_region_cfg1_erase_en1         |prim_subreg__parameterized0_618      |     1|
|156   |        u_mp_region_cfg1_prog_en1          |prim_subreg__parameterized0_619      |     1|
|157   |        u_mp_region_cfg1_rd_en1            |prim_subreg__parameterized0_620      |     1|
|158   |        u_mp_region_cfg1_size1             |prim_subreg__parameterized18_621     |     9|
|159   |        u_mp_region_cfg2_base2             |prim_subreg__parameterized18_622     |    22|
|160   |        u_mp_region_cfg2_en2               |prim_subreg__parameterized0_623      |     1|
|161   |        u_mp_region_cfg2_erase_en2         |prim_subreg__parameterized0_624      |     2|
|162   |        u_mp_region_cfg2_prog_en2          |prim_subreg__parameterized0_625      |     1|
|163   |        u_mp_region_cfg2_rd_en2            |prim_subreg__parameterized0_626      |     2|
|164   |        u_mp_region_cfg2_size2             |prim_subreg__parameterized18_627     |     9|
|165   |        u_mp_region_cfg3_base3             |prim_subreg__parameterized18_628     |    22|
|166   |        u_mp_region_cfg3_en3               |prim_subreg__parameterized0_629      |     1|
|167   |        u_mp_region_cfg3_erase_en3         |prim_subreg__parameterized0_630      |     1|
|168   |        u_mp_region_cfg3_prog_en3          |prim_subreg__parameterized0_631      |     2|
|169   |        u_mp_region_cfg3_rd_en3            |prim_subreg__parameterized0_632      |     1|
|170   |        u_mp_region_cfg3_size3             |prim_subreg__parameterized18_633     |     9|
|171   |        u_mp_region_cfg4_base4             |prim_subreg__parameterized18_634     |    22|
|172   |        u_mp_region_cfg4_en4               |prim_subreg__parameterized0_635      |     1|
|173   |        u_mp_region_cfg4_erase_en4         |prim_subreg__parameterized0_636      |     1|
|174   |        u_mp_region_cfg4_prog_en4          |prim_subreg__parameterized0_637      |     1|
|175   |        u_mp_region_cfg4_rd_en4            |prim_subreg__parameterized0_638      |     1|
|176   |        u_mp_region_cfg4_size4             |prim_subreg__parameterized18_639     |     9|
|177   |        u_mp_region_cfg5_base5             |prim_subreg__parameterized18_640     |    22|
|178   |        u_mp_region_cfg5_en5               |prim_subreg__parameterized0_641      |     1|
|179   |        u_mp_region_cfg5_erase_en5         |prim_subreg__parameterized0_642      |     2|
|180   |        u_mp_region_cfg5_prog_en5          |prim_subreg__parameterized0_643      |     1|
|181   |        u_mp_region_cfg5_rd_en5            |prim_subreg__parameterized0_644      |     2|
|182   |        u_mp_region_cfg5_size5             |prim_subreg__parameterized18_645     |     9|
|183   |        u_mp_region_cfg6_base6             |prim_subreg__parameterized18_646     |    22|
|184   |        u_mp_region_cfg6_en6               |prim_subreg__parameterized0_647      |     1|
|185   |        u_mp_region_cfg6_erase_en6         |prim_subreg__parameterized0_648      |     1|
|186   |        u_mp_region_cfg6_prog_en6          |prim_subreg__parameterized0_649      |     1|
|187   |        u_mp_region_cfg6_rd_en6            |prim_subreg__parameterized0_650      |     1|
|188   |        u_mp_region_cfg6_size6             |prim_subreg__parameterized18_651     |     9|
|189   |        u_mp_region_cfg7_base7             |prim_subreg__parameterized18_652     |    22|
|190   |        u_mp_region_cfg7_en7               |prim_subreg__parameterized0_653      |     1|
|191   |        u_mp_region_cfg7_erase_en7         |prim_subreg__parameterized0_654      |     1|
|192   |        u_mp_region_cfg7_prog_en7          |prim_subreg__parameterized0_655      |     1|
|193   |        u_mp_region_cfg7_rd_en7            |prim_subreg__parameterized0_656      |     1|
|194   |        u_mp_region_cfg7_size7             |prim_subreg__parameterized18_657     |     9|
|195   |        u_op_status_done                   |prim_subreg__parameterized0_658      |     2|
|196   |        u_op_status_err                    |prim_subreg__parameterized0_659      |     2|
|197   |        u_region_cfg_regwen_region0        |prim_subreg__parameterized17_660     |     1|
|198   |        u_region_cfg_regwen_region1        |prim_subreg__parameterized17_661     |     1|
|199   |        u_region_cfg_regwen_region2        |prim_subreg__parameterized17_662     |     1|
|200   |        u_region_cfg_regwen_region3        |prim_subreg__parameterized17_663     |     1|
|201   |        u_region_cfg_regwen_region4        |prim_subreg__parameterized17_664     |     1|
|202   |        u_region_cfg_regwen_region5        |prim_subreg__parameterized17_665     |     1|
|203   |        u_region_cfg_regwen_region6        |prim_subreg__parameterized17_666     |     1|
|204   |        u_region_cfg_regwen_region7        |prim_subreg__parameterized17_667     |     1|
|205   |        u_scratch                          |prim_subreg__parameterized8_668      |    32|
|206   |        u_socket                           |tlul_socket_1n__parameterized0       |   989|
|207   |          err_resp                         |tlul_err_resp_669                    |    13|
|208   |          fifo_h                           |tlul_fifo_sync__parameterized1_670   |   302|
|209   |            reqfifo                        |prim_fifo_sync__parameterized10_680  |   207|
|210   |            rspfifo                        |prim_fifo_sync__parameterized9_681   |    95|
|211   |          \gen_dfifo[0].fifo_d             |tlul_fifo_sync__parameterized0_671   |    78|
|212   |            reqfifo                        |prim_fifo_sync__parameterized8_678   |    56|
|213   |            rspfifo                        |prim_fifo_sync__parameterized9_679   |    22|
|214   |          \gen_dfifo[1].fifo_d             |tlul_fifo_sync__parameterized0_672   |   143|
|215   |            reqfifo                        |prim_fifo_sync__parameterized8_676   |    50|
|216   |            rspfifo                        |prim_fifo_sync__parameterized9_677   |    93|
|217   |          \gen_dfifo[2].fifo_d             |tlul_fifo_sync__parameterized0_673   |   435|
|218   |            reqfifo                        |prim_fifo_sync__parameterized8_674   |   343|
|219   |            rspfifo                        |prim_fifo_sync__parameterized9_675   |    92|
|220   |      u_to_prog_fifo                       |tlul_adapter_sram__parameterized4    |    20|
|221   |        u_reqfifo                          |prim_fifo_sync__parameterized2_585   |    20|
|222   |      u_to_rd_fifo                         |tlul_adapter_sram__parameterized5    |    87|
|223   |        u_reqfifo                          |prim_fifo_sync__parameterized2_583   |    18|
|224   |        u_rspfifo                          |prim_fifo_sync__parameterized3_584   |    69|
|225   |    gpio                                   |gpio                                 |  1275|
|226   |      \gen_filter[0].filter                |prim_filter_ctr                      |    12|
|227   |      \gen_filter[10].filter               |prim_filter_ctr_543                  |    12|
|228   |      \gen_filter[11].filter               |prim_filter_ctr_544                  |    12|
|229   |      \gen_filter[12].filter               |prim_filter_ctr_545                  |    12|
|230   |      \gen_filter[13].filter               |prim_filter_ctr_546                  |    12|
|231   |      \gen_filter[14].filter               |prim_filter_ctr_547                  |    12|
|232   |      \gen_filter[15].filter               |prim_filter_ctr_548                  |    12|
|233   |      \gen_filter[16].filter               |prim_filter_ctr_549                  |    12|
|234   |      \gen_filter[17].filter               |prim_filter_ctr_550                  |    12|
|235   |      \gen_filter[18].filter               |prim_filter_ctr_551                  |    12|
|236   |      \gen_filter[19].filter               |prim_filter_ctr_552                  |    12|
|237   |      \gen_filter[1].filter                |prim_filter_ctr_553                  |    12|
|238   |      \gen_filter[20].filter               |prim_filter_ctr_554                  |    12|
|239   |      \gen_filter[21].filter               |prim_filter_ctr_555                  |    12|
|240   |      \gen_filter[22].filter               |prim_filter_ctr_556                  |    12|
|241   |      \gen_filter[23].filter               |prim_filter_ctr_557                  |    12|
|242   |      \gen_filter[24].filter               |prim_filter_ctr_558                  |    12|
|243   |      \gen_filter[25].filter               |prim_filter_ctr_559                  |    12|
|244   |      \gen_filter[26].filter               |prim_filter_ctr_560                  |    12|
|245   |      \gen_filter[27].filter               |prim_filter_ctr_561                  |    12|
|246   |      \gen_filter[28].filter               |prim_filter_ctr_562                  |    12|
|247   |      \gen_filter[29].filter               |prim_filter_ctr_563                  |    12|
|248   |      \gen_filter[2].filter                |prim_filter_ctr_564                  |    12|
|249   |      \gen_filter[30].filter               |prim_filter_ctr_565                  |    12|
|250   |      \gen_filter[31].filter               |prim_filter_ctr_566                  |    12|
|251   |      \gen_filter[3].filter                |prim_filter_ctr_567                  |    12|
|252   |      \gen_filter[4].filter                |prim_filter_ctr_568                  |    12|
|253   |      \gen_filter[5].filter                |prim_filter_ctr_569                  |    12|
|254   |      \gen_filter[6].filter                |prim_filter_ctr_570                  |    12|
|255   |      \gen_filter[7].filter                |prim_filter_ctr_571                  |    12|
|256   |      \gen_filter[8].filter                |prim_filter_ctr_572                  |    12|
|257   |      \gen_filter[9].filter                |prim_filter_ctr_573                  |    12|
|258   |      u_reg                                |gpio_reg_top                         |   331|
|259   |        u_ctrl_en_input_filter             |prim_subreg__parameterized8_574      |    32|
|260   |        u_data_in                          |prim_subreg__parameterized9_575      |    32|
|261   |        u_intr_ctrl_en_falling             |prim_subreg__parameterized8_576      |    32|
|262   |        u_intr_ctrl_en_lvlhigh             |prim_subreg__parameterized8_577      |    32|
|263   |        u_intr_ctrl_en_lvllow              |prim_subreg__parameterized8_578      |    32|
|264   |        u_intr_ctrl_en_rising              |prim_subreg__parameterized8_579      |    32|
|265   |        u_intr_enable                      |prim_subreg__parameterized8_580      |    32|
|266   |        u_intr_state                       |prim_subreg__parameterized7          |    64|
|267   |        u_reg_if                           |tlul_adapter_reg_581                 |    43|
|268   |    hmac                                   |hmac                                 |  6054|
|269   |      u_hmac                               |hmac_core                            |   377|
|270   |      u_msg_fifo                           |prim_fifo_sync__parameterized12      |    43|
|271   |      u_packer                             |prim_packer                          |   212|
|272   |      u_reg                                |hmac_reg_top                         |  2751|
|273   |        u_err_code                         |prim_subreg__parameterized9          |     2|
|274   |        u_reg_if                           |tlul_adapter_reg__parameterized0_532 |    43|
|275   |        u_cfg_digest_swap                  |prim_subreg__parameterized0_514      |     2|
|276   |        u_cfg_endian_swap                  |prim_subreg__parameterized26         |     1|
|277   |        u_cfg_hmac_en                      |prim_subreg__parameterized0_515      |    14|
|278   |        u_cfg_sha_en                       |prim_subreg__parameterized0_516      |     8|
|279   |        u_intr_enable_fifo_full            |prim_subreg__parameterized0_517      |     1|
|280   |        u_intr_enable_hmac_done            |prim_subreg__parameterized0_518      |     1|
|281   |        u_intr_enable_hmac_err             |prim_subreg__parameterized0_519      |     1|
|282   |        u_intr_state_fifo_full             |prim_subreg_520                      |     2|
|283   |        u_intr_state_hmac_done             |prim_subreg_521                      |     3|
|284   |        u_intr_state_hmac_err              |prim_subreg_522                      |     3|
|285   |        u_key0                             |prim_subreg__parameterized22         |    32|
|286   |        u_key1                             |prim_subreg__parameterized22_523     |    36|
|287   |        u_key2                             |prim_subreg__parameterized22_524     |    32|
|288   |        u_key3                             |prim_subreg__parameterized22_525     |    63|
|289   |        u_key4                             |prim_subreg__parameterized22_526     |    32|
|290   |        u_key5                             |prim_subreg__parameterized22_527     |    33|
|291   |        u_key6                             |prim_subreg__parameterized22_528     |    32|
|292   |        u_key7                             |prim_subreg__parameterized22_529     |    69|
|293   |        u_msg_length_lower                 |prim_subreg__parameterized9_530      |    32|
|294   |        u_msg_length_upper                 |prim_subreg__parameterized9_531      |    32|
|295   |        u_socket                           |tlul_socket_1n_533                   |  2277|
|296   |          fifo_h                           |tlul_fifo_sync__parameterized1_534   |  1990|
|297   |            reqfifo                        |prim_fifo_sync__parameterized10_541  |  1911|
|298   |            rspfifo                        |prim_fifo_sync__parameterized9_542   |    79|
|299   |          \gen_dfifo[0].fifo_d             |tlul_fifo_sync__parameterized0_535   |    93|
|300   |            reqfifo                        |prim_fifo_sync__parameterized8_539   |    55|
|301   |            rspfifo                        |prim_fifo_sync__parameterized9_540   |    38|
|302   |          \gen_dfifo[1].fifo_d             |tlul_fifo_sync__parameterized0_536   |   176|
|303   |            reqfifo                        |prim_fifo_sync__parameterized8_537   |    73|
|304   |            rspfifo                        |prim_fifo_sync__parameterized9_538   |   103|
|305   |      u_sha2                               |sha2                                 |  2559|
|306   |        u_pad                              |sha2_pad                             |   233|
|307   |      u_tlul_adapter                       |tlul_adapter_sram__parameterized6    |    32|
|308   |        u_reqfifo                          |prim_fifo_sync__parameterized2_512   |    27|
|309   |        u_rspfifo                          |prim_fifo_sync__parameterized3_513   |     5|
|310   |    pinmux                                 |pinmux                               |   754|
|311   |      i_reg_top                            |pinmux_reg_top                       |   754|
|312   |        u_mio_outsel0_out0                 |prim_subreg__parameterized28         |     8|
|313   |        u_mio_outsel0_out1                 |prim_subreg__parameterized28_449     |     8|
|314   |        u_mio_outsel0_out2                 |prim_subreg__parameterized28_450     |     8|
|315   |        u_mio_outsel0_out3                 |prim_subreg__parameterized28_451     |     8|
|316   |        u_mio_outsel0_out4                 |prim_subreg__parameterized28_452     |     8|
|317   |        u_mio_outsel1_out5                 |prim_subreg__parameterized28_453     |    12|
|318   |        u_mio_outsel1_out6                 |prim_subreg__parameterized28_454     |     9|
|319   |        u_mio_outsel1_out7                 |prim_subreg__parameterized28_455     |    14|
|320   |        u_mio_outsel1_out8                 |prim_subreg__parameterized28_456     |    14|
|321   |        u_mio_outsel1_out9                 |prim_subreg__parameterized28_457     |    14|
|322   |        u_mio_outsel2_out10                |prim_subreg__parameterized28_458     |     9|
|323   |        u_mio_outsel2_out11                |prim_subreg__parameterized28_459     |    11|
|324   |        u_mio_outsel2_out12                |prim_subreg__parameterized28_460     |     8|
|325   |        u_mio_outsel2_out13                |prim_subreg__parameterized28_461     |     8|
|326   |        u_mio_outsel2_out14                |prim_subreg__parameterized28_462     |     8|
|327   |        u_mio_outsel3_out15                |prim_subreg__parameterized28_463     |     8|
|328   |        u_mio_outsel3_out16                |prim_subreg__parameterized28_464     |     6|
|329   |        u_mio_outsel3_out17                |prim_subreg__parameterized28_465     |     6|
|330   |        u_mio_outsel3_out18                |prim_subreg__parameterized28_466     |     6|
|331   |        u_mio_outsel3_out19                |prim_subreg__parameterized28_467     |     6|
|332   |        u_mio_outsel4_out20                |prim_subreg__parameterized28_468     |     8|
|333   |        u_mio_outsel4_out21                |prim_subreg__parameterized28_469     |    12|
|334   |        u_mio_outsel4_out22                |prim_subreg__parameterized28_470     |     6|
|335   |        u_mio_outsel4_out23                |prim_subreg__parameterized28_471     |     6|
|336   |        u_mio_outsel4_out24                |prim_subreg__parameterized28_472     |     6|
|337   |        u_mio_outsel5_out25                |prim_subreg__parameterized28_473     |     7|
|338   |        u_mio_outsel5_out26                |prim_subreg__parameterized28_474     |     6|
|339   |        u_mio_outsel5_out27                |prim_subreg__parameterized28_475     |     6|
|340   |        u_mio_outsel5_out28                |prim_subreg__parameterized28_476     |     6|
|341   |        u_mio_outsel5_out29                |prim_subreg__parameterized28_477     |     6|
|342   |        u_mio_outsel6_out30                |prim_subreg__parameterized28_478     |    11|
|343   |        u_mio_outsel6_out31                |prim_subreg__parameterized28_479     |     6|
|344   |        u_periph_insel0_in0                |prim_subreg__parameterized27         |    13|
|345   |        u_periph_insel0_in1                |prim_subreg__parameterized27_480     |    13|
|346   |        u_periph_insel0_in2                |prim_subreg__parameterized27_481     |    13|
|347   |        u_periph_insel0_in3                |prim_subreg__parameterized27_482     |    13|
|348   |        u_periph_insel0_in4                |prim_subreg__parameterized27_483     |    13|
|349   |        u_periph_insel1_in5                |prim_subreg__parameterized27_484     |    14|
|350   |        u_periph_insel1_in6                |prim_subreg__parameterized27_485     |    13|
|351   |        u_periph_insel1_in7                |prim_subreg__parameterized27_486     |    13|
|352   |        u_periph_insel1_in8                |prim_subreg__parameterized27_487     |    13|
|353   |        u_periph_insel1_in9                |prim_subreg__parameterized27_488     |    13|
|354   |        u_periph_insel2_in10               |prim_subreg__parameterized27_489     |    15|
|355   |        u_periph_insel2_in11               |prim_subreg__parameterized27_490     |    18|
|356   |        u_periph_insel2_in12               |prim_subreg__parameterized27_491     |    19|
|357   |        u_periph_insel2_in13               |prim_subreg__parameterized27_492     |    19|
|358   |        u_periph_insel2_in14               |prim_subreg__parameterized27_493     |    19|
|359   |        u_periph_insel3_in15               |prim_subreg__parameterized27_494     |    13|
|360   |        u_periph_insel3_in16               |prim_subreg__parameterized27_495     |    15|
|361   |        u_periph_insel3_in17               |prim_subreg__parameterized27_496     |    13|
|362   |        u_periph_insel3_in18               |prim_subreg__parameterized27_497     |    13|
|363   |        u_periph_insel3_in19               |prim_subreg__parameterized27_498     |    13|
|364   |        u_periph_insel4_in20               |prim_subreg__parameterized27_499     |    15|
|365   |        u_periph_insel4_in21               |prim_subreg__parameterized27_500     |    13|
|366   |        u_periph_insel4_in22               |prim_subreg__parameterized27_501     |    13|
|367   |        u_periph_insel4_in23               |prim_subreg__parameterized27_502     |    13|
|368   |        u_periph_insel4_in24               |prim_subreg__parameterized27_503     |    13|
|369   |        u_periph_insel5_in25               |prim_subreg__parameterized27_504     |    13|
|370   |        u_periph_insel5_in26               |prim_subreg__parameterized27_505     |    13|
|371   |        u_periph_insel5_in27               |prim_subreg__parameterized27_506     |    13|
|372   |        u_periph_insel5_in28               |prim_subreg__parameterized27_507     |    13|
|373   |        u_periph_insel5_in29               |prim_subreg__parameterized27_508     |    13|
|374   |        u_periph_insel6_in30               |prim_subreg__parameterized27_509     |    13|
|375   |        u_periph_insel6_in31               |prim_subreg__parameterized27_510     |    13|
|376   |        u_reg_if                           |tlul_adapter_reg_511                 |    42|
|377   |        u_regen                            |prim_subreg__parameterized17         |     1|
|378   |    rv_plic                                |rv_plic                              |  3029|
|379   |      \gen_target[0].u_target              |rv_plic_target                       |    22|
|380   |      u_gateway                            |rv_plic_gateway                      |   412|
|381   |      u_reg                                |rv_plic_reg_top                      |  2595|
|382   |        u_ie00_e0                          |prim_subreg__parameterized0_227      |     2|
|383   |        u_ie00_e1                          |prim_subreg__parameterized0_228      |     2|
|384   |        u_ie00_e10                         |prim_subreg__parameterized0_229      |     2|
|385   |        u_ie00_e11                         |prim_subreg__parameterized0_230      |     2|
|386   |        u_ie00_e12                         |prim_subreg__parameterized0_231      |     2|
|387   |        u_ie00_e13                         |prim_subreg__parameterized0_232      |     2|
|388   |        u_ie00_e14                         |prim_subreg__parameterized0_233      |     2|
|389   |        u_ie00_e15                         |prim_subreg__parameterized0_234      |     2|
|390   |        u_ie00_e16                         |prim_subreg__parameterized0_235      |     2|
|391   |        u_ie00_e17                         |prim_subreg__parameterized0_236      |     2|
|392   |        u_ie00_e18                         |prim_subreg__parameterized0_237      |     5|
|393   |        u_ie00_e19                         |prim_subreg__parameterized0_238      |     2|
|394   |        u_ie00_e2                          |prim_subreg__parameterized0_239      |     2|
|395   |        u_ie00_e20                         |prim_subreg__parameterized0_240      |     2|
|396   |        u_ie00_e21                         |prim_subreg__parameterized0_241      |     2|
|397   |        u_ie00_e22                         |prim_subreg__parameterized0_242      |     7|
|398   |        u_ie00_e23                         |prim_subreg__parameterized0_243      |     3|
|399   |        u_ie00_e24                         |prim_subreg__parameterized0_244      |     2|
|400   |        u_ie00_e25                         |prim_subreg__parameterized0_245      |     2|
|401   |        u_ie00_e26                         |prim_subreg__parameterized0_246      |     2|
|402   |        u_ie00_e27                         |prim_subreg__parameterized0_247      |     2|
|403   |        u_ie00_e28                         |prim_subreg__parameterized0_248      |     2|
|404   |        u_ie00_e29                         |prim_subreg__parameterized0_249      |     2|
|405   |        u_ie00_e3                          |prim_subreg__parameterized0_250      |     2|
|406   |        u_ie00_e30                         |prim_subreg__parameterized0_251      |     2|
|407   |        u_ie00_e31                         |prim_subreg__parameterized0_252      |     2|
|408   |        u_ie00_e4                          |prim_subreg__parameterized0_253      |     2|
|409   |        u_ie00_e5                          |prim_subreg__parameterized0_254      |     2|
|410   |        u_ie00_e6                          |prim_subreg__parameterized0_255      |     3|
|411   |        u_ie00_e7                          |prim_subreg__parameterized0_256      |     2|
|412   |        u_ie00_e8                          |prim_subreg__parameterized0_257      |     2|
|413   |        u_ie00_e9                          |prim_subreg__parameterized0_258      |     2|
|414   |        u_ie01_e32                         |prim_subreg__parameterized0_259      |     6|
|415   |        u_ie01_e33                         |prim_subreg__parameterized0_260      |     6|
|416   |        u_ie01_e34                         |prim_subreg__parameterized0_261      |     2|
|417   |        u_ie01_e35                         |prim_subreg__parameterized0_262      |     2|
|418   |        u_ie01_e36                         |prim_subreg__parameterized0_263      |     2|
|419   |        u_ie01_e37                         |prim_subreg__parameterized0_264      |     2|
|420   |        u_ie01_e38                         |prim_subreg__parameterized0_265      |     2|
|421   |        u_ie01_e39                         |prim_subreg__parameterized0_266      |     2|
|422   |        u_ie01_e40                         |prim_subreg__parameterized0_267      |     2|
|423   |        u_ie01_e41                         |prim_subreg__parameterized0_268      |     2|
|424   |        u_ie01_e42                         |prim_subreg__parameterized0_269      |     2|
|425   |        u_ie01_e43                         |prim_subreg__parameterized0_270      |     5|
|426   |        u_ie01_e44                         |prim_subreg__parameterized0_271      |     6|
|427   |        u_ie01_e45                         |prim_subreg__parameterized0_272      |     4|
|428   |        u_ie01_e46                         |prim_subreg__parameterized0_273      |     2|
|429   |        u_ie01_e47                         |prim_subreg__parameterized0_274      |     2|
|430   |        u_ie01_e48                         |prim_subreg__parameterized0_275      |     6|
|431   |        u_ie01_e49                         |prim_subreg__parameterized0_276      |     5|
|432   |        u_ie01_e50                         |prim_subreg__parameterized0_277      |     6|
|433   |        u_ie01_e51                         |prim_subreg__parameterized0_278      |     4|
|434   |        u_ie01_e52                         |prim_subreg__parameterized0_279      |     2|
|435   |        u_ie01_e53                         |prim_subreg__parameterized0_280      |     2|
|436   |        u_ie01_e54                         |prim_subreg__parameterized0_281      |    27|
|437   |        u_ip0_p0                           |prim_subreg__parameterized24         |     1|
|438   |        u_ip0_p1                           |prim_subreg__parameterized24_282     |     1|
|439   |        u_ip0_p10                          |prim_subreg__parameterized24_283     |     1|
|440   |        u_ip0_p11                          |prim_subreg__parameterized24_284     |     1|
|441   |        u_ip0_p12                          |prim_subreg__parameterized24_285     |     1|
|442   |        u_ip0_p13                          |prim_subreg__parameterized24_286     |     1|
|443   |        u_ip0_p14                          |prim_subreg__parameterized24_287     |     1|
|444   |        u_ip0_p15                          |prim_subreg__parameterized24_288     |     1|
|445   |        u_ip0_p16                          |prim_subreg__parameterized24_289     |     1|
|446   |        u_ip0_p17                          |prim_subreg__parameterized24_290     |     1|
|447   |        u_ip0_p18                          |prim_subreg__parameterized24_291     |     1|
|448   |        u_ip0_p19                          |prim_subreg__parameterized24_292     |     1|
|449   |        u_ip0_p2                           |prim_subreg__parameterized24_293     |     1|
|450   |        u_ip0_p20                          |prim_subreg__parameterized24_294     |     1|
|451   |        u_ip0_p21                          |prim_subreg__parameterized24_295     |     1|
|452   |        u_ip0_p22                          |prim_subreg__parameterized24_296     |     1|
|453   |        u_ip0_p23                          |prim_subreg__parameterized24_297     |     1|
|454   |        u_ip0_p24                          |prim_subreg__parameterized24_298     |     1|
|455   |        u_ip0_p25                          |prim_subreg__parameterized24_299     |     1|
|456   |        u_ip0_p26                          |prim_subreg__parameterized24_300     |     1|
|457   |        u_ip0_p27                          |prim_subreg__parameterized24_301     |     1|
|458   |        u_ip0_p28                          |prim_subreg__parameterized24_302     |     1|
|459   |        u_ip0_p29                          |prim_subreg__parameterized24_303     |     1|
|460   |        u_ip0_p3                           |prim_subreg__parameterized24_304     |     1|
|461   |        u_ip0_p30                          |prim_subreg__parameterized24_305     |     1|
|462   |        u_ip0_p31                          |prim_subreg__parameterized24_306     |     1|
|463   |        u_ip0_p4                           |prim_subreg__parameterized24_307     |     1|
|464   |        u_ip0_p5                           |prim_subreg__parameterized24_308     |     1|
|465   |        u_ip0_p6                           |prim_subreg__parameterized24_309     |     1|
|466   |        u_ip0_p7                           |prim_subreg__parameterized24_310     |     1|
|467   |        u_ip0_p8                           |prim_subreg__parameterized24_311     |     1|
|468   |        u_ip0_p9                           |prim_subreg__parameterized24_312     |     1|
|469   |        u_ip1_p32                          |prim_subreg__parameterized24_313     |     1|
|470   |        u_ip1_p33                          |prim_subreg__parameterized24_314     |     1|
|471   |        u_ip1_p34                          |prim_subreg__parameterized24_315     |     1|
|472   |        u_ip1_p35                          |prim_subreg__parameterized24_316     |     1|
|473   |        u_ip1_p36                          |prim_subreg__parameterized24_317     |     1|
|474   |        u_ip1_p37                          |prim_subreg__parameterized24_318     |     1|
|475   |        u_ip1_p38                          |prim_subreg__parameterized24_319     |     1|
|476   |        u_ip1_p39                          |prim_subreg__parameterized24_320     |     1|
|477   |        u_ip1_p40                          |prim_subreg__parameterized24_321     |     1|
|478   |        u_ip1_p41                          |prim_subreg__parameterized24_322     |     1|
|479   |        u_ip1_p42                          |prim_subreg__parameterized24_323     |     1|
|480   |        u_ip1_p43                          |prim_subreg__parameterized24_324     |     1|
|481   |        u_ip1_p44                          |prim_subreg__parameterized24_325     |     1|
|482   |        u_ip1_p45                          |prim_subreg__parameterized24_326     |     1|
|483   |        u_ip1_p46                          |prim_subreg__parameterized24_327     |     1|
|484   |        u_ip1_p47                          |prim_subreg__parameterized24_328     |     1|
|485   |        u_ip1_p48                          |prim_subreg__parameterized24_329     |     1|
|486   |        u_ip1_p49                          |prim_subreg__parameterized24_330     |     1|
|487   |        u_ip1_p50                          |prim_subreg__parameterized24_331     |     1|
|488   |        u_ip1_p51                          |prim_subreg__parameterized24_332     |     1|
|489   |        u_ip1_p52                          |prim_subreg__parameterized24_333     |     1|
|490   |        u_ip1_p53                          |prim_subreg__parameterized24_334     |     1|
|491   |        u_ip1_p54                          |prim_subreg__parameterized24_335     |     1|
|492   |        u_le0_le0                          |prim_subreg__parameterized0_336      |     1|
|493   |        u_le0_le1                          |prim_subreg__parameterized0_337      |     1|
|494   |        u_le0_le10                         |prim_subreg__parameterized0_338      |     1|
|495   |        u_le0_le11                         |prim_subreg__parameterized0_339      |     1|
|496   |        u_le0_le12                         |prim_subreg__parameterized0_340      |     1|
|497   |        u_le0_le13                         |prim_subreg__parameterized0_341      |     1|
|498   |        u_le0_le14                         |prim_subreg__parameterized0_342      |     1|
|499   |        u_le0_le15                         |prim_subreg__parameterized0_343      |     1|
|500   |        u_le0_le16                         |prim_subreg__parameterized0_344      |     1|
|501   |        u_le0_le17                         |prim_subreg__parameterized0_345      |     1|
|502   |        u_le0_le18                         |prim_subreg__parameterized0_346      |     1|
|503   |        u_le0_le19                         |prim_subreg__parameterized0_347      |     1|
|504   |        u_le0_le2                          |prim_subreg__parameterized0_348      |     1|
|505   |        u_le0_le20                         |prim_subreg__parameterized0_349      |     1|
|506   |        u_le0_le21                         |prim_subreg__parameterized0_350      |     1|
|507   |        u_le0_le22                         |prim_subreg__parameterized0_351      |     1|
|508   |        u_le0_le23                         |prim_subreg__parameterized0_352      |     1|
|509   |        u_le0_le24                         |prim_subreg__parameterized0_353      |     1|
|510   |        u_le0_le25                         |prim_subreg__parameterized0_354      |     1|
|511   |        u_le0_le26                         |prim_subreg__parameterized0_355      |     1|
|512   |        u_le0_le27                         |prim_subreg__parameterized0_356      |     1|
|513   |        u_le0_le28                         |prim_subreg__parameterized0_357      |     1|
|514   |        u_le0_le29                         |prim_subreg__parameterized0_358      |     1|
|515   |        u_le0_le3                          |prim_subreg__parameterized0_359      |     1|
|516   |        u_le0_le30                         |prim_subreg__parameterized0_360      |     1|
|517   |        u_le0_le31                         |prim_subreg__parameterized0_361      |     1|
|518   |        u_le0_le4                          |prim_subreg__parameterized0_362      |     1|
|519   |        u_le0_le5                          |prim_subreg__parameterized0_363      |     1|
|520   |        u_le0_le6                          |prim_subreg__parameterized0_364      |     1|
|521   |        u_le0_le7                          |prim_subreg__parameterized0_365      |     1|
|522   |        u_le0_le8                          |prim_subreg__parameterized0_366      |     1|
|523   |        u_le0_le9                          |prim_subreg__parameterized0_367      |     1|
|524   |        u_le1_le32                         |prim_subreg__parameterized0_368      |     3|
|525   |        u_le1_le33                         |prim_subreg__parameterized0_369      |     3|
|526   |        u_le1_le34                         |prim_subreg__parameterized0_370      |     1|
|527   |        u_le1_le35                         |prim_subreg__parameterized0_371      |     1|
|528   |        u_le1_le36                         |prim_subreg__parameterized0_372      |     1|
|529   |        u_le1_le37                         |prim_subreg__parameterized0_373      |     1|
|530   |        u_le1_le38                         |prim_subreg__parameterized0_374      |     1|
|531   |        u_le1_le39                         |prim_subreg__parameterized0_375      |     1|
|532   |        u_le1_le40                         |prim_subreg__parameterized0_376      |     1|
|533   |        u_le1_le41                         |prim_subreg__parameterized0_377      |     1|
|534   |        u_le1_le42                         |prim_subreg__parameterized0_378      |     1|
|535   |        u_le1_le43                         |prim_subreg__parameterized0_379      |     1|
|536   |        u_le1_le44                         |prim_subreg__parameterized0_380      |     1|
|537   |        u_le1_le45                         |prim_subreg__parameterized0_381      |     1|
|538   |        u_le1_le46                         |prim_subreg__parameterized0_382      |     1|
|539   |        u_le1_le47                         |prim_subreg__parameterized0_383      |     1|
|540   |        u_le1_le48                         |prim_subreg__parameterized0_384      |     1|
|541   |        u_le1_le49                         |prim_subreg__parameterized0_385      |     1|
|542   |        u_le1_le50                         |prim_subreg__parameterized0_386      |     1|
|543   |        u_le1_le51                         |prim_subreg__parameterized0_387      |     1|
|544   |        u_le1_le52                         |prim_subreg__parameterized0_388      |     1|
|545   |        u_le1_le53                         |prim_subreg__parameterized0_389      |     1|
|546   |        u_le1_le54                         |prim_subreg__parameterized0_390      |     1|
|547   |        u_msip0                            |prim_subreg__parameterized0_391      |     1|
|548   |        u_prio0                            |prim_subreg__parameterized1_392      |    68|
|549   |        u_prio1                            |prim_subreg__parameterized1_393      |    68|
|550   |        u_prio10                           |prim_subreg__parameterized1_394      |    56|
|551   |        u_prio11                           |prim_subreg__parameterized1_395      |    68|
|552   |        u_prio12                           |prim_subreg__parameterized1_396      |    55|
|553   |        u_prio13                           |prim_subreg__parameterized1_397      |    63|
|554   |        u_prio14                           |prim_subreg__parameterized1_398      |    63|
|555   |        u_prio15                           |prim_subreg__parameterized1_399      |    55|
|556   |        u_prio16                           |prim_subreg__parameterized1_400      |    54|
|557   |        u_prio17                           |prim_subreg__parameterized1_401      |    60|
|558   |        u_prio18                           |prim_subreg__parameterized1_402      |    42|
|559   |        u_prio19                           |prim_subreg__parameterized1_403      |    46|
|560   |        u_prio2                            |prim_subreg__parameterized1_404      |    67|
|561   |        u_prio20                           |prim_subreg__parameterized1_405      |    49|
|562   |        u_prio21                           |prim_subreg__parameterized1_406      |    40|
|563   |        u_prio22                           |prim_subreg__parameterized1_407      |    36|
|564   |        u_prio23                           |prim_subreg__parameterized1_408      |    36|
|565   |        u_prio24                           |prim_subreg__parameterized1_409      |    40|
|566   |        u_prio25                           |prim_subreg__parameterized1_410      |    39|
|567   |        u_prio26                           |prim_subreg__parameterized1_411      |    37|
|568   |        u_prio27                           |prim_subreg__parameterized1_412      |    38|
|569   |        u_prio28                           |prim_subreg__parameterized1_413      |    38|
|570   |        u_prio29                           |prim_subreg__parameterized1_414      |    34|
|571   |        u_prio3                            |prim_subreg__parameterized1_415      |    86|
|572   |        u_prio30                           |prim_subreg__parameterized1_416      |    34|
|573   |        u_prio31                           |prim_subreg__parameterized1_417      |    31|
|574   |        u_prio32                           |prim_subreg__parameterized1_418      |    28|
|575   |        u_prio33                           |prim_subreg__parameterized1_419      |    27|
|576   |        u_prio34                           |prim_subreg__parameterized1_420      |    27|
|577   |        u_prio35                           |prim_subreg__parameterized1_421      |    28|
|578   |        u_prio36                           |prim_subreg__parameterized1_422      |    28|
|579   |        u_prio37                           |prim_subreg__parameterized1_423      |    25|
|580   |        u_prio38                           |prim_subreg__parameterized1_424      |    29|
|581   |        u_prio39                           |prim_subreg__parameterized1_425      |    32|
|582   |        u_prio4                            |prim_subreg__parameterized1_426      |    61|
|583   |        u_prio40                           |prim_subreg__parameterized1_427      |    19|
|584   |        u_prio41                           |prim_subreg__parameterized1_428      |    25|
|585   |        u_prio42                           |prim_subreg__parameterized1_429      |    19|
|586   |        u_prio43                           |prim_subreg__parameterized1_430      |    15|
|587   |        u_prio44                           |prim_subreg__parameterized1_431      |    17|
|588   |        u_prio45                           |prim_subreg__parameterized1_432      |    10|
|589   |        u_prio46                           |prim_subreg__parameterized1_433      |    14|
|590   |        u_prio47                           |prim_subreg__parameterized1_434      |    11|
|591   |        u_prio48                           |prim_subreg__parameterized1_435      |    10|
|592   |        u_prio49                           |prim_subreg__parameterized1_436      |     4|
|593   |        u_prio5                            |prim_subreg__parameterized1_437      |    65|
|594   |        u_prio50                           |prim_subreg__parameterized1_438      |    18|
|595   |        u_prio51                           |prim_subreg__parameterized1_439      |    17|
|596   |        u_prio52                           |prim_subreg__parameterized1_440      |    33|
|597   |        u_prio53                           |prim_subreg__parameterized1_441      |    56|
|598   |        u_prio54                           |prim_subreg__parameterized1_442      |    49|
|599   |        u_prio6                            |prim_subreg__parameterized1_443      |    58|
|600   |        u_prio7                            |prim_subreg__parameterized1_444      |    73|
|601   |        u_prio8                            |prim_subreg__parameterized1_445      |    64|
|602   |        u_prio9                            |prim_subreg__parameterized1_446      |    70|
|603   |        u_reg_if                           |tlul_adapter_reg__parameterized2_447 |    43|
|604   |        u_threshold0                       |prim_subreg__parameterized1_448      |    27|
|605   |    spi_device                             |spi_device                           |  1990|
|606   |      u_fwmode_arb                         |prim_sram_arbiter                    |    20|
|607   |        u_req_arb                          |prim_arbiter                         |     2|
|608   |        u_req_fifo                         |prim_fifo_sync__parameterized7       |    18|
|609   |      u_fwmode                             |spi_fwmode                           |    17|
|610   |      u_memory_2p                          |prim_ram_2p_adv                      |   196|
|611   |        \gen_regmem.u_mem                  |prim_ram_2p                          |   193|
|612   |          \gen_mem_generic.u_impl_generic  |prim_generic_ram_2p                  |   193|
|613   |      u_reg                                |spi_device_reg_top                   |  1212|
|614   |        u_cfg_cpha                         |prim_subreg__parameterized0_193      |     2|
|615   |        u_cfg_cpol                         |prim_subreg__parameterized0_194      |     2|
|616   |        u_cfg_rx_order                     |prim_subreg__parameterized0_195      |     1|
|617   |        u_cfg_timer_v                      |prim_subreg__parameterized10         |     8|
|618   |        u_cfg_tx_order                     |prim_subreg__parameterized0_196      |     1|
|619   |        u_control_abort                    |prim_subreg__parameterized0_197      |     2|
|620   |        u_control_mode                     |prim_subreg__parameterized1_198      |     2|
|621   |        u_control_rst_rxfifo               |prim_subreg__parameterized0_199      |     1|
|622   |        u_control_rst_txfifo               |prim_subreg__parameterized0_200      |     1|
|623   |        u_fifo_level_rxlvl                 |prim_subreg__parameterized11         |    35|
|624   |        u_fifo_level_txlvl                 |prim_subreg__parameterized2_201      |    25|
|625   |        u_intr_enable_rxerr                |prim_subreg__parameterized0_202      |     2|
|626   |        u_intr_enable_rxf                  |prim_subreg__parameterized0_203      |     2|
|627   |        u_intr_enable_rxlvl                |prim_subreg__parameterized0_204      |     2|
|628   |        u_intr_enable_rxoverflow           |prim_subreg__parameterized0_205      |     2|
|629   |        u_intr_enable_txlvl                |prim_subreg__parameterized0_206      |     2|
|630   |        u_intr_enable_txunderflow          |prim_subreg__parameterized0_207      |     2|
|631   |        u_intr_state_rxerr                 |prim_subreg_208                      |     2|
|632   |        u_intr_state_rxf                   |prim_subreg_209                      |     2|
|633   |        u_intr_state_rxlvl                 |prim_subreg_210                      |     2|
|634   |        u_intr_state_rxoverflow            |prim_subreg_211                      |     2|
|635   |        u_intr_state_txlvl                 |prim_subreg_212                      |     2|
|636   |        u_intr_state_txunderflow           |prim_subreg_213                      |     2|
|637   |        u_reg_if                           |tlul_adapter_reg__parameterized0     |    43|
|638   |        u_rxf_addr_base                    |prim_subreg__parameterized2_214      |    28|
|639   |        u_rxf_addr_limit                   |prim_subreg__parameterized13         |    36|
|640   |        u_rxf_ptr_rptr                     |prim_subreg__parameterized2_215      |    25|
|641   |        u_rxf_ptr_wptr                     |prim_subreg__parameterized12         |    12|
|642   |        u_socket                           |tlul_socket_1n                       |   839|
|643   |          fifo_h                           |tlul_fifo_sync__parameterized1       |   160|
|644   |            reqfifo                        |prim_fifo_sync__parameterized10      |    71|
|645   |            rspfifo                        |prim_fifo_sync__parameterized9_221   |    89|
|646   |          \gen_dfifo[0].fifo_d             |tlul_fifo_sync__parameterized0       |   248|
|647   |            reqfifo                        |prim_fifo_sync__parameterized8_219   |   156|
|648   |            rspfifo                        |prim_fifo_sync__parameterized9_220   |    92|
|649   |          \gen_dfifo[1].fifo_d             |tlul_fifo_sync__parameterized0_218   |   410|
|650   |            reqfifo                        |prim_fifo_sync__parameterized8       |   319|
|651   |            rspfifo                        |prim_fifo_sync__parameterized9       |    91|
|652   |        u_txf_addr_base                    |prim_subreg__parameterized14         |    27|
|653   |        u_txf_addr_limit                   |prim_subreg__parameterized15         |    32|
|654   |        u_txf_ptr_rptr                     |prim_subreg__parameterized12_216     |    12|
|655   |        u_txf_ptr_wptr                     |prim_subreg__parameterized2_217      |    54|
|656   |      u_rx_fifo                            |prim_fifo_async__parameterized1      |    64|
|657   |        sync_rptr                          |prim_flop_2sync__parameterized3_191  |    11|
|658   |        sync_wptr                          |prim_flop_2sync__parameterized3_192  |    16|
|659   |      u_rxf_ctrl                           |spi_fwm_rxf_ctrl                     |   250|
|660   |      u_rxf_overflow                       |prim_pulse_sync                      |     4|
|661   |        prim_flop_2sync                    |prim_flop_2sync__parameterized1_190  |     2|
|662   |      u_sync_rxf                           |prim_flop_2sync__parameterized1      |     2|
|663   |      u_sync_txe                           |prim_flop_2sync__parameterized2      |     2|
|664   |      u_tlul2sram                          |tlul_adapter_sram__parameterized3    |    59|
|665   |        u_reqfifo                          |prim_fifo_sync__parameterized2_188   |    20|
|666   |        u_rspfifo                          |prim_fifo_sync__parameterized3_189   |    39|
|667   |      u_tx_fifo                            |prim_fifo_async__parameterized1_184  |    60|
|668   |        sync_rptr                          |prim_flop_2sync__parameterized3      |    11|
|669   |        sync_wptr                          |prim_flop_2sync__parameterized3_187  |    11|
|670   |      u_txf_ctrl                           |spi_fwm_txf_ctrl                     |    95|
|671   |      u_txf_underflow                      |prim_pulse_sync_185                  |     4|
|672   |        prim_flop_2sync                    |prim_flop_2sync__parameterized1_186  |     2|
|673   |    tl_adapter_eflash                      |tlul_adapter_sram__parameterized2    |    96|
|674   |      u_reqfifo                            |prim_fifo_sync__parameterized2_182   |    27|
|675   |      u_rspfifo                            |prim_fifo_sync__parameterized3_183   |    69|
|676   |    tl_adapter_ram_main                    |tlul_adapter_sram__parameterized1    |    94|
|677   |      u_reqfifo                            |prim_fifo_sync__parameterized2_180   |    26|
|678   |      u_rspfifo                            |prim_fifo_sync__parameterized3_181   |    68|
|679   |    tl_adapter_rom                         |tlul_adapter_sram__parameterized0    |    29|
|680   |      u_reqfifo                            |prim_fifo_sync__parameterized2_178   |    26|
|681   |      u_rspfifo                            |prim_fifo_sync__parameterized3_179   |     3|
|682   |    u_dm_top                               |rv_dm                                |   933|
|683   |      dap                                  |dmi_jtag                             |    74|
|684   |        i_dmi_cdc                          |dmi_cdc                              |    74|
|685   |          i_cdc_req                        |prim_fifo_async                      |    67|
|686   |          i_cdc_resp                       |prim_fifo_async__parameterized0      |     7|
|687   |      i_dm_csrs                            |dm_csrs                              |   395|
|688   |        i_fifo                             |prim_fifo_sync__parameterized1       |     8|
|689   |      i_dm_mem                             |dm_mem                               |   172|
|690   |        i_debug_rom                        |debug_rom                            |    91|
|691   |      i_dm_sba                             |dm_sba                               |    40|
|692   |      tl_adapter_device_mem                |tlul_adapter_sram                    |    45|
|693   |        u_reqfifo                          |prim_fifo_sync__parameterized2       |    10|
|694   |        u_rspfifo                          |prim_fifo_sync__parameterized3       |    35|
|695   |    u_flash_eflash                         |flash_phy                            |  1097|
|696   |      bank_sequence_fifo                   |prim_fifo_sync__parameterized5       |    10|
|697   |      \gen_flash_banks[0].host_rsp_fifo    |prim_fifo_sync__parameterized4       |    72|
|698   |      \gen_flash_banks[0].u_flash          |prim_flash                           |   486|
|699   |        \gen_flash.u_impl_generic          |prim_generic_flash_177               |   486|
|700   |      \gen_flash_banks[1].host_rsp_fifo    |prim_fifo_sync__parameterized4_175   |    70|
|701   |      \gen_flash_banks[1].u_flash          |prim_flash_176                       |   459|
|702   |        \gen_flash.u_impl_generic          |prim_generic_flash                   |   459|
|703   |    u_ram1p_ram_main                       |prim_ram_1p                          |    17|
|704   |      \gen_mem_generic.u_impl_generic      |prim_generic_ram_1p                  |    17|
|705   |    u_rom_rom                              |prim_rom                             |     1|
|706   |      \gen_mem_generic.u_impl_generic      |prim_generic_rom                     |     1|
|707   |    u_xbar_main                            |xbar_main                            |  5234|
|708   |      u_s1n_16                             |tlul_socket_1n__parameterized1       |    69|
|709   |        err_resp                           |tlul_err_resp_174                    |     6|
|710   |      u_s1n_21                             |tlul_socket_1n__parameterized2       |   228|
|711   |        err_resp                           |tlul_err_resp_173                    |     3|
|712   |      u_s1n_31                             |tlul_socket_1n__parameterized3       |   721|
|713   |        err_resp                           |tlul_err_resp                        |    10|
|714   |        fifo_h                             |tlul_fifo_sync__parameterized6       |    78|
|715   |          reqfifo                          |prim_fifo_sync__parameterized19      |    58|
|716   |          rspfifo                          |prim_fifo_sync__parameterized17_172  |    20|
|717   |        \gen_dfifo[0].fifo_d               |tlul_fifo_sync__parameterized4_136   |    31|
|718   |          reqfifo                          |prim_fifo_sync__parameterized16_170  |    20|
|719   |          rspfifo                          |prim_fifo_sync__parameterized17_171  |    11|
|720   |        \gen_dfifo[10].fifo_d              |tlul_fifo_sync__parameterized4_137   |    42|
|721   |          reqfifo                          |prim_fifo_sync__parameterized16_168  |    26|
|722   |          rspfifo                          |prim_fifo_sync__parameterized17_169  |    16|
|723   |        \gen_dfifo[11].fifo_d              |tlul_fifo_sync__parameterized4_138   |   109|
|724   |          reqfifo                          |prim_fifo_sync__parameterized16_166  |    23|
|725   |          rspfifo                          |prim_fifo_sync__parameterized17_167  |    86|
|726   |        \gen_dfifo[1].fifo_d               |tlul_fifo_sync__parameterized4_139   |    43|
|727   |          reqfifo                          |prim_fifo_sync__parameterized16_164  |    28|
|728   |          rspfifo                          |prim_fifo_sync__parameterized17_165  |    15|
|729   |        \gen_dfifo[2].fifo_d               |tlul_fifo_sync__parameterized4_140   |    37|
|730   |          reqfifo                          |prim_fifo_sync__parameterized16_162  |    22|
|731   |          rspfifo                          |prim_fifo_sync__parameterized17_163  |    15|
|732   |        \gen_dfifo[3].fifo_d               |tlul_fifo_sync__parameterized4_141   |    77|
|733   |          reqfifo                          |prim_fifo_sync__parameterized16_160  |    23|
|734   |          rspfifo                          |prim_fifo_sync__parameterized17_161  |    54|
|735   |        \gen_dfifo[4].fifo_d               |tlul_fifo_sync__parameterized4_142   |    39|
|736   |          reqfifo                          |prim_fifo_sync__parameterized16_158  |    23|
|737   |          rspfifo                          |prim_fifo_sync__parameterized17_159  |    16|
|738   |        \gen_dfifo[5].fifo_d               |tlul_fifo_sync__parameterized4_143   |    40|
|739   |          reqfifo                          |prim_fifo_sync__parameterized16_156  |    24|
|740   |          rspfifo                          |prim_fifo_sync__parameterized17_157  |    16|
|741   |        \gen_dfifo[6].fifo_d               |tlul_fifo_sync__parameterized4_144   |    39|
|742   |          reqfifo                          |prim_fifo_sync__parameterized16_154  |    23|
|743   |          rspfifo                          |prim_fifo_sync__parameterized17_155  |    16|
|744   |        \gen_dfifo[7].fifo_d               |tlul_fifo_sync__parameterized4_145   |    77|
|745   |          reqfifo                          |prim_fifo_sync__parameterized16_152  |    24|
|746   |          rspfifo                          |prim_fifo_sync__parameterized17_153  |    53|
|747   |        \gen_dfifo[8].fifo_d               |tlul_fifo_sync__parameterized4_146   |    39|
|748   |          reqfifo                          |prim_fifo_sync__parameterized16_150  |    23|
|749   |          rspfifo                          |prim_fifo_sync__parameterized17_151  |    16|
|750   |        \gen_dfifo[9].fifo_d               |tlul_fifo_sync__parameterized4_147   |    40|
|751   |          reqfifo                          |prim_fifo_sync__parameterized16_148  |    24|
|752   |          rspfifo                          |prim_fifo_sync__parameterized17_149  |    16|
|753   |      u_sm1_17                             |tlul_socket_m1                       |    29|
|754   |        u_reqarb                           |prim_arbiter__parameterized0_135     |    29|
|755   |      u_sm1_18                             |tlul_socket_m1__parameterized0       |   338|
|756   |        \gen_host_fifo[0].u_hostfifo       |tlul_fifo_sync__parameterized4_125   |    40|
|757   |          reqfifo                          |prim_fifo_sync__parameterized16_133  |    23|
|758   |          rspfifo                          |prim_fifo_sync__parameterized17_134  |    17|
|759   |        \gen_host_fifo[1].u_hostfifo       |tlul_fifo_sync__parameterized4_126   |    40|
|760   |          reqfifo                          |prim_fifo_sync__parameterized16_131  |    23|
|761   |          rspfifo                          |prim_fifo_sync__parameterized17_132  |    17|
|762   |        u_devicefifo                       |tlul_fifo_sync__parameterized4_127   |   181|
|763   |          reqfifo                          |prim_fifo_sync__parameterized16_129  |   162|
|764   |          rspfifo                          |prim_fifo_sync__parameterized17_130  |    19|
|765   |        u_reqarb                           |prim_arbiter__parameterized1_128     |    77|
|766   |      u_sm1_19                             |tlul_socket_m1_27                    |    83|
|767   |        u_reqarb                           |prim_arbiter__parameterized0_124     |    83|
|768   |      u_sm1_20                             |tlul_socket_m1_28                    |    49|
|769   |        u_reqarb                           |prim_arbiter__parameterized0         |    49|
|770   |      u_sm1_22                             |tlul_socket_m1__parameterized0_29    |   319|
|771   |        \gen_host_fifo[0].u_hostfifo       |tlul_fifo_sync__parameterized4_114   |    41|
|772   |          reqfifo                          |prim_fifo_sync__parameterized16_122  |    24|
|773   |          rspfifo                          |prim_fifo_sync__parameterized17_123  |    17|
|774   |        \gen_host_fifo[1].u_hostfifo       |tlul_fifo_sync__parameterized4_115   |    39|
|775   |          reqfifo                          |prim_fifo_sync__parameterized16_120  |    22|
|776   |          rspfifo                          |prim_fifo_sync__parameterized17_121  |    17|
|777   |        u_devicefifo                       |tlul_fifo_sync__parameterized4_116   |   162|
|778   |          reqfifo                          |prim_fifo_sync__parameterized16_118  |   143|
|779   |          rspfifo                          |prim_fifo_sync__parameterized17_119  |    19|
|780   |        u_reqarb                           |prim_arbiter__parameterized1_117     |    77|
|781   |      u_sm1_23                             |tlul_socket_m1__parameterized0_30    |   524|
|782   |        \gen_host_fifo[0].u_hostfifo       |tlul_fifo_sync__parameterized4_104   |    41|
|783   |          reqfifo                          |prim_fifo_sync__parameterized16_112  |    24|
|784   |          rspfifo                          |prim_fifo_sync__parameterized17_113  |    17|
|785   |        \gen_host_fifo[1].u_hostfifo       |tlul_fifo_sync__parameterized4_105   |    39|
|786   |          reqfifo                          |prim_fifo_sync__parameterized16_110  |    22|
|787   |          rspfifo                          |prim_fifo_sync__parameterized17_111  |    17|
|788   |        u_devicefifo                       |tlul_fifo_sync__parameterized4_106   |   367|
|789   |          reqfifo                          |prim_fifo_sync__parameterized16_108  |   348|
|790   |          rspfifo                          |prim_fifo_sync__parameterized17_109  |    19|
|791   |        u_reqarb                           |prim_arbiter__parameterized1_107     |    77|
|792   |      u_sm1_24                             |tlul_socket_m1__parameterized0_31    |   278|
|793   |        \gen_host_fifo[0].u_hostfifo       |tlul_fifo_sync__parameterized4_94    |    42|
|794   |          reqfifo                          |prim_fifo_sync__parameterized16_102  |    25|
|795   |          rspfifo                          |prim_fifo_sync__parameterized17_103  |    17|
|796   |        \gen_host_fifo[1].u_hostfifo       |tlul_fifo_sync__parameterized4_95    |    40|
|797   |          reqfifo                          |prim_fifo_sync__parameterized16_100  |    23|
|798   |          rspfifo                          |prim_fifo_sync__parameterized17_101  |    17|
|799   |        u_devicefifo                       |tlul_fifo_sync__parameterized4_96    |   113|
|800   |          reqfifo                          |prim_fifo_sync__parameterized16_98   |    94|
|801   |          rspfifo                          |prim_fifo_sync__parameterized17_99   |    19|
|802   |        u_reqarb                           |prim_arbiter__parameterized1_97      |    83|
|803   |      u_sm1_25                             |tlul_socket_m1__parameterized0_32    |   202|
|804   |        \gen_host_fifo[0].u_hostfifo       |tlul_fifo_sync__parameterized4_84    |    42|
|805   |          reqfifo                          |prim_fifo_sync__parameterized16_92   |    25|
|806   |          rspfifo                          |prim_fifo_sync__parameterized17_93   |    17|
|807   |        \gen_host_fifo[1].u_hostfifo       |tlul_fifo_sync__parameterized4_85    |    39|
|808   |          reqfifo                          |prim_fifo_sync__parameterized16_90   |    22|
|809   |          rspfifo                          |prim_fifo_sync__parameterized17_91   |    17|
|810   |        u_devicefifo                       |tlul_fifo_sync__parameterized4_86    |    44|
|811   |          reqfifo                          |prim_fifo_sync__parameterized16_88   |    25|
|812   |          rspfifo                          |prim_fifo_sync__parameterized17_89   |    19|
|813   |        u_reqarb                           |prim_arbiter__parameterized1_87      |    77|
|814   |      u_sm1_26                             |tlul_socket_m1__parameterized0_33    |   387|
|815   |        \gen_host_fifo[0].u_hostfifo       |tlul_fifo_sync__parameterized4_74    |    42|
|816   |          reqfifo                          |prim_fifo_sync__parameterized16_82   |    25|
|817   |          rspfifo                          |prim_fifo_sync__parameterized17_83   |    17|
|818   |        \gen_host_fifo[1].u_hostfifo       |tlul_fifo_sync__parameterized4_75    |    40|
|819   |          reqfifo                          |prim_fifo_sync__parameterized16_80   |    23|
|820   |          rspfifo                          |prim_fifo_sync__parameterized17_81   |    17|
|821   |        u_devicefifo                       |tlul_fifo_sync__parameterized4_76    |   222|
|822   |          reqfifo                          |prim_fifo_sync__parameterized16_78   |   203|
|823   |          rspfifo                          |prim_fifo_sync__parameterized17_79   |    19|
|824   |        u_reqarb                           |prim_arbiter__parameterized1_77      |    83|
|825   |      u_sm1_27                             |tlul_socket_m1__parameterized0_34    |   431|
|826   |        \gen_host_fifo[0].u_hostfifo       |tlul_fifo_sync__parameterized4_64    |    41|
|827   |          reqfifo                          |prim_fifo_sync__parameterized16_72   |    24|
|828   |          rspfifo                          |prim_fifo_sync__parameterized17_73   |    17|
|829   |        \gen_host_fifo[1].u_hostfifo       |tlul_fifo_sync__parameterized4_65    |    39|
|830   |          reqfifo                          |prim_fifo_sync__parameterized16_70   |    22|
|831   |          rspfifo                          |prim_fifo_sync__parameterized17_71   |    17|
|832   |        u_devicefifo                       |tlul_fifo_sync__parameterized4_66    |   274|
|833   |          reqfifo                          |prim_fifo_sync__parameterized16_68   |   255|
|834   |          rspfifo                          |prim_fifo_sync__parameterized17_69   |    19|
|835   |        u_reqarb                           |prim_arbiter__parameterized1_67      |    77|
|836   |      u_sm1_28                             |tlul_socket_m1__parameterized0_35    |   209|
|837   |        \gen_host_fifo[0].u_hostfifo       |tlul_fifo_sync__parameterized4_54    |    42|
|838   |          reqfifo                          |prim_fifo_sync__parameterized16_62   |    25|
|839   |          rspfifo                          |prim_fifo_sync__parameterized17_63   |    17|
|840   |        \gen_host_fifo[1].u_hostfifo       |tlul_fifo_sync__parameterized4_55    |    40|
|841   |          reqfifo                          |prim_fifo_sync__parameterized16_60   |    23|
|842   |          rspfifo                          |prim_fifo_sync__parameterized17_61   |    17|
|843   |        u_devicefifo                       |tlul_fifo_sync__parameterized4_56    |    44|
|844   |          reqfifo                          |prim_fifo_sync__parameterized16_58   |    25|
|845   |          rspfifo                          |prim_fifo_sync__parameterized17_59   |    19|
|846   |        u_reqarb                           |prim_arbiter__parameterized1_57      |    83|
|847   |      u_sm1_29                             |tlul_socket_m1__parameterized0_36    |   602|
|848   |        \gen_host_fifo[0].u_hostfifo       |tlul_fifo_sync__parameterized4_44    |    43|
|849   |          reqfifo                          |prim_fifo_sync__parameterized16_52   |    26|
|850   |          rspfifo                          |prim_fifo_sync__parameterized17_53   |    17|
|851   |        \gen_host_fifo[1].u_hostfifo       |tlul_fifo_sync__parameterized4_45    |    40|
|852   |          reqfifo                          |prim_fifo_sync__parameterized16_50   |    23|
|853   |          rspfifo                          |prim_fifo_sync__parameterized17_51   |    17|
|854   |        u_devicefifo                       |tlul_fifo_sync__parameterized4_46    |   436|
|855   |          reqfifo                          |prim_fifo_sync__parameterized16_48   |   417|
|856   |          rspfifo                          |prim_fifo_sync__parameterized17_49   |    19|
|857   |        u_reqarb                           |prim_arbiter__parameterized1_47      |    83|
|858   |      u_sm1_30                             |tlul_socket_m1__parameterized0_37    |   765|
|859   |        \gen_host_fifo[0].u_hostfifo       |tlul_fifo_sync__parameterized4       |    41|
|860   |          reqfifo                          |prim_fifo_sync__parameterized16_42   |    24|
|861   |          rspfifo                          |prim_fifo_sync__parameterized17_43   |    17|
|862   |        \gen_host_fifo[1].u_hostfifo       |tlul_fifo_sync__parameterized4_38    |    39|
|863   |          reqfifo                          |prim_fifo_sync__parameterized16_40   |    22|
|864   |          rspfifo                          |prim_fifo_sync__parameterized17_41   |    17|
|865   |        u_devicefifo                       |tlul_fifo_sync__parameterized4_39    |   608|
|866   |          reqfifo                          |prim_fifo_sync__parameterized16      |   589|
|867   |          rspfifo                          |prim_fifo_sync__parameterized17      |    19|
|868   |        u_reqarb                           |prim_arbiter__parameterized1         |    77|
|869   |    uart                                   |uart                                 |   511|
|870   |      u_reg                                |uart_reg_top                         |   158|
|871   |        u_ctrl_llpbk                       |prim_subreg__parameterized0          |     2|
|872   |        u_ctrl_nco                         |prim_subreg__parameterized2          |    16|
|873   |        u_ctrl_nf                          |prim_subreg__parameterized0_1        |     1|
|874   |        u_ctrl_parity_en                   |prim_subreg__parameterized0_2        |     2|
|875   |        u_ctrl_parity_odd                  |prim_subreg__parameterized0_3        |     1|
|876   |        u_ctrl_rx                          |prim_subreg__parameterized0_4        |     6|
|877   |        u_ctrl_rxblvl                      |prim_subreg__parameterized1          |     2|
|878   |        u_ctrl_slpbk                       |prim_subreg__parameterized0_5        |     1|
|879   |        u_ctrl_tx                          |prim_subreg__parameterized0_6        |     1|
|880   |        u_fifo_ctrl_rxilvl                 |prim_subreg__parameterized5          |     5|
|881   |        u_fifo_ctrl_rxrst                  |prim_subreg__parameterized4          |     7|
|882   |        u_fifo_ctrl_txilvl                 |prim_subreg__parameterized1_7        |     3|
|883   |        u_fifo_ctrl_txrst                  |prim_subreg__parameterized4_8        |     5|
|884   |        u_intr_enable_rx_break_err         |prim_subreg__parameterized0_9        |     1|
|885   |        u_intr_enable_rx_frame_err         |prim_subreg__parameterized0_10       |     1|
|886   |        u_intr_enable_rx_overflow          |prim_subreg__parameterized0_11       |     1|
|887   |        u_intr_enable_rx_parity_err        |prim_subreg__parameterized0_12       |     1|
|888   |        u_intr_enable_rx_timeout           |prim_subreg__parameterized0_13       |     1|
|889   |        u_intr_enable_rx_watermark         |prim_subreg__parameterized0_14       |     1|
|890   |        u_intr_enable_tx_overflow          |prim_subreg__parameterized0_15       |     1|
|891   |        u_intr_enable_tx_watermark         |prim_subreg__parameterized0_16       |     1|
|892   |        u_intr_state_rx_break_err          |prim_subreg                          |     2|
|893   |        u_intr_state_rx_frame_err          |prim_subreg_17                       |     2|
|894   |        u_intr_state_rx_overflow           |prim_subreg_18                       |     2|
|895   |        u_intr_state_rx_parity_err         |prim_subreg_19                       |     2|
|896   |        u_intr_state_rx_timeout            |prim_subreg_20                       |     3|
|897   |        u_intr_state_rx_watermark          |prim_subreg_21                       |     2|
|898   |        u_intr_state_tx_overflow           |prim_subreg_22                       |     2|
|899   |        u_intr_state_tx_watermark          |prim_subreg_23                       |     2|
|900   |        u_ovrd_txen                        |prim_subreg__parameterized0_24       |     1|
|901   |        u_ovrd_txval                       |prim_subreg__parameterized0_25       |     2|
|902   |        u_reg_if                           |tlul_adapter_reg                     |    43|
|903   |        u_timeout_ctrl_en                  |prim_subreg__parameterized0_26       |     1|
|904   |        u_timeout_ctrl_val                 |prim_subreg__parameterized6          |    24|
|905   |        u_wdata                            |prim_subreg__parameterized3          |    10|
|906   |      uart_core                            |uart_core                            |   351|
|907   |        sync_rx                            |prim_flop_2sync__parameterized0      |     3|
|908   |        u_uart_rxfifo                      |prim_fifo_sync__parameterized6       |    73|
|909   |        u_uart_txfifo                      |prim_fifo_sync__parameterized6_0     |    51|
|910   |        uart_rx                            |uart_rx                              |    74|
|911   |        uart_tx                            |uart_tx                              |    44|
+------+-------------------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:37 ; elapsed = 00:04:48 . Memory (MB): peak = 1289.496 ; gain = 827.012
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 3185 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:37 ; elapsed = 00:04:48 . Memory (MB): peak = 1289.496 ; gain = 827.012
Synthesis Optimization Complete : Time (s): cpu = 00:04:37 ; elapsed = 00:04:48 . Memory (MB): peak = 1289.496 ; gain = 827.012
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1289.496 ; gain = 0.000
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/core_clock_gate_i/u_clock_gating' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/cg_we_global/u_clock_gating' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[10].cg_i/u_clock_gating' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[11].cg_i/u_clock_gating' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[12].cg_i/u_clock_gating' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[13].cg_i/u_clock_gating' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[14].cg_i/u_clock_gating' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[15].cg_i/u_clock_gating' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[16].cg_i/u_clock_gating' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[17].cg_i/u_clock_gating' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[18].cg_i/u_clock_gating' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[19].cg_i/u_clock_gating' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[1].cg_i/u_clock_gating' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[20].cg_i/u_clock_gating' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[21].cg_i/u_clock_gating' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[22].cg_i/u_clock_gating' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[23].cg_i/u_clock_gating' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[24].cg_i/u_clock_gating' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[25].cg_i/u_clock_gating' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[26].cg_i/u_clock_gating' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[27].cg_i/u_clock_gating' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[28].cg_i/u_clock_gating' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[29].cg_i/u_clock_gating' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[2].cg_i/u_clock_gating' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[30].cg_i/u_clock_gating' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[31].cg_i/u_clock_gating' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[3].cg_i/u_clock_gating' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[4].cg_i/u_clock_gating' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[5].cg_i/u_clock_gating' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[6].cg_i/u_clock_gating' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[7].cg_i/u_clock_gating' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[8].cg_i/u_clock_gating' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[9].cg_i/u_clock_gating' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 3891 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/core_clock_gate_i/u_clock_gating' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/cg_we_global/u_clock_gating' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[10].cg_i/u_clock_gating' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[11].cg_i/u_clock_gating' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[12].cg_i/u_clock_gating' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[13].cg_i/u_clock_gating' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[14].cg_i/u_clock_gating' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[15].cg_i/u_clock_gating' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[16].cg_i/u_clock_gating' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[17].cg_i/u_clock_gating' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[18].cg_i/u_clock_gating' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[19].cg_i/u_clock_gating' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[1].cg_i/u_clock_gating' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[20].cg_i/u_clock_gating' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[21].cg_i/u_clock_gating' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[22].cg_i/u_clock_gating' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[23].cg_i/u_clock_gating' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[24].cg_i/u_clock_gating' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[25].cg_i/u_clock_gating' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[26].cg_i/u_clock_gating' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[27].cg_i/u_clock_gating' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[28].cg_i/u_clock_gating' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[29].cg_i/u_clock_gating' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[2].cg_i/u_clock_gating' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[30].cg_i/u_clock_gating' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[31].cg_i/u_clock_gating' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[3].cg_i/u_clock_gating' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[4].cg_i/u_clock_gating' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[5].cg_i/u_clock_gating' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[6].cg_i/u_clock_gating' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[7].cg_i/u_clock_gating' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[8].cg_i/u_clock_gating' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'top_earlgrey/core/u_core/id_stage_i/registers_i/gen_cg_word_iter[9].cg_i/u_clock_gating' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1373.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1901 instances were transformed.
  BUFGCE => BUFGCTRL: 33 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  LD => LDCE: 997 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 3 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 852 instances

INFO: [Common 17-83] Releasing license: Synthesis
773 Infos, 502 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:56 ; elapsed = 00:05:09 . Memory (MB): peak = 1373.930 ; gain = 936.328
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1373.930 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/cpu_vivado2019/opentitan/opentitan.runs/synth_1/top_earlgrey_artys7.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1373.930 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_earlgrey_artys7_utilization_synth.rpt -pb top_earlgrey_artys7_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 28 03:34:53 2022...
