###############################################################
#  Generated by:      Cadence Tempus 21.15-s110_1
#  OS:                Linux x86_64(Host ID cn92.it.auth.gr)
#  Generated on:      Tue Feb 10 22:01:20 2026
#  Design:            I2CAndMemory
#  Command:           report_timing -max_paths $eso_maxPaths -nworst $eso_nworst -max_slack $eso_maxSlack -$el > detailed.rpt
###############################################################
Path 1: MET Removal Check with Pin mem_inst/DAC_out_reg[8][2]/C 
Endpoint:   mem_inst/DAC_out_reg[8][2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                         (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.495
+ Removal                      -0.197
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.378
  Arrival Time                  0.653
  Slack Time                    0.275
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      -------------------------------------------------------------------------
      Instance                    Arc      Cell        Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      -                           rst_n ^  -           -      0.649    0.374  
      mem_inst/DAC_out_reg[8][2]  RN ^     SDFRRQHDX1  0.004  0.653    0.378  
      -------------------------------------------------------------------------
Path 2: MET Removal Check with Pin mem_inst/DAC_out_reg[28][5]/C 
Endpoint:   mem_inst/DAC_out_reg[28][5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.502
+ Removal                      -0.196
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.385
  Arrival Time                  0.677
  Slack Time                    0.292
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      --------------------------------------------------------------------------
      Instance                     Arc      Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                            rst_n ^  -           -      0.649    0.358  
      mem_inst/DAC_out_reg[28][5]  RN ^     SDFRRQHDX1  0.028  0.677    0.385  
      --------------------------------------------------------------------------
Path 3: MET Removal Check with Pin mem_inst/registers_reg[29][5]/C 
Endpoint:   mem_inst/registers_reg[29][5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.489
+ Removal                      -0.197
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.372
  Arrival Time                  0.675
  Slack Time                    0.304
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      ----------------------------------------------------------------------------
      Instance                       Arc      Cell        Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                              rst_n ^  -           -      0.649    0.346  
      mem_inst/registers_reg[29][5]  RN ^     SDFRRQHDX1  0.026  0.675    0.372  
      ----------------------------------------------------------------------------
Path 4: MET Removal Check with Pin mem_inst/registers_reg[28][7]/C 
Endpoint:   mem_inst/registers_reg[28][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.488
+ Removal                      -0.197
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.371
  Arrival Time                  0.675
  Slack Time                    0.304
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      ----------------------------------------------------------------------------
      Instance                       Arc      Cell        Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                              rst_n ^  -           -      0.649    0.346  
      mem_inst/registers_reg[28][7]  RN ^     SDFRRQHDX1  0.025  0.675    0.371  
      ----------------------------------------------------------------------------
Path 5: MET Removal Check with Pin mem_inst/DAC_out_reg[23][3]/C 
Endpoint:   mem_inst/DAC_out_reg[23][3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.491
+ Removal                      -0.197
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.374
  Arrival Time                  0.678
  Slack Time                    0.304
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      --------------------------------------------------------------------------
      Instance                     Arc      Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                            rst_n ^  -           -      0.649    0.345  
      mem_inst/DAC_out_reg[23][3]  RN ^     SDFRRQHDX1  0.029  0.678    0.374  
      --------------------------------------------------------------------------
Path 6: MET Removal Check with Pin mem_inst/DAC_out_reg[19][7]/C 
Endpoint:   mem_inst/DAC_out_reg[19][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.492
+ Removal                      -0.197
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.374
  Arrival Time                  0.679
  Slack Time                    0.305
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      --------------------------------------------------------------------------
      Instance                     Arc      Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                            rst_n ^  -           -      0.649    0.345  
      mem_inst/DAC_out_reg[19][7]  RN ^     SDFRRQHDX1  0.029  0.679    0.374  
      --------------------------------------------------------------------------
Path 7: MET Removal Check with Pin mem_inst/DAC_out_reg[23][1]/C 
Endpoint:   mem_inst/DAC_out_reg[23][1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.491
+ Removal                      -0.197
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.374
  Arrival Time                  0.678
  Slack Time                    0.305
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      --------------------------------------------------------------------------
      Instance                     Arc      Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                            rst_n ^  -           -      0.649    0.345  
      mem_inst/DAC_out_reg[23][1]  RN ^     SDFRRQHDX1  0.029  0.678    0.374  
      --------------------------------------------------------------------------
Path 8: MET Removal Check with Pin mem_inst/DAC_out_reg[19][0]/C 
Endpoint:   mem_inst/DAC_out_reg[19][0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.491
+ Removal                      -0.197
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.374
  Arrival Time                  0.679
  Slack Time                    0.305
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      --------------------------------------------------------------------------
      Instance                     Arc      Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                            rst_n ^  -           -      0.649    0.345  
      mem_inst/DAC_out_reg[19][0]  RN ^     SDFRRQHDX1  0.029  0.679    0.374  
      --------------------------------------------------------------------------
Path 9: MET Removal Check with Pin mem_inst/DAC_out_reg[18][7]/C 
Endpoint:   mem_inst/DAC_out_reg[18][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.491
+ Removal                      -0.197
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.374
  Arrival Time                  0.679
  Slack Time                    0.305
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      --------------------------------------------------------------------------
      Instance                     Arc      Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                            rst_n ^  -           -      0.649    0.345  
      mem_inst/DAC_out_reg[18][7]  RN ^     SDFRRQHDX1  0.029  0.679    0.374  
      --------------------------------------------------------------------------
Path 10: MET Removal Check with Pin mem_inst/DAC_out_reg[18][5]/C 
Endpoint:   mem_inst/DAC_out_reg[18][5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.491
+ Removal                      -0.197
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.374
  Arrival Time                  0.679
  Slack Time                    0.305
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      --------------------------------------------------------------------------
      Instance                     Arc      Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                            rst_n ^  -           -      0.649    0.345  
      mem_inst/DAC_out_reg[18][5]  RN ^     SDFRRQHDX1  0.029  0.679    0.374  
      --------------------------------------------------------------------------
Path 11: MET Removal Check with Pin mem_inst/DAC_out_reg[19][5]/C 
Endpoint:   mem_inst/DAC_out_reg[19][5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.491
+ Removal                      -0.197
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.374
  Arrival Time                  0.679
  Slack Time                    0.305
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      --------------------------------------------------------------------------
      Instance                     Arc      Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                            rst_n ^  -           -      0.649    0.345  
      mem_inst/DAC_out_reg[19][5]  RN ^     SDFRRQHDX1  0.029  0.679    0.374  
      --------------------------------------------------------------------------
Path 12: MET Removal Check with Pin mem_inst/registers_reg[25][5]/C 
Endpoint:   mem_inst/registers_reg[25][5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.491
+ Removal                      -0.197
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.373
  Arrival Time                  0.678
  Slack Time                    0.305
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      ----------------------------------------------------------------------------
      Instance                       Arc      Cell        Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                              rst_n ^  -           -      0.649    0.345  
      mem_inst/registers_reg[25][5]  RN ^     SDFRRQHDX1  0.029  0.678    0.373  
      ----------------------------------------------------------------------------
Path 13: MET Removal Check with Pin mem_inst/DAC_out_reg[23][6]/C 
Endpoint:   mem_inst/DAC_out_reg[23][6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.491
+ Removal                      -0.197
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.373
  Arrival Time                  0.678
  Slack Time                    0.305
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      --------------------------------------------------------------------------
      Instance                     Arc      Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                            rst_n ^  -           -      0.649    0.344  
      mem_inst/DAC_out_reg[23][6]  RN ^     SDFRRQHDX1  0.029  0.678    0.373  
      --------------------------------------------------------------------------
Path 14: MET Removal Check with Pin mem_inst/DAC_out_reg[23][2]/C 
Endpoint:   mem_inst/DAC_out_reg[23][2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.489
+ Removal                      -0.197
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.372
  Arrival Time                  0.677
  Slack Time                    0.305
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      --------------------------------------------------------------------------
      Instance                     Arc      Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                            rst_n ^  -           -      0.649    0.344  
      mem_inst/DAC_out_reg[23][2]  RN ^     SDFRRQHDX1  0.028  0.677    0.372  
      --------------------------------------------------------------------------
Path 15: MET Removal Check with Pin mem_inst/DAC_out_reg[23][7]/C 
Endpoint:   mem_inst/DAC_out_reg[23][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.489
+ Removal                      -0.197
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.371
  Arrival Time                  0.677
  Slack Time                    0.306
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      --------------------------------------------------------------------------
      Instance                     Arc      Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                            rst_n ^  -           -      0.649    0.344  
      mem_inst/DAC_out_reg[23][7]  RN ^     SDFRRQHDX1  0.027  0.677    0.371  
      --------------------------------------------------------------------------
Path 16: MET Removal Check with Pin mem_inst/DAC_out_reg[22][2]/C 
Endpoint:   mem_inst/DAC_out_reg[22][2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.489
+ Removal                      -0.197
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.372
  Arrival Time                  0.677
  Slack Time                    0.306
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      --------------------------------------------------------------------------
      Instance                     Arc      Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                            rst_n ^  -           -      0.649    0.344  
      mem_inst/DAC_out_reg[22][2]  RN ^     SDFRRQHDX1  0.028  0.677    0.372  
      --------------------------------------------------------------------------
Path 17: MET Removal Check with Pin mem_inst/DAC_out_reg[23][4]/C 
Endpoint:   mem_inst/DAC_out_reg[23][4]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.489
+ Removal                      -0.197
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.372
  Arrival Time                  0.678
  Slack Time                    0.306
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      --------------------------------------------------------------------------
      Instance                     Arc      Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                            rst_n ^  -           -      0.649    0.344  
      mem_inst/DAC_out_reg[23][4]  RN ^     SDFRRQHDX1  0.028  0.678    0.372  
      --------------------------------------------------------------------------
Path 18: MET Removal Check with Pin mem_inst/registers_reg[29][7]/C 
Endpoint:   mem_inst/registers_reg[29][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.489
+ Removal                      -0.197
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.372
  Arrival Time                  0.678
  Slack Time                    0.306
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      ----------------------------------------------------------------------------
      Instance                       Arc      Cell        Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                              rst_n ^  -           -      0.649    0.343  
      mem_inst/registers_reg[29][7]  RN ^     SDFRRQHDX1  0.028  0.678    0.372  
      ----------------------------------------------------------------------------
Path 19: MET Removal Check with Pin mem_inst/registers_reg[29][2]/C 
Endpoint:   mem_inst/registers_reg[29][2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.489
+ Removal                      -0.197
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.372
  Arrival Time                  0.678
  Slack Time                    0.306
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      ----------------------------------------------------------------------------
      Instance                       Arc      Cell        Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                              rst_n ^  -           -      0.649    0.343  
      mem_inst/registers_reg[29][2]  RN ^     SDFRRQHDX1  0.028  0.678    0.372  
      ----------------------------------------------------------------------------
Path 20: MET Removal Check with Pin mem_inst/DAC_out_reg[23][5]/C 
Endpoint:   mem_inst/DAC_out_reg[23][5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.489
+ Removal                      -0.197
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.372
  Arrival Time                  0.678
  Slack Time                    0.306
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      --------------------------------------------------------------------------
      Instance                     Arc      Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                            rst_n ^  -           -      0.649    0.343  
      mem_inst/DAC_out_reg[23][5]  RN ^     SDFRRQHDX1  0.028  0.678    0.372  
      --------------------------------------------------------------------------
Path 21: MET Removal Check with Pin mem_inst/registers_reg[29][3]/C 
Endpoint:   mem_inst/registers_reg[29][3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.489
+ Removal                      -0.197
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.372
  Arrival Time                  0.678
  Slack Time                    0.306
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      ----------------------------------------------------------------------------
      Instance                       Arc      Cell        Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                              rst_n ^  -           -      0.649    0.343  
      mem_inst/registers_reg[29][3]  RN ^     SDFRRQHDX1  0.029  0.678    0.372  
      ----------------------------------------------------------------------------
Path 22: MET Removal Check with Pin mem_inst/DAC_out_reg[23][0]/C 
Endpoint:   mem_inst/DAC_out_reg[23][0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.489
+ Removal                      -0.197
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.372
  Arrival Time                  0.678
  Slack Time                    0.306
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      --------------------------------------------------------------------------
      Instance                     Arc      Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                            rst_n ^  -           -      0.649    0.343  
      mem_inst/DAC_out_reg[23][0]  RN ^     SDFRRQHDX1  0.029  0.678    0.372  
      --------------------------------------------------------------------------
Path 23: MET Removal Check with Pin mem_inst/DAC_out_reg[22][3]/C 
Endpoint:   mem_inst/DAC_out_reg[22][3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.489
+ Removal                      -0.197
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.372
  Arrival Time                  0.678
  Slack Time                    0.306
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      --------------------------------------------------------------------------
      Instance                     Arc      Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                            rst_n ^  -           -      0.649    0.343  
      mem_inst/DAC_out_reg[22][3]  RN ^     SDFRRQHDX1  0.029  0.678    0.372  
      --------------------------------------------------------------------------
Path 24: MET Removal Check with Pin mem_inst/registers_reg[28][5]/C 
Endpoint:   mem_inst/registers_reg[28][5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.483
+ Removal                      -0.197
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.366
  Arrival Time                  0.674
  Slack Time                    0.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      ----------------------------------------------------------------------------
      Instance                       Arc      Cell        Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                              rst_n ^  -           -      0.649    0.342  
      mem_inst/registers_reg[28][5]  RN ^     SDFRRQHDX1  0.024  0.674    0.366  
      ----------------------------------------------------------------------------
Path 25: MET Removal Check with Pin mem_inst/registers_reg[25][7]/C 
Endpoint:   mem_inst/registers_reg[25][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.486
+ Removal                      -0.197
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.369
  Arrival Time                  0.678
  Slack Time                    0.309
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      ----------------------------------------------------------------------------
      Instance                       Arc      Cell        Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                              rst_n ^  -           -      0.649    0.340  
      mem_inst/registers_reg[25][7]  RN ^     SDFRRQHDX1  0.029  0.678    0.369  
      ----------------------------------------------------------------------------
Path 26: MET Removal Check with Pin mem_inst/DAC_out_reg[12][3]/C 
Endpoint:   mem_inst/DAC_out_reg[12][3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.485
+ Removal                      -0.197
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.367
  Arrival Time                  0.677
  Slack Time                    0.310
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      --------------------------------------------------------------------------
      Instance                     Arc      Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                            rst_n ^  -           -      0.649    0.339  
      mem_inst/DAC_out_reg[12][3]  RN ^     SDFRRQHDX1  0.028  0.677    0.367  
      --------------------------------------------------------------------------
Path 27: MET Removal Check with Pin mem_inst/DAC_out_reg[12][2]/C 
Endpoint:   mem_inst/DAC_out_reg[12][2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.485
+ Removal                      -0.197
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.367
  Arrival Time                  0.677
  Slack Time                    0.310
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      --------------------------------------------------------------------------
      Instance                     Arc      Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                            rst_n ^  -           -      0.649    0.339  
      mem_inst/DAC_out_reg[12][2]  RN ^     SDFRRQHDX1  0.028  0.677    0.367  
      --------------------------------------------------------------------------
Path 28: MET Removal Check with Pin mem_inst/DAC_out_reg[13][3]/C 
Endpoint:   mem_inst/DAC_out_reg[13][3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.484
+ Removal                      -0.197
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.367
  Arrival Time                  0.677
  Slack Time                    0.310
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      --------------------------------------------------------------------------
      Instance                     Arc      Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                            rst_n ^  -           -      0.649    0.339  
      mem_inst/DAC_out_reg[13][3]  RN ^     SDFRRQHDX1  0.028  0.677    0.367  
      --------------------------------------------------------------------------
Path 29: MET Removal Check with Pin mem_inst/DAC_out_reg[22][5]/C 
Endpoint:   mem_inst/DAC_out_reg[22][5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.484
+ Removal                      -0.197
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.367
  Arrival Time                  0.677
  Slack Time                    0.311
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      --------------------------------------------------------------------------
      Instance                     Arc      Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                            rst_n ^  -           -      0.649    0.339  
      mem_inst/DAC_out_reg[22][5]  RN ^     SDFRRQHDX1  0.028  0.677    0.367  
      --------------------------------------------------------------------------
Path 30: MET Removal Check with Pin mem_inst/registers_reg[27][3]/C 
Endpoint:   mem_inst/registers_reg[27][3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.476
+ Removal                      -0.198
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.358
  Arrival Time                  0.675
  Slack Time                    0.317
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      ----------------------------------------------------------------------------
      Instance                       Arc      Cell        Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                              rst_n ^  -           -      0.649    0.332  
      mem_inst/registers_reg[27][3]  RN ^     SDFRRQHDX1  0.026  0.675    0.358  
      ----------------------------------------------------------------------------
Path 31: MET Removal Check with Pin i2c_inst/sda_out_reg297/C 
Endpoint:   i2c_inst/sda_out_reg297/SN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                      (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.483
+ Removal                       0.370
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.934
  Arrival Time                  2.246
  Slack Time                    1.313
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      -------------------------------------------------------------------------
      Instance                 Arc         Cell        Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      -                        rst_n ^     -           -      0.649    -0.663  
      FE_OFC10_rst_n           A ^ -> Q ^  BUHDX2      1.585  2.234    0.921  
      i2c_inst/sda_out_reg297  SN ^        SDFRSQHDX1  0.012  2.246    0.934  
      -------------------------------------------------------------------------
Path 32: MET Removal Check with Pin mem_inst/CS_control_reg[2][0]/C 
Endpoint:   mem_inst/CS_control_reg[2][0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.494
+ Removal                      -0.184
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.389
  Arrival Time                  1.801
  Slack Time                    1.411
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      0.649    -0.762  
      mem_inst/FE_OFC5_rst_n         A ^ -> Q ^  BUHDX2      1.146  1.796    0.384  
      mem_inst/CS_control_reg[2][0]  RN ^        SDFRRQHDX1  0.005  1.801    0.389  
      -------------------------------------------------------------------------------
Path 33: MET Removal Check with Pin mem_inst/registers_reg[33][3]/C 
Endpoint:   mem_inst/registers_reg[33][3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.494
+ Removal                      -0.184
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.390
  Arrival Time                  1.801
  Slack Time                    1.411
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      0.649    -0.762  
      mem_inst/FE_OFC5_rst_n         A ^ -> Q ^  BUHDX2      1.146  1.796    0.384  
      mem_inst/registers_reg[33][3]  RN ^        SDFRRQHDX1  0.005  1.801    0.390  
      -------------------------------------------------------------------------------
Path 34: MET Removal Check with Pin mem_inst/CP_reset_reg[2]/C 
Endpoint:   mem_inst/CP_reset_reg[2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                       (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.494
+ Removal                      -0.184
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.390
  Arrival Time                  1.801
  Slack Time                    1.412
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      --------------------------------------------------------------------------
      Instance                  Arc         Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                         rst_n ^     -           -      0.649    -0.762  
      mem_inst/FE_OFC5_rst_n    A ^ -> Q ^  BUHDX2      1.146  1.796    0.384  
      mem_inst/CP_reset_reg[2]  RN ^        SDFRRQHDX1  0.005  1.801    0.390  
      --------------------------------------------------------------------------
Path 35: MET Removal Check with Pin mem_inst/DAC_out_reg[26][2]/C 
Endpoint:   mem_inst/DAC_out_reg[26][2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.497
+ Removal                      -0.184
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.393
  Arrival Time                  1.804
  Slack Time                    1.412
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      -----------------------------------------------------------------------------
      Instance                     Arc         Cell        Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                            rst_n ^     -           -      0.649    -0.762  
      mem_inst/FE_OFC5_rst_n       A ^ -> Q ^  BUHDX2      1.146  1.796    0.384  
      mem_inst/DAC_out_reg[26][2]  RN ^        SDFRRQHDX1  0.009  1.804    0.393  
      -----------------------------------------------------------------------------
Path 36: MET Removal Check with Pin mem_inst/registers_reg[32][1]/C 
Endpoint:   mem_inst/registers_reg[32][1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.497
+ Removal                      -0.184
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.392
  Arrival Time                  1.804
  Slack Time                    1.412
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      0.649    -0.763  
      mem_inst/FE_OFC5_rst_n         A ^ -> Q ^  BUHDX2      1.146  1.796    0.384  
      mem_inst/registers_reg[32][1]  RN ^        SDFRRQHDX1  0.009  1.804    0.392  
      -------------------------------------------------------------------------------
Path 37: MET Removal Check with Pin mem_inst/registers_reg[32][6]/C 
Endpoint:   mem_inst/registers_reg[32][6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.497
+ Removal                      -0.184
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.393
  Arrival Time                  1.807
  Slack Time                    1.414
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      0.649    -0.765  
      mem_inst/FE_OFC5_rst_n         A ^ -> Q ^  BUHDX2      1.146  1.796    0.382  
      mem_inst/registers_reg[32][6]  RN ^        SDFRRQHDX1  0.011  1.807    0.393  
      -------------------------------------------------------------------------------
Path 38: MET Removal Check with Pin mem_inst/registers_reg[32][7]/C 
Endpoint:   mem_inst/registers_reg[32][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.497
+ Removal                      -0.184
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.393
  Arrival Time                  1.808
  Slack Time                    1.415
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      0.649    -0.766  
      mem_inst/FE_OFC5_rst_n         A ^ -> Q ^  BUHDX2      1.146  1.796    0.380  
      mem_inst/registers_reg[32][7]  RN ^        SDFRRQHDX1  0.012  1.808    0.393  
      -------------------------------------------------------------------------------
Path 39: MET Removal Check with Pin mem_inst/DAC_out_reg[26][6]/C 
Endpoint:   mem_inst/DAC_out_reg[26][6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.498
+ Removal                      -0.184
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.393
  Arrival Time                  1.810
  Slack Time                    1.416
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      -----------------------------------------------------------------------------
      Instance                     Arc         Cell        Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                            rst_n ^     -           -      0.649    -0.767  
      mem_inst/FE_OFC5_rst_n       A ^ -> Q ^  BUHDX2      1.146  1.796    0.379  
      mem_inst/DAC_out_reg[26][6]  RN ^        SDFRRQHDX1  0.014  1.810    0.393  
      -----------------------------------------------------------------------------
Path 40: MET Removal Check with Pin mem_inst/DAC_out_reg[26][5]/C 
Endpoint:   mem_inst/DAC_out_reg[26][5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.498
+ Removal                      -0.184
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.394
  Arrival Time                  1.810
  Slack Time                    1.416
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      -----------------------------------------------------------------------------
      Instance                     Arc         Cell        Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                            rst_n ^     -           -      0.649    -0.767  
      mem_inst/FE_OFC5_rst_n       A ^ -> Q ^  BUHDX2      1.146  1.796    0.379  
      mem_inst/DAC_out_reg[26][5]  RN ^        SDFRRQHDX1  0.014  1.810    0.394  
      -----------------------------------------------------------------------------
Path 41: MET Removal Check with Pin mem_inst/DAC_out_reg[26][1]/C 
Endpoint:   mem_inst/DAC_out_reg[26][1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.498
+ Removal                      -0.184
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.393
  Arrival Time                  1.810
  Slack Time                    1.417
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      -----------------------------------------------------------------------------
      Instance                     Arc         Cell        Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                            rst_n ^     -           -      0.649    -0.767  
      mem_inst/FE_OFC5_rst_n       A ^ -> Q ^  BUHDX2      1.146  1.796    0.379  
      mem_inst/DAC_out_reg[26][1]  RN ^        SDFRRQHDX1  0.014  1.810    0.393  
      -----------------------------------------------------------------------------
Path 42: MET Removal Check with Pin mem_inst/registers_reg[36][7]/C 
Endpoint:   mem_inst/registers_reg[36][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.495
+ Removal                      -0.184
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.390
  Arrival Time                  1.807
  Slack Time                    1.417
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      0.649    -0.768  
      mem_inst/FE_OFC5_rst_n         A ^ -> Q ^  BUHDX2      1.146  1.796    0.378  
      mem_inst/registers_reg[36][7]  RN ^        SDFRRQHDX1  0.012  1.807    0.390  
      -------------------------------------------------------------------------------
Path 43: MET Removal Check with Pin mem_inst/DAC_out_reg[30][7]/C 
Endpoint:   mem_inst/DAC_out_reg[30][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.495
+ Removal                      -0.184
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.390
  Arrival Time                  1.810
  Slack Time                    1.420
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      -----------------------------------------------------------------------------
      Instance                     Arc         Cell        Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                            rst_n ^     -           -      0.649    -0.770  
      mem_inst/FE_OFC5_rst_n       A ^ -> Q ^  BUHDX2      1.146  1.796    0.376  
      mem_inst/DAC_out_reg[30][7]  RN ^        SDFRRQHDX1  0.014  1.810    0.390  
      -----------------------------------------------------------------------------
Path 44: MET Removal Check with Pin mem_inst/DAC_out_reg[30][6]/C 
Endpoint:   mem_inst/DAC_out_reg[30][6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.495
+ Removal                      -0.184
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.390
  Arrival Time                  1.810
  Slack Time                    1.420
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      -----------------------------------------------------------------------------
      Instance                     Arc         Cell        Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                            rst_n ^     -           -      0.649    -0.770  
      mem_inst/FE_OFC5_rst_n       A ^ -> Q ^  BUHDX2      1.146  1.796    0.376  
      mem_inst/DAC_out_reg[30][6]  RN ^        SDFRRQHDX1  0.014  1.810    0.390  
      -----------------------------------------------------------------------------
Path 45: MET Removal Check with Pin mem_inst/registers_reg[36][6]/C 
Endpoint:   mem_inst/registers_reg[36][6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.495
+ Removal                      -0.184
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.390
  Arrival Time                  1.810
  Slack Time                    1.420
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      0.649    -0.770  
      mem_inst/FE_OFC5_rst_n         A ^ -> Q ^  BUHDX2      1.146  1.796    0.376  
      mem_inst/registers_reg[36][6]  RN ^        SDFRRQHDX1  0.014  1.810    0.390  
      -------------------------------------------------------------------------------
Path 46: MET Removal Check with Pin mem_inst/DAC_out_reg[26][0]/C 
Endpoint:   mem_inst/DAC_out_reg[26][0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.499
+ Removal                      -0.184
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.394
  Arrival Time                  1.814
  Slack Time                    1.420
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      -----------------------------------------------------------------------------
      Instance                     Arc         Cell        Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                            rst_n ^     -           -      0.649    -0.771  
      mem_inst/FE_OFC5_rst_n       A ^ -> Q ^  BUHDX2      1.146  1.796    0.376  
      mem_inst/DAC_out_reg[26][0]  RN ^        SDFRRQHDX1  0.019  1.814    0.394  
      -----------------------------------------------------------------------------
Path 47: MET Removal Check with Pin mem_inst/DAC_out_reg[26][4]/C 
Endpoint:   mem_inst/DAC_out_reg[26][4]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.498
+ Removal                      -0.184
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.393
  Arrival Time                  1.814
  Slack Time                    1.421
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      -----------------------------------------------------------------------------
      Instance                     Arc         Cell        Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                            rst_n ^     -           -      0.649    -0.771  
      mem_inst/FE_OFC5_rst_n       A ^ -> Q ^  BUHDX2      1.146  1.796    0.375  
      mem_inst/DAC_out_reg[26][4]  RN ^        SDFRRQHDX1  0.018  1.814    0.393  
      -----------------------------------------------------------------------------
Path 48: MET Removal Check with Pin mem_inst/DAC_out_reg[26][7]/C 
Endpoint:   mem_inst/DAC_out_reg[26][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.497
+ Removal                      -0.184
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.393
  Arrival Time                  1.814
  Slack Time                    1.421
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      -----------------------------------------------------------------------------
      Instance                     Arc         Cell        Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                            rst_n ^     -           -      0.649    -0.772  
      mem_inst/FE_OFC5_rst_n       A ^ -> Q ^  BUHDX2      1.146  1.796    0.375  
      mem_inst/DAC_out_reg[26][7]  RN ^        SDFRRQHDX1  0.018  1.814    0.393  
      -----------------------------------------------------------------------------
Path 49: MET Removal Check with Pin mem_inst/DAC_out_reg[27][7]/C 
Endpoint:   mem_inst/DAC_out_reg[27][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.499
+ Removal                      -0.184
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.394
  Arrival Time                  1.816
  Slack Time                    1.421
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      -----------------------------------------------------------------------------
      Instance                     Arc         Cell        Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                            rst_n ^     -           -      0.649    -0.772  
      mem_inst/FE_OFC5_rst_n       A ^ -> Q ^  BUHDX2      1.146  1.796    0.375  
      mem_inst/DAC_out_reg[27][7]  RN ^        SDFRRQHDX1  0.020  1.816    0.394  
      -----------------------------------------------------------------------------
Path 50: MET Removal Check with Pin mem_inst/registers_reg[33][7]/C 
Endpoint:   mem_inst/registers_reg[33][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.499
+ Removal                      -0.184
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.394
  Arrival Time                  1.816
  Slack Time                    1.422
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.149
     = Beginpoint Arrival Time            0.649
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      0.649    -0.772  
      mem_inst/FE_OFC5_rst_n         A ^ -> Q ^  BUHDX2      1.146  1.796    0.374  
      mem_inst/registers_reg[33][7]  RN ^        SDFRRQHDX1  0.020  1.816    0.394  
      -------------------------------------------------------------------------------
Path 1: MET Hold Check with Pin i2c_inst/scl_sync_reg[0]/C 
Endpoint:   i2c_inst/scl_sync_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: SCL                        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.490
+ Hold                         -0.164
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.407
  Arrival Time                  0.505
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.505
      ---------------------------------------------------------------------
      Instance                  Arc    Cell        Delay  Arrival  Required  
                                                          Time     Time  
      ---------------------------------------------------------------------
      -                         SCL ^  -           -      0.505    0.407  
      i2c_inst/scl_sync_reg[0]  D ^    SDFRRQHDX1  0.000  0.505    0.407  
      ---------------------------------------------------------------------
Path 2: MET Hold Check with Pin mem_inst/registers_en_reg[36]/CN 
Endpoint:   mem_inst/registers_en_reg[36]/SD (^) checked with trailing edge of 'clk'
Beginpoint: mem_inst/rw_en_reg/Q             (^) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.979
+ Hold                          0.146
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                66.204
  Arrival Time                 66.440
  Slack Time                    0.235
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.492
     = Beginpoint Arrival Time       65.992
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/rw_en_reg             CN v         -           -      65.992   65.757  
      mem_inst/rw_en_reg             CN v -> Q ^  SDFFRQHDX1  0.447  66.440   66.204  
      mem_inst/registers_en_reg[36]  SD ^         SDFFSQHDX1  0.000  66.440   66.204  
      --------------------------------------------------------------------------------
Path 3: MET Hold Check with Pin mem_inst/registers_reg[3][0]/C 
Endpoint:   mem_inst/registers_reg[3][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[0][0]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.493
+ Hold                         -0.170
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.403
  Arrival Time                  0.677
  Slack Time                    0.274
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.509
      ----------------------------------------------------------------------------------
      Instance                      Arc             Cell        Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      -                             ADC_in[0][0] ^  -           -      0.509    0.235  
      mem_inst/g8655__7482          E ^ -> Q ^      AO222HDX0   0.168  0.677    0.403  
      mem_inst/registers_reg[3][0]  D ^             SDFRRQHDX1  0.000  0.677    0.403  
      ----------------------------------------------------------------------------------
Path 4: MET Hold Check with Pin mem_inst/registers_reg[3][6]/C 
Endpoint:   mem_inst/registers_reg[3][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[0][6]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.492
+ Hold                         -0.170
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.402
  Arrival Time                  0.678
  Slack Time                    0.276
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.509
      ----------------------------------------------------------------------------------
      Instance                      Arc             Cell        Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      -                             ADC_in[0][6] ^  -           -      0.509    0.232  
      mem_inst/g8663__2883          E ^ -> Q ^      AO222HDX0   0.170  0.678    0.402  
      mem_inst/registers_reg[3][6]  D ^             SDFRRQHDX1  0.000  0.678    0.402  
      ----------------------------------------------------------------------------------
Path 5: MET Hold Check with Pin mem_inst/registers_reg[5][7]/C 
Endpoint:   mem_inst/registers_reg[5][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[2][7]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.494
+ Hold                         -0.170
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.404
  Arrival Time                  0.680
  Slack Time                    0.277
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.510
      ----------------------------------------------------------------------------------
      Instance                      Arc             Cell        Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      -                             ADC_in[2][7] ^  -           -      0.510    0.233  
      mem_inst/g8653__1881          E ^ -> Q ^      AO222HDX0   0.170  0.680    0.404  
      mem_inst/registers_reg[5][7]  D ^             SDFRRQHDX1  0.000  0.680    0.404  
      ----------------------------------------------------------------------------------
Path 6: MET Hold Check with Pin mem_inst/registers_reg[3][7]/C 
Endpoint:   mem_inst/registers_reg[3][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[0][7]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.493
+ Hold                         -0.170
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.403
  Arrival Time                  0.679
  Slack Time                    0.277
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.509
      ----------------------------------------------------------------------------------
      Instance                      Arc             Cell        Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      -                             ADC_in[0][7] ^  -           -      0.509    0.233  
      mem_inst/g8664__2346          E ^ -> Q ^      AO222HDX0   0.170  0.679    0.403  
      mem_inst/registers_reg[3][7]  D ^             SDFRRQHDX1  0.000  0.679    0.403  
      ----------------------------------------------------------------------------------
Path 7: MET Hold Check with Pin mem_inst/registers_reg[3][4]/C 
Endpoint:   mem_inst/registers_reg[3][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[0][4]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.491
+ Hold                         -0.170
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.401
  Arrival Time                  0.679
  Slack Time                    0.278
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.509
      ----------------------------------------------------------------------------------
      Instance                      Arc             Cell        Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      -                             ADC_in[0][4] ^  -           -      0.509    0.231  
      mem_inst/g8659__4733          E ^ -> Q ^      AO222HDX0   0.170  0.679    0.401  
      mem_inst/registers_reg[3][4]  D ^             SDFRRQHDX1  0.000  0.679    0.401  
      ----------------------------------------------------------------------------------
Path 8: MET Hold Check with Pin mem_inst/registers_reg[4][5]/C 
Endpoint:   mem_inst/registers_reg[4][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[1][5]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.493
+ Hold                         -0.170
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.403
  Arrival Time                  0.681
  Slack Time                    0.278
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.510
      ----------------------------------------------------------------------------------
      Instance                      Arc             Cell        Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      -                             ADC_in[1][5] ^  -           -      0.510    0.232  
      mem_inst/g8643__5526          E ^ -> Q ^      AO222HDX0   0.171  0.681    0.403  
      mem_inst/registers_reg[4][5]  D ^             SDFRRQHDX1  0.000  0.681    0.403  
      ----------------------------------------------------------------------------------
Path 9: MET Hold Check with Pin mem_inst/registers_reg[5][4]/C 
Endpoint:   mem_inst/registers_reg[5][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[2][4]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.492
+ Hold                         -0.170
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.402
  Arrival Time                  0.682
  Slack Time                    0.280
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.511
      ----------------------------------------------------------------------------------
      Instance                      Arc             Cell        Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      -                             ADC_in[2][4] ^  -           -      0.511    0.231  
      mem_inst/g8650__8246          E ^ -> Q ^      AO222HDX0   0.171  0.682    0.402  
      mem_inst/registers_reg[5][4]  D ^             SDFRRQHDX1  0.000  0.682    0.402  
      ----------------------------------------------------------------------------------
Path 10: MET Hold Check with Pin mem_inst/registers_reg[5][3]/C 
Endpoint:   mem_inst/registers_reg[5][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[2][3]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.493
+ Hold                         -0.171
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.403
  Arrival Time                  0.685
  Slack Time                    0.282
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.513
      ----------------------------------------------------------------------------------
      Instance                      Arc             Cell        Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      -                             ADC_in[2][3] ^  -           -      0.513    0.230  
      mem_inst/g8642__8428          E ^ -> Q ^      AO222HDX0   0.172  0.685    0.403  
      mem_inst/registers_reg[5][3]  D ^             SDFRRQHDX1  0.000  0.685    0.403  
      ----------------------------------------------------------------------------------
Path 11: MET Hold Check with Pin mem_inst/registers_reg[4][0]/C 
Endpoint:   mem_inst/registers_reg[4][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[1][0]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.494
+ Hold                         -0.170
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.403
  Arrival Time                  0.686
  Slack Time                    0.283
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.512
      ----------------------------------------------------------------------------------
      Instance                      Arc             Cell        Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      -                             ADC_in[1][0] ^  -           -      0.512    0.230  
      mem_inst/g8632__6260          E ^ -> Q ^      AO222HDX0   0.174  0.686    0.403  
      mem_inst/registers_reg[4][0]  D ^             SDFRRQHDX1  0.000  0.686    0.403  
      ----------------------------------------------------------------------------------
Path 12: MET Hold Check with Pin mem_inst/registers_reg[4][7]/C 
Endpoint:   mem_inst/registers_reg[4][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[1][7]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.494
+ Hold                         -0.170
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.403
  Arrival Time                  0.687
  Slack Time                    0.284
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.511
      ----------------------------------------------------------------------------------
      Instance                      Arc             Cell        Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      -                             ADC_in[1][7] ^  -           -      0.511    0.228  
      mem_inst/g8645__3680          E ^ -> Q ^      AO222HDX0   0.176  0.687    0.403  
      mem_inst/registers_reg[4][7]  D ^             SDFRRQHDX1  0.000  0.687    0.403  
      ----------------------------------------------------------------------------------
Path 13: MET Hold Check with Pin mem_inst/registers_reg[4][6]/C 
Endpoint:   mem_inst/registers_reg[4][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[1][6]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.493
+ Hold                         -0.171
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.402
  Arrival Time                  0.687
  Slack Time                    0.285
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.511
      ----------------------------------------------------------------------------------
      Instance                      Arc             Cell        Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      -                             ADC_in[1][6] ^  -           -      0.511    0.226  
      mem_inst/g8644__6783          E ^ -> Q ^      AO222HDX0   0.176  0.687    0.402  
      mem_inst/registers_reg[4][6]  D ^             SDFRRQHDX1  0.000  0.687    0.402  
      ----------------------------------------------------------------------------------
Path 14: MET Hold Check with Pin mem_inst/registers_reg[5][5]/C 
Endpoint:   mem_inst/registers_reg[5][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[2][5]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.493
+ Hold                         -0.171
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.402
  Arrival Time                  0.688
  Slack Time                    0.285
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.511
      ----------------------------------------------------------------------------------
      Instance                      Arc             Cell        Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      -                             ADC_in[2][5] ^  -           -      0.511    0.225  
      mem_inst/g8651__7098          E ^ -> Q ^      AO222HDX0   0.177  0.688    0.402  
      mem_inst/registers_reg[5][5]  D ^             SDFRRQHDX1  0.000  0.688    0.402  
      ----------------------------------------------------------------------------------
Path 15: MET Hold Check with Pin mem_inst/registers_reg[4][4]/C 
Endpoint:   mem_inst/registers_reg[4][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[1][4]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.493
+ Hold                         -0.171
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.402
  Arrival Time                  0.688
  Slack Time                    0.286
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.512
      ----------------------------------------------------------------------------------
      Instance                      Arc             Cell        Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      -                             ADC_in[1][4] ^  -           -      0.512    0.226  
      mem_inst/g8648__1705          E ^ -> Q ^      AO222HDX0   0.176  0.688    0.402  
      mem_inst/registers_reg[4][4]  D ^             SDFRRQHDX1  0.000  0.688    0.402  
      ----------------------------------------------------------------------------------
Path 16: MET Hold Check with Pin mem_inst/registers_reg[5][1]/C 
Endpoint:   mem_inst/registers_reg[5][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[2][1]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.493
+ Hold                         -0.172
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.401
  Arrival Time                  0.688
  Slack Time                    0.287
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.512
      ----------------------------------------------------------------------------------
      Instance                      Arc             Cell        Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      -                             ADC_in[2][1] ^  -           -      0.512    0.225  
      mem_inst/g8646__1617          E ^ -> Q ^      AO222HDX0   0.176  0.688    0.401  
      mem_inst/registers_reg[5][1]  D ^             SDFRRQHDX1  0.000  0.688    0.401  
      ----------------------------------------------------------------------------------
Path 17: MET Hold Check with Pin mem_inst/registers_reg[3][5]/C 
Endpoint:   mem_inst/registers_reg[3][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[0][5]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.492
+ Hold                         -0.172
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.400
  Arrival Time                  0.689
  Slack Time                    0.289
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.508
      ----------------------------------------------------------------------------------
      Instance                      Arc             Cell        Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      -                             ADC_in[0][5] ^  -           -      0.508    0.219  
      mem_inst/g8661__9315          E ^ -> Q ^      AO222HDX0   0.181  0.689    0.400  
      mem_inst/registers_reg[3][5]  D ^             SDFRRQHDX1  0.000  0.689    0.400  
      ----------------------------------------------------------------------------------
Path 18: MET Hold Check with Pin mem_inst/registers_reg[4][2]/C 
Endpoint:   mem_inst/registers_reg[4][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[1][2]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.494
+ Hold                         -0.172
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.402
  Arrival Time                  0.694
  Slack Time                    0.292
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.510
      ----------------------------------------------------------------------------------
      Instance                      Arc             Cell        Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      -                             ADC_in[1][2] ^  -           -      0.510    0.218  
      mem_inst/g8630__2398          E ^ -> Q ^      AO222HDX0   0.184  0.694    0.402  
      mem_inst/registers_reg[4][2]  D ^             SDFRRQHDX1  0.000  0.694    0.402  
      ----------------------------------------------------------------------------------
Path 19: MET Hold Check with Pin mem_inst/registers_reg[3][3]/C 
Endpoint:   mem_inst/registers_reg[3][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[0][3]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.493
+ Hold                         -0.172
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.401
  Arrival Time                  0.693
  Slack Time                    0.292
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.509
      ----------------------------------------------------------------------------------
      Instance                      Arc             Cell        Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      -                             ADC_in[0][3] ^  -           -      0.509    0.217  
      mem_inst/g8654__5115          E ^ -> Q ^      AO222HDX0   0.185  0.693    0.401  
      mem_inst/registers_reg[3][3]  D ^             SDFRRQHDX1  0.000  0.693    0.401  
      ----------------------------------------------------------------------------------
Path 20: MET Hold Check with Pin mem_inst/registers_reg[5][2]/C 
Endpoint:   mem_inst/registers_reg[5][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[2][2]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.492
+ Hold                         -0.172
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.400
  Arrival Time                  0.694
  Slack Time                    0.294
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.511
      ----------------------------------------------------------------------------------
      Instance                      Arc             Cell        Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      -                             ADC_in[2][2] ^  -           -      0.511    0.216  
      mem_inst/g8647__2802          E ^ -> Q ^      AO222HDX0   0.184  0.694    0.400  
      mem_inst/registers_reg[5][2]  D ^             SDFRRQHDX1  0.000  0.694    0.400  
      ----------------------------------------------------------------------------------
Path 21: MET Hold Check with Pin mem_inst/registers_reg[4][1]/C 
Endpoint:   mem_inst/registers_reg[4][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[1][1]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.494
+ Hold                         -0.173
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.401
  Arrival Time                  0.697
  Slack Time                    0.296
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.511
      ----------------------------------------------------------------------------------
      Instance                      Arc             Cell        Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      -                             ADC_in[1][1] ^  -           -      0.511    0.215  
      mem_inst/g8631__5107          E ^ -> Q ^      AO222HDX0   0.187  0.697    0.401  
      mem_inst/registers_reg[4][1]  D ^             SDFRRQHDX1  0.000  0.697    0.401  
      ----------------------------------------------------------------------------------
Path 22: MET Hold Check with Pin mem_inst/registers_reg[4][3]/C 
Endpoint:   mem_inst/registers_reg[4][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[1][3]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.493
+ Hold                         -0.172
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.400
  Arrival Time                  0.698
  Slack Time                    0.298
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.512
      ----------------------------------------------------------------------------------
      Instance                      Arc             Cell        Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      -                             ADC_in[1][3] ^  -           -      0.512    0.214  
      mem_inst/g8633__4319          E ^ -> Q ^      AO222HDX0   0.186  0.698    0.400  
      mem_inst/registers_reg[4][3]  D ^             SDFRRQHDX1  0.000  0.698    0.400  
      ----------------------------------------------------------------------------------
Path 23: MET Hold Check with Pin mem_inst/registers_reg[3][2]/C 
Endpoint:   mem_inst/registers_reg[3][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[0][2]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.492
+ Hold                         -0.172
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.399
  Arrival Time                  0.698
  Slack Time                    0.299
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.510
      ----------------------------------------------------------------------------------
      Instance                      Arc             Cell        Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      -                             ADC_in[0][2] ^  -           -      0.510    0.211  
      mem_inst/g8662__9945          E ^ -> Q ^      AO222HDX0   0.188  0.698    0.399  
      mem_inst/registers_reg[3][2]  D ^             SDFRRQHDX1  0.000  0.698    0.399  
      ----------------------------------------------------------------------------------
Path 24: MET Hold Check with Pin mem_inst/registers_en_reg[3]/CN 
Endpoint:   mem_inst/registers_en_reg[3]/SD (^) checked with trailing edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[5]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.981
+ Hold                          0.133
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                66.194
  Arrival Time                 66.493
  Slack Time                    0.299
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.494
     = Beginpoint Arrival Time       65.994
      -------------------------------------------------------------------------------
      Instance                      Arc          Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[5]  CN v         -           -      65.994   65.696  
      mem_inst/registers_en_reg[5]  CN v -> Q ^  SDFFSQHDX1  0.498  66.492   66.194  
      mem_inst/registers_en_reg[3]  SD ^         SDFFSQHDX1  0.000  66.493   66.194  
      -------------------------------------------------------------------------------
Path 25: MET Hold Check with Pin mem_inst/registers_reg[5][0]/C 
Endpoint:   mem_inst/registers_reg[5][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[2][0]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.493
+ Hold                         -0.173
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.400
  Arrival Time                  0.706
  Slack Time                    0.307
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.511
      ----------------------------------------------------------------------------------
      Instance                      Arc             Cell        Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      -                             ADC_in[2][0] ^  -           -      0.511    0.205  
      mem_inst/g8649__5122          E ^ -> Q ^      AO222HDX0   0.195  0.706    0.400  
      mem_inst/registers_reg[5][0]  D ^             SDFRRQHDX1  0.000  0.706    0.400  
      ----------------------------------------------------------------------------------
Path 26: MET Hold Check with Pin mem_inst/registers_reg[3][1]/C 
Endpoint:   mem_inst/registers_reg[3][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[0][1]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.491
+ Hold                         -0.174
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.397
  Arrival Time                  0.705
  Slack Time                    0.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.508
      ----------------------------------------------------------------------------------
      Instance                      Arc             Cell        Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      -                             ADC_in[0][1] ^  -           -      0.508    0.200  
      mem_inst/g8660__6161          E ^ -> Q ^      AO222HDX0   0.197  0.705    0.397  
      mem_inst/registers_reg[3][1]  D ^             SDFRRQHDX1  0.000  0.705    0.397  
      ----------------------------------------------------------------------------------
Path 27: MET Hold Check with Pin mem_inst/registers_reg[5][6]/C 
Endpoint:   mem_inst/registers_reg[5][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[2][6]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.492
+ Hold                         -0.174
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.398
  Arrival Time                  0.711
  Slack Time                    0.312
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.512
      ----------------------------------------------------------------------------------
      Instance                      Arc             Cell        Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      -                             ADC_in[2][6] ^  -           -      0.512    0.199  
      mem_inst/g8652__6131          E ^ -> Q ^      AO222HDX0   0.199  0.711    0.398  
      mem_inst/registers_reg[5][6]  D ^             SDFRRQHDX1  0.000  0.711    0.398  
      ----------------------------------------------------------------------------------
Path 28: MET Hold Check with Pin mem_inst/registers_en_reg[5]/CN 
Endpoint:   mem_inst/registers_en_reg[5]/SD (^) checked with trailing edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[4]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.981
+ Hold                          0.128
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                66.189
  Arrival Time                 66.537
  Slack Time                    0.348
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.494
     = Beginpoint Arrival Time       65.994
      -------------------------------------------------------------------------------
      Instance                      Arc          Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[4]  CN v         -           -      65.994   65.646  
      mem_inst/registers_en_reg[4]  CN v -> Q ^  SDFFSQHDX1  0.542  66.537   66.189  
      mem_inst/registers_en_reg[5]  SD ^         SDFFSQHDX1  0.001  66.537   66.189  
      -------------------------------------------------------------------------------
Path 29: MET Hold Check with Pin mem_inst/rw_en_reg/CN 
Endpoint:   mem_inst/rw_en_reg/SD          (^) checked with trailing edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[3]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.979
+ Hold                          0.048
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                66.107
  Arrival Time                 66.481
  Slack Time                    0.374
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.494
     = Beginpoint Arrival Time       65.994
      -------------------------------------------------------------------------------
      Instance                      Arc          Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[3]  CN v         -           -      65.994   65.620  
      mem_inst/registers_en_reg[3]  CN v -> Q ^  SDFFSQHDX1  0.486  66.480   66.106  
      mem_inst/rw_en_reg            SD ^         SDFFRQHDX1  0.001  66.481   66.107  
      -------------------------------------------------------------------------------
Path 30: MET Hold Check with Pin mem_inst/registers_en_reg[2]/CN 
Endpoint:   mem_inst/registers_en_reg[2]/SD (^) checked with trailing edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[33]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.984
+ Hold                          0.124
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                66.188
  Arrival Time                 66.587
  Slack Time                    0.398
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.496
     = Beginpoint Arrival Time       65.996
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[33]  CN v         -           -      65.996   65.598  
      mem_inst/registers_en_reg[33]  CN v -> Q ^  SDFFSQHDX1  0.590  66.586   66.188  
      mem_inst/registers_en_reg[2]   SD ^         SDFFSQHDX1  0.000  66.587   66.188  
      --------------------------------------------------------------------------------
Path 31: MET Hold Check with Pin mem_inst/registers_en_reg[28]/CN 
Endpoint:   mem_inst/registers_en_reg[28]/SD (^) checked with trailing edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[26]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.976
+ Hold                          0.122
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                66.178
  Arrival Time                 66.578
  Slack Time                    0.400
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.489
     = Beginpoint Arrival Time       65.989
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[26]  CN v         -           -      65.989   65.589  
      mem_inst/registers_en_reg[26]  CN v -> Q ^  SDFFSQHDX1  0.588  66.577   66.177  
      mem_inst/registers_en_reg[28]  SD ^         SDFFSQHDX1  0.001  66.578   66.178  
      --------------------------------------------------------------------------------
Path 32: MET Hold Check with Pin mem_inst/registers_en_reg[32]/CN 
Endpoint:   mem_inst/registers_en_reg[32]/SD (^) checked with trailing edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[36]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.983
+ Hold                          0.123
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                66.186
  Arrival Time                 66.591
  Slack Time                    0.405
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.492
     = Beginpoint Arrival Time       65.992
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[36]  CN v         -           -      65.992   65.587  
      mem_inst/registers_en_reg[36]  CN v -> Q ^  SDFFSQHDX1  0.598  66.591   66.186  
      mem_inst/registers_en_reg[32]  SD ^         SDFFSQHDX1  0.000  66.591   66.186  
      --------------------------------------------------------------------------------
Path 33: MET Hold Check with Pin mem_inst/registers_en_reg[0]/CN 
Endpoint:   mem_inst/registers_en_reg[0]/SD (^) checked with trailing edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[2]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.982
+ Hold                          0.124
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                66.186
  Arrival Time                 66.591
  Slack Time                    0.406
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.496
     = Beginpoint Arrival Time       65.996
      -------------------------------------------------------------------------------
      Instance                      Arc          Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[2]  CN v         -           -      65.996   65.591  
      mem_inst/registers_en_reg[2]  CN v -> Q ^  SDFFSQHDX1  0.594  66.590   66.185  
      mem_inst/registers_en_reg[0]  SD ^         SDFFSQHDX1  0.001  66.591   66.186  
      -------------------------------------------------------------------------------
Path 34: MET Hold Check with Pin mem_inst/registers_en_reg[7]/CN 
Endpoint:   mem_inst/registers_en_reg[7]/SD (^) checked with trailing edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[0]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.985
+ Hold                          0.126
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                66.191
  Arrival Time                 66.597
  Slack Time                    0.406
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                      Arc          Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[0]  CN v         -           -      65.995   65.589  
      mem_inst/registers_en_reg[0]  CN v -> Q ^  SDFFSQHDX1  0.602  66.596   66.191  
      mem_inst/registers_en_reg[7]  SD ^         SDFFSQHDX1  0.000  66.597   66.191  
      -------------------------------------------------------------------------------
Path 35: MET Hold Check with Pin mem_inst/registers_en_reg[6]/CN 
Endpoint:   mem_inst/registers_en_reg[6]/SD (^) checked with trailing edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[1]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.983
+ Hold                          0.123
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                66.187
  Arrival Time                 66.595
  Slack Time                    0.409
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      -------------------------------------------------------------------------------
      Instance                      Arc          Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[1]  CN v         -           -      65.995   65.587  
      mem_inst/registers_en_reg[1]  CN v -> Q ^  SDFFSQHDX1  0.599  66.595   66.186  
      mem_inst/registers_en_reg[6]  SD ^         SDFFSQHDX1  0.001  66.595   66.187  
      -------------------------------------------------------------------------------
Path 36: MET Hold Check with Pin mem_inst/registers_en_reg[30]/CN 
Endpoint:   mem_inst/registers_en_reg[30]/SD (^) checked with trailing edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[31]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.969
+ Hold                          0.120
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                66.169
  Arrival Time                 66.580
  Slack Time                    0.411
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.489
     = Beginpoint Arrival Time       65.989
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[31]  CN v         -           -      65.989   65.578  
      mem_inst/registers_en_reg[31]  CN v -> Q ^  SDFFSQHDX1  0.590  66.578   66.168  
      mem_inst/registers_en_reg[30]  SD ^         SDFFSQHDX1  0.002  66.580   66.169  
      --------------------------------------------------------------------------------
Path 37: MET Hold Check with Pin mem_inst/registers_en_reg[33]/CN 
Endpoint:   mem_inst/registers_en_reg[33]/SD (^) checked with trailing edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[34]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.984
+ Hold                          0.122
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                66.186
  Arrival Time                 66.604
  Slack Time                    0.418
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.497
     = Beginpoint Arrival Time       65.997
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[34]  CN v         -           -      65.997   65.579  
      mem_inst/registers_en_reg[34]  CN v -> Q ^  SDFFSQHDX1  0.606  66.603   66.185  
      mem_inst/registers_en_reg[33]  SD ^         SDFFSQHDX1  0.001  66.604   66.186  
      --------------------------------------------------------------------------------
Path 38: MET Hold Check with Pin mem_inst/registers_en_reg[34]/CN 
Endpoint:   mem_inst/registers_en_reg[34]/SD (^) checked with trailing edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[35]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.987
+ Hold                          0.125
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                66.191
  Arrival Time                 66.613
  Slack Time                    0.422
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.497
     = Beginpoint Arrival Time       65.997
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[35]  CN v         -           -      65.997   65.575  
      mem_inst/registers_en_reg[35]  CN v -> Q ^  SDFFSQHDX1  0.616  66.612   66.191  
      mem_inst/registers_en_reg[34]  SD ^         SDFFSQHDX1  0.001  66.613   66.191  
      --------------------------------------------------------------------------------
Path 39: MET Hold Check with Pin mem_inst/registers_en_reg[27]/CN 
Endpoint:   mem_inst/registers_en_reg[27]/SD (^) checked with trailing edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[30]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.969
+ Hold                          0.118
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                66.168
  Arrival Time                 66.590
  Slack Time                    0.422
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.484
     = Beginpoint Arrival Time       65.984
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[30]  CN v         -           -      65.984   65.562  
      mem_inst/registers_en_reg[30]  CN v -> Q ^  SDFFSQHDX1  0.605  66.589   66.167  
      mem_inst/registers_en_reg[27]  SD ^         SDFFSQHDX1  0.001  66.590   66.168  
      --------------------------------------------------------------------------------
Path 40: MET Hold Check with Pin mem_inst/registers_en_reg[22]/CN 
Endpoint:   mem_inst/registers_en_reg[22]/SD (^) checked with trailing edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[23]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.973
+ Hold                          0.118
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                66.171
  Arrival Time                 66.600
  Slack Time                    0.430
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.483
     = Beginpoint Arrival Time       65.983
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[23]  CN v         -           -      65.983   65.553  
      mem_inst/registers_en_reg[23]  CN v -> Q ^  SDFFSQHDX1  0.617  66.600   66.170  
      mem_inst/registers_en_reg[22]  SD ^         SDFFSQHDX1  0.000  66.600   66.171  
      --------------------------------------------------------------------------------
Path 41: MET Hold Check with Pin mem_inst/registers_en_reg[8]/CN 
Endpoint:   mem_inst/registers_en_reg[8]/SD (^) checked with trailing edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[9]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.982
+ Hold                          0.122
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                66.184
  Arrival Time                 66.614
  Slack Time                    0.430
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.496
     = Beginpoint Arrival Time       65.996
      -------------------------------------------------------------------------------
      Instance                      Arc          Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[9]  CN v         -           -      65.996   65.566  
      mem_inst/registers_en_reg[9]  CN v -> Q ^  SDFFSQHDX1  0.618  66.613   66.183  
      mem_inst/registers_en_reg[8]  SD ^         SDFFSQHDX1  0.000  66.614   66.184  
      -------------------------------------------------------------------------------
Path 42: MET Hold Check with Pin mem_inst/registers_en_reg[20]/CN 
Endpoint:   mem_inst/registers_en_reg[20]/SD (^) checked with trailing edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[17]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.980
+ Hold                          0.121
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                66.181
  Arrival Time                 66.612
  Slack Time                    0.430
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.494
     = Beginpoint Arrival Time       65.994
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[17]  CN v         -           -      65.994   65.563  
      mem_inst/registers_en_reg[17]  CN v -> Q ^  SDFFSQHDX1  0.617  66.611   66.180  
      mem_inst/registers_en_reg[20]  SD ^         SDFFSQHDX1  0.001  66.612   66.181  
      --------------------------------------------------------------------------------
Path 43: MET Hold Check with Pin mem_inst/registers_en_reg[4]/CN 
Endpoint:   mem_inst/registers_en_reg[4]/SD (^) checked with trailing edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[27]/Q (^) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.981
+ Hold                          0.120
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                66.181
  Arrival Time                 66.613
  Slack Time                    0.432
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.484
     = Beginpoint Arrival Time       65.984
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[27]  CN v         -           -      65.984   65.552  
      mem_inst/registers_en_reg[27]  CN v -> Q ^  SDFFSQHDX1  0.628  66.613   66.181  
      mem_inst/registers_en_reg[4]   SD ^         SDFFSQHDX1  0.001  66.613   66.181  
      --------------------------------------------------------------------------------
Path 44: MET Hold Check with Pin mem_inst/registers_en_reg[14]/CN 
Endpoint:   mem_inst/registers_en_reg[14]/SD (^) checked with trailing edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[11]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.982
+ Hold                          0.122
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                66.184
  Arrival Time                 66.616
  Slack Time                    0.432
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[11]  CN v         -           -      65.995   65.563  
      mem_inst/registers_en_reg[11]  CN v -> Q ^  SDFFSQHDX1  0.620  66.615   66.183  
      mem_inst/registers_en_reg[14]  SD ^         SDFFSQHDX1  0.001  66.616   66.184  
      --------------------------------------------------------------------------------
Path 45: MET Hold Check with Pin mem_inst/registers_en_reg[25]/CN 
Endpoint:   mem_inst/registers_en_reg[25]/SD (^) checked with trailing edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[29]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.980
+ Hold                          0.118
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                66.178
  Arrival Time                 66.616
  Slack Time                    0.438
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.489
     = Beginpoint Arrival Time       65.989
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[29]  CN v         -           -      65.989   65.551  
      mem_inst/registers_en_reg[29]  CN v -> Q ^  SDFFSQHDX1  0.627  66.616   66.178  
      mem_inst/registers_en_reg[25]  SD ^         SDFFSQHDX1  0.001  66.616   66.178  
      --------------------------------------------------------------------------------
Path 46: MET Hold Check with Pin mem_inst/registers_en_reg[24]/CN 
Endpoint:   mem_inst/registers_en_reg[24]/SD (^) checked with trailing edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[25]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.977
+ Hold                          0.118
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                66.175
  Arrival Time                 66.614
  Slack Time                    0.439
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.492
     = Beginpoint Arrival Time       65.992
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[25]  CN v         -           -      65.992   65.554  
      mem_inst/registers_en_reg[25]  CN v -> Q ^  SDFFSQHDX1  0.621  66.613   66.175  
      mem_inst/registers_en_reg[24]  SD ^         SDFFSQHDX1  0.000  66.614   66.175  
      --------------------------------------------------------------------------------
Path 47: MET Hold Check with Pin mem_inst/registers_en_reg[19]/CN 
Endpoint:   mem_inst/registers_en_reg[19]/SD (^) checked with trailing edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[22]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.975
+ Hold                          0.117
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                66.172
  Arrival Time                 66.612
  Slack Time                    0.440
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.487
     = Beginpoint Arrival Time       65.987
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[22]  CN v         -           -      65.987   65.547  
      mem_inst/registers_en_reg[22]  CN v -> Q ^  SDFFSQHDX1  0.623  66.610   66.171  
      mem_inst/registers_en_reg[19]  SD ^         SDFFSQHDX1  0.002  66.612   66.172  
      --------------------------------------------------------------------------------
Path 48: MET Hold Check with Pin mem_inst/registers_en_reg[21]/CN 
Endpoint:   mem_inst/registers_en_reg[21]/SD (^) checked with trailing edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[16]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.983
+ Hold                          0.121
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                66.184
  Arrival Time                 66.624
  Slack Time                    0.440
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[16]  CN v         -           -      65.995   65.555  
      mem_inst/registers_en_reg[16]  CN v -> Q ^  SDFFSQHDX1  0.629  66.624   66.184  
      mem_inst/registers_en_reg[21]  SD ^         SDFFSQHDX1  0.000  66.624   66.184  
      --------------------------------------------------------------------------------
Path 49: MET Hold Check with Pin i2c_inst/sda_sync_reg[0]/C 
Endpoint:   i2c_inst/sda_sync_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: SDA                        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time          0.490
+ Hold                         -0.201
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.369
  Arrival Time                  0.811
  Slack Time                    0.442
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.525
      ---------------------------------------------------------------------------
      Instance                  Arc          Cell        Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      -                         SDA ^        -           -      0.525    0.084  
      i2c_inst/g3788__2883      AN ^ -> Q ^  NO2I1HDX1   0.286  0.811    0.369  
      i2c_inst/sda_sync_reg[0]  D ^          SDFRRQHDX1  0.000  0.811    0.369  
      ---------------------------------------------------------------------------
Path 50: MET Hold Check with Pin mem_inst/registers_en_reg[15]/CN 
Endpoint:   mem_inst/registers_en_reg[15]/SD (^) checked with trailing edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[14]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_TYP_VIEW
Other End Arrival Time         65.982
+ Hold                          0.121
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                66.183
  Arrival Time                 66.625
  Slack Time                    0.442
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.495
     = Beginpoint Arrival Time       65.995
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_en_reg[14]  CN v         -           -      65.995   65.554  
      mem_inst/registers_en_reg[14]  CN v -> Q ^  SDFFSQHDX1  0.629  66.625   66.183  
      mem_inst/registers_en_reg[15]  SD ^         SDFFSQHDX1  0.000  66.625   66.183  
      --------------------------------------------------------------------------------

