Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Mar  2 19:52:22 2020
| Host         : gabriel-NH50-70RA running 64-bit Zorin OS 15.2
| Command      : report_timing_summary -max_paths 10 -file DisplayDemo_timing_summary_routed.rpt -pb DisplayDemo_timing_summary_routed.pb -rpx DisplayDemo_timing_summary_routed.rpx -warn_on_violation
| Design       : DisplayDemo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.555        0.000                      0                   65        0.265        0.000                      0                   65        4.500        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.555        0.000                      0                   65        0.265        0.000                      0                   65        4.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.555ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.555ns  (required time - arrival time)
  Source:                 clk_divider/s_divCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_divCounter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.890ns (23.018%)  route 2.977ns (76.982%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.714     5.317    clk_divider/clk_IBUF_BUFG
    SLICE_X88Y76         FDRE                                         r  clk_divider/s_divCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.518     5.835 f  clk_divider/s_divCounter_reg[5]/Q
                         net (fo=2, routed)           0.678     6.513    clk_divider/s_divCounter[5]
    SLICE_X89Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.637 f  clk_divider/s_divCounter[30]_i_7/O
                         net (fo=1, routed)           0.295     6.932    clk_divider/s_divCounter[30]_i_7_n_0
    SLICE_X89Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.056 f  clk_divider/s_divCounter[30]_i_4/O
                         net (fo=1, routed)           1.014     8.070    clk_divider/s_divCounter[30]_i_4_n_0
    SLICE_X89Y77         LUT3 (Prop_lut3_I1_O)        0.124     8.194 r  clk_divider/s_divCounter[30]_i_1/O
                         net (fo=31, routed)          0.989     9.183    clk_divider/s_divCounter[30]_i_1_n_0
    SLICE_X88Y78         FDRE                                         r  clk_divider/s_divCounter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.600    15.023    clk_divider/clk_IBUF_BUFG
    SLICE_X88Y78         FDRE                                         r  clk_divider/s_divCounter_reg[13]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X88Y78         FDRE (Setup_fdre_C_R)       -0.524    14.738    clk_divider/s_divCounter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  5.555    

Slack (MET) :             5.555ns  (required time - arrival time)
  Source:                 clk_divider/s_divCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_divCounter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.890ns (23.018%)  route 2.977ns (76.982%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.714     5.317    clk_divider/clk_IBUF_BUFG
    SLICE_X88Y76         FDRE                                         r  clk_divider/s_divCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.518     5.835 f  clk_divider/s_divCounter_reg[5]/Q
                         net (fo=2, routed)           0.678     6.513    clk_divider/s_divCounter[5]
    SLICE_X89Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.637 f  clk_divider/s_divCounter[30]_i_7/O
                         net (fo=1, routed)           0.295     6.932    clk_divider/s_divCounter[30]_i_7_n_0
    SLICE_X89Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.056 f  clk_divider/s_divCounter[30]_i_4/O
                         net (fo=1, routed)           1.014     8.070    clk_divider/s_divCounter[30]_i_4_n_0
    SLICE_X89Y77         LUT3 (Prop_lut3_I1_O)        0.124     8.194 r  clk_divider/s_divCounter[30]_i_1/O
                         net (fo=31, routed)          0.989     9.183    clk_divider/s_divCounter[30]_i_1_n_0
    SLICE_X88Y78         FDRE                                         r  clk_divider/s_divCounter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.600    15.023    clk_divider/clk_IBUF_BUFG
    SLICE_X88Y78         FDRE                                         r  clk_divider/s_divCounter_reg[14]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X88Y78         FDRE (Setup_fdre_C_R)       -0.524    14.738    clk_divider/s_divCounter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  5.555    

Slack (MET) :             5.555ns  (required time - arrival time)
  Source:                 clk_divider/s_divCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_divCounter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.890ns (23.018%)  route 2.977ns (76.982%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.714     5.317    clk_divider/clk_IBUF_BUFG
    SLICE_X88Y76         FDRE                                         r  clk_divider/s_divCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.518     5.835 f  clk_divider/s_divCounter_reg[5]/Q
                         net (fo=2, routed)           0.678     6.513    clk_divider/s_divCounter[5]
    SLICE_X89Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.637 f  clk_divider/s_divCounter[30]_i_7/O
                         net (fo=1, routed)           0.295     6.932    clk_divider/s_divCounter[30]_i_7_n_0
    SLICE_X89Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.056 f  clk_divider/s_divCounter[30]_i_4/O
                         net (fo=1, routed)           1.014     8.070    clk_divider/s_divCounter[30]_i_4_n_0
    SLICE_X89Y77         LUT3 (Prop_lut3_I1_O)        0.124     8.194 r  clk_divider/s_divCounter[30]_i_1/O
                         net (fo=31, routed)          0.989     9.183    clk_divider/s_divCounter[30]_i_1_n_0
    SLICE_X88Y78         FDRE                                         r  clk_divider/s_divCounter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.600    15.023    clk_divider/clk_IBUF_BUFG
    SLICE_X88Y78         FDRE                                         r  clk_divider/s_divCounter_reg[15]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X88Y78         FDRE (Setup_fdre_C_R)       -0.524    14.738    clk_divider/s_divCounter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  5.555    

Slack (MET) :             5.555ns  (required time - arrival time)
  Source:                 clk_divider/s_divCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_divCounter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.890ns (23.018%)  route 2.977ns (76.982%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.714     5.317    clk_divider/clk_IBUF_BUFG
    SLICE_X88Y76         FDRE                                         r  clk_divider/s_divCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.518     5.835 f  clk_divider/s_divCounter_reg[5]/Q
                         net (fo=2, routed)           0.678     6.513    clk_divider/s_divCounter[5]
    SLICE_X89Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.637 f  clk_divider/s_divCounter[30]_i_7/O
                         net (fo=1, routed)           0.295     6.932    clk_divider/s_divCounter[30]_i_7_n_0
    SLICE_X89Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.056 f  clk_divider/s_divCounter[30]_i_4/O
                         net (fo=1, routed)           1.014     8.070    clk_divider/s_divCounter[30]_i_4_n_0
    SLICE_X89Y77         LUT3 (Prop_lut3_I1_O)        0.124     8.194 r  clk_divider/s_divCounter[30]_i_1/O
                         net (fo=31, routed)          0.989     9.183    clk_divider/s_divCounter[30]_i_1_n_0
    SLICE_X88Y78         FDRE                                         r  clk_divider/s_divCounter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.600    15.023    clk_divider/clk_IBUF_BUFG
    SLICE_X88Y78         FDRE                                         r  clk_divider/s_divCounter_reg[16]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X88Y78         FDRE (Setup_fdre_C_R)       -0.524    14.738    clk_divider/s_divCounter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  5.555    

Slack (MET) :             5.596ns  (required time - arrival time)
  Source:                 clk_divider/s_divCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_divCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.890ns (23.294%)  route 2.931ns (76.706%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.714     5.317    clk_divider/clk_IBUF_BUFG
    SLICE_X88Y76         FDRE                                         r  clk_divider/s_divCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.518     5.835 f  clk_divider/s_divCounter_reg[5]/Q
                         net (fo=2, routed)           0.678     6.513    clk_divider/s_divCounter[5]
    SLICE_X89Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.637 f  clk_divider/s_divCounter[30]_i_7/O
                         net (fo=1, routed)           0.295     6.932    clk_divider/s_divCounter[30]_i_7_n_0
    SLICE_X89Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.056 f  clk_divider/s_divCounter[30]_i_4/O
                         net (fo=1, routed)           1.014     8.070    clk_divider/s_divCounter[30]_i_4_n_0
    SLICE_X89Y77         LUT3 (Prop_lut3_I1_O)        0.124     8.194 r  clk_divider/s_divCounter[30]_i_1/O
                         net (fo=31, routed)          0.943     9.137    clk_divider/s_divCounter[30]_i_1_n_0
    SLICE_X88Y75         FDRE                                         r  clk_divider/s_divCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.595    15.018    clk_divider/clk_IBUF_BUFG
    SLICE_X88Y75         FDRE                                         r  clk_divider/s_divCounter_reg[1]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X88Y75         FDRE (Setup_fdre_C_R)       -0.524    14.733    clk_divider/s_divCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -9.137    
  -------------------------------------------------------------------
                         slack                                  5.596    

Slack (MET) :             5.596ns  (required time - arrival time)
  Source:                 clk_divider/s_divCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_divCounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.890ns (23.294%)  route 2.931ns (76.706%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.714     5.317    clk_divider/clk_IBUF_BUFG
    SLICE_X88Y76         FDRE                                         r  clk_divider/s_divCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.518     5.835 f  clk_divider/s_divCounter_reg[5]/Q
                         net (fo=2, routed)           0.678     6.513    clk_divider/s_divCounter[5]
    SLICE_X89Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.637 f  clk_divider/s_divCounter[30]_i_7/O
                         net (fo=1, routed)           0.295     6.932    clk_divider/s_divCounter[30]_i_7_n_0
    SLICE_X89Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.056 f  clk_divider/s_divCounter[30]_i_4/O
                         net (fo=1, routed)           1.014     8.070    clk_divider/s_divCounter[30]_i_4_n_0
    SLICE_X89Y77         LUT3 (Prop_lut3_I1_O)        0.124     8.194 r  clk_divider/s_divCounter[30]_i_1/O
                         net (fo=31, routed)          0.943     9.137    clk_divider/s_divCounter[30]_i_1_n_0
    SLICE_X88Y75         FDRE                                         r  clk_divider/s_divCounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.595    15.018    clk_divider/clk_IBUF_BUFG
    SLICE_X88Y75         FDRE                                         r  clk_divider/s_divCounter_reg[2]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X88Y75         FDRE (Setup_fdre_C_R)       -0.524    14.733    clk_divider/s_divCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -9.137    
  -------------------------------------------------------------------
                         slack                                  5.596    

Slack (MET) :             5.596ns  (required time - arrival time)
  Source:                 clk_divider/s_divCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_divCounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.890ns (23.294%)  route 2.931ns (76.706%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.714     5.317    clk_divider/clk_IBUF_BUFG
    SLICE_X88Y76         FDRE                                         r  clk_divider/s_divCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.518     5.835 f  clk_divider/s_divCounter_reg[5]/Q
                         net (fo=2, routed)           0.678     6.513    clk_divider/s_divCounter[5]
    SLICE_X89Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.637 f  clk_divider/s_divCounter[30]_i_7/O
                         net (fo=1, routed)           0.295     6.932    clk_divider/s_divCounter[30]_i_7_n_0
    SLICE_X89Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.056 f  clk_divider/s_divCounter[30]_i_4/O
                         net (fo=1, routed)           1.014     8.070    clk_divider/s_divCounter[30]_i_4_n_0
    SLICE_X89Y77         LUT3 (Prop_lut3_I1_O)        0.124     8.194 r  clk_divider/s_divCounter[30]_i_1/O
                         net (fo=31, routed)          0.943     9.137    clk_divider/s_divCounter[30]_i_1_n_0
    SLICE_X88Y75         FDRE                                         r  clk_divider/s_divCounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.595    15.018    clk_divider/clk_IBUF_BUFG
    SLICE_X88Y75         FDRE                                         r  clk_divider/s_divCounter_reg[3]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X88Y75         FDRE (Setup_fdre_C_R)       -0.524    14.733    clk_divider/s_divCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -9.137    
  -------------------------------------------------------------------
                         slack                                  5.596    

Slack (MET) :             5.596ns  (required time - arrival time)
  Source:                 clk_divider/s_divCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_divCounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.890ns (23.294%)  route 2.931ns (76.706%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.714     5.317    clk_divider/clk_IBUF_BUFG
    SLICE_X88Y76         FDRE                                         r  clk_divider/s_divCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.518     5.835 f  clk_divider/s_divCounter_reg[5]/Q
                         net (fo=2, routed)           0.678     6.513    clk_divider/s_divCounter[5]
    SLICE_X89Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.637 f  clk_divider/s_divCounter[30]_i_7/O
                         net (fo=1, routed)           0.295     6.932    clk_divider/s_divCounter[30]_i_7_n_0
    SLICE_X89Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.056 f  clk_divider/s_divCounter[30]_i_4/O
                         net (fo=1, routed)           1.014     8.070    clk_divider/s_divCounter[30]_i_4_n_0
    SLICE_X89Y77         LUT3 (Prop_lut3_I1_O)        0.124     8.194 r  clk_divider/s_divCounter[30]_i_1/O
                         net (fo=31, routed)          0.943     9.137    clk_divider/s_divCounter[30]_i_1_n_0
    SLICE_X88Y75         FDRE                                         r  clk_divider/s_divCounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.595    15.018    clk_divider/clk_IBUF_BUFG
    SLICE_X88Y75         FDRE                                         r  clk_divider/s_divCounter_reg[4]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X88Y75         FDRE (Setup_fdre_C_R)       -0.524    14.733    clk_divider/s_divCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -9.137    
  -------------------------------------------------------------------
                         slack                                  5.596    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 clk_divider/s_divCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_divCounter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.823ns  (logic 0.890ns (23.277%)  route 2.933ns (76.723%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.714     5.317    clk_divider/clk_IBUF_BUFG
    SLICE_X88Y76         FDRE                                         r  clk_divider/s_divCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.518     5.835 f  clk_divider/s_divCounter_reg[5]/Q
                         net (fo=2, routed)           0.678     6.513    clk_divider/s_divCounter[5]
    SLICE_X89Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.637 f  clk_divider/s_divCounter[30]_i_7/O
                         net (fo=1, routed)           0.295     6.932    clk_divider/s_divCounter[30]_i_7_n_0
    SLICE_X89Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.056 f  clk_divider/s_divCounter[30]_i_4/O
                         net (fo=1, routed)           1.014     8.070    clk_divider/s_divCounter[30]_i_4_n_0
    SLICE_X89Y77         LUT3 (Prop_lut3_I1_O)        0.124     8.194 r  clk_divider/s_divCounter[30]_i_1/O
                         net (fo=31, routed)          0.946     9.140    clk_divider/s_divCounter[30]_i_1_n_0
    SLICE_X88Y82         FDRE                                         r  clk_divider/s_divCounter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.604    15.027    clk_divider/clk_IBUF_BUFG
    SLICE_X88Y82         FDRE                                         r  clk_divider/s_divCounter_reg[29]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X88Y82         FDRE (Setup_fdre_C_R)       -0.524    14.742    clk_divider/s_divCounter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                  5.602    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 clk_divider/s_divCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_divCounter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.823ns  (logic 0.890ns (23.277%)  route 2.933ns (76.723%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.714     5.317    clk_divider/clk_IBUF_BUFG
    SLICE_X88Y76         FDRE                                         r  clk_divider/s_divCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.518     5.835 f  clk_divider/s_divCounter_reg[5]/Q
                         net (fo=2, routed)           0.678     6.513    clk_divider/s_divCounter[5]
    SLICE_X89Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.637 f  clk_divider/s_divCounter[30]_i_7/O
                         net (fo=1, routed)           0.295     6.932    clk_divider/s_divCounter[30]_i_7_n_0
    SLICE_X89Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.056 f  clk_divider/s_divCounter[30]_i_4/O
                         net (fo=1, routed)           1.014     8.070    clk_divider/s_divCounter[30]_i_4_n_0
    SLICE_X89Y77         LUT3 (Prop_lut3_I1_O)        0.124     8.194 r  clk_divider/s_divCounter[30]_i_1/O
                         net (fo=31, routed)          0.946     9.140    clk_divider/s_divCounter[30]_i_1_n_0
    SLICE_X88Y82         FDRE                                         r  clk_divider/s_divCounter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.604    15.027    clk_divider/clk_IBUF_BUFG
    SLICE_X88Y82         FDRE                                         r  clk_divider/s_divCounter_reg[30]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X88Y82         FDRE (Setup_fdre_C_R)       -0.524    14.742    clk_divider/s_divCounter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                  5.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_divider/s_divCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_divCounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.597     1.516    clk_divider/clk_IBUF_BUFG
    SLICE_X88Y77         FDRE                                         r  clk_divider/s_divCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  clk_divider/s_divCounter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.806    clk_divider/s_divCounter[11]
    SLICE_X88Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.916 r  clk_divider/s_divCounter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.916    clk_divider/data0[11]
    SLICE_X88Y77         FDRE                                         r  clk_divider/s_divCounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.866     2.031    clk_divider/clk_IBUF_BUFG
    SLICE_X88Y77         FDRE                                         r  clk_divider/s_divCounter_reg[11]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X88Y77         FDRE (Hold_fdre_C_D)         0.134     1.650    clk_divider/s_divCounter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_divider/s_divCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_divCounter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.597     1.516    clk_divider/clk_IBUF_BUFG
    SLICE_X88Y78         FDRE                                         r  clk_divider/s_divCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  clk_divider/s_divCounter_reg[15]/Q
                         net (fo=2, routed)           0.125     1.806    clk_divider/s_divCounter[15]
    SLICE_X88Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.916 r  clk_divider/s_divCounter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.916    clk_divider/data0[15]
    SLICE_X88Y78         FDRE                                         r  clk_divider/s_divCounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.867     2.032    clk_divider/clk_IBUF_BUFG
    SLICE_X88Y78         FDRE                                         r  clk_divider/s_divCounter_reg[15]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X88Y78         FDRE (Hold_fdre_C_D)         0.134     1.650    clk_divider/s_divCounter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_divider/s_divCounter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_divCounter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.599     1.518    clk_divider/clk_IBUF_BUFG
    SLICE_X88Y80         FDRE                                         r  clk_divider/s_divCounter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  clk_divider/s_divCounter_reg[23]/Q
                         net (fo=2, routed)           0.125     1.808    clk_divider/s_divCounter[23]
    SLICE_X88Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.918 r  clk_divider/s_divCounter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.918    clk_divider/data0[23]
    SLICE_X88Y80         FDRE                                         r  clk_divider/s_divCounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.869     2.034    clk_divider/clk_IBUF_BUFG
    SLICE_X88Y80         FDRE                                         r  clk_divider/s_divCounter_reg[23]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X88Y80         FDRE (Hold_fdre_C_D)         0.134     1.652    clk_divider/s_divCounter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_divider/s_divCounter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_divCounter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.600     1.519    clk_divider/clk_IBUF_BUFG
    SLICE_X88Y81         FDRE                                         r  clk_divider/s_divCounter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81         FDRE (Prop_fdre_C_Q)         0.164     1.683 r  clk_divider/s_divCounter_reg[27]/Q
                         net (fo=2, routed)           0.125     1.809    clk_divider/s_divCounter[27]
    SLICE_X88Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.919 r  clk_divider/s_divCounter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.919    clk_divider/data0[27]
    SLICE_X88Y81         FDRE                                         r  clk_divider/s_divCounter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.870     2.035    clk_divider/clk_IBUF_BUFG
    SLICE_X88Y81         FDRE                                         r  clk_divider/s_divCounter_reg[27]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X88Y81         FDRE (Hold_fdre_C_D)         0.134     1.653    clk_divider/s_divCounter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_divider/s_divCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_divCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.595     1.514    clk_divider/clk_IBUF_BUFG
    SLICE_X88Y76         FDRE                                         r  clk_divider/s_divCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  clk_divider/s_divCounter_reg[7]/Q
                         net (fo=2, routed)           0.125     1.804    clk_divider/s_divCounter[7]
    SLICE_X88Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.914 r  clk_divider/s_divCounter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.914    clk_divider/data0[7]
    SLICE_X88Y76         FDRE                                         r  clk_divider/s_divCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.864     2.029    clk_divider/clk_IBUF_BUFG
    SLICE_X88Y76         FDRE                                         r  clk_divider/s_divCounter_reg[7]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X88Y76         FDRE (Hold_fdre_C_D)         0.134     1.648    clk_divider/s_divCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_divider/s_divCounter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_divCounter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.598     1.517    clk_divider/clk_IBUF_BUFG
    SLICE_X88Y79         FDRE                                         r  clk_divider/s_divCounter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  clk_divider/s_divCounter_reg[19]/Q
                         net (fo=2, routed)           0.125     1.807    clk_divider/s_divCounter[19]
    SLICE_X88Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.917 r  clk_divider/s_divCounter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.917    clk_divider/data0[19]
    SLICE_X88Y79         FDRE                                         r  clk_divider/s_divCounter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.868     2.033    clk_divider/clk_IBUF_BUFG
    SLICE_X88Y79         FDRE                                         r  clk_divider/s_divCounter_reg[19]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X88Y79         FDRE (Hold_fdre_C_D)         0.134     1.651    clk_divider/s_divCounter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_divider/s_divCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_divCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.594     1.513    clk_divider/clk_IBUF_BUFG
    SLICE_X88Y75         FDRE                                         r  clk_divider/s_divCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  clk_divider/s_divCounter_reg[3]/Q
                         net (fo=2, routed)           0.126     1.803    clk_divider/s_divCounter[3]
    SLICE_X88Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.913 r  clk_divider/s_divCounter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.913    clk_divider/data0[3]
    SLICE_X88Y75         FDRE                                         r  clk_divider/s_divCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.863     2.028    clk_divider/clk_IBUF_BUFG
    SLICE_X88Y75         FDRE                                         r  clk_divider/s_divCounter_reg[3]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X88Y75         FDRE (Hold_fdre_C_D)         0.134     1.647    clk_divider/s_divCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 clk_divider/s_divCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_divCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.452%)  route 0.183ns (49.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.599     1.518    clk_divider/clk_IBUF_BUFG
    SLICE_X89Y80         FDRE                                         r  clk_divider/s_divCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y80         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  clk_divider/s_divCounter_reg[0]/Q
                         net (fo=3, routed)           0.183     1.842    clk_divider/s_divCounter[0]
    SLICE_X89Y80         LUT1 (Prop_lut1_I0_O)        0.045     1.887 r  clk_divider/s_divCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.887    clk_divider/s_divCounter_0[0]
    SLICE_X89Y80         FDRE                                         r  clk_divider/s_divCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.869     2.034    clk_divider/clk_IBUF_BUFG
    SLICE_X89Y80         FDRE                                         r  clk_divider/s_divCounter_reg[0]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X89Y80         FDRE (Hold_fdre_C_D)         0.091     1.609    clk_divider/s_divCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 clk_divider/s_divCounter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_divCounter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.599     1.518    clk_divider/clk_IBUF_BUFG
    SLICE_X88Y80         FDRE                                         r  clk_divider/s_divCounter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  clk_divider/s_divCounter_reg[23]/Q
                         net (fo=2, routed)           0.125     1.808    clk_divider/s_divCounter[23]
    SLICE_X88Y80         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.954 r  clk_divider/s_divCounter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.954    clk_divider/data0[24]
    SLICE_X88Y80         FDRE                                         r  clk_divider/s_divCounter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.869     2.034    clk_divider/clk_IBUF_BUFG
    SLICE_X88Y80         FDRE                                         r  clk_divider/s_divCounter_reg[24]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X88Y80         FDRE (Hold_fdre_C_D)         0.134     1.652    clk_divider/s_divCounter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 clk_divider/s_divCounter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/s_divCounter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.600     1.519    clk_divider/clk_IBUF_BUFG
    SLICE_X88Y81         FDRE                                         r  clk_divider/s_divCounter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81         FDRE (Prop_fdre_C_Q)         0.164     1.683 r  clk_divider/s_divCounter_reg[27]/Q
                         net (fo=2, routed)           0.125     1.809    clk_divider/s_divCounter[27]
    SLICE_X88Y81         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.955 r  clk_divider/s_divCounter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.955    clk_divider/data0[28]
    SLICE_X88Y81         FDRE                                         r  clk_divider/s_divCounter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.870     2.035    clk_divider/clk_IBUF_BUFG
    SLICE_X88Y81         FDRE                                         r  clk_divider/s_divCounter_reg[28]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X88Y81         FDRE (Hold_fdre_C_D)         0.134     1.653    clk_divider/s_divCounter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y73    clk_divider/clkOut_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y80    clk_divider/s_divCounter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y77    clk_divider/s_divCounter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y77    clk_divider/s_divCounter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y77    clk_divider/s_divCounter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y78    clk_divider/s_divCounter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y78    clk_divider/s_divCounter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y78    clk_divider/s_divCounter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y78    clk_divider/s_divCounter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y77    clk_divider/s_divCounter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y77    clk_divider/s_divCounter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y77    clk_divider/s_divCounter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    clk_divider/s_divCounter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    clk_divider/s_divCounter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    clk_divider/s_divCounter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    clk_divider/s_divCounter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y79    clk_divider/s_divCounter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y79    clk_divider/s_divCounter_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y79    clk_divider/s_divCounter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    clk_divider/s_divCounter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    clk_divider/s_divCounter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    clk_divider/s_divCounter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    clk_divider/s_divCounter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y73    clk_divider/clkOut_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y73    clk_divider/clkOut_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    clk_divider/s_divCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    clk_divider/s_divCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y77    clk_divider/s_divCounter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y77    clk_divider/s_divCounter_reg[10]/C



