cd /home/vlsi1/23EC4224/project/RAM
cd /home/vlsi1/23EC4224/project/RAM/simulation
ncvlog -work worklib -cdslib /home/vlsi1/23EC4224/project/RAM/simulation/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/vlsi1/23EC4224/project/RAM/rtl/ram.v /home/vlsi1/23EC4224/project/RAM/rtl/ram_tb.v 
ncvlog -work worklib -cdslib /home/vlsi1/23EC4224/project/RAM/simulation/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/vlsi1/23EC4224/project/RAM/rtl/ram.v /home/vlsi1/23EC4224/project/RAM/rtl/ram_tb.v 
ncvlog -work worklib -cdslib /home/vlsi1/23EC4224/project/RAM/simulation/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/vlsi1/23EC4224/project/RAM/rtl/ram.v /home/vlsi1/23EC4224/project/RAM/rtl/ram_tb.v 
ncvlog -work worklib -cdslib /home/vlsi1/23EC4224/project/RAM/simulation/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/vlsi1/23EC4224/project/RAM/rtl/ram.v /home/vlsi1/23EC4224/project/RAM/rtl/ram_tb.v 
ncvlog -work worklib -cdslib /home/vlsi1/23EC4224/project/RAM/simulation/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/vlsi1/23EC4224/project/RAM/rtl/ram.v /home/vlsi1/23EC4224/project/RAM/rtl/ram_tb.v 
ncvlog -work worklib -cdslib /home/vlsi1/23EC4224/project/RAM/simulation/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/vlsi1/23EC4224/project/RAM/rtl/ram.v /home/vlsi1/23EC4224/project/RAM/rtl/ram_tb.v 
ncelab -work worklib -cdslib /home/vlsi1/23EC4224/project/RAM/simulation/cds.lib -logfile ncelab.log -errormax 15 -access +wc -status worklib.tb 
ncsim -gui -cdslib /home/vlsi1/23EC4224/project/RAM/simulation/cds.lib -logfile ncsim.log -errormax 15 -status worklib.tb:module 
