 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  initial_placed_wirelength_est	  placed_wirelength_est	  total_swap	  accepted_swap	  rejected_swap	  aborted_swap	  place_mem	  place_time	  place_quench_time	  initial_placed_CPD_est	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  ap_mem	  ap_time	  ap_full_legalizer_mem	  ap_full_legalizer_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_num_rr_graph_nodes	  crit_path_num_rr_graph_edges	  crit_path_collapsed_nodes	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_create_rr_graph_time	  crit_path_create_intra_cluster_rr_graph_time	  crit_path_tile_lookahead_computation_time	  crit_path_router_lookahead_computation_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	 
 k6_frac_N10_mem32K_40nm.xml	  multiclock_output_and_latch.v	  common	  0.42	  vpr	  66.92 MiB	  	  0.01	  7424	  -1	  -1	  1	  0.04	  -1	  -1	  35320	  -1	  -1	  2	  6	  0	  0	  success	  v8.0.0-14013-ge1496c441d-dirty	  release VTR_ASSERT_LEVEL=3	  GNU 13.3.0 on Linux-6.8.0-63-generic x86_64	  2025-10-06T15:51:15	  srivatsan-Precision-Tower-5810	  /home/alex/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_multiclock_odin/func_multiclock	  68524	  6	  1	  13	  14	  2	  8	  9	  4	  4	  16	  clb	  auto	  28.4 MiB	  0.00	  24	  18	  441	  146	  185	  110	  66.9 MiB	  0.00	  0.00	  1.02737	  1.02737	  -3.59667	  -1.02737	  0.545	  0.01	  2.298e-05	  1.7823e-05	  0.00130623	  0.00100078	  -1	  -1	  -1	  -1	  20	  10	  3	  107788	  107788	  10441.3	  652.579	  0.01	  0.00245466	  0.00203616	  742	  1670	  -1	  15	  3	  9	  9	  118	  69	  1.27357	  0.545	  -3.99586	  -1.27357	  0	  0	  13748.8	  859.301	  0.00	  0.00	  0.00	  -1	  -1	  0.00	  0.00104981	  0.00097519	 
 k6_frac_N10_mem32K_40nm.xml	  multiclock_reader_writer.v	  common	  0.48	  vpr	  66.92 MiB	  	  0.02	  7552	  -1	  -1	  1	  0.04	  -1	  -1	  35748	  -1	  -1	  2	  3	  0	  0	  success	  v8.0.0-14013-ge1496c441d-dirty	  release VTR_ASSERT_LEVEL=3	  GNU 13.3.0 on Linux-6.8.0-63-generic x86_64	  2025-10-06T15:51:15	  srivatsan-Precision-Tower-5810	  /home/alex/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_multiclock_odin/func_multiclock	  68528	  3	  1	  25	  26	  2	  8	  6	  4	  4	  16	  clb	  auto	  28.5 MiB	  0.01	  21	  20	  15	  4	  1	  10	  66.9 MiB	  0.00	  0.00	  0.620233	  0.620042	  -8.9502	  -0.620042	  0.557849	  0.01	  7.1245e-05	  6.0207e-05	  0.000494845	  0.000439424	  -1	  -1	  -1	  -1	  20	  22	  1	  107788	  107788	  10441.3	  652.579	  0.01	  0.00224384	  0.00205977	  742	  1670	  -1	  27	  6	  18	  18	  703	  470	  0.865467	  0.557849	  -9.14332	  -0.865467	  0	  0	  13748.8	  859.301	  0.00	  0.00	  0.00	  -1	  -1	  0.00	  0.00202736	  0.00183257	 
 k6_frac_N10_mem32K_40nm.xml	  multiclock_separate_and_latch.v	  common	  0.41	  vpr	  66.71 MiB	  	  0.01	  7424	  -1	  -1	  1	  0.02	  -1	  -1	  34248	  -1	  -1	  2	  6	  0	  0	  success	  v8.0.0-14013-ge1496c441d-dirty	  release VTR_ASSERT_LEVEL=3	  GNU 13.3.0 on Linux-6.8.0-63-generic x86_64	  2025-10-06T15:51:15	  srivatsan-Precision-Tower-5810	  /home/alex/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_multiclock_odin/func_multiclock	  68308	  6	  2	  10	  12	  2	  8	  10	  4	  4	  16	  clb	  auto	  28.3 MiB	  0.00	  24	  18	  550	  188	  245	  117	  66.7 MiB	  0.00	  0.00	  0.620297	  0.619978	  -2.13737	  -0.619978	  nan	  0.01	  2.1475e-05	  1.4712e-05	  0.00126359	  0.000917777	  -1	  -1	  -1	  -1	  20	  17	  8	  107788	  107788	  10441.3	  652.579	  0.01	  0.00273368	  0.00223559	  742	  1670	  -1	  13	  1	  6	  6	  101	  64	  0.718652	  nan	  -2.2024	  -0.718652	  0	  0	  13748.8	  859.301	  0.00	  0.00	  0.00	  -1	  -1	  0.00	  0.000867199	  0.000810286	 
