{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556795433061 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556795433072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 16:40:32 2019 " "Processing started: Thu May 02 16:40:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556795433072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795433072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADC -c ADC " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADC -c ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795433072 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556795434060 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556795434060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdowntimer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countdowntimer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CountDownTimer-Behave " "Found design unit 1: CountDownTimer-Behave" {  } { { "CountDownTimer.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/CountDownTimer.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556795448415 ""} { "Info" "ISGN_ENTITY_NAME" "1 CountDownTimer " "Found entity 1: CountDownTimer" {  } { { "CountDownTimer.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/CountDownTimer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556795448415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_b-Behave " "Found design unit 1: ADC_b-Behave" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556795448421 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_b " "Found entity 1: ADC_b" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556795448421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448421 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ADC_b " "Elaborating entity \"ADC_b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556795448469 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cn1out ADC_b.vhd(16) " "Verilog HDL or VHDL warning at ADC_b.vhd(16): object \"cn1out\" assigned a value but never read" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556795448471 "|ADC_b"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Count ADC_b.vhd(38) " "VHDL Process Statement warning at ADC_b.vhd(38): signal \"Count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556795448472 "|ADC_b"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INTR ADC_b.vhd(72) " "VHDL Process Statement warning at ADC_b.vhd(72): signal \"INTR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556795448473 "|ADC_b"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INTR ADC_b.vhd(91) " "VHDL Process Statement warning at ADC_b.vhd(91): signal \"INTR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556795448473 "|ADC_b"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_b_out ADC_b.vhd(93) " "VHDL Process Statement warning at ADC_b.vhd(93): signal \"ADC_b_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556795448473 "|ADC_b"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CS ADC_b.vhd(30) " "VHDL Process Statement warning at ADC_b.vhd(30): inferring latch(es) for signal or variable \"CS\", which holds its previous value in one or more paths through the process" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1556795448474 "|ADC_b"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "WR ADC_b.vhd(30) " "VHDL Process Statement warning at ADC_b.vhd(30): inferring latch(es) for signal or variable \"WR\", which holds its previous value in one or more paths through the process" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1556795448474 "|ADC_b"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RD ADC_b.vhd(30) " "VHDL Process Statement warning at ADC_b.vhd(30): inferring latch(es) for signal or variable \"RD\", which holds its previous value in one or more paths through the process" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1556795448474 "|ADC_b"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dac_in ADC_b.vhd(30) " "VHDL Process Statement warning at ADC_b.vhd(30): inferring latch(es) for signal or variable \"dac_in\", which holds its previous value in one or more paths through the process" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1556795448479 "|ADC_b"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t8 ADC_b.vhd(30) " "VHDL Process Statement warning at ADC_b.vhd(30): inferring latch(es) for signal or variable \"t8\", which holds its previous value in one or more paths through the process" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1556795448479 "|ADC_b"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dac_prev ADC_b.vhd(30) " "VHDL Process Statement warning at ADC_b.vhd(30): inferring latch(es) for signal or variable \"dac_prev\", which holds its previous value in one or more paths through the process" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1556795448479 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_prev\[0\] ADC_b.vhd(30) " "Inferred latch for \"dac_prev\[0\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448481 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_prev\[1\] ADC_b.vhd(30) " "Inferred latch for \"dac_prev\[1\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448481 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_prev\[2\] ADC_b.vhd(30) " "Inferred latch for \"dac_prev\[2\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448489 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_prev\[3\] ADC_b.vhd(30) " "Inferred latch for \"dac_prev\[3\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448489 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_prev\[4\] ADC_b.vhd(30) " "Inferred latch for \"dac_prev\[4\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448489 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_prev\[5\] ADC_b.vhd(30) " "Inferred latch for \"dac_prev\[5\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448489 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_prev\[6\] ADC_b.vhd(30) " "Inferred latch for \"dac_prev\[6\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448489 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_prev\[7\] ADC_b.vhd(30) " "Inferred latch for \"dac_prev\[7\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448489 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[0\] ADC_b.vhd(30) " "Inferred latch for \"t8\[0\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448489 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[1\] ADC_b.vhd(30) " "Inferred latch for \"t8\[1\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448490 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[2\] ADC_b.vhd(30) " "Inferred latch for \"t8\[2\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448490 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[3\] ADC_b.vhd(30) " "Inferred latch for \"t8\[3\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448490 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[4\] ADC_b.vhd(30) " "Inferred latch for \"t8\[4\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448490 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[5\] ADC_b.vhd(30) " "Inferred latch for \"t8\[5\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448491 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[6\] ADC_b.vhd(30) " "Inferred latch for \"t8\[6\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448491 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[7\] ADC_b.vhd(30) " "Inferred latch for \"t8\[7\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448491 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[8\] ADC_b.vhd(30) " "Inferred latch for \"t8\[8\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448491 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[9\] ADC_b.vhd(30) " "Inferred latch for \"t8\[9\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448491 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[10\] ADC_b.vhd(30) " "Inferred latch for \"t8\[10\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448491 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[11\] ADC_b.vhd(30) " "Inferred latch for \"t8\[11\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448491 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[12\] ADC_b.vhd(30) " "Inferred latch for \"t8\[12\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448491 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[13\] ADC_b.vhd(30) " "Inferred latch for \"t8\[13\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448492 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[14\] ADC_b.vhd(30) " "Inferred latch for \"t8\[14\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448492 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[15\] ADC_b.vhd(30) " "Inferred latch for \"t8\[15\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448492 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[16\] ADC_b.vhd(30) " "Inferred latch for \"t8\[16\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448492 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[17\] ADC_b.vhd(30) " "Inferred latch for \"t8\[17\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448492 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[18\] ADC_b.vhd(30) " "Inferred latch for \"t8\[18\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448492 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[19\] ADC_b.vhd(30) " "Inferred latch for \"t8\[19\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448492 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[20\] ADC_b.vhd(30) " "Inferred latch for \"t8\[20\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448492 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[21\] ADC_b.vhd(30) " "Inferred latch for \"t8\[21\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448492 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[22\] ADC_b.vhd(30) " "Inferred latch for \"t8\[22\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448493 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[23\] ADC_b.vhd(30) " "Inferred latch for \"t8\[23\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448493 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[24\] ADC_b.vhd(30) " "Inferred latch for \"t8\[24\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448493 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[25\] ADC_b.vhd(30) " "Inferred latch for \"t8\[25\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448493 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[26\] ADC_b.vhd(30) " "Inferred latch for \"t8\[26\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448493 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[27\] ADC_b.vhd(30) " "Inferred latch for \"t8\[27\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448493 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[28\] ADC_b.vhd(30) " "Inferred latch for \"t8\[28\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448493 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[29\] ADC_b.vhd(30) " "Inferred latch for \"t8\[29\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448493 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[30\] ADC_b.vhd(30) " "Inferred latch for \"t8\[30\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448494 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t8\[31\] ADC_b.vhd(30) " "Inferred latch for \"t8\[31\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448494 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_in\[0\] ADC_b.vhd(30) " "Inferred latch for \"dac_in\[0\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448494 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_in\[1\] ADC_b.vhd(30) " "Inferred latch for \"dac_in\[1\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448494 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_in\[2\] ADC_b.vhd(30) " "Inferred latch for \"dac_in\[2\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448494 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_in\[3\] ADC_b.vhd(30) " "Inferred latch for \"dac_in\[3\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448494 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_in\[4\] ADC_b.vhd(30) " "Inferred latch for \"dac_in\[4\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448494 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_in\[5\] ADC_b.vhd(30) " "Inferred latch for \"dac_in\[5\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448494 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_in\[6\] ADC_b.vhd(30) " "Inferred latch for \"dac_in\[6\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448494 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_in\[7\] ADC_b.vhd(30) " "Inferred latch for \"dac_in\[7\]\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448494 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD ADC_b.vhd(30) " "Inferred latch for \"RD\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448494 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WR ADC_b.vhd(30) " "Inferred latch for \"WR\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448494 "|ADC_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CS ADC_b.vhd(30) " "Inferred latch for \"CS\" at ADC_b.vhd(30)" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448495 "|ADC_b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CountDownTimer CountDownTimer:coun1 " "Elaborating entity \"CountDownTimer\" for hierarchy \"CountDownTimer:coun1\"" {  } { { "ADC_b.vhd" "coun1" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556795448615 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Done_var CountDownTimer.vhd(24) " "Verilog HDL or VHDL warning at CountDownTimer.vhd(24): object \"Done_var\" assigned a value but never read" {  } { { "CountDownTimer.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/CountDownTimer.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556795448623 "|ADC_b|CountDownTimer:coun1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R CountDownTimer.vhd(22) " "VHDL Process Statement warning at CountDownTimer.vhd(22): inferring latch(es) for signal or variable \"R\", which holds its previous value in one or more paths through the process" {  } { { "CountDownTimer.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/CountDownTimer.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1556795448623 "|ADC_b|CountDownTimer:coun1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y CountDownTimer.vhd(22) " "VHDL Process Statement warning at CountDownTimer.vhd(22): inferring latch(es) for signal or variable \"y\", which holds its previous value in one or more paths through the process" {  } { { "CountDownTimer.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/CountDownTimer.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1556795448623 "|ADC_b|CountDownTimer:coun1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y CountDownTimer.vhd(22) " "Inferred latch for \"y\" at CountDownTimer.vhd(22)" {  } { { "CountDownTimer.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/CountDownTimer.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448623 "|ADC_b|CountDownTimer:coun1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R CountDownTimer.vhd(22) " "Inferred latch for \"R\" at CountDownTimer.vhd(22)" {  } { { "CountDownTimer.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/CountDownTimer.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795448623 "|ADC_b|CountDownTimer:coun1"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CS\$latch " "Latch CS\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.css5 " "Ports D and ENA on the latch are fed by the same signal fsm_state.css5" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556795449393 ""}  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556795449393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RD\$latch " "Latch RD\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.css4 " "Ports D and ENA on the latch are fed by the same signal fsm_state.css4" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556795449393 ""}  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556795449393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WR\$latch " "Latch WR\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.st " "Ports D and ENA on the latch are fed by the same signal fsm_state.st" {  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556795449393 ""}  } { { "ADC_b.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/ADC/ADC_b.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556795449393 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556795449584 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "362 " "Implemented 362 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556795449598 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556795449598 ""} { "Info" "ICUT_CUT_TM_LCELLS" "340 " "Implemented 340 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556795449598 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556795449598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556795449772 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 16:40:49 2019 " "Processing ended: Thu May 02 16:40:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556795449772 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556795449772 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556795449772 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556795449772 ""}
