
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: B[1] (input port clocked by __VIRTUAL_CLK__)
Endpoint: P[1] (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     1    0.002400    0.016947    0.007963    2.007963 v B[1] (in)
                                                         B[1] (net)
                      0.016947    0.000000    2.007963 v input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.016376    0.179951    0.356089    2.364052 v input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net4 (net)
                      0.179951    0.000259    2.364311 v _2_/C (sky130_fd_sc_hd__and4_1)
     3    0.005341    0.094164    0.458644    2.822955 v _2_/X (sky130_fd_sc_hd__and4_1)
                                                         net8 (net)
                      0.094164    0.000043    2.822998 v _5_/B1_N (sky130_fd_sc_hd__o21ba_1)
     1    0.002130    0.065484    0.418663    3.241661 ^ _5_/X (sky130_fd_sc_hd__o21ba_1)
                                                         net6 (net)
                      0.065484    0.000019    3.241680 ^ output6/A (sky130_fd_sc_hd__buf_2)
     1    0.034336    0.272584    0.341988    3.583668 ^ output6/X (sky130_fd_sc_hd__buf_2)
                                                         P[1] (net)
                      0.272584    0.000391    3.584060 ^ P[1] (out)
                                              3.584060   data arrival time

                      0.000000   10.000000   10.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -3.584060   data arrival time
---------------------------------------------------------------------------------------------
                                              4.165940   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ss_100C_1v60 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
