<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>artix7</ProductFamily>
        <Part>xc7a35t-cpg236-1</Part>
        <TopModelName>neural_network</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <TargetInitiationInterval>4294967295</TargetInitiationInterval>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>yes</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.202</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>77</Best-caseLatency>
            <Average-caseLatency>77</Average-caseLatency>
            <Worst-caseLatency>77</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.770 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.770 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.770 us</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>1</PipelineInitiationInterval>
            <PipelineDepth>78</PipelineDepth>
            <Interval-min>1</Interval-min>
            <Interval-max>1</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>380</DSP>
            <FF>16189</FF>
            <LUT>17073</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>100</BRAM_18K>
            <DSP>90</DSP>
            <FF>41600</FF>
            <LUT>20800</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_CONTROL_AWVALID</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_AWREADY</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_AWADDR</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_WVALID</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_WREADY</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_WDATA</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_WSTRB</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_ARVALID</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_ARREADY</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_ARADDR</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_RVALID</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_RREADY</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_RDATA</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_RRESP</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BVALID</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BREADY</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BRESP</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_AWVALID</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_AWREADY</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_AWADDR</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_WVALID</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_WREADY</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_WDATA</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_WSTRB</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_ARVALID</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_ARREADY</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_ARADDR</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_RVALID</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_RREADY</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_RDATA</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_RRESP</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_BVALID</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_BREADY</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_BRESP</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_AWVALID</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_AWREADY</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_AWADDR</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_WVALID</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_WREADY</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_WDATA</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_WSTRB</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_ARVALID</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_ARREADY</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_ARADDR</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_RVALID</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_RREADY</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_RDATA</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_RRESP</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_BVALID</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_BREADY</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_BRESP</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>neural_network</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>neural_network</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>neural_network</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>neural_network</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_exp_17_9_s_fu_1051</InstName>
                    <ModuleName>exp_17_9_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1051</ID>
                    <BindInstances>mul_25ns_18ns_43_1_1_U2 add_ln249_fu_406_p2 exp_x_msb_2_lsb_m_1_fu_416_p2 mul_25ns_25ns_50_1_1_U1 y_l_fu_452_p2 f_x_lsb_table_U exp_x_msb_2_m_1_table_U exp_x_msb_1_table_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_exp_17_9_s_fu_1062</InstName>
                    <ModuleName>exp_17_9_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1062</ID>
                    <BindInstances>mul_25ns_18ns_43_1_1_U2 add_ln249_fu_406_p2 exp_x_msb_2_lsb_m_1_fu_416_p2 mul_25ns_25ns_50_1_1_U1 y_l_fu_452_p2 f_x_lsb_table_U exp_x_msb_2_m_1_table_U exp_x_msb_1_table_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_exp_17_9_s_fu_1073</InstName>
                    <ModuleName>exp_17_9_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1073</ID>
                    <BindInstances>mul_25ns_18ns_43_1_1_U2 add_ln249_fu_406_p2 exp_x_msb_2_lsb_m_1_fu_416_p2 mul_25ns_25ns_50_1_1_U1 y_l_fu_452_p2 f_x_lsb_table_U exp_x_msb_2_m_1_table_U exp_x_msb_1_table_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_exp_17_9_s_fu_1084</InstName>
                    <ModuleName>exp_17_9_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1084</ID>
                    <BindInstances>mul_25ns_18ns_43_1_1_U2 add_ln249_fu_406_p2 exp_x_msb_2_lsb_m_1_fu_416_p2 mul_25ns_25ns_50_1_1_U1 y_l_fu_452_p2 f_x_lsb_table_U exp_x_msb_2_m_1_table_U exp_x_msb_1_table_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_exp_17_9_s_fu_1095</InstName>
                    <ModuleName>exp_17_9_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1095</ID>
                    <BindInstances>mul_25ns_18ns_43_1_1_U2 add_ln249_fu_406_p2 exp_x_msb_2_lsb_m_1_fu_416_p2 mul_25ns_25ns_50_1_1_U1 y_l_fu_452_p2 f_x_lsb_table_U exp_x_msb_2_m_1_table_U exp_x_msb_1_table_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>mul_16s_9ns_24_1_1_U9 mac_muladd_16s_7ns_24ns_24_4_1_U37 mac_muladd_16s_7ns_24ns_24_4_1_U37 mac_muladd_16s_8s_24ns_24_4_1_U55 mac_muladd_16s_8s_24ns_24_4_1_U55 add_ln72_2_fu_2519_p2 mac_muladd_16s_9ns_24ns_24_4_1_U70 mac_muladd_16s_9ns_24ns_24_4_1_U70 mac_muladd_16s_7ns_24ns_24_4_1_U86 mac_muladd_16s_7ns_24ns_24_4_1_U86 mac_muladd_16s_8s_24ns_24_4_1_U101 mac_muladd_16s_8s_24ns_24_4_1_U101 mac_muladd_16s_5ns_24s_24_4_1_U118 mac_muladd_16s_5ns_24s_24_4_1_U118 mac_muladd_16s_8ns_24ns_24_4_1_U135 mac_muladd_16s_8ns_24ns_24_4_1_U135 mac_muladd_16s_6ns_24s_24_4_1_U150 mac_muladd_16s_6ns_24s_24_4_1_U150 mac_muladd_16s_9ns_24ns_24_4_1_U163 mac_muladd_16s_9ns_24ns_24_4_1_U163 mac_muladd_16s_8ns_24ns_24_4_1_U179 mac_muladd_16s_8ns_24ns_24_4_1_U179 mac_muladd_16s_7s_24s_24_4_1_U195 mac_muladd_16s_7s_24s_24_4_1_U195 mac_muladd_16s_8ns_24ns_24_4_1_U213 mac_muladd_16s_8ns_24ns_24_4_1_U213 mac_muladd_16s_10s_24ns_24_4_1_U231 mac_muladd_16s_10s_24ns_24_4_1_U231 mac_muladd_16s_9s_24ns_24_4_1_U246 mac_muladd_16s_9s_24ns_24_4_1_U246 sub_ln72_4_fu_8403_p2 mac_muladd_16s_8ns_24ns_24_4_1_U278 mac_muladd_16s_8ns_24ns_24_4_1_U278 sum_52_fu_9430_p2 add_ln69_fu_9436_p2 sub_ln72_6_fu_1424_p2 mac_muladd_16s_8s_23s_24_4_1_U38 mac_muladd_16s_8s_23s_24_4_1_U38 mac_muladd_16s_7ns_24ns_24_4_1_U56 mac_muladd_16s_7ns_24ns_24_4_1_U56 mac_muladd_16s_8s_24ns_24_4_1_U71 mac_muladd_16s_8s_24ns_24_4_1_U71 mul_16s_6ns_22_1_1_U24 add_ln72_20_fu_3121_p2 add_ln72_96_fu_3728_p2 add_ln72_21_fu_3745_p2 mac_muladd_16s_8ns_24ns_24_4_1_U102 mac_muladd_16s_8ns_24ns_24_4_1_U102 mac_muladd_16s_10s_24ns_24_4_1_U119 mac_muladd_16s_10s_24ns_24_4_1_U119 mac_muladd_16s_10s_24ns_24_4_1_U136 mac_muladd_16s_10s_24ns_24_4_1_U136 mac_muladd_16s_8ns_24ns_24_4_1_U151 mac_muladd_16s_8ns_24ns_24_4_1_U151 mac_muladd_16s_9ns_24ns_24_4_1_U164 mac_muladd_16s_9ns_24ns_24_4_1_U164 mac_muladd_16s_9s_24ns_24_4_1_U180 mac_muladd_16s_9s_24ns_24_4_1_U180 mac_muladd_16s_10ns_24ns_24_4_1_U196 mac_muladd_16s_10ns_24ns_24_4_1_U196 mac_muladd_16s_10ns_24ns_24_4_1_U214 mac_muladd_16s_10ns_24ns_24_4_1_U214 mac_muladd_16s_7ns_24ns_24_4_1_U232 mac_muladd_16s_7ns_24ns_24_4_1_U232 sub_ln72_7_fu_8013_p2 add_ln72_31_fu_8040_p2 mac_muladd_16s_8s_24ns_24_4_1_U263 mac_muladd_16s_8s_24ns_24_4_1_U263 sum_53_fu_9448_p2 add_ln69_1_fu_9453_p2 mul_16s_7s_23_1_1_U10 mac_muladd_16s_8ns_23s_24_4_1_U39 mac_muladd_16s_8ns_23s_24_4_1_U39 mac_muladd_16s_8s_24ns_24_4_1_U57 mac_muladd_16s_8s_24ns_24_4_1_U57 mac_muladd_16s_8ns_24ns_24_4_1_U72 mac_muladd_16s_8ns_24ns_24_4_1_U72 mac_muladd_16s_8ns_24ns_24_4_1_U87 mac_muladd_16s_8ns_24ns_24_4_1_U87 add_ln72_38_fu_4244_p2 mac_muladd_16s_9ns_24ns_24_4_1_U120 mac_muladd_16s_9ns_24ns_24_4_1_U120 mac_muladd_16s_9s_24ns_24_4_1_U137 mac_muladd_16s_9s_24ns_24_4_1_U137 mac_muladd_16s_6ns_24s_24_4_1_U152 mac_muladd_16s_6ns_24s_24_4_1_U152 mac_muladd_16s_9ns_24ns_24_4_1_U165 mac_muladd_16s_9ns_24ns_24_4_1_U165 mac_muladd_16s_10s_24ns_24_4_1_U181 mac_muladd_16s_10s_24ns_24_4_1_U181 mac_muladd_16s_8ns_24ns_24_4_1_U197 mac_muladd_16s_8ns_24ns_24_4_1_U197 mac_muladd_16s_9s_24ns_24_4_1_U215 mac_muladd_16s_9s_24ns_24_4_1_U215 mac_muladd_16s_8s_24ns_24_4_1_U233 mac_muladd_16s_8s_24ns_24_4_1_U233 mac_muladd_16s_8s_24ns_24_4_1_U247 mac_muladd_16s_8s_24ns_24_4_1_U247 mac_muladd_16s_6ns_24s_24_4_1_U264 mac_muladd_16s_6ns_24s_24_4_1_U264 mac_muladd_16s_9s_24ns_24_4_1_U279 mac_muladd_16s_9s_24ns_24_4_1_U279 sum_54_fu_9490_p2 add_ln69_2_fu_9933_p2 mul_16s_9s_24_1_1_U11 mac_muladd_16s_8s_24ns_24_4_1_U40 mac_muladd_16s_8s_24ns_24_4_1_U40 mac_muladd_16s_8ns_24ns_24_4_1_U58 mac_muladd_16s_8ns_24ns_24_4_1_U58 mac_muladd_16s_7s_24s_24_4_1_U73 mac_muladd_16s_7s_24s_24_4_1_U73 mac_muladd_16s_6s_24s_24_4_1_U88 mac_muladd_16s_6s_24s_24_4_1_U88 mac_muladd_16s_5ns_24s_24_4_1_U103 mac_muladd_16s_5ns_24s_24_4_1_U103 mac_muladd_16s_9s_24ns_24_4_1_U121 mac_muladd_16s_9s_24ns_24_4_1_U121 add_ln72_339_fu_4825_p2 add_ln72_56_fu_4852_p2 mac_muladd_16s_8ns_24ns_24_4_1_U138 mac_muladd_16s_8ns_24ns_24_4_1_U138 mac_muladd_16s_8s_24ns_24_4_1_U153 mac_muladd_16s_8s_24ns_24_4_1_U153 mac_muladd_16s_7s_24s_24_4_1_U166 mac_muladd_16s_7s_24s_24_4_1_U166 mac_muladd_16s_6s_24s_24_4_1_U182 mac_muladd_16s_6s_24s_24_4_1_U182 mac_muladd_16s_10ns_24ns_24_4_1_U198 mac_muladd_16s_10ns_24ns_24_4_1_U198 sub_ln72_8_fu_7186_p2 mac_muladd_16s_9ns_24ns_24_4_1_U234 mac_muladd_16s_9ns_24ns_24_4_1_U234 mac_muladd_16s_9s_24ns_24_4_1_U248 mac_muladd_16s_9s_24ns_24_4_1_U248 sub_ln72_68_fu_8487_p2 add_ln72_65_fu_8514_p2 sum_55_fu_9502_p2 add_ln69_3_fu_9507_p2 mul_16s_9s_24_1_1_U12 mac_muladd_16s_7ns_24ns_24_4_1_U41 mac_muladd_16s_7ns_24ns_24_4_1_U41 mac_muladd_16s_6ns_24s_24_4_1_U59 mac_muladd_16s_6ns_24s_24_4_1_U59 mac_muladd_16s_9s_24ns_24_4_1_U74 mac_muladd_16s_9s_24ns_24_4_1_U74 mac_muladd_16s_9s_24ns_24_4_1_U89 mac_muladd_16s_9s_24ns_24_4_1_U89 sub_ln72_11_fu_3806_p2 add_ln72_71_fu_3833_p2 mac_muladd_16s_8ns_24ns_24_4_1_U104 mac_muladd_16s_8ns_24ns_24_4_1_U104 mac_muladd_16s_8s_24ns_24_4_1_U122 mac_muladd_16s_8s_24ns_24_4_1_U122 mac_muladd_16s_10s_24ns_24_4_1_U139 mac_muladd_16s_10s_24ns_24_4_1_U139 mac_muladd_16s_9s_24ns_24_4_1_U154 mac_muladd_16s_9s_24ns_24_4_1_U154 mac_muladd_16s_8ns_24ns_24_4_1_U167 mac_muladd_16s_8ns_24ns_24_4_1_U167 mac_muladd_16s_10s_24ns_24_4_1_U183 mac_muladd_16s_10s_24ns_24_4_1_U183 mac_muladd_16s_8s_24ns_24_4_1_U199 mac_muladd_16s_8s_24ns_24_4_1_U199 mac_muladd_16s_7ns_24ns_24_4_1_U216 mac_muladd_16s_7ns_24ns_24_4_1_U216 mac_muladd_16s_9s_24ns_24_4_1_U235 mac_muladd_16s_9s_24ns_24_4_1_U235 mac_muladd_16s_9ns_24ns_24_4_1_U249 mac_muladd_16s_9ns_24ns_24_4_1_U249 mac_muladd_16s_7s_24s_24_4_1_U265 mac_muladd_16s_7s_24s_24_4_1_U265 mac_muladd_16s_7s_24s_24_4_1_U280 mac_muladd_16s_7s_24s_24_4_1_U280 sum_56_fu_9544_p2 add_ln69_4_fu_9945_p2 mul_16s_8ns_24_1_1_U13 mac_muladd_16s_9s_24ns_24_4_1_U42 mac_muladd_16s_9s_24ns_24_4_1_U42 sub_ln72_fu_1942_p2 add_ln72_85_fu_1969_p2 mac_muladd_16s_8ns_24ns_24_4_1_U60 mac_muladd_16s_8ns_24ns_24_4_1_U60 mac_muladd_16s_7ns_24ns_24_4_1_U75 mac_muladd_16s_7ns_24ns_24_4_1_U75 add_ln72_88_fu_3236_p2 mac_muladd_16s_9s_24ns_24_4_1_U105 mac_muladd_16s_9s_24ns_24_4_1_U105 mac_muladd_16s_8ns_24ns_24_4_1_U123 mac_muladd_16s_8ns_24ns_24_4_1_U123 add_ln72_91_fu_4921_p2 add_ln72_92_fu_5422_p2 mac_muladd_16s_8ns_24ns_24_4_1_U168 mac_muladd_16s_8ns_24ns_24_4_1_U168 sub_ln72_16_fu_6320_p2 mac_muladd_16s_10ns_24ns_24_4_1_U200 mac_muladd_16s_10ns_24ns_24_4_1_U200 sub_ln72_18_fu_7283_p2 mac_muladd_16s_9s_24ns_24_4_1_U236 mac_muladd_16s_9s_24ns_24_4_1_U236 sub_ln72_19_fu_8107_p2 add_ln72_98_fu_8134_p2 mac_muladd_16s_9s_24ns_24_4_1_U266 mac_muladd_16s_9s_24ns_24_4_1_U266 mac_muladd_16s_8s_24ns_24_4_1_U281 mac_muladd_16s_8s_24ns_24_4_1_U281 sum_57_fu_9574_p2 add_ln69_5_fu_9957_p2 mac_muladd_16s_9s_24ns_24_4_1_U43 mac_muladd_16s_9s_24ns_24_4_1_U43 mac_muladd_16s_9ns_24ns_24_4_1_U61 mac_muladd_16s_9ns_24ns_24_4_1_U61 mac_muladd_16s_7ns_24ns_24_4_1_U76 mac_muladd_16s_7ns_24ns_24_4_1_U76 add_ln72_340_fu_3274_p2 add_ln72_104_fu_3301_p2 sub_ln72_22_fu_3875_p2 add_ln72_105_fu_3891_p2 sub_ln72_23_fu_4345_p2 add_ln72_106_fu_4362_p2 mul_16s_8s_24_1_1_U25 add_ln72_107_fu_4386_p2 sub_ln72_24_fu_4948_p2 add_ln72_108_fu_4964_p2 mac_muladd_16s_8s_24ns_24_4_1_U155 mac_muladd_16s_8s_24ns_24_4_1_U155 sub_ln72_25_fu_5951_p2 add_ln72_110_fu_5978_p2 mac_muladd_16s_7ns_24ns_24_4_1_U184 mac_muladd_16s_7ns_24ns_24_4_1_U184 mac_muladd_16s_8s_24ns_24_4_1_U201 mac_muladd_16s_8s_24ns_24_4_1_U201 mac_muladd_16s_10ns_24ns_24_4_1_U217 mac_muladd_16s_10ns_24ns_24_4_1_U217 mac_muladd_16s_9ns_24ns_24_4_1_U237 mac_muladd_16s_9ns_24ns_24_4_1_U237 mac_muladd_16s_8ns_24ns_24_4_1_U250 mac_muladd_16s_8ns_24ns_24_4_1_U250 mac_muladd_16s_10s_24ns_24_4_1_U267 mac_muladd_16s_10s_24ns_24_4_1_U267 sum_58_fu_9586_p2 add_ln69_6_fu_9591_p2 sub_ln72_26_fu_1547_p2 mac_muladd_16s_7ns_20s_23_4_1_U44 mac_muladd_16s_7ns_20s_23_4_1_U44 sub_ln72_27_fu_2021_p2 mac_muladd_16s_7s_24s_24_4_1_U77 mac_muladd_16s_7s_24s_24_4_1_U77 mac_muladd_16s_4ns_24s_24_4_1_U90 mac_muladd_16s_4ns_24s_24_4_1_U90 mac_muladd_16s_6ns_24s_24_4_1_U106 mac_muladd_16s_6ns_24s_24_4_1_U106 mac_muladd_16s_8ns_24ns_24_4_1_U124 mac_muladd_16s_8ns_24ns_24_4_1_U124 mac_muladd_16s_7ns_24ns_24_4_1_U140 mac_muladd_16s_7ns_24ns_24_4_1_U140 mac_muladd_16s_9ns_24ns_24_4_1_U156 mac_muladd_16s_9ns_24ns_24_4_1_U156 mac_muladd_16s_8ns_24ns_24_4_1_U169 mac_muladd_16s_8ns_24ns_24_4_1_U169 mul_16s_9s_24_1_1_U26 add_ln72_127_fu_6400_p2 mac_muladd_16s_8ns_24ns_24_4_1_U185 mac_muladd_16s_8ns_24ns_24_4_1_U185 mac_muladd_16s_8ns_24ns_24_4_1_U202 mac_muladd_16s_8ns_24ns_24_4_1_U202 mac_muladd_16s_10s_24ns_24_4_1_U218 mac_muladd_16s_10s_24ns_24_4_1_U218 sub_ln72_29_fu_7633_p2 add_ln72_131_fu_7660_p2 mac_muladd_16s_9s_24ns_24_4_1_U251 mac_muladd_16s_9s_24ns_24_4_1_U251 mac_muladd_16s_9s_24ns_24_4_1_U268 mac_muladd_16s_9s_24ns_24_4_1_U268 mac_muladd_16s_8ns_24ns_24_4_1_U282 mac_muladd_16s_8ns_24ns_24_4_1_U282 sum_59_fu_9628_p2 add_ln69_7_fu_9969_p2 mul_16s_9s_24_1_1_U14 mac_muladd_16s_8s_24ns_24_4_1_U45 mac_muladd_16s_8s_24ns_24_4_1_U45 add_ln72_342_fu_2119_p2 add_ln72_136_fu_2146_p2 add_ln72_343_fu_2695_p2 add_ln72_137_fu_2712_p2 add_ln72_344_fu_3345_p2 add_ln72_138_fu_3362_p2 sub_ln72_30_fu_3379_p2 add_ln72_139_fu_3407_p2 mac_muladd_16s_9s_24ns_24_4_1_U107 mac_muladd_16s_9s_24ns_24_4_1_U107 mac_muladd_16s_5s_24s_24_4_1_U125 mac_muladd_16s_5s_24s_24_4_1_U125 mac_muladd_16s_8ns_24ns_24_4_1_U141 mac_muladd_16s_8ns_24ns_24_4_1_U141 add_ln72_143_fu_5483_p2 mac_muladd_16s_6ns_24s_24_4_1_U170 mac_muladd_16s_6ns_24s_24_4_1_U170 mac_muladd_16s_5ns_24s_24_4_1_U186 mac_muladd_16s_5ns_24s_24_4_1_U186 mac_muladd_16s_9s_24ns_24_4_1_U203 mac_muladd_16s_9s_24ns_24_4_1_U203 mac_muladd_16s_8s_24ns_24_4_1_U219 mac_muladd_16s_8s_24ns_24_4_1_U219 mac_muladd_16s_10s_24ns_24_4_1_U238 mac_muladd_16s_10s_24ns_24_4_1_U238 mac_muladd_16s_8s_24ns_24_4_1_U252 mac_muladd_16s_8s_24ns_24_4_1_U252 mac_muladd_16s_8s_24ns_24_4_1_U269 mac_muladd_16s_8s_24ns_24_4_1_U269 mac_muladd_16s_6s_24s_24_4_1_U290 mac_muladd_16s_6s_24s_24_4_1_U290 sum_60_fu_10243_p2 add_ln69_8_fu_10352_p2 mul_16s_10ns_24_1_1_U15 sub_ln72_31_fu_1604_p2 add_ln72_152_fu_1621_p2 mac_muladd_16s_10s_24ns_24_4_1_U62 mac_muladd_16s_10s_24ns_24_4_1_U62 mac_muladd_16s_7ns_24ns_24_4_1_U78 mac_muladd_16s_7ns_24ns_24_4_1_U78 mac_muladd_16s_7ns_24ns_24_4_1_U91 mac_muladd_16s_7ns_24ns_24_4_1_U91 sub_ln72_69_fu_3936_p2 add_ln72_156_fu_3962_p2 mac_muladd_16s_7ns_24ns_24_4_1_U108 mac_muladd_16s_7ns_24ns_24_4_1_U108 mac_muladd_16s_9s_24ns_24_4_1_U126 mac_muladd_16s_9s_24ns_24_4_1_U126 mac_muladd_16s_8s_24ns_24_4_1_U157 mac_muladd_16s_8s_24ns_24_4_1_U157 sub_ln72_32_fu_6034_p2 mac_muladd_16s_8ns_24ns_24_4_1_U187 mac_muladd_16s_8ns_24ns_24_4_1_U187 mac_muladd_16s_9s_24ns_24_4_1_U204 mac_muladd_16s_9s_24ns_24_4_1_U204 mac_muladd_16s_8ns_24ns_24_4_1_U220 mac_muladd_16s_8ns_24ns_24_4_1_U220 sub_ln72_71_fu_7704_p2 add_ln72_165_fu_7730_p2 mac_muladd_16s_9ns_24ns_24_4_1_U253 mac_muladd_16s_9ns_24ns_24_4_1_U253 mac_muladd_16s_10s_24ns_24_4_1_U270 mac_muladd_16s_10s_24ns_24_4_1_U270 mac_muladd_16s_7ns_24ns_24_4_1_U283 mac_muladd_16s_7ns_24ns_24_4_1_U283 sum_61_fu_9658_p2 add_ln69_9_fu_9988_p2 mul_16s_9s_24_1_1_U16 mac_muladd_16s_7ns_24ns_24_4_1_U46 mac_muladd_16s_7ns_24ns_24_4_1_U46 add_ln72_170_fu_2202_p2 sub_ln72_37_fu_2793_p2 add_ln72_172_fu_2821_p2 mac_muladd_16s_6ns_24s_24_4_1_U92 mac_muladd_16s_6ns_24s_24_4_1_U92 mac_muladd_16s_8s_24ns_24_4_1_U109 mac_muladd_16s_8s_24ns_24_4_1_U109 mac_muladd_16s_8s_24ns_24_4_1_U127 mac_muladd_16s_8s_24ns_24_4_1_U127 mac_muladd_16s_9ns_24ns_24_4_1_U142 mac_muladd_16s_9ns_24ns_24_4_1_U142 mac_muladd_16s_7s_24s_24_4_1_U158 mac_muladd_16s_7s_24s_24_4_1_U158 mac_muladd_16s_9s_24ns_24_4_1_U171 mac_muladd_16s_9s_24ns_24_4_1_U171 sub_ln72_38_fu_6458_p2 mac_muladd_16s_10s_24ns_24_4_1_U205 mac_muladd_16s_10s_24ns_24_4_1_U205 mac_muladd_16s_8ns_24ns_24_4_1_U221 mac_muladd_16s_8ns_24ns_24_4_1_U221 mac_muladd_16s_9ns_24ns_24_4_1_U239 mac_muladd_16s_9ns_24ns_24_4_1_U239 mac_muladd_16s_10s_24ns_24_4_1_U254 mac_muladd_16s_10s_24ns_24_4_1_U254 mul_16s_7ns_23_1_1_U27 add_ln72_184_fu_8642_p2 mac_muladd_16s_5ns_24s_24_4_1_U291 mac_muladd_16s_5ns_24s_24_4_1_U291 sum_62_fu_10273_p2 add_ln69_10_fu_10364_p2 mul_16s_10ns_24_1_1_U17 mac_muladd_16s_9s_24ns_24_4_1_U47 mac_muladd_16s_9s_24ns_24_4_1_U47 sub_ln72_40_fu_2218_p2 add_ln72_187_fu_2245_p2 mac_muladd_16s_7ns_24ns_24_4_1_U63 mac_muladd_16s_7ns_24ns_24_4_1_U63 mac_muladd_16s_7ns_24ns_24_4_1_U79 mac_muladd_16s_7ns_24ns_24_4_1_U79 mac_muladd_16s_8s_24ns_24_4_1_U93 mac_muladd_16s_8s_24ns_24_4_1_U93 mac_muladd_16s_8ns_24ns_24_4_1_U110 mac_muladd_16s_8ns_24ns_24_4_1_U110 mac_muladd_16s_8ns_24ns_24_4_1_U128 mac_muladd_16s_8ns_24ns_24_4_1_U128 mac_muladd_16s_10s_24ns_24_4_1_U143 mac_muladd_16s_10s_24ns_24_4_1_U143 sub_ln72_41_fu_5553_p2 add_ln72_194_fu_5580_p2 mac_muladd_16s_8s_24ns_24_4_1_U172 mac_muladd_16s_8s_24ns_24_4_1_U172 mac_muladd_16s_9ns_24ns_24_4_1_U206 mac_muladd_16s_9ns_24ns_24_4_1_U206 mac_muladd_16s_9ns_24ns_24_4_1_U222 mac_muladd_16s_9ns_24ns_24_4_1_U222 mac_muladd_16s_8ns_24ns_24_4_1_U255 mac_muladd_16s_8ns_24ns_24_4_1_U255 mac_muladd_16s_9s_24ns_24_4_1_U271 mac_muladd_16s_9s_24ns_24_4_1_U271 mac_muladd_16s_8ns_24ns_24_4_1_U284 mac_muladd_16s_8ns_24ns_24_4_1_U284 sum_63_fu_9688_p2 add_ln69_11_fu_10007_p2 mac_muladd_16s_7ns_23s_24_4_1_U48 mac_muladd_16s_7ns_23s_24_4_1_U48 mac_muladd_16s_4ns_24s_24_4_1_U64 mac_muladd_16s_4ns_24s_24_4_1_U64 sub_ln72_44_fu_2854_p2 add_ln72_205_fu_2880_p2 add_ln72_206_fu_3471_p2 sub_ln72_45_fu_3477_p2 add_ln72_207_fu_3505_p2 mac_muladd_16s_7s_24s_24_4_1_U111 mac_muladd_16s_7s_24s_24_4_1_U111 mac_muladd_16s_7ns_24ns_24_4_1_U129 mac_muladd_16s_7ns_24ns_24_4_1_U129 mac_muladd_16s_6ns_24s_24_4_1_U144 mac_muladd_16s_6ns_24s_24_4_1_U144 mac_muladd_16s_6ns_24s_24_4_1_U159 mac_muladd_16s_6ns_24s_24_4_1_U159 mac_muladd_16s_9s_24ns_24_4_1_U173 mac_muladd_16s_9s_24ns_24_4_1_U173 mac_muladd_16s_7ns_24ns_24_4_1_U188 mac_muladd_16s_7ns_24ns_24_4_1_U188 mac_muladd_16s_9s_24ns_24_4_1_U207 mac_muladd_16s_9s_24ns_24_4_1_U207 mac_muladd_16s_11ns_24ns_24_4_1_U223 mac_muladd_16s_11ns_24ns_24_4_1_U223 mac_muladd_16s_9ns_24ns_24_4_1_U240 mac_muladd_16s_9ns_24ns_24_4_1_U240 sub_ln72_46_fu_8238_p2 mac_muladd_16s_9s_24ns_24_4_1_U272 mac_muladd_16s_9s_24ns_24_4_1_U272 mac_muladd_16s_7s_24s_24_4_1_U285 mac_muladd_16s_7s_24s_24_4_1_U285 sum_64_fu_9718_p2 add_ln69_12_fu_10019_p2 mul_16s_7s_23_1_1_U18 mac_muladd_16s_6s_23s_24_4_1_U49 mac_muladd_16s_6s_23s_24_4_1_U49 sub_ln72_48_fu_2297_p2 add_ln72_221_fu_2324_p2 sub_ln72_49_fu_2911_p2 add_ln72_222_fu_2927_p2 mac_muladd_16s_7ns_24ns_24_4_1_U80 mac_muladd_16s_7ns_24ns_24_4_1_U80 mac_muladd_16s_7ns_24ns_24_4_1_U94 mac_muladd_16s_7ns_24ns_24_4_1_U94 mac_muladd_16s_6ns_24s_24_4_1_U112 mac_muladd_16s_6ns_24s_24_4_1_U112 mac_muladd_16s_7ns_24ns_24_4_1_U130 mac_muladd_16s_7ns_24ns_24_4_1_U130 sub_ln72_72_fu_5121_p2 add_ln72_227_fu_5148_p2 add_ln72_347_fu_5624_p2 add_ln72_228_fu_5641_p2 mac_muladd_16s_9s_24ns_24_4_1_U174 mac_muladd_16s_9s_24ns_24_4_1_U174 mac_muladd_16s_8s_24ns_24_4_1_U189 mac_muladd_16s_8s_24ns_24_4_1_U189 mac_muladd_16s_9s_24ns_24_4_1_U208 mac_muladd_16s_9s_24ns_24_4_1_U208 mac_muladd_16s_10s_24ns_24_4_1_U224 mac_muladd_16s_10s_24ns_24_4_1_U224 mac_muladd_16s_10ns_24ns_24_4_1_U241 mac_muladd_16s_10ns_24ns_24_4_1_U241 mac_muladd_16s_5ns_24s_24_4_1_U256 mac_muladd_16s_5ns_24s_24_4_1_U256 mac_muladd_16s_7ns_24ns_24_4_1_U273 mac_muladd_16s_7ns_24ns_24_4_1_U273 sub_ln72_50_fu_9161_p2 add_ln72_236_fu_9188_p2 sum_65_fu_9730_p2 add_ln69_13_fu_9735_p2 sub_ln72_73_fu_1729_p2 add_ln72_237_fu_1751_p2 sub_ln72_74_fu_2340_p2 add_ln72_238_fu_2361_p2 mac_muladd_16s_8s_24ns_24_4_1_U65 mac_muladd_16s_8s_24ns_24_4_1_U65 mac_muladd_16s_8s_24ns_24_4_1_U81 mac_muladd_16s_8s_24ns_24_4_1_U81 mac_muladd_16s_7ns_24ns_24_4_1_U95 mac_muladd_16s_7ns_24ns_24_4_1_U95 mac_muladd_16s_8ns_24ns_24_4_1_U113 mac_muladd_16s_8ns_24ns_24_4_1_U113 mac_muladd_16s_11s_24ns_24_4_1_U131 mac_muladd_16s_11s_24ns_24_4_1_U131 add_ln72_348_fu_5175_p2 add_ln72_244_fu_5202_p2 mac_muladd_16s_8ns_24ns_24_4_1_U160 mac_muladd_16s_8ns_24ns_24_4_1_U160 add_ln72_246_fu_6605_p2 sub_ln72_75_fu_6614_p2 add_ln72_247_fu_6641_p2 sub_ln72_1_fu_6946_p2 add_ln72_248_fu_6963_p2 mac_muladd_16s_7ns_24ns_24_4_1_U225 mac_muladd_16s_7ns_24ns_24_4_1_U225 mac_muladd_16s_8s_24ns_24_4_1_U242 mac_muladd_16s_8s_24ns_24_4_1_U242 mac_muladd_16s_7s_24s_24_4_1_U257 mac_muladd_16s_7s_24s_24_4_1_U257 mac_muladd_16s_7ns_24ns_24_4_1_U274 mac_muladd_16s_7ns_24ns_24_4_1_U274 sub_ln72_53_fu_9214_p2 add_ln72_253_fu_9241_p2 sum_66_fu_9754_p2 add_ln69_14_fu_9759_p2 mul_16s_10ns_24_1_1_U19 mac_muladd_16s_7s_24s_24_4_1_U50 mac_muladd_16s_7s_24s_24_4_1_U50 mac_muladd_16s_10s_24ns_24_4_1_U66 mac_muladd_16s_10s_24ns_24_4_1_U66 mac_muladd_16s_6ns_24s_24_4_1_U82 mac_muladd_16s_6ns_24s_24_4_1_U82 mac_muladd_16s_7ns_24ns_24_4_1_U96 mac_muladd_16s_7ns_24ns_24_4_1_U96 sub_ln72_54_fu_4072_p2 add_ln72_258_fu_4099_p2 mac_muladd_16s_6ns_24s_24_4_1_U114 mac_muladd_16s_6ns_24s_24_4_1_U114 mac_muladd_16s_8ns_24ns_24_4_1_U132 mac_muladd_16s_8ns_24ns_24_4_1_U132 mac_muladd_16s_7s_24s_24_4_1_U145 mac_muladd_16s_7s_24s_24_4_1_U145 sub_ln72_55_fu_5664_p2 sub_ln72_56_fu_5670_p2 add_ln72_262_fu_5697_p2 mac_muladd_16s_9s_24ns_24_4_1_U175 mac_muladd_16s_9s_24ns_24_4_1_U175 mac_muladd_16s_7ns_24ns_24_4_1_U190 mac_muladd_16s_7ns_24ns_24_4_1_U190 mac_muladd_16s_9s_24ns_24_4_1_U209 mac_muladd_16s_9s_24ns_24_4_1_U209 mac_muladd_16s_8ns_24ns_24_4_1_U226 mac_muladd_16s_8ns_24ns_24_4_1_U226 mac_muladd_16s_9s_24ns_24_4_1_U243 mac_muladd_16s_9s_24ns_24_4_1_U243 mac_muladd_16s_9s_24ns_24_4_1_U258 mac_muladd_16s_9s_24ns_24_4_1_U258 sub_ln72_57_fu_8733_p2 mac_muladd_16s_7ns_24ns_24_4_1_U286 mac_muladd_16s_7ns_24ns_24_4_1_U286 sum_67_fu_9796_p2 add_ln69_15_fu_10031_p2 mul_16s_8s_24_1_1_U20 mac_muladd_16s_6ns_24s_24_4_1_U51 mac_muladd_16s_6ns_24s_24_4_1_U51 mac_muladd_16s_8s_24ns_24_4_1_U67 mac_muladd_16s_8s_24ns_24_4_1_U67 mac_muladd_16s_7ns_24ns_24_4_1_U83 mac_muladd_16s_7ns_24ns_24_4_1_U83 mac_muladd_16s_8ns_24ns_24_4_1_U97 mac_muladd_16s_8ns_24ns_24_4_1_U97 mac_muladd_16s_8ns_24ns_24_4_1_U115 mac_muladd_16s_8ns_24ns_24_4_1_U115 mac_muladd_16s_6ns_24s_24_4_1_U146 mac_muladd_16s_6ns_24s_24_4_1_U146 mac_muladd_16s_8ns_24ns_24_4_1_U161 mac_muladd_16s_8ns_24ns_24_4_1_U161 mac_muladd_16s_8s_24ns_24_4_1_U176 mac_muladd_16s_8s_24ns_24_4_1_U176 mac_muladd_16s_6ns_24s_24_4_1_U191 mac_muladd_16s_6ns_24s_24_4_1_U191 mac_muladd_16s_9s_24ns_24_4_1_U210 mac_muladd_16s_9s_24ns_24_4_1_U210 mac_muladd_16s_8s_24ns_24_4_1_U227 mac_muladd_16s_8s_24ns_24_4_1_U227 mac_muladd_16s_10ns_24ns_24_4_1_U244 mac_muladd_16s_10ns_24ns_24_4_1_U244 mac_muladd_16s_10s_24ns_24_4_1_U259 mac_muladd_16s_10s_24ns_24_4_1_U259 mac_muladd_16s_9s_24ns_24_4_1_U275 mac_muladd_16s_9s_24ns_24_4_1_U275 sub_ln72_58_fu_9285_p2 add_ln72_286_fu_9312_p2 add_ln72_287_fu_9815_p2 sum_68_fu_9840_p2 add_ln69_16_fu_10043_p2 mul_16s_10s_24_1_1_U21 mac_muladd_16s_8ns_24ns_24_4_1_U52 mac_muladd_16s_8ns_24ns_24_4_1_U52 mac_muladd_16s_7s_24s_24_4_1_U68 mac_muladd_16s_7s_24s_24_4_1_U68 mac_muladd_16s_9s_24ns_24_4_1_U84 mac_muladd_16s_9s_24ns_24_4_1_U84 mac_muladd_16s_7s_24s_24_4_1_U98 mac_muladd_16s_7s_24s_24_4_1_U98 mac_muladd_16s_4ns_24s_24_4_1_U116 mac_muladd_16s_4ns_24s_24_4_1_U116 sub_ln72_76_fu_4608_p2 add_ln72_293_fu_4635_p2 mac_muladd_16s_9s_24ns_24_4_1_U133 mac_muladd_16s_9s_24ns_24_4_1_U133 mac_muladd_16s_8s_24ns_24_4_1_U147 mac_muladd_16s_8s_24ns_24_4_1_U147 add_ln72_349_fu_5730_p2 add_ln72_296_fu_5757_p2 mac_muladd_16s_11s_24ns_24_4_1_U177 mac_muladd_16s_11s_24ns_24_4_1_U177 mac_muladd_16s_10ns_24ns_24_4_1_U192 mac_muladd_16s_10ns_24ns_24_4_1_U192 add_ln72_350_fu_7035_p2 add_ln72_299_fu_7062_p2 mac_muladd_16s_8ns_24ns_24_4_1_U228 mac_muladd_16s_8ns_24ns_24_4_1_U228 mac_muladd_16s_6ns_24s_24_4_1_U260 mac_muladd_16s_6ns_24s_24_4_1_U260 mac_muladd_16s_10s_24ns_24_4_1_U276 mac_muladd_16s_10s_24ns_24_4_1_U276 add_ln72_303_fu_9372_p2 mac_muladd_16s_7ns_24ns_24_4_1_U289 mac_muladd_16s_7ns_24ns_24_4_1_U289 sum_69_fu_10073_p2 add_ln69_17_fu_10285_p2 mul_16s_6ns_22_1_1_U22 mac_muladd_16s_7s_22s_23_4_1_U53 mac_muladd_16s_7s_22s_23_4_1_U53 mac_muladd_16s_7ns_24ns_24_4_1_U85 mac_muladd_16s_7ns_24ns_24_4_1_U85 add_ln72_308_fu_3623_p2 mac_muladd_16s_6ns_24s_24_4_1_U99 mac_muladd_16s_6ns_24s_24_4_1_U99 sub_ln72_62_fu_4670_p2 add_ln72_310_fu_4687_p2 add_ln72_311_fu_4711_p2 mac_muladd_16s_10s_24ns_24_4_1_U148 mac_muladd_16s_10s_24ns_24_4_1_U148 add_ln72_313_fu_5794_p2 mac_muladd_16s_7ns_24ns_24_4_1_U178 mac_muladd_16s_7ns_24ns_24_4_1_U178 mac_muladd_16s_8s_24ns_24_4_1_U193 mac_muladd_16s_8s_24ns_24_4_1_U193 mac_muladd_16s_9s_24ns_24_4_1_U211 mac_muladd_16s_9s_24ns_24_4_1_U211 mac_muladd_16s_9ns_24ns_24_4_1_U229 mac_muladd_16s_9ns_24ns_24_4_1_U229 mac_muladd_16s_10s_24ns_24_4_1_U245 mac_muladd_16s_10s_24ns_24_4_1_U245 mac_muladd_16s_6ns_24s_24_4_1_U261 mac_muladd_16s_6ns_24s_24_4_1_U261 add_ln72_320_fu_8800_p2 mac_muladd_16s_8ns_24ns_24_4_1_U287 mac_muladd_16s_8ns_24ns_24_4_1_U287 sum_70_fu_9877_p2 add_ln69_18_fu_10085_p2 mul_16s_7ns_23_1_1_U23 mac_muladd_16s_8s_23s_24_4_1_U54 mac_muladd_16s_8s_23s_24_4_1_U54 mac_muladd_16s_8ns_24ns_24_4_1_U69 mac_muladd_16s_8ns_24ns_24_4_1_U69 sub_ln72_63_fu_3026_p2 add_ln72_324_fu_3053_p2 sub_ln72_64_fu_3647_p2 add_ln72_325_fu_3664_p2 mac_muladd_16s_8s_24ns_24_4_1_U100 mac_muladd_16s_8s_24ns_24_4_1_U100 mac_muladd_16s_9ns_24ns_24_4_1_U117 mac_muladd_16s_9ns_24ns_24_4_1_U117 mac_muladd_16s_9ns_24ns_24_4_1_U134 mac_muladd_16s_9ns_24ns_24_4_1_U134 mac_muladd_16s_9s_24ns_24_4_1_U149 mac_muladd_16s_9s_24ns_24_4_1_U149 mac_muladd_16s_9s_24ns_24_4_1_U162 mac_muladd_16s_9s_24ns_24_4_1_U162 sub_ln72_65_fu_6181_p2 mac_muladd_16s_10ns_24ns_24_4_1_U194 mac_muladd_16s_10ns_24ns_24_4_1_U194 mac_muladd_16s_8s_24ns_24_4_1_U212 mac_muladd_16s_8s_24ns_24_4_1_U212 mac_muladd_16s_7ns_24ns_24_4_1_U230 mac_muladd_16s_7ns_24ns_24_4_1_U230 add_ln72_335_fu_7948_p2 mac_muladd_16s_7ns_24ns_24_4_1_U262 mac_muladd_16s_7ns_24ns_24_4_1_U262 mac_muladd_16s_9s_24ns_24_4_1_U277 mac_muladd_16s_9s_24ns_24_4_1_U277 mac_muladd_16s_9ns_24ns_24_4_1_U288 mac_muladd_16s_9ns_24ns_24_4_1_U288 sum_71_fu_9907_p2 add_ln69_19_fu_10097_p2 mul_15ns_9ns_23_1_1_U28 mac_muladd_15ns_11s_23ns_24_4_1_U292 mac_muladd_15ns_11s_23ns_24_4_1_U292 mac_muladd_15ns_11s_24ns_24_4_1_U297 mac_muladd_15ns_11s_24ns_24_4_1_U297 mac_muladd_15ns_6ns_24ns_24_4_1_U301 mac_muladd_15ns_6ns_24ns_24_4_1_U301 mac_muladd_15ns_8s_24s_24_4_1_U306 mac_muladd_15ns_8s_24s_24_4_1_U306 mac_muladd_15ns_9ns_24ns_24_4_1_U311 mac_muladd_15ns_9ns_24ns_24_4_1_U311 mac_muladd_15ns_7ns_24ns_24_4_1_U316 mac_muladd_15ns_7ns_24ns_24_4_1_U316 mac_muladd_15ns_6s_24s_24_4_1_U321 mac_muladd_15ns_6s_24s_24_4_1_U321 mac_muladd_15ns_6s_24s_24_4_1_U329 mac_muladd_15ns_6s_24s_24_4_1_U329 mac_muladd_15ns_7s_24s_24_4_1_U334 mac_muladd_15ns_7s_24s_24_4_1_U334 mac_muladd_15ns_7s_24s_24_4_1_U339 mac_muladd_15ns_7s_24s_24_4_1_U339 mac_muladd_15ns_10s_24ns_24_4_1_U343 mac_muladd_15ns_10s_24ns_24_4_1_U343 mac_muladd_15ns_9s_24ns_24_4_1_U347 mac_muladd_15ns_9s_24ns_24_4_1_U347 mac_muladd_15ns_9ns_24ns_24_4_1_U352 mac_muladd_15ns_9ns_24ns_24_4_1_U352 mac_muladd_15ns_10s_24ns_24_4_1_U357 mac_muladd_15ns_10s_24ns_24_4_1_U357 mac_muladd_15ns_9ns_24ns_24_4_1_U362 mac_muladd_15ns_9ns_24ns_24_4_1_U362 mac_muladd_15ns_8ns_24ns_24_4_1_U367 mac_muladd_15ns_8ns_24ns_24_4_1_U367 mac_muladd_15ns_11s_24ns_24_4_1_U372 mac_muladd_15ns_11s_24ns_24_4_1_U372 mac_muladd_15ns_9ns_24ns_24_4_1_U375 mac_muladd_15ns_9ns_24ns_24_4_1_U375 sum_72_fu_12263_p2 mul_15ns_10s_24_1_1_U29 mac_muladd_15ns_5ns_24ns_24_4_1_U293 mac_muladd_15ns_5ns_24ns_24_4_1_U293 add_ln85_96_fu_10421_p2 add_ln85_20_fu_10448_p2 mac_muladd_15ns_11s_24ns_24_4_1_U302 mac_muladd_15ns_11s_24ns_24_4_1_U302 mac_muladd_15ns_8s_24s_24_4_1_U307 mac_muladd_15ns_8s_24s_24_4_1_U307 mac_muladd_15ns_9s_24ns_24_4_1_U312 mac_muladd_15ns_9s_24ns_24_4_1_U312 mac_muladd_15ns_9ns_24ns_24_4_1_U317 mac_muladd_15ns_9ns_24ns_24_4_1_U317 mac_muladd_15ns_11s_24ns_24_4_1_U325 mac_muladd_15ns_11s_24ns_24_4_1_U325 mac_muladd_15ns_6ns_24ns_24_4_1_U330 mac_muladd_15ns_6ns_24ns_24_4_1_U330 mac_muladd_15ns_11s_24ns_24_4_1_U335 mac_muladd_15ns_11s_24ns_24_4_1_U335 mac_muladd_15ns_10s_24ns_24_4_1_U340 mac_muladd_15ns_10s_24ns_24_4_1_U340 mac_muladd_15ns_8s_24s_24_4_1_U344 mac_muladd_15ns_8s_24s_24_4_1_U344 mac_muladd_15ns_9ns_24ns_24_4_1_U348 mac_muladd_15ns_9ns_24ns_24_4_1_U348 mac_muladd_15ns_10s_24ns_24_4_1_U353 mac_muladd_15ns_10s_24ns_24_4_1_U353 mac_muladd_15ns_8ns_24ns_24_4_1_U358 mac_muladd_15ns_8ns_24ns_24_4_1_U358 mac_muladd_15ns_6s_24s_24_4_1_U363 mac_muladd_15ns_6s_24s_24_4_1_U363 mac_muladd_15ns_9ns_24ns_24_4_1_U368 mac_muladd_15ns_9ns_24ns_24_4_1_U368 mac_muladd_15ns_8ns_24ns_24_4_1_U373 mac_muladd_15ns_8ns_24ns_24_4_1_U373 mac_muladd_15ns_6s_24s_24_4_1_U376 mac_muladd_15ns_6s_24s_24_4_1_U376 sum_73_fu_12278_p2 add_ln85_97_fu_10177_p2 mac_muladd_15ns_9ns_18ns_24_4_1_U294 mac_muladd_15ns_9ns_18ns_24_4_1_U294 mac_muladd_15ns_7ns_24ns_24_4_1_U298 mac_muladd_15ns_7ns_24ns_24_4_1_U298 mac_muladd_15ns_11s_24ns_24_4_1_U303 mac_muladd_15ns_11s_24ns_24_4_1_U303 mac_muladd_15ns_8ns_24ns_24_4_1_U308 mac_muladd_15ns_8ns_24ns_24_4_1_U308 mac_muladd_15ns_10s_24ns_24_4_1_U313 mac_muladd_15ns_10s_24ns_24_4_1_U313 mac_muladd_15ns_9ns_24ns_24_4_1_U318 mac_muladd_15ns_9ns_24ns_24_4_1_U318 mac_muladd_15ns_9ns_24ns_24_4_1_U322 mac_muladd_15ns_9ns_24ns_24_4_1_U322 mac_muladd_15ns_8s_24s_24_4_1_U326 mac_muladd_15ns_8s_24s_24_4_1_U326 mac_muladd_15ns_10s_24ns_24_4_1_U331 mac_muladd_15ns_10s_24ns_24_4_1_U331 mac_muladd_15ns_9ns_24ns_24_4_1_U336 mac_muladd_15ns_9ns_24ns_24_4_1_U336 mac_muladd_15ns_9ns_24ns_24_4_1_U341 mac_muladd_15ns_9ns_24ns_24_4_1_U341 mac_muladd_15ns_12s_24ns_24_4_1_U345 mac_muladd_15ns_12s_24ns_24_4_1_U345 mac_muladd_15ns_11s_24ns_24_4_1_U349 mac_muladd_15ns_11s_24ns_24_4_1_U349 mac_muladd_15ns_11s_24ns_24_4_1_U354 mac_muladd_15ns_11s_24ns_24_4_1_U354 mac_muladd_15ns_8ns_24ns_24_4_1_U359 mac_muladd_15ns_8ns_24ns_24_4_1_U359 mac_muladd_15ns_8ns_24ns_24_4_1_U364 mac_muladd_15ns_8ns_24ns_24_4_1_U364 mac_muladd_15ns_11s_24ns_24_4_1_U369 mac_muladd_15ns_11s_24ns_24_4_1_U369 mac_muladd_15ns_10s_24ns_24_4_1_U374 mac_muladd_15ns_10s_24ns_24_4_1_U374 mac_muladd_15ns_11s_24ns_24_4_1_U377 mac_muladd_15ns_11s_24ns_24_4_1_U377 sum_74_fu_12293_p2 mul_15ns_11s_24_1_1_U30 mac_muladd_15ns_9s_24ns_24_4_1_U295 mac_muladd_15ns_9s_24ns_24_4_1_U295 mac_muladd_15ns_8ns_24ns_24_4_1_U299 mac_muladd_15ns_8ns_24ns_24_4_1_U299 mac_muladd_15ns_8ns_24ns_24_4_1_U304 mac_muladd_15ns_8ns_24ns_24_4_1_U304 mac_muladd_15ns_10s_24ns_24_4_1_U309 mac_muladd_15ns_10s_24ns_24_4_1_U309 mac_muladd_15ns_9s_24ns_24_4_1_U314 mac_muladd_15ns_9s_24ns_24_4_1_U314 mac_muladd_15ns_9s_24ns_24_4_1_U319 mac_muladd_15ns_9s_24ns_24_4_1_U319 mac_muladd_15ns_8s_24s_24_4_1_U323 mac_muladd_15ns_8s_24s_24_4_1_U323 mac_muladd_15ns_8ns_24ns_24_4_1_U327 mac_muladd_15ns_8ns_24ns_24_4_1_U327 mac_muladd_15ns_8ns_24ns_24_4_1_U332 mac_muladd_15ns_8ns_24ns_24_4_1_U332 mac_muladd_15ns_8ns_24ns_24_4_1_U337 mac_muladd_15ns_8ns_24ns_24_4_1_U337 sub_ln85_1_fu_11386_p2 add_ln85_67_fu_11413_p2 sub_ln85_2_fu_11517_p2 add_ln85_68_fu_11534_p2 mac_muladd_15ns_9s_24ns_24_4_1_U350 mac_muladd_15ns_9s_24ns_24_4_1_U350 mac_muladd_15ns_8s_24s_24_4_1_U355 mac_muladd_15ns_8s_24s_24_4_1_U355 mac_muladd_15ns_7ns_24ns_24_4_1_U360 mac_muladd_15ns_7ns_24ns_24_4_1_U360 mac_muladd_15ns_11s_24ns_24_4_1_U365 mac_muladd_15ns_11s_24ns_24_4_1_U365 mac_muladd_15ns_8ns_24ns_24_4_1_U370 mac_muladd_15ns_8ns_24ns_24_4_1_U370 add_ln85_74_fu_12097_p2 mac_muladd_15ns_6ns_24ns_24_4_1_U378 mac_muladd_15ns_6ns_24ns_24_4_1_U378 sum_75_fu_12314_p2 mul_15ns_10ns_24_1_1_U31 mac_muladd_15ns_9s_24ns_24_4_1_U296 mac_muladd_15ns_9s_24ns_24_4_1_U296 mac_muladd_15ns_7ns_24ns_24_4_1_U300 mac_muladd_15ns_7ns_24ns_24_4_1_U300 mac_muladd_15ns_7ns_24ns_24_4_1_U305 mac_muladd_15ns_7ns_24ns_24_4_1_U305 mac_muladd_15ns_9ns_24ns_24_4_1_U310 mac_muladd_15ns_9ns_24ns_24_4_1_U310 mac_muladd_15ns_9ns_24ns_24_4_1_U315 mac_muladd_15ns_9ns_24ns_24_4_1_U315 mac_muladd_15ns_10s_24ns_24_4_1_U320 mac_muladd_15ns_10s_24ns_24_4_1_U320 mac_muladd_15ns_10s_24ns_24_4_1_U324 mac_muladd_15ns_10s_24ns_24_4_1_U324 mac_muladd_15ns_9s_24ns_24_4_1_U328 mac_muladd_15ns_9s_24ns_24_4_1_U328 mac_muladd_15ns_11s_24ns_24_4_1_U333 mac_muladd_15ns_11s_24ns_24_4_1_U333 mac_muladd_15ns_9s_24ns_24_4_1_U338 mac_muladd_15ns_9s_24ns_24_4_1_U338 mac_muladd_15ns_10s_24ns_24_4_1_U342 mac_muladd_15ns_10s_24ns_24_4_1_U342 mac_muladd_15ns_10ns_24ns_24_4_1_U346 mac_muladd_15ns_10ns_24ns_24_4_1_U346 mac_muladd_15ns_8ns_24ns_24_4_1_U351 mac_muladd_15ns_8ns_24ns_24_4_1_U351 mac_muladd_15ns_9ns_24ns_24_4_1_U356 mac_muladd_15ns_9ns_24ns_24_4_1_U356 mac_muladd_15ns_10s_24ns_24_4_1_U361 mac_muladd_15ns_10s_24ns_24_4_1_U361 mac_muladd_15ns_9ns_24ns_24_4_1_U366 mac_muladd_15ns_9ns_24ns_24_4_1_U366 mac_muladd_15ns_10s_24ns_24_4_1_U371 mac_muladd_15ns_10s_24ns_24_4_1_U371 add_ln85_93_fu_12141_p2 sum_76_fu_12319_p2 x_20_fu_12371_p2 x_21_fu_12380_p2 x_22_fu_12389_p2 x_23_fu_12398_p2 x_24_fu_12407_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>exp_17_9_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.770</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>6</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>462</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>424</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_25ns_18ns_43_1_1_U2" SOURCE="/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:247" URAM="0" VARIABLE="f_x_msb_2_lsb"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln249_fu_406_p2" SOURCE="/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249" URAM="0" VARIABLE="add_ln249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_x_msb_2_lsb_m_1_fu_416_p2" SOURCE="/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249" URAM="0" VARIABLE="exp_x_msb_2_lsb_m_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_25ns_25ns_50_1_1_U1" SOURCE="/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:262" URAM="0" VARIABLE="y_lo"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="y_l_fu_452_p2" SOURCE="/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:264" URAM="0" VARIABLE="y_l"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="f_x_lsb_table_U" SOURCE="" URAM="0" VARIABLE="f_x_lsb_table"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="exp_x_msb_2_m_1_table_U" SOURCE="" URAM="0" VARIABLE="exp_x_msb_2_m_1_table"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="exp_x_msb_1_table_U" SOURCE="" URAM="0" VARIABLE="exp_x_msb_1_table"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>neural_network</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.202</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>77</Best-caseLatency>
                    <Average-caseLatency>77</Average-caseLatency>
                    <Worst-caseLatency>77</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.770 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.770 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.770 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>78</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>380</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>422</UTIL_DSP>
                    <FF>16189</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>38</UTIL_FF>
                    <LUT>17073</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>82</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_24_1_1_U9" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U37" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U37" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U55" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U55" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_2_fu_2519_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U70" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U70" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U86" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U86" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U101" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U101" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_24s_24_4_1_U118" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_24s_24_4_1_U118" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U135" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U135" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U150" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U150" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U163" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U163" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U179" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U179" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U195" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U195" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U213" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U213" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U231" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U231" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U246" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U246" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_4_fu_8403_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U278" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U278" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_52_fu_9430_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_9436_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_6_fu_1424_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_23s_24_4_1_U38" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_23s_24_4_1_U38" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U56" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U56" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U71" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U71" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U24" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_20_fu_3121_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_96_fu_3728_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_21_fu_3745_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U102" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U102" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U119" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U119" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U136" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U136" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U151" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U151" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U164" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U164" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U180" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U180" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U196" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U196" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U214" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U214" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U232" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U232" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_7_fu_8013_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_31_fu_8040_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U263" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U263" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_53_fu_9448_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_1_fu_9453_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U10" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_23s_24_4_1_U39" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_23s_24_4_1_U39" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U57" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U57" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U72" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U72" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U87" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U87" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_38_fu_4244_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U120" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U120" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U137" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U137" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U152" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U152" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U165" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U165" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U181" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U181" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U197" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U197" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U215" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U215" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U233" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U233" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U247" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U247" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U264" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U264" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U279" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U279" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_54_fu_9490_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_2_fu_9933_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_24_1_1_U11" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U40" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U40" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U58" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U58" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U73" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U73" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6s_24s_24_4_1_U88" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6s_24s_24_4_1_U88" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_24s_24_4_1_U103" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_24s_24_4_1_U103" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U121" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U121" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_339_fu_4825_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_339"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_56_fu_4852_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U138" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U138" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U153" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U153" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U166" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U166" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6s_24s_24_4_1_U182" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6s_24s_24_4_1_U182" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U198" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U198" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_8_fu_7186_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U234" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U234" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U248" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U248" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_68_fu_8487_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_65_fu_8514_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_55_fu_9502_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_3_fu_9507_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_24_1_1_U12" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U41" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U41" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U59" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U59" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U74" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U74" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U89" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U89" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_11_fu_3806_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_71_fu_3833_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U104" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U104" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U122" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U122" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U139" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U139" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U154" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U154" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U167" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U167" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U183" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U183" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U199" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U199" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U216" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U216" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U235" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U235" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U249" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U249" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U265" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U265" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U280" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U280" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_56_fu_9544_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_4_fu_9945_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U13" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U42" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U42" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_fu_1942_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_85_fu_1969_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U60" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U60" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U75" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U75" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_88_fu_3236_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U105" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U105" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U123" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U123" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_91_fu_4921_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_92_fu_5422_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U168" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U168" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_16_fu_6320_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U200" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U200" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_18_fu_7283_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U236" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U236" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_19_fu_8107_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_98_fu_8134_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U266" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U266" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U281" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U281" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_57_fu_9574_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_5_fu_9957_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U43" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U43" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U61" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U61" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U76" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U76" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_340_fu_3274_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_104_fu_3301_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_22_fu_3875_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_105_fu_3891_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_23_fu_4345_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_106_fu_4362_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U25" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_107_fu_4386_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_24_fu_4948_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_108_fu_4964_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U155" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U155" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_25_fu_5951_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_110_fu_5978_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U184" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U184" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U201" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U201" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U217" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U217" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U237" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U237" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U250" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U250" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U267" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U267" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_58_fu_9586_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_6_fu_9591_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_26_fu_1547_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_20s_23_4_1_U44" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_20s_23_4_1_U44" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_27_fu_2021_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U77" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U77" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_4ns_24s_24_4_1_U90" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_4ns_24s_24_4_1_U90" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U106" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U106" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U124" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U124" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U140" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U140" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U156" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U156" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U169" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U169" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_24_1_1_U26" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_127_fu_6400_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U185" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U185" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U202" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U202" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U218" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U218" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_29_fu_7633_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_131_fu_7660_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U251" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U251" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U268" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U268" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U282" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U282" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_59_fu_9628_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_7_fu_9969_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_24_1_1_U14" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U45" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U45" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_342_fu_2119_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_136_fu_2146_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_343_fu_2695_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_343"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_137_fu_2712_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_344_fu_3345_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_138_fu_3362_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_30_fu_3379_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_139_fu_3407_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U107" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U107" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_5s_24s_24_4_1_U125" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_5s_24s_24_4_1_U125" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U141" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U141" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_143_fu_5483_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U170" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U170" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_24s_24_4_1_U186" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_24s_24_4_1_U186" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U203" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U203" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U219" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U219" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U238" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U238" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U252" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U252" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U269" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U269" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6s_24s_24_4_1_U290" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6s_24s_24_4_1_U290" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_60_fu_10243_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_8_fu_10352_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_24_1_1_U15" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_31_fu_1604_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_152_fu_1621_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U62" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U62" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U78" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U78" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U91" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U91" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_69_fu_3936_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_156_fu_3962_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U108" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U108" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U126" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U126" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U157" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U157" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_32_fu_6034_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U187" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U187" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U204" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U204" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U220" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U220" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_71_fu_7704_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_165_fu_7730_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U253" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U253" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U270" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U270" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U283" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U283" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_61_fu_9658_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_9_fu_9988_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_24_1_1_U16" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U46" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U46" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_170_fu_2202_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_37_fu_2793_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_172_fu_2821_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U92" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U92" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U109" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U109" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U127" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U127" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U142" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U142" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U158" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U158" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U171" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U171" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_38_fu_6458_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U205" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U205" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U221" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U221" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U239" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U239" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U254" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U254" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U27" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_184_fu_8642_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_24s_24_4_1_U291" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_24s_24_4_1_U291" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_62_fu_10273_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_10_fu_10364_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_24_1_1_U17" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U47" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U47" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_40_fu_2218_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_187_fu_2245_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U63" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U63" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U79" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U79" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U93" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U93" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U110" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U110" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U128" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U128" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U143" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U143" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_41_fu_5553_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_194_fu_5580_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U172" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U172" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U206" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U206" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U222" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U222" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U255" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U255" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U271" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U271" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U284" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U284" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_63_fu_9688_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_11_fu_10007_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_23s_24_4_1_U48" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_23s_24_4_1_U48" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_4ns_24s_24_4_1_U64" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_4ns_24s_24_4_1_U64" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_44_fu_2854_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_205_fu_2880_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_206_fu_3471_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_45_fu_3477_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_207_fu_3505_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U111" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U111" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U129" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U129" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U144" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U144" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U159" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U159" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U173" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U173" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U188" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U188" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U207" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U207" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U223" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U223" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U240" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U240" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_46_fu_8238_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U272" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U272" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U285" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U285" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_64_fu_9718_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_12_fu_10019_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U18" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6s_23s_24_4_1_U49" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6s_23s_24_4_1_U49" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_48_fu_2297_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_221_fu_2324_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_49_fu_2911_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_222_fu_2927_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U80" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U80" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U94" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U94" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U112" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U112" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U130" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U130" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_72_fu_5121_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_227_fu_5148_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_347_fu_5624_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_228_fu_5641_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U174" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U174" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U189" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U189" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U208" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U208" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U224" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U224" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U241" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U241" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_24s_24_4_1_U256" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_24s_24_4_1_U256" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U273" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U273" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_50_fu_9161_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_236_fu_9188_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_65_fu_9730_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_13_fu_9735_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_73_fu_1729_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_237_fu_1751_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_74_fu_2340_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_238_fu_2361_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U65" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U65" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U81" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U81" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U95" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U95" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U113" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U113" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U131" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U131" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_348_fu_5175_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_244_fu_5202_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U160" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U160" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_246_fu_6605_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_75_fu_6614_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_247_fu_6641_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_1_fu_6946_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_248_fu_6963_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U225" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U225" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U242" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U242" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U257" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U257" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U274" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U274" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_53_fu_9214_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_253_fu_9241_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_66_fu_9754_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_14_fu_9759_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_24_1_1_U19" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U50" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U50" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U66" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U66" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U82" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U82" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U96" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U96" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_54_fu_4072_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_258_fu_4099_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U114" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U114" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U132" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U132" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U145" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U145" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_55_fu_5664_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_56_fu_5670_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_262_fu_5697_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U175" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U175" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U190" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U190" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U209" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U209" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U226" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U226" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U243" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U243" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U258" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U258" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_57_fu_8733_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U286" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U286" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_67_fu_9796_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_15_fu_10031_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U20" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U51" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U51" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U67" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U67" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U83" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U83" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U97" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U97" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U115" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U115" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U146" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U146" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U161" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U161" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U176" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U176" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U191" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U191" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U210" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U210" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U227" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U227" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U244" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U244" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U259" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U259" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U275" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U275" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_58_fu_9285_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_286_fu_9312_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_287_fu_9815_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_68_fu_9840_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_16_fu_10043_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_24_1_1_U21" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U52" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U52" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U68" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U68" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U84" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U84" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U98" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U98" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_4ns_24s_24_4_1_U116" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_4ns_24s_24_4_1_U116" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_76_fu_4608_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_293_fu_4635_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U133" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U133" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U147" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U147" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_349_fu_5730_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_349"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_296_fu_5757_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U177" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U177" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U192" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U192" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_350_fu_7035_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_350"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_299_fu_7062_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U228" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U228" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U260" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U260" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U276" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U276" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_303_fu_9372_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U289" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U289" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_69_fu_10073_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_17_fu_10285_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U22" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_22s_23_4_1_U53" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_22s_23_4_1_U53" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U85" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U85" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_308_fu_3623_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U99" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U99" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_62_fu_4670_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_310_fu_4687_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_311_fu_4711_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U148" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U148" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_313_fu_5794_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U178" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U178" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U193" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U193" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_315"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U211" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U211" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U229" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U229" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U245" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U245" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U261" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U261" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_320_fu_8800_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U287" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U287" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_321"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_70_fu_9877_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_18_fu_10085_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U23" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_23s_24_4_1_U54" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_23s_24_4_1_U54" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_322"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U69" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U69" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_323"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_63_fu_3026_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_324_fu_3053_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_64_fu_3647_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_325_fu_3664_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U100" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U100" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_326"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U117" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U117" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_327"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U134" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U134" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U149" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U149" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U162" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U162" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_330"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_65_fu_6181_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U194" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U194" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U212" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U212" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U230" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U230" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_334"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_335_fu_7948_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_335"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U262" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U262" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U277" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U277" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_337"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U288" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U288" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_71_fu_9907_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_19_fu_10097_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_9ns_23_1_1_U28" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_23ns_24_4_1_U292" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_23ns_24_4_1_U292" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U297" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U297" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_6ns_24ns_24_4_1_U301" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_6ns_24ns_24_4_1_U301" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_8s_24s_24_4_1_U306" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_8s_24s_24_4_1_U306" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U311" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U311" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_7ns_24ns_24_4_1_U316" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_7ns_24ns_24_4_1_U316" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_6s_24s_24_4_1_U321" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_6s_24s_24_4_1_U321" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_6s_24s_24_4_1_U329" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_6s_24s_24_4_1_U329" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_7s_24s_24_4_1_U334" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_7s_24s_24_4_1_U334" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_7s_24s_24_4_1_U339" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_7s_24s_24_4_1_U339" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U343" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U343" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_9s_24ns_24_4_1_U347" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_9s_24ns_24_4_1_U347" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U352" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U352" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U357" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U357" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U362" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U362" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_8ns_24ns_24_4_1_U367" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_8ns_24ns_24_4_1_U367" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U372" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U372" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U375" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U375" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_72_fu_12263_p2" SOURCE="nn.cpp:87" URAM="0" VARIABLE="sum_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_10s_24_1_1_U29" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_5ns_24ns_24_4_1_U293" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_5ns_24ns_24_4_1_U293" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_96_fu_10421_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_20_fu_10448_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U302" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U302" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_8s_24s_24_4_1_U307" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_8s_24s_24_4_1_U307" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_9s_24ns_24_4_1_U312" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_9s_24ns_24_4_1_U312" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U317" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U317" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U325" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U325" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_6ns_24ns_24_4_1_U330" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_6ns_24ns_24_4_1_U330" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U335" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U335" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U340" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U340" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_8s_24s_24_4_1_U344" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_8s_24s_24_4_1_U344" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U348" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U348" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U353" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U353" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_8ns_24ns_24_4_1_U358" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_8ns_24ns_24_4_1_U358" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_6s_24s_24_4_1_U363" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_6s_24s_24_4_1_U363" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U368" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U368" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_8ns_24ns_24_4_1_U373" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_8ns_24ns_24_4_1_U373" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_6s_24s_24_4_1_U376" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_6s_24s_24_4_1_U376" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_73_fu_12278_p2" SOURCE="nn.cpp:87" URAM="0" VARIABLE="sum_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_97_fu_10177_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_18ns_24_4_1_U294" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_18ns_24_4_1_U294" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_7ns_24ns_24_4_1_U298" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_7ns_24ns_24_4_1_U298" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U303" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U303" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_8ns_24ns_24_4_1_U308" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_8ns_24ns_24_4_1_U308" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U313" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U313" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U318" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U318" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U322" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U322" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_8s_24s_24_4_1_U326" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_8s_24s_24_4_1_U326" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U331" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U331" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U336" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U336" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U341" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U341" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_12s_24ns_24_4_1_U345" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_12s_24ns_24_4_1_U345" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U349" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U349" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U354" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U354" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_8ns_24ns_24_4_1_U359" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_8ns_24ns_24_4_1_U359" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_8ns_24ns_24_4_1_U364" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_8ns_24ns_24_4_1_U364" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U369" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U369" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U374" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U374" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U377" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U377" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_74_fu_12293_p2" SOURCE="nn.cpp:87" URAM="0" VARIABLE="sum_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_11s_24_1_1_U30" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_9s_24ns_24_4_1_U295" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_9s_24ns_24_4_1_U295" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_8ns_24ns_24_4_1_U299" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_8ns_24ns_24_4_1_U299" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_8ns_24ns_24_4_1_U304" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_8ns_24ns_24_4_1_U304" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U309" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U309" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_9s_24ns_24_4_1_U314" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_9s_24ns_24_4_1_U314" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_9s_24ns_24_4_1_U319" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_9s_24ns_24_4_1_U319" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_8s_24s_24_4_1_U323" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_8s_24s_24_4_1_U323" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_8ns_24ns_24_4_1_U327" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_8ns_24ns_24_4_1_U327" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_8ns_24ns_24_4_1_U332" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_8ns_24ns_24_4_1_U332" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_8ns_24ns_24_4_1_U337" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_8ns_24ns_24_4_1_U337" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln85_1_fu_11386_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="sub_ln85_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_67_fu_11413_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln85_2_fu_11517_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="sub_ln85_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_68_fu_11534_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_9s_24ns_24_4_1_U350" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_9s_24ns_24_4_1_U350" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_8s_24s_24_4_1_U355" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_8s_24s_24_4_1_U355" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_7ns_24ns_24_4_1_U360" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_7ns_24ns_24_4_1_U360" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U365" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U365" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_8ns_24ns_24_4_1_U370" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_8ns_24ns_24_4_1_U370" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_74_fu_12097_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_6ns_24ns_24_4_1_U378" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_6ns_24ns_24_4_1_U378" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_75_fu_12314_p2" SOURCE="nn.cpp:87" URAM="0" VARIABLE="sum_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_10ns_24_1_1_U31" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_9s_24ns_24_4_1_U296" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_9s_24ns_24_4_1_U296" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_7ns_24ns_24_4_1_U300" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_7ns_24ns_24_4_1_U300" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_7ns_24ns_24_4_1_U305" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_7ns_24ns_24_4_1_U305" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U310" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U310" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U315" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U315" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U320" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U320" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U324" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U324" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_9s_24ns_24_4_1_U328" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_9s_24ns_24_4_1_U328" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U333" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U333" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_9s_24ns_24_4_1_U338" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_9s_24ns_24_4_1_U338" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U342" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U342" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_10ns_24ns_24_4_1_U346" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_10ns_24ns_24_4_1_U346" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_8ns_24ns_24_4_1_U351" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_8ns_24ns_24_4_1_U351" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U356" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U356" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U361" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U361" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U366" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U366" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U371" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U371" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_93_fu_12141_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_76_fu_12319_p2" SOURCE="nn.cpp:87" URAM="0" VARIABLE="sum_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="x_20_fu_12371_p2" SOURCE="nn.cpp:34" URAM="0" VARIABLE="x_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="x_21_fu_12380_p2" SOURCE="nn.cpp:34" URAM="0" VARIABLE="x_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="x_22_fu_12389_p2" SOURCE="nn.cpp:34" URAM="0" VARIABLE="x_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="x_23_fu_12398_p2" SOURCE="nn.cpp:34" URAM="0" VARIABLE="x_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="x_24_fu_12407_p2" SOURCE="nn.cpp:34" URAM="0" VARIABLE="x_24"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input" index="0" direction="in" srcType="ap_fixed&lt;16, 8, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output" index="1" direction="out" srcType="ap_fixed&lt;16, 8, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="s_axi_OUTPUT" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="s_axi_OUTPUT" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="s_axi_OUTPUT" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="s_axi_OUTPUT" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="s_axi_OUTPUT" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_CONTROL" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="4" portPrefix="s_axi_CONTROL_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_CONTROL_ARADDR</port>
                <port>s_axi_CONTROL_ARREADY</port>
                <port>s_axi_CONTROL_ARVALID</port>
                <port>s_axi_CONTROL_AWADDR</port>
                <port>s_axi_CONTROL_AWREADY</port>
                <port>s_axi_CONTROL_AWVALID</port>
                <port>s_axi_CONTROL_BREADY</port>
                <port>s_axi_CONTROL_BRESP</port>
                <port>s_axi_CONTROL_BVALID</port>
                <port>s_axi_CONTROL_RDATA</port>
                <port>s_axi_CONTROL_RREADY</port>
                <port>s_axi_CONTROL_RRESP</port>
                <port>s_axi_CONTROL_RVALID</port>
                <port>s_axi_CONTROL_WDATA</port>
                <port>s_axi_CONTROL_WREADY</port>
                <port>s_axi_CONTROL_WSTRB</port>
                <port>s_axi_CONTROL_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
        </Interface>
        <Interface InterfaceName="s_axi_INPUT" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="8" portPrefix="s_axi_INPUT_" paramPrefix="C_S_AXI_INPUT_">
            <ports>
                <port>s_axi_INPUT_ARADDR</port>
                <port>s_axi_INPUT_ARREADY</port>
                <port>s_axi_INPUT_ARVALID</port>
                <port>s_axi_INPUT_AWADDR</port>
                <port>s_axi_INPUT_AWREADY</port>
                <port>s_axi_INPUT_AWVALID</port>
                <port>s_axi_INPUT_BREADY</port>
                <port>s_axi_INPUT_BRESP</port>
                <port>s_axi_INPUT_BVALID</port>
                <port>s_axi_INPUT_RDATA</port>
                <port>s_axi_INPUT_RREADY</port>
                <port>s_axi_INPUT_RRESP</port>
                <port>s_axi_INPUT_RVALID</port>
                <port>s_axi_INPUT_WDATA</port>
                <port>s_axi_INPUT_WREADY</port>
                <port>s_axi_INPUT_WSTRB</port>
                <port>s_axi_INPUT_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="input_0" access="W" description="Data signal of input_0" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_0" access="W" description="Bit 15 to 0 of input_0"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x18" name="input_1" access="W" description="Data signal of input_1" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_1" access="W" description="Bit 15 to 0 of input_1"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x20" name="input_2" access="W" description="Data signal of input_2" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_2" access="W" description="Bit 15 to 0 of input_2"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x28" name="input_3" access="W" description="Data signal of input_3" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_3" access="W" description="Bit 15 to 0 of input_3"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x30" name="input_4" access="W" description="Data signal of input_4" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_4" access="W" description="Bit 15 to 0 of input_4"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x38" name="input_5" access="W" description="Data signal of input_5" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_5" access="W" description="Bit 15 to 0 of input_5"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x40" name="input_6" access="W" description="Data signal of input_6" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_6" access="W" description="Bit 15 to 0 of input_6"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x48" name="input_7" access="W" description="Data signal of input_7" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_7" access="W" description="Bit 15 to 0 of input_7"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x50" name="input_8" access="W" description="Data signal of input_8" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_8" access="W" description="Bit 15 to 0 of input_8"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x58" name="input_9" access="W" description="Data signal of input_9" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_9" access="W" description="Bit 15 to 0 of input_9"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x60" name="input_10" access="W" description="Data signal of input_10" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_10" access="W" description="Bit 15 to 0 of input_10"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x68" name="input_11" access="W" description="Data signal of input_11" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_11" access="W" description="Bit 15 to 0 of input_11"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x70" name="input_12" access="W" description="Data signal of input_12" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_12" access="W" description="Bit 15 to 0 of input_12"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x78" name="input_13" access="W" description="Data signal of input_13" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_13" access="W" description="Bit 15 to 0 of input_13"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x80" name="input_14" access="W" description="Data signal of input_14" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_14" access="W" description="Bit 15 to 0 of input_14"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x88" name="input_15" access="W" description="Data signal of input_15" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_15" access="W" description="Bit 15 to 0 of input_15"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x90" name="input_16" access="W" description="Data signal of input_16" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_16" access="W" description="Bit 15 to 0 of input_16"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x98" name="input_17" access="W" description="Data signal of input_17" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_17" access="W" description="Bit 15 to 0 of input_17"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="72" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="80" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="96" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="104" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="120" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="128" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="136" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="144" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="152" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_axi_OUTPUT" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_OUTPUT_" paramPrefix="C_S_AXI_OUTPUT_">
            <ports>
                <port>s_axi_OUTPUT_ARADDR</port>
                <port>s_axi_OUTPUT_ARREADY</port>
                <port>s_axi_OUTPUT_ARVALID</port>
                <port>s_axi_OUTPUT_AWADDR</port>
                <port>s_axi_OUTPUT_AWREADY</port>
                <port>s_axi_OUTPUT_AWVALID</port>
                <port>s_axi_OUTPUT_BREADY</port>
                <port>s_axi_OUTPUT_BRESP</port>
                <port>s_axi_OUTPUT_BVALID</port>
                <port>s_axi_OUTPUT_RDATA</port>
                <port>s_axi_OUTPUT_RREADY</port>
                <port>s_axi_OUTPUT_RRESP</port>
                <port>s_axi_OUTPUT_RVALID</port>
                <port>s_axi_OUTPUT_WDATA</port>
                <port>s_axi_OUTPUT_WREADY</port>
                <port>s_axi_OUTPUT_WSTRB</port>
                <port>s_axi_OUTPUT_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="output_0" access="R" description="Data signal of output_0" range="32">
                    <fields>
                        <field offset="0" width="16" name="output_0" access="R" description="Bit 15 to 0 of output_0"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x14" name="output_0_ctrl" access="R" description="Control signal of output_0" range="32">
                    <fields>
                        <field offset="0" width="1" name="output_0_ap_vld" access="R" description="Control signal output_0_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x20" name="output_1" access="R" description="Data signal of output_1" range="32">
                    <fields>
                        <field offset="0" width="16" name="output_1" access="R" description="Bit 15 to 0 of output_1"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x24" name="output_1_ctrl" access="R" description="Control signal of output_1" range="32">
                    <fields>
                        <field offset="0" width="1" name="output_1_ap_vld" access="R" description="Control signal output_1_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x30" name="output_2" access="R" description="Data signal of output_2" range="32">
                    <fields>
                        <field offset="0" width="16" name="output_2" access="R" description="Bit 15 to 0 of output_2"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x34" name="output_2_ctrl" access="R" description="Control signal of output_2" range="32">
                    <fields>
                        <field offset="0" width="1" name="output_2_ap_vld" access="R" description="Control signal output_2_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x40" name="output_3" access="R" description="Data signal of output_3" range="32">
                    <fields>
                        <field offset="0" width="16" name="output_3" access="R" description="Bit 15 to 0 of output_3"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x44" name="output_3_ctrl" access="R" description="Control signal of output_3" range="32">
                    <fields>
                        <field offset="0" width="1" name="output_3_ap_vld" access="R" description="Control signal output_3_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x50" name="output_4" access="R" description="Data signal of output_4" range="32">
                    <fields>
                        <field offset="0" width="16" name="output_4" access="R" description="Bit 15 to 0 of output_4"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x54" name="output_4_ctrl" access="R" description="Control signal of output_4" range="32">
                    <fields>
                        <field offset="0" width="1" name="output_4_ap_vld" access="R" description="Control signal output_4_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="output"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="output"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="output"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="output"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="80" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_CONTROL:s_axi_INPUT:s_axi_OUTPUT</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_CONTROL">32, 4, , </column>
                    <column name="s_axi_INPUT">32, 8, 16, 0</column>
                    <column name="s_axi_OUTPUT">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_CONTROL">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_CONTROL">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_CONTROL">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_CONTROL">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_INPUT">input_0, 0x10, 32, W, Data signal of input_0, </column>
                    <column name="s_axi_INPUT">input_1, 0x18, 32, W, Data signal of input_1, </column>
                    <column name="s_axi_INPUT">input_2, 0x20, 32, W, Data signal of input_2, </column>
                    <column name="s_axi_INPUT">input_3, 0x28, 32, W, Data signal of input_3, </column>
                    <column name="s_axi_INPUT">input_4, 0x30, 32, W, Data signal of input_4, </column>
                    <column name="s_axi_INPUT">input_5, 0x38, 32, W, Data signal of input_5, </column>
                    <column name="s_axi_INPUT">input_6, 0x40, 32, W, Data signal of input_6, </column>
                    <column name="s_axi_INPUT">input_7, 0x48, 32, W, Data signal of input_7, </column>
                    <column name="s_axi_INPUT">input_8, 0x50, 32, W, Data signal of input_8, </column>
                    <column name="s_axi_INPUT">input_9, 0x58, 32, W, Data signal of input_9, </column>
                    <column name="s_axi_INPUT">input_10, 0x60, 32, W, Data signal of input_10, </column>
                    <column name="s_axi_INPUT">input_11, 0x68, 32, W, Data signal of input_11, </column>
                    <column name="s_axi_INPUT">input_12, 0x70, 32, W, Data signal of input_12, </column>
                    <column name="s_axi_INPUT">input_13, 0x78, 32, W, Data signal of input_13, </column>
                    <column name="s_axi_INPUT">input_14, 0x80, 32, W, Data signal of input_14, </column>
                    <column name="s_axi_INPUT">input_15, 0x88, 32, W, Data signal of input_15, </column>
                    <column name="s_axi_INPUT">input_16, 0x90, 32, W, Data signal of input_16, </column>
                    <column name="s_axi_INPUT">input_17, 0x98, 32, W, Data signal of input_17, </column>
                    <column name="s_axi_OUTPUT">output_0, 0x10, 32, R, Data signal of output_0, </column>
                    <column name="s_axi_OUTPUT">output_0_ctrl, 0x14, 32, R, Control signal of output_0, 0=output_0_ap_vld</column>
                    <column name="s_axi_OUTPUT">output_1, 0x20, 32, R, Data signal of output_1, </column>
                    <column name="s_axi_OUTPUT">output_1_ctrl, 0x24, 32, R, Control signal of output_1, 0=output_1_ap_vld</column>
                    <column name="s_axi_OUTPUT">output_2, 0x30, 32, R, Data signal of output_2, </column>
                    <column name="s_axi_OUTPUT">output_2_ctrl, 0x34, 32, R, Control signal of output_2, 0=output_2_ap_vld</column>
                    <column name="s_axi_OUTPUT">output_3, 0x40, 32, R, Data signal of output_3, </column>
                    <column name="s_axi_OUTPUT">output_3_ctrl, 0x44, 32, R, Control signal of output_3, 0=output_3_ap_vld</column>
                    <column name="s_axi_OUTPUT">output_4, 0x50, 32, R, Data signal of output_4, </column>
                    <column name="s_axi_OUTPUT">output_4_ctrl, 0x54, 32, R, Control signal of output_4, 0=output_4_ap_vld</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input">in, ap_fixed&lt;16 8 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="output">out, ap_fixed&lt;16 8 AP_TRN AP_WRAP 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="output">s_axi_OUTPUT, interface</column>
                    <column name="output">s_axi_OUTPUT, interface</column>
                    <column name="output">s_axi_OUTPUT, interface</column>
                    <column name="output">s_axi_OUTPUT, interface</column>
                    <column name="output">s_axi_OUTPUT, interface</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="inline" location="nn.cpp:13" status="valid" parentFunction="relu" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="nn.cpp:19" status="valid" parentFunction="softmax" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="nn.cpp:25" status="valid" parentFunction="softmax" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="nn.cpp:26" status="valid" parentFunction="softmax" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="pipeline" location="nn.cpp:32" status="valid" parentFunction="softmax" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="nn.cpp:33" status="valid" parentFunction="softmax" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="pipeline" location="nn.cpp:40" status="valid" parentFunction="softmax" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="nn.cpp:41" status="valid" parentFunction="softmax" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="interface" location="nn.cpp:47" status="valid" parentFunction="neural_network" variable="input" isDirective="0" options="s_axilite port=input bundle=INPUT"/>
        <Pragma type="interface" location="nn.cpp:48" status="valid" parentFunction="neural_network" variable="output" isDirective="0" options="s_axilite port=output bundle=OUTPUT"/>
        <Pragma type="interface" location="nn.cpp:49" status="valid" parentFunction="neural_network" variable="return" isDirective="0" options="s_axilite port=return bundle=CONTROL"/>
        <Pragma type="array_partition" location="nn.cpp:52" status="valid" parentFunction="neural_network" variable="input" isDirective="0" options="variable=input complete dim=1"/>
        <Pragma type="array_partition" location="nn.cpp:53" status="valid" parentFunction="neural_network" variable="output" isDirective="0" options="variable=output complete dim=1"/>
        <Pragma type="array_partition" location="nn.cpp:54" status="valid" parentFunction="neural_network" variable="layer1_weights" isDirective="0" options="variable=layer1_weights complete dim=2"/>
        <Pragma type="array_partition" location="nn.cpp:55" status="valid" parentFunction="neural_network" variable="layer2_weights" isDirective="0" options="variable=layer2_weights complete dim=2"/>
        <Pragma type="array_partition" location="nn.cpp:56" status="valid" parentFunction="neural_network" variable="layer1_bias" isDirective="0" options="variable=layer1_bias complete dim=1"/>
        <Pragma type="array_partition" location="nn.cpp:57" status="valid" parentFunction="neural_network" variable="layer2_bias" isDirective="0" options="variable=layer2_bias complete dim=1"/>
        <Pragma type="array_partition" location="nn.cpp:62" status="valid" parentFunction="neural_network" variable="layer1_output" isDirective="0" options="variable=layer1_output complete dim=1"/>
        <Pragma type="array_partition" location="nn.cpp:63" status="valid" parentFunction="neural_network" variable="layer2_output" isDirective="0" options="variable=layer2_output complete dim=1"/>
        <Pragma type="pipeline" location="nn.cpp:66" status="valid" parentFunction="neural_network" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="nn.cpp:68" status="valid" parentFunction="neural_network" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="unroll" location="nn.cpp:71" status="valid" parentFunction="neural_network" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="nn.cpp:79" status="valid" parentFunction="neural_network" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="nn.cpp:81" status="valid" parentFunction="neural_network" variable="" isDirective="0" options="factor=3"/>
        <Pragma type="unroll" location="nn.cpp:84" status="valid" parentFunction="neural_network" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

