
A simple test to demonstrate when the sampling of signals occurs when
using a RisingEdge statement, and the effect of ReadOnly()

Can be a bit counterintuitive but it matches the behaviour of the always statement in Verilog...
