/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 272 160)
	(text "VGA" (rect 5 0 28 12)(font "Arial" ))
	(text "inst" (rect 8 128 20 140)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk_20MHz" (rect 0 0 44 12)(font "Arial" ))
		(text "clk_20MHz" (rect 21 27 65 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "n_reset" (rect 0 0 30 12)(font "Arial" ))
		(text "n_reset" (rect 21 43 51 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "sys_clk" (rect 0 0 31 12)(font "Arial" ))
		(text "sys_clk" (rect 21 59 52 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "sys_addr[15..0]" (rect 0 0 62 12)(font "Arial" ))
		(text "sys_addr[15..0]" (rect 21 75 83 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "sys_data_in[7..0]" (rect 0 0 69 12)(font "Arial" ))
		(text "sys_data_in[7..0]" (rect 21 91 90 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "RW" (rect 0 0 18 12)(font "Arial" ))
		(text "RW" (rect 21 107 39 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 1))
	)
	(port
		(pt 256 32)
		(output)
		(text "sys_data_out_[7..0]" (rect 0 0 81 12)(font "Arial" ))
		(text "sys_data_out_[7..0]" (rect 154 27 235 39)(font "Arial" ))
		(line (pt 256 32)(pt 240 32)(line_width 3))
	)
	(port
		(pt 256 48)
		(output)
		(text "h_sync" (rect 0 0 30 12)(font "Arial" ))
		(text "h_sync" (rect 205 43 235 55)(font "Arial" ))
		(line (pt 256 48)(pt 240 48)(line_width 1))
	)
	(port
		(pt 256 64)
		(output)
		(text "v_sync" (rect 0 0 31 12)(font "Arial" ))
		(text "v_sync" (rect 204 59 235 71)(font "Arial" ))
		(line (pt 256 64)(pt 240 64)(line_width 1))
	)
	(port
		(pt 256 80)
		(output)
		(text "R[3..0]" (rect 0 0 28 12)(font "Arial" ))
		(text "R[3..0]" (rect 207 75 235 87)(font "Arial" ))
		(line (pt 256 80)(pt 240 80)(line_width 3))
	)
	(port
		(pt 256 96)
		(output)
		(text "G[3..0]" (rect 0 0 27 12)(font "Arial" ))
		(text "G[3..0]" (rect 208 91 235 103)(font "Arial" ))
		(line (pt 256 96)(pt 240 96)(line_width 3))
	)
	(port
		(pt 256 112)
		(output)
		(text "B[3..0]" (rect 0 0 25 12)(font "Arial" ))
		(text "B[3..0]" (rect 210 107 235 119)(font "Arial" ))
		(line (pt 256 112)(pt 240 112)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 240 128)(line_width 1))
	)
)
