verdi -sv CHIP_alltb.sv +define+RTL +incdir+/opt/CAD/synopsys/synthesis/2019.12/dw/sim_ver/ &
