Release 14.2 Drc P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Mon Apr 30 20:13:14 2018

drc -z Snake_TOP.ncd Snake_TOP.pcf

WARNING:PhysDesignRules:372 - Gated clock. Clock net uut3/uut2/_n0017 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
