$comment
	File created using the following command:
		vcd file lab6_task1.msim.vcd -direction
$end
$date
	Tue Nov 07 13:54:15 2017
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module arbiter_lsb_nbit_vhd_vec_tst $end
$var wire 1 ! grant [0] $end
$var wire 1 " req [0] $end
$var wire 1 # Z $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var wire 1 ' devoe $end
$var wire 1 ( devclrn $end
$var wire 1 ) devpor $end
$var wire 1 * ww_devoe $end
$var wire 1 + ww_devclrn $end
$var wire 1 , ww_devpor $end
$var wire 1 - ww_req [0] $end
$var wire 1 . ww_grant [0] $end
$var wire 1 / ww_Z $end
$var wire 1 0 \grant[0]~output_o\ $end
$var wire 1 1 \Z~output_o\ $end
$var wire 1 2 \req[0]~input_o\ $end
$var wire 1 3 \ALT_INV_req[0]~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1#
0$
1%
x&
1'
1(
1)
1*
1+
1,
1/
00
11
02
13
0"
0-
0.
0!
$end
#250000
1"
1-
12
03
10
01
1.
0/
1!
0#
#500000
