<div id="pf7c" class="pf w0 h0" data-page-no="7c"><div class="pc pc7c w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg7c.png"/><div class="c x9 y98e w1d h54"><div class="t m6 x100 h55 y98f ff2 fs27 fc0 sc0 ls0">LPTMRx_PSR[PCS]</div><div class="t m6 x101 h55 y990 ff2 fs27 fc0 sc0 ls0 ws0">LPTMRx prescaler/glitch </div><div class="t m6 x101 h55 y991 ff2 fs27 fc0 sc0 ls0 ws0">filter clock</div><div class="t m6 x24 h55 y992 ff2 fs27 fc0 sc0 ls0">MCGIRCLK</div><div class="t m6 x48 h55 y993 ff2 fs27 fc0 sc0 ls0">OSCERCLK</div><div class="t m6 x40 h55 y994 ff2 fs27 fc0 sc0 ls0">ERCLK32K</div><div class="t m6 x46 h55 y995 ff2 fs27 fc0 sc0 ls0">LPO</div><div class="t m6 x2 h55 y98f ff2 fs27 fc0 sc0 ls0">SIM_SOPT1[OSC32KSEL]</div><div class="t m6 xa7 h55 y996 ff2 fs27 fc0 sc0 ls0">OSC32KCLK</div><div class="t m6 xf9 h55 y997 ff2 fs27 fc0 sc0 ls0">RTC_CLKIN</div><div class="t m6 xb9 h55 y998 ff2 fs27 fc0 sc0 ls0">LPO</div></div><div class="t m0 x67 h9 y999 ff1 fs2 fc0 sc0 ls0 ws0">Figure 5-4. LPTMR<span class="ff7 ws20b">x</span> prescaler/glitch filter clock generation</div><div class="t m0 x9 he y99a ff1 fs1 fc0 sc0 ls0 ws0">5.7.5<span class="_ _b"> </span>TPM clocking</div><div class="t m0 x9 hf y99b ff3 fs5 fc0 sc0 ls0 ws0">The counter for the TPM modules have a selectable clock as shown in the following</div><div class="t m0 x9 hf y99c ff3 fs5 fc0 sc0 ls0">figure.</div><div class="t m0 x14 h8 y99d ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y99e ff3 fs5 fc0 sc0 ls0 ws0">The chosen clock must remain enabled if the TPM<span class="ff4 ws1a6">x</span> is to</div><div class="t m0 x3e hf y99f ff3 fs5 fc0 sc0 ls0 ws0">continue operating in all required low-power modes.</div><div class="c x2 y9a0 w1e h56"><div class="t m6 xc h57 y9a1 ff2 fs28 fc0 sc0 ls0">SIM_SOPT2[TPMSRC]</div><div class="t m6 x102 h51 y9a2 ff2 fs25 fc0 sc0 ls0 ws0">TPM clock</div><div class="t m6 x9d h57 y9a3 ff2 fs28 fc0 sc0 ls0">MCGIRCLK</div><div class="t m6 x9d h57 y9a4 ff2 fs28 fc0 sc0 ls0">OSCERCLK</div><div class="t m6 x85 h58 y9a5 ff2 fs29 fc0 sc0 ls0 ws20c">MCGPLLCLK <span class="v0">รท2</span></div><div class="t m6 xad h59 y9a6 ff2 fs29 fc0 sc0 ls0">SIM_SOPT2[PLLFLLSEL]</div><div class="t m6 x85 h59 y9a7 ff2 fs29 fc0 sc0 ls0">MCGFLLCLK</div></div><div class="t m0 x1c h9 y9a8 ff1 fs2 fc0 sc0 ls0 ws0">Figure 5-5. TPM clock generation</div><div class="t m0 x9 he y9a9 ff1 fs1 fc0 sc0 ls0 ws0">5.7.6<span class="_ _b"> </span>USB FS OTG Controller clocking</div><div class="t m0 x9 hf y9aa ff3 fs5 fc0 sc0 ls0 ws0">The USB FS OTG controller is a bus master attached to the crossbar switch. As such, its</div><div class="t m0 x9 hf y9ab ff3 fs5 fc0 sc0 ls0 ws0">clock is connected to the system clock.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Module clocks</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">124<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
