Build Timestamp (UTC)	Build	Job	Job URL	Build Trigger	Allow Job Failure	PR#	Branch	Commit	Commit Range	Commit Message	Sketch Filename	Board ID	IDE Version	Program Storage (bytes)	Dynamic Memory (bytes)	# Warnings	Allow Failure	Exit Status	# Board Issues	Board Issue	# Library Issues	Library Issue
2019-04-12 17:14:29	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.7	972	12	1	false	0	0		0	
2019-04-12 17:14:33	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.7	2380	273	1	false	0	0		0	
2019-04-12 17:14:37	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.7	586	9	3	false	0	0		0	
2019-04-12 17:14:41	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.7	2056	303	0	false	0	0		0	
2019-04-12 17:14:45	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.7	790	9	1	false	0	0		0	
2019-04-12 17:14:49	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.7	2516	164	1	false	0	0		0	
2019-04-12 17:14:54	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.7	3924	231	0	false	0	0		0	
2019-04-12 17:14:58	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.7	924	12	1	false	0	0		0	
2019-04-12 17:15:02	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.7	3588	345	6	false	0	0		0	
2019-04-12 17:15:06	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.7	3516	304	6	false	0	0		0	
2019-04-12 17:15:11	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.7	2476	56	3	false	0	0		0	
2019-04-12 17:15:15	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.7	2530	59	3	false	0	0		0	
2019-04-12 17:15:20	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.7	3922	305	7	false	0	0		0	
2019-04-12 17:15:24	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.7	2486	156	6	false	0	0		0	
2019-04-12 17:15:29	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.7	4544	307	6	false	0	0		0	
2019-04-12 17:15:33	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.7	2400	163	6	false	0	0		0	
2019-04-12 17:15:38	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.7	3846	305	6	false	0	0		0	
2019-04-12 17:15:42	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.7	2584	162	6	false	0	0		0	
2019-04-12 17:15:46	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.7	6726	212	1	false	0	0		0	
2019-04-12 17:15:51	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.7	1402	10	0	false	0	0		0	
2019-04-12 17:15:55	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.7	2484	166	0	false	0	0		0	
2019-04-12 17:16:02	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.9	972	12	1	false	0	0		0	
2019-04-12 17:16:06	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.9	2380	273	1	false	0	0		0	
2019-04-12 17:16:11	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.9	586	9	3	false	0	0		0	
2019-04-12 17:16:15	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.9	2056	303	0	false	0	0		0	
2019-04-12 17:16:20	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.9	790	9	1	false	0	0		0	
2019-04-12 17:16:25	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.9	2516	164	1	false	0	0		0	
2019-04-12 17:16:29	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.9	3924	231	0	false	0	0		0	
2019-04-12 17:16:34	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.9	924	12	1	false	0	0		0	
2019-04-12 17:16:39	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.9	3588	345	6	false	0	0		0	
2019-04-12 17:16:43	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.9	3516	304	6	false	0	0		0	
2019-04-12 17:16:48	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.9	2476	56	3	false	0	0		0	
2019-04-12 17:16:52	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.9	2530	59	3	false	0	0		0	
2019-04-12 17:16:57	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.9	3922	305	7	false	0	0		0	
2019-04-12 17:17:02	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.9	2486	156	6	false	0	0		0	
2019-04-12 17:17:07	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.9	4544	307	6	false	0	0		0	
2019-04-12 17:17:12	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.9	2400	163	6	false	0	0		0	
2019-04-12 17:17:17	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.9	3846	305	6	false	0	0		0	
2019-04-12 17:17:22	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.9	2584	162	6	false	0	0		0	
2019-04-12 17:17:26	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.9	6726	212	1	false	0	0		0	
2019-04-12 17:17:31	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.9	1402	10	0	false	0	0		0	
2019-04-12 17:17:35	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.9	2484	166	0	false	0	0		0	
2019-04-12 17:17:43	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.13	976	12	1	false	0	0		0	
2019-04-12 17:17:47	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.13	2290	273	1	false	0	0		0	
2019-04-12 17:17:52	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.13	586	9	3	false	0	0		0	
2019-04-12 17:17:57	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.13	1982	303	0	false	0	0		0	
2019-04-12 17:18:01	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.13	784	9	1	false	0	0		0	
2019-04-12 17:18:06	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.13	2432	164	1	false	0	0		0	
2019-04-12 17:18:11	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.13	3826	231	0	false	0	0		0	
2019-04-12 17:18:15	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.13	928	12	1	false	0	0		0	
2019-04-12 17:18:20	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.13	3516	345	6	false	0	0		0	
2019-04-12 17:18:25	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.13	3444	304	6	false	0	0		0	
2019-04-12 17:18:29	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.13	2464	56	3	false	0	0		0	
2019-04-12 17:18:34	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.13	2516	59	3	false	0	0		0	
2019-04-12 17:18:39	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.13	3804	305	6	false	0	0		0	
2019-04-12 17:18:44	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.13	2464	156	5	false	0	0		0	
2019-04-12 17:18:49	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.13	4424	307	5	false	0	0		0	
2019-04-12 17:18:54	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.13	2368	163	5	false	0	0		0	
2019-04-12 17:18:59	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.13	3736	305	5	false	0	0		0	
2019-04-12 17:19:04	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.13	2560	162	5	false	0	0		0	
2019-04-12 17:19:09	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.13	6630	212	1	false	0	0		0	
2019-04-12 17:19:13	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.13	1400	10	0	false	0	0		0	
2019-04-12 17:19:18	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.6.13	2400	166	0	false	0	0		0	
2019-04-12 17:19:23	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.5	976	12	1	false	0	0		0	
2019-04-12 17:19:26	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.5	2290	273	1	false	0	0		0	
2019-04-12 17:19:29	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.5	586	9	3	false	0	0		0	
2019-04-12 17:19:33	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.5	1982	303	0	false	0	0		0	
2019-04-12 17:19:36	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.5	784	9	1	false	0	0		0	
2019-04-12 17:19:39	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.5	2432	164	1	false	0	0		0	
2019-04-12 17:19:42	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.5	3826	231	0	false	0	0		0	
2019-04-12 17:19:45	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.5	928	12	1	false	0	0		0	
2019-04-12 17:19:48	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.5	3516	345	6	false	0	0		0	
2019-04-12 17:19:51	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.5	3444	304	6	false	0	0		0	
2019-04-12 17:19:54	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.5	2460	52	3	false	0	0		0	
2019-04-12 17:19:58	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.5	2512	55	3	false	0	0		0	
2019-04-12 17:20:01	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.5	3804	305	6	false	0	0		0	
2019-04-12 17:20:04	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.5	2464	156	5	false	0	0		0	
2019-04-12 17:20:08	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.5	4424	307	5	false	0	0		0	
2019-04-12 17:20:11	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.5	2368	163	5	false	0	0		0	
2019-04-12 17:20:15	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.5	3736	305	5	false	0	0		0	
2019-04-12 17:20:18	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.5	2560	162	5	false	0	0		0	
2019-04-12 17:20:21	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.5	6630	212	1	false	0	0		0	
2019-04-12 17:20:25	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.5	1400	10	0	false	0	0		0	
2019-04-12 17:20:28	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.5	2400	166	0	false	0	0		0	
2019-04-12 17:20:34	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.9	762	12	1	false	0	0		0	
2019-04-12 17:20:37	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.9	2294	273	1	false	0	0		0	
2019-04-12 17:20:39	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.9	574	9	3	false	0	0		0	
2019-04-12 17:20:42	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.9	1962	303	0	false	0	0		0	
2019-04-12 17:20:45	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.9	780	9	1	false	0	0		0	
2019-04-12 17:20:48	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.9	2218	164	1	false	0	0		0	
2019-04-12 17:20:51	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.9	3824	231	0	false	0	0		0	
2019-04-12 17:20:53	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.9	714	12	1	false	0	0		0	
2019-04-12 17:20:57	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.9	3508	345	6	false	0	0		0	
2019-04-12 17:21:00	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.9	3436	304	6	false	0	0		0	
2019-04-12 17:21:03	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.9	2242	52	3	false	0	0		0	
2019-04-12 17:21:06	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.9	2294	55	3	false	0	0		0	
2019-04-12 17:21:09	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.9	3566	305	6	false	0	0		0	
2019-04-12 17:21:12	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.9	2224	156	5	false	0	0		0	
2019-04-12 17:21:15	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.9	4192	307	5	false	0	0		0	
2019-04-12 17:21:18	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.9	2128	163	5	false	0	0		0	
2019-04-12 17:21:21	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.9	3506	305	5	false	0	0		0	
2019-04-12 17:21:25	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.9	2320	162	5	false	0	0		0	
2019-04-12 17:21:27	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.9	6476	212	1	false	0	0		0	
2019-04-12 17:21:30	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.9	1182	10	0	false	0	0		0	
2019-04-12 17:21:33	44	44.119	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304886	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx41:LTO=disable,chip=841,clock=256internal,eesave=aenable,bod=1v8,bodact=disabled,bodpd=disabled,pinmapping=anew,wiremode=both	1.8.9	2188	166	0	false	0	0		0	
