# ğŸ’¼ Projects' Portfolio

Hi! My name is Daniel, and this is my project index. Here you can find all my projects.

# ğŸ› ï¸ Projects

## ğŸ“„ SystemVerilog, Verilog & FPGA Implementation

### ğŸ”¹ [sv-uart-rx-tx](https://github.com/iglesias-daniel/sv-uart-rx-tx)
**Description:** Synchronous UART RX/TX core in Verilog with configurable baud rate, start/stop bit handling, and shift-registerâ€“based serial communication. Includes a real hardware implementation and validation between an iCEBreaker FPGA and an ESP32-S3. 
**Technologies:** Verilog, SystemVerilog, icarus, gtkwave, yosys nextpnt-ice40, fpga-icestorm, iCEBreaker FPGA

### ğŸ”¹ [FPGA-iCEBreaker-Test-Modules](https://github.com/iglesias-daniel/FPGA-iCEBreaker-Test-Modules)
**Description:** A kit of different Verilog Block Code for Icestudio to test modules connected to an iCEBreaker V1.0e.
**Technologies:** Verilog, SystemVerilog, Icestudio, iCEBreaker FPGA

## ğŸ“„ SystemVerilog & Verilog

### ğŸ”¹ [sv-configurable-updown-counter](https://github.com/iglesias-daniel/sv-configurable-updown-counter)
**Description:** Configurable up/down counter with enable and reset, accessible via APB interface.  
**Technologies:** Verilog, SystemVerilog, icarus, gtkwave  

### ğŸ”¹ [sv-traffic-light-fsm](https://github.com/iglesias-daniel/sv-traffic-light-fsm)
**Description:** A traffic light (european) controller implemented as a FSM using SystemVerilog.  
**Technologies:** Verilog, SystemVerilog, icarus, gtkwave  

## ğŸ“„ C/C++

### ğŸ”¹ [cpp-numerical-analysis](https://github.com/iglesias-daniel/cpp-numerical-analysis)
**Description:** Numerical analysis library written in C with C++ compatibility.  
**Technologies:** C, C++  


## ğŸ§© Links

- [LinkedIn](https://www.linkedin.com/in/d-iglesias/)
