<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status" xml:lang="en-US">
<title>APB2 Peripheral Clock Enable Disable Status</title>
<indexterm><primary>APB2 Peripheral Clock Enable Disable Status</primary></indexterm>
<para>

<para>Get the enable or disable status of the APB2 peripheral clock. </para>
 
</para>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para><anchor xml:id="_group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_1gaa1991a9155c5dcc5c006fa7077075ed1"/>#define <emphasis role="strong">__HAL_RCC_AFIO_IS_CLK_ENABLED</emphasis>()   ((RCC-&gt;APB2ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1gaf67d9fc402ce254dd914525bee7361a6">RCC_APB2ENR_AFIOEN</link>)) != RESET)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_1ga2e3ea557d617246f51514913a6a273ff"/>#define <emphasis role="strong">__HAL_RCC_AFIO_IS_CLK_DISABLED</emphasis>()   ((RCC-&gt;APB2ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1gaf67d9fc402ce254dd914525bee7361a6">RCC_APB2ENR_AFIOEN</link>)) == RESET)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_1gad1edbd9407c814110f04c1a609a214e4"/>#define <emphasis role="strong">__HAL_RCC_GPIOA_IS_CLK_ENABLED</emphasis>()   ((RCC-&gt;APB2ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1gad7b860fbeb386425bd7d4ef00ce17c27">RCC_APB2ENR_IOPAEN</link>)) != RESET)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_1ga2d73b007700fe1576c7965ce677148bd"/>#define <emphasis role="strong">__HAL_RCC_GPIOA_IS_CLK_DISABLED</emphasis>()   ((RCC-&gt;APB2ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1gad7b860fbeb386425bd7d4ef00ce17c27">RCC_APB2ENR_IOPAEN</link>)) == RESET)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_1ga2fc8f9dc5f5b64c14c325c45ee301b4f"/>#define <emphasis role="strong">__HAL_RCC_GPIOB_IS_CLK_ENABLED</emphasis>()   ((RCC-&gt;APB2ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1gaa9ba85777143e752841c2e6a6977deb9">RCC_APB2ENR_IOPBEN</link>)) != RESET)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_1ga9b9353035473ac5f144f6e5385c4bebb"/>#define <emphasis role="strong">__HAL_RCC_GPIOB_IS_CLK_DISABLED</emphasis>()   ((RCC-&gt;APB2ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1gaa9ba85777143e752841c2e6a6977deb9">RCC_APB2ENR_IOPBEN</link>)) == RESET)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_1ga528029c120a0154dfd7cfd6159e8debe"/>#define <emphasis role="strong">__HAL_RCC_GPIOC_IS_CLK_ENABLED</emphasis>()   ((RCC-&gt;APB2ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1ga443ef1518a62fa7ecee3f1386b545d8c">RCC_APB2ENR_IOPCEN</link>)) != RESET)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_1ga5e939d98ecca025c028bd1d837b84c81"/>#define <emphasis role="strong">__HAL_RCC_GPIOC_IS_CLK_DISABLED</emphasis>()   ((RCC-&gt;APB2ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1ga443ef1518a62fa7ecee3f1386b545d8c">RCC_APB2ENR_IOPCEN</link>)) == RESET)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_1ga7a8a0e334d69163b25692f0450dc569a"/>#define <emphasis role="strong">__HAL_RCC_GPIOD_IS_CLK_ENABLED</emphasis>()   ((RCC-&gt;APB2ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1ga778a0ac70714122cf143a6b7b275cc83">RCC_APB2ENR_IOPDEN</link>)) != RESET)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_1ga01c2b4166bbcf59a529cd3c5f8b93d76"/>#define <emphasis role="strong">__HAL_RCC_GPIOD_IS_CLK_DISABLED</emphasis>()   ((RCC-&gt;APB2ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1ga778a0ac70714122cf143a6b7b275cc83">RCC_APB2ENR_IOPDEN</link>)) == RESET)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_1ga66eb89f7d856d9107e814efc751e8996"/>#define <emphasis role="strong">__HAL_RCC_ADC1_IS_CLK_ENABLED</emphasis>()   ((RCC-&gt;APB2ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</link>)) != RESET)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_1gac9f006a3c1b75c06270f0ae5a2c3ed07"/>#define <emphasis role="strong">__HAL_RCC_ADC1_IS_CLK_DISABLED</emphasis>()   ((RCC-&gt;APB2ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</link>)) == RESET)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_1gad2b7c3a381d791c4ee728e303935832a"/>#define <emphasis role="strong">__HAL_RCC_TIM1_IS_CLK_ENABLED</emphasis>()   ((RCC-&gt;APB2ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</link>)) != RESET)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_1ga7116893adbb7fc144102af49de55350b"/>#define <emphasis role="strong">__HAL_RCC_TIM1_IS_CLK_DISABLED</emphasis>()   ((RCC-&gt;APB2ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</link>)) == RESET)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_1gab1787d7cdf591c099b8d96848aee835e"/>#define <emphasis role="strong">__HAL_RCC_SPI1_IS_CLK_ENABLED</emphasis>()   ((RCC-&gt;APB2ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</link>)) != RESET)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_1gabd506be27916f029d2214e88bc48f6df"/>#define <emphasis role="strong">__HAL_RCC_SPI1_IS_CLK_DISABLED</emphasis>()   ((RCC-&gt;APB2ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</link>)) == RESET)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_1ga59bd3cd20df76f885695fcdad1edce27"/>#define <emphasis role="strong">__HAL_RCC_USART1_IS_CLK_ENABLED</emphasis>()   ((RCC-&gt;APB2ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</link>)) != RESET)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_1ga22c9d59ac6062298a71eed0d6a4a9afd"/>#define <emphasis role="strong">__HAL_RCC_USART1_IS_CLK_DISABLED</emphasis>()   ((RCC-&gt;APB2ENR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</link>)) == RESET)</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>Get the enable or disable status of the APB2 peripheral clock. </para>

<para><note><title>Note</title>

<para>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </para>
</note>
</para>
</section>
</section>
