
****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source ../../tools/RocketChip/run_RocketChip_synthesis.tcl
# open_project RocketChip_Prj.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/Vivado_Prj/RocketChip_Prj/RocketChip_Prj.gen/sources_1'.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Runs 36-271] Incremental checkpoint part, xa7s6cpga196-2I, does not match run part, xczu19eg-ffvc1760-2-i.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1344.723 ; gain = 5.961 ; free physical = 13716 ; free virtual = 27640
# if { [llength $argv] < 1 } {
#     puts "No incremental checkpoint identified, starting synthesis from scratch."
#     # Remove any previous incremental checkpoint setting for a fresh start
#     set_property incremental_checkpoint {} [get_runs synth_1]
# } else {
#     # Retrieve the config name argument
#     set config_name [lindex $argv 0]
# 
#     set enable_incremental_synthesis 1
# 
#     # Define the path to the DCP file based on the config name
#     set dcp_path "/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/checkpoints/RocketChip/Synthesis/${config_name}.dcp"
#     
#     if { $enable_incremental_synthesis == 0 } {
#         puts "Error: Incremental synthesis is disabled"
#         exit 1
#     } else {
#         # Check if the specified DCP file exists
#         if { ![file exists $dcp_path] } {
#             puts "Error: Checkpoint file $dcp_path not found. Exiting."
#             exit 1
#         }
#         
#         # Add the DCP file to the project (ensuring no file duplication or conflict)
#         add_files -fileset utils_1 -norecurse $dcp_path
#         
#         # Set incremental synthesis properties
#         set_property STEPS.SYNTH_DESIGN.ARGS.INCREMENTAL_MODE aggressive [get_runs synth_1]
#         set_property incremental_checkpoint $dcp_path [get_runs synth_1]
#     }
# 
# }
# remove_files [get_files *]
WARNING: [Project 1-966] File /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/checkpoints/RocketChip/Synthesis/DigitalTop.dcp has been removed from project, but is still used as a incremental_checkpoint for run(s) synth_1. Please use the command(s) "reset_property incremental_checkpoint [get_runs synth_1]" to remove it as incremental_checkpoint.
# add_files [glob /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/*]
# set_property is_enabled false [get_files  /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/ClockSourceAtFreqMHz.v]
# set_property is_enabled false [get_files  /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/SimTSI.v]
# set_property is_enabled false [get_files  {/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/SimUART.v /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/SimJTAG.v /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/SimDRAM.v}]
# set_property is_enabled false [get_files  /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TestDriver.v]
# add_files -fileset constrs_1 -norecurse /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/tools/RocketChip/Rocket_Chip_Time_Constraints.xdc
# set_property top DigitalTop [current_fileset]
# reset_run synth_1
# launch_runs synth_1 -jobs 12
[Mon Dec  9 22:51:22 2024] Launched synth_1...
Run output will be captured here: /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/Vivado_Prj/RocketChip_Prj/RocketChip_Prj.runs/synth_1/runme.log
# wait_on_run synth_1
[Mon Dec  9 22:51:22 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log DigitalTop.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DigitalTop.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source DigitalTop.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1340.789 ; gain = 0.023 ; free physical = 13280 ; free virtual = 27158
Command: read_checkpoint -incremental /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/checkpoints/RocketChip/Synthesis/DigitalTop.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/checkpoints/RocketChip/Synthesis/DigitalTop.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top DigitalTop -part xczu19eg-ffvc1760-2-i -incremental_mode aggressive
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Vivado_Tcl 4-1810] synth_design options have changed between reference and incremental; A full resynthesis will be run
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 364229
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2837.133 ; gain = 300.863 ; free physical = 11472 ; free virtual = 25351
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DigitalTop' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/DigitalTop.sv:46]
INFO: [Synth 8-6157] synthesizing module 'IntXbar_i1_o1' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/IntXbar_i1_o1.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'IntXbar_i1_o1' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/IntXbar_i1_o1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'SystemBus' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/SystemBus.sv:2]
INFO: [Synth 8-6157] synthesizing module 'FixedClockBroadcast_4' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/FixedClockBroadcast_4.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'FixedClockBroadcast_4' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/FixedClockBroadcast_4.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_sbus_i2_o2_a32d64s6k3z4c' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLXbar_sbus_i2_o2_a32d64s6k3z4c.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLXbar_sbus_i2_o2_a32d64s6k3z4c.sv:436]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor.sv:64]
INFO: [Synth 8-6157] synthesizing module 'plusarg_reader' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/plusarg_reader.v:7]
	Parameter FORMAT bound to: tilelink_timeout=%d - type: string 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEFAULT bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'plusarg_reader' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/plusarg_reader.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLXbar_sbus_i2_o2_a32d64s6k3z4c.sv:458]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_1' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_1.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_1' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_1.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_sbus_i2_o2_a32d64s6k3z4c' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLXbar_sbus_i2_o2_a32d64s6k3z4c.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'SystemBus' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/SystemBus.sv:2]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus_pbus' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/PeripheryBus_pbus.sv:46]
INFO: [Synth 8-6157] synthesizing module 'FixedClockBroadcast_2' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/FixedClockBroadcast_2.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'FixedClockBroadcast_2' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/FixedClockBroadcast_2.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_pbus_out_i1_o2_a29d64s7k1z3u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLXbar_pbus_out_i1_o2_a29d64s7k1z3u.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLXbar_pbus_out_i1_o2_a29d64s7k1z3u.sv:193]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_2' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_2.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_2' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_2.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_pbus_out_i1_o2_a29d64s7k1z3u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLXbar_pbus_out_i1_o2_a29d64s7k1z3u.sv:64]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a29d64s7k1z3u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLBuffer_a29d64s7k1z3u.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLBuffer_a29d64s7k1z3u.sv:52]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_3' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_3.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_3' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_3.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleA_a29d64s7k1z3u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Queue2_TLBundleA_a29d64s7k1z3u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x118' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/ram_2x118.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x118' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/ram_2x118.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleA_a29d64s7k1z3u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Queue2_TLBundleA_a29d64s7k1z3u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleD_a29d64s7k1z3u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Queue2_TLBundleD_a29d64s7k1z3u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x82' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/ram_2x82.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x82' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/ram_2x82.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleD_a29d64s7k1z3u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Queue2_TLBundleD_a29d64s7k1z3u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a29d64s7k1z3u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLBuffer_a29d64s7k1z3u.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLAtomicAutomata_pbus' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLAtomicAutomata_pbus.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLAtomicAutomata_pbus.sv:338]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_4' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_4.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_4' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_4.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata_pbus' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLAtomicAutomata_pbus.sv:64]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a29d64s7k1z3u_1' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLBuffer_a29d64s7k1z3u_1.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLBuffer_a29d64s7k1z3u_1.sv:56]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_5' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_5.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_5' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_5.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a29d64s7k1z3u_1' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLBuffer_a29d64s7k1z3u_1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_pbus_to_bootaddressreg' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLInterconnectCoupler_pbus_to_bootaddressreg.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_BootAddrReg' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLFragmenter_BootAddrReg.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLFragmenter_BootAddrReg.sv:186]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_6' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_6.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_6' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_6.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Repeater_TLBundleA_a13d64s7k1z3u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Repeater_TLBundleA_a13d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_TLBundleA_a13d64s7k1z3u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Repeater_TLBundleA_a13d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_BootAddrReg' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLFragmenter_BootAddrReg.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_pbus_to_bootaddressreg' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLInterconnectCoupler_pbus_to_bootaddressreg.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_pbus_to_device_named_uart_0' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLInterconnectCoupler_pbus_to_device_named_uart_0.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_UART' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLFragmenter_UART.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLFragmenter_UART.sv:186]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_7' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_7.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_7' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_7.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Repeater_TLBundleA_a29d64s7k1z3u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Repeater_TLBundleA_a29d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_TLBundleA_a29d64s7k1z3u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Repeater_TLBundleA_a29d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_UART' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLFragmenter_UART.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_pbus_to_device_named_uart_0' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLInterconnectCoupler_pbus_to_device_named_uart_0.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/PeripheryBus_pbus.sv:489]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_8' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_8.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_8' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_8.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'PeripheryBus_pbus' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/PeripheryBus_pbus.sv:46]
INFO: [Synth 8-6157] synthesizing module 'FrontBus' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/FrontBus.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_fbus_i2_o1_a32d64s5k3z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLXbar_fbus_i2_o1_a32d64s5k3z4u.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLXbar_fbus_i2_o1_a32d64s5k3z4u.sv:202]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_9' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_9.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_9' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_9.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLXbar_fbus_i2_o1_a32d64s5k3z4u.sv:220]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_10' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_10.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_10' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_10.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_fbus_i2_o1_a32d64s5k3z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLXbar_fbus_i2_o1_a32d64s5k3z4u.sv:64]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a32d64s5k3z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLBuffer_a32d64s5k3z4u.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLBuffer_a32d64s5k3z4u.sv:56]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_11' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_11.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_11' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_11.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleA_a32d64s5k3z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Queue2_TLBundleA_a32d64s5k3z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x120' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/ram_2x120.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x120' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/ram_2x120.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleA_a32d64s5k3z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Queue2_TLBundleA_a32d64s5k3z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleD_a32d64s5k3z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Queue2_TLBundleD_a32d64s5k3z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x83' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/ram_2x83.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x83' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/ram_2x83.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleD_a32d64s5k3z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Queue2_TLBundleD_a32d64s5k3z4u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a32d64s5k3z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLBuffer_a32d64s5k3z4u.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_fbus_from_debug_sb' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLInterconnectCoupler_fbus_from_debug_sb.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget1' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLWidthWidget1.sv:46]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLWidthWidget1.sv:194]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_12' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_12.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_12' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_12.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Repeater_TLBundleD_a32d64s1k3z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Repeater_TLBundleD_a32d64s1k3z4u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_TLBundleD_a32d64s1k3z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Repeater_TLBundleD_a32d64s1k3z4u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget1' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLWidthWidget1.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_fbus_from_debug_sb' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLInterconnectCoupler_fbus_from_debug_sb.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_fbus_from_port_named_serial_tl_0_in' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLInterconnectCoupler_fbus_from_port_named_serial_tl_0_in.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a32d64s4k3z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLBuffer_a32d64s4k3z4u.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLBuffer_a32d64s4k3z4u.sv:56]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_13' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_13.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_13' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_13.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleA_a32d64s4k3z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Queue2_TLBundleA_a32d64s4k3z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x119' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/ram_2x119.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x119' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/ram_2x119.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleA_a32d64s4k3z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Queue2_TLBundleA_a32d64s4k3z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleD_a32d64s4k3z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Queue2_TLBundleD_a32d64s4k3z4u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleD_a32d64s4k3z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Queue2_TLBundleD_a32d64s4k3z4u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a32d64s4k3z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLBuffer_a32d64s4k3z4u.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_fbus_from_port_named_serial_tl_0_in' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLInterconnectCoupler_fbus_from_port_named_serial_tl_0_in.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'FrontBus' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/FrontBus.sv:2]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus_cbus' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/PeripheryBus_cbus.sv:46]
INFO: [Synth 8-6157] synthesizing module 'FixedClockBroadcast_7' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/FixedClockBroadcast_7.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'FixedClockBroadcast_7' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/FixedClockBroadcast_7.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_cbus_in_i2_o1_a29d64s7k1z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLXbar_cbus_in_i2_o1_a29d64s7k1z4u.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLXbar_cbus_in_i2_o1_a29d64s7k1z4u.sv:190]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_14' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_14.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_14' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_14.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLXbar_cbus_in_i2_o1_a29d64s7k1z4u.sv:212]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_15' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_15.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_15' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_15.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_cbus_in_i2_o1_a29d64s7k1z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLXbar_cbus_in_i2_o1_a29d64s7k1z4u.sv:64]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_cbus_out_i1_o8_a29d64s7k1z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLXbar_cbus_out_i1_o8_a29d64s7k1z4u.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLXbar_cbus_out_i1_o8_a29d64s7k1z4u.sv:373]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_16' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_16.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_16' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_16.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_cbus_out_i1_o8_a29d64s7k1z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLXbar_cbus_out_i1_o8_a29d64s7k1z4u.sv:64]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a29d64s7k1z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLBuffer_a29d64s7k1z4u.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLBuffer_a29d64s7k1z4u.sv:56]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_17' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_17.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_17' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_17.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleA_a29d64s7k1z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Queue2_TLBundleA_a29d64s7k1z4u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleA_a29d64s7k1z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Queue2_TLBundleA_a29d64s7k1z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleD_a29d64s7k1z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Queue2_TLBundleD_a29d64s7k1z4u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleD_a29d64s7k1z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Queue2_TLBundleD_a29d64s7k1z4u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a29d64s7k1z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLBuffer_a29d64s7k1z4u.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLAtomicAutomata_cbus' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLAtomicAutomata_cbus.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLAtomicAutomata_cbus.sv:341]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_18' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_18.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_18' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_18.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata_cbus' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLAtomicAutomata_cbus.sv:64]
INFO: [Synth 8-6157] synthesizing module 'ErrorDeviceWrapper' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/ErrorDeviceWrapper.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLError' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLError.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLError.sv:134]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_19' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_19.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_19' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_19.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue1_TLBundleA_a14d64s7k1z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Queue1_TLBundleA_a14d64s7k1z4u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_TLBundleA_a14d64s7k1z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Queue1_TLBundleA_a14d64s7k1z4u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLError' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLError.sv:64]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a14d64s7k1z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLBuffer_a14d64s7k1z4u.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLBuffer_a14d64s7k1z4u.sv:52]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_20' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_20.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_20' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_20.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleA_a14d64s7k1z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Queue2_TLBundleA_a14d64s7k1z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x104' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/ram_2x104.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x104' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/ram_2x104.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleA_a14d64s7k1z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Queue2_TLBundleA_a14d64s7k1z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleD_a14d64s7k1z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Queue2_TLBundleD_a14d64s7k1z4u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleD_a14d64s7k1z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Queue2_TLBundleD_a14d64s7k1z4u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a14d64s7k1z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLBuffer_a14d64s7k1z4u.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'ErrorDeviceWrapper' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/ErrorDeviceWrapper.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_cbus_to_l2_ctrl' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLInterconnectCoupler_cbus_to_l2_ctrl.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a26d64s11k1z2u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLBuffer_a26d64s11k1z2u.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLBuffer_a26d64s11k1z2u.sv:52]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_21' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_21.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_21' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_21.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue1_TLBundleA_a26d64s11k1z2u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Queue1_TLBundleA_a26d64s11k1z2u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_TLBundleA_a26d64s11k1z2u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Queue1_TLBundleA_a26d64s11k1z2u.sv:46]
INFO: [Synth 8-6157] synthesizing module 'Queue1_TLBundleD_a26d64s11k1z2u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Queue1_TLBundleD_a26d64s11k1z2u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_TLBundleD_a26d64s11k1z2u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Queue1_TLBundleD_a26d64s11k1z2u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a26d64s11k1z2u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLBuffer_a26d64s11k1z2u.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_LLCCtrl' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLFragmenter_LLCCtrl.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLFragmenter_LLCCtrl.sv:194]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_22' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_22.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_22' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_22.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Repeater_TLBundleA_a26d64s7k1z3u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Repeater_TLBundleA_a26d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_TLBundleA_a26d64s7k1z3u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Repeater_TLBundleA_a26d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_LLCCtrl' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLFragmenter_LLCCtrl.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_cbus_to_l2_ctrl' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLInterconnectCoupler_cbus_to_l2_ctrl.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_cbus_to_clint' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLInterconnectCoupler_cbus_to_clint.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_CLINT' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLFragmenter_CLINT.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLFragmenter_CLINT.sv:186]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_23' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_23.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_23' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_23.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_CLINT' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLFragmenter_CLINT.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_cbus_to_clint' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLInterconnectCoupler_cbus_to_clint.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_cbus_to_plic' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLInterconnectCoupler_cbus_to_plic.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_PLIC' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLFragmenter_PLIC.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLFragmenter_PLIC.sv:186]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_24' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_24.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_24' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_24.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Repeater_TLBundleA_a28d64s7k1z3u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Repeater_TLBundleA_a28d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_TLBundleA_a28d64s7k1z3u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Repeater_TLBundleA_a28d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_PLIC' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLFragmenter_PLIC.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_cbus_to_plic' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLInterconnectCoupler_cbus_to_plic.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_cbus_to_debug' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLInterconnectCoupler_cbus_to_debug.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_Debug' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLFragmenter_Debug.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLFragmenter_Debug.sv:186]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_25' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_25.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_25' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_25.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Repeater_TLBundleA_a12d64s7k1z3u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Repeater_TLBundleA_a12d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_TLBundleA_a12d64s7k1z3u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Repeater_TLBundleA_a12d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_Debug' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLFragmenter_Debug.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_cbus_to_debug' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLInterconnectCoupler_cbus_to_debug.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_cbus_to_bootrom' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLInterconnectCoupler_cbus_to_bootrom.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_BootROM' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLFragmenter_BootROM.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLFragmenter_BootROM.sv:172]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_26' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_26.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_26.sv:643]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_26' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_26.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Repeater_TLBundleA_a17d64s7k1z3u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Repeater_TLBundleA_a17d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_TLBundleA_a17d64s7k1z3u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Repeater_TLBundleA_a17d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_BootROM' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLFragmenter_BootROM.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_cbus_to_bootrom' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLInterconnectCoupler_cbus_to_bootrom.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_cbus_to_prci_ctrl' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLInterconnectCoupler_cbus_to_prci_ctrl.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a21d64s7k1z3u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLBuffer_a21d64s7k1z3u.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLBuffer_a21d64s7k1z3u.sv:52]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_27' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_27.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_27' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_27.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleA_a21d64s7k1z3u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Queue2_TLBundleA_a21d64s7k1z3u.sv:59]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'ram_2x110' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/ram_2x110.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleA_a21d64s7k1z3u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Queue2_TLBundleA_a21d64s7k1z3u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleD_a21d64s7k1z3u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Queue2_TLBundleD_a21d64s7k1z3u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a21d64s7k1z3u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLBuffer_a21d64s7k1z3u.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_cbus_to_prci_ctrl' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLInterconnectCoupler_cbus_to_prci_ctrl.sv:2]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLXbar_mbus_i1_o2_a32d64s4k1z3u.sv:207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/ProbePicker.sv:83]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/ProbePicker.sv:103]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLToAXI4.sv:406]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLBuffer_a28d64s4k1z3u.sv:56]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/InclusiveCacheControl.sv:155]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/InclusiveCache.sv:132]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLBuffer_a32d64s6k3z3c.sv:86]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLCacheCork.sv:300]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/BankBinder.sv:46]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLXbar_MasterXbar_RocketTile_i2_o1_a32d64s2k3z4c.sv:228]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLXbar_MasterXbar_RocketTile_i2_o1_a32d64s2k3z4c.sv:268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/DCache.sv:1803]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/DCache.sv:1814]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/DCache.sv:1850]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/DCache.sv:1886]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/DCache.sv:1922]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/DCache.sv:1958]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Rocket.sv:1295]
	Parameter FORMAT bound to: max_core_cycles=%d - type: string 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEFAULT bound to: 32'b00000000000000000000000000000000 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLBuffer_a32d64s2k3z4c_1.sv:100]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TilePRCIDomain.sv:240]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TilePRCIDomain.sv:246]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TilePRCIDomain.sv:252]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/CLINT.sv:137]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLPLIC.sv:212]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLXbar_dmixbar_i1_o2_a9d32s1k1z2u.sv:179]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLDebugModuleOuter.sv:160]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLBusBypassBar.sv:151]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLError_1.sv:144]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLAsyncCrossingSource_a9d32s1k1z2u.sv:50]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLDebugModuleInner.sv:2280]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLDebugModuleInner.sv:2298]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLROM.sv:534]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_50.sv:887]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLRAM_ScratchpadBank.sv:158]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLFragmenter_ScratchpadBank.sv:186]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLBuffer_a28d64s4k1z3u_1.sv:52]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/SerialTL0ClockSinkDomain.sv:101]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLUART.sv:168]
	Parameter FORMAT bound to: uart_tx=%d - type: string 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEFAULT bound to: 32'b00000000000000000000000000000001 
	Parameter FORMAT bound to: uart_tx_printf=%d - type: string 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEFAULT bound to: 32'b00000000000000000000000000000000 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLXbar_prcibus_i1_o2_a21d64s7k1z3u.sv:191]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TileClockGater.sv:33]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLFragmenter_TileClockGater.sv:186]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TileResetSetter.sv:26]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLFragmenter_TileResetSetter.sv:182]
WARNING: [Synth 8-6014] Unused sequential element s2_pdata_r_corrupt_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/SourceD.sv:346]
WARNING: [Synth 8-6014] Unused sequential element s3_pdata_corrupt_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/SourceD.sv:363]
WARNING: [Synth 8-6014] Unused sequential element s4_need_pb_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/SourceD.sv:371]
WARNING: [Synth 8-6014] Unused sequential element s4_pdata_corrupt_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/SourceD.sv:379]
WARNING: [Synth 8-4767] Trying to implement RAM 'Memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "Memory_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'Memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "Memory_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element ram_RW_0_r_en_pipe_0_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/chipyard.harness.TestHarness.CustomisedRocketConfig.top.mems.v:741]
WARNING: [Synth 8-6014] Unused sequential element ren1_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Directory.sv:192]
WARNING: [Synth 8-6014] Unused sequential element ram_RW_0_r_en_pipe_0_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/chipyard.harness.TestHarness.CustomisedRocketConfig.top.mems.v:837]
WARNING: [Synth 8-4767] Trying to implement RAM 'Memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "Memory_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element REG_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/IDPool.sv:119]
WARNING: [Synth 8-6014] Unused sequential element ram_RW_0_r_en_pipe_0_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/chipyard.harness.TestHarness.CustomisedRocketConfig.top.mems.v:1030]
WARNING: [Synth 8-6014] Unused sequential element ram_RW_0_r_en_pipe_0_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/chipyard.harness.TestHarness.CustomisedRocketConfig.top.mems.v:934]
WARNING: [Synth 8-6014] Unused sequential element s2_vaddr_r_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/DCache.sv:1176]
WARNING: [Synth 8-6014] Unused sequential element ram_RW_0_r_en_pipe_0_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/chipyard.harness.TestHarness.CustomisedRocketConfig.top.mems.v:1126]
WARNING: [Synth 8-6014] Unused sequential element ram_RW_0_r_en_pipe_0_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/chipyard.harness.TestHarness.CustomisedRocketConfig.top.mems.v:1222]
WARNING: [Synth 8-4767] Trying to implement RAM 'Memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "Memory_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element ex_ctrl_rxs1_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Rocket.sv:790]
WARNING: [Synth 8-6014] Unused sequential element ex_ctrl_rfs1_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Rocket.sv:819]
WARNING: [Synth 8-6014] Unused sequential element ex_ctrl_rfs2_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Rocket.sv:820]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rxs2_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Rocket.sv:848]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rxs1_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Rocket.sv:849]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rfs1_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Rocket.sv:851]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rfs2_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Rocket.sv:852]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rxs2_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Rocket.sv:863]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rxs1_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Rocket.sv:864]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rfs1_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Rocket.sv:866]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rfs2_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Rocket.sv:867]
WARNING: [Synth 8-6014] Unused sequential element rocc_blocked_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Rocket.sv:931]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd0val_REG_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Rocket.sv:933]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd0val_REG_1_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Rocket.sv:934]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd1val_REG_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Rocket.sv:935]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd1val_REG_1_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Rocket.sv:936]
WARNING: [Synth 8-6014] Unused sequential element r_counter_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLError_1.sv:109]
WARNING: [Synth 8-6014] Unused sequential element ram_RW_0_r_en_pipe_0_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/chipyard.harness.TestHarness.CustomisedRocketConfig.top.mems.v:1319]
WARNING: [Synth 8-6014] Unused sequential element data_1_reg was removed.  [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/GenericDeserializer_TLBeatw87_f32.sv:73]
WARNING: [Synth 8-7129] Port reset in module JtagBypassChain is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_chainIn_update in module JtagBypassChain is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module CaptureUpdateChain_UInt5_To_UInt5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module CaptureChain_JTAGIdcodeBundle is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_chainIn_update in module CaptureChain_JTAGIdcodeBundle is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module CaptureUpdateChain_DMIAccessCapture_To_DMIAccessUpdate is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module CaptureUpdateChain_DTMInfo_To_DTMInfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port clock in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_ready in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_valid in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_opcode[2] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_opcode[1] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_opcode[0] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_param[2] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_param[1] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_param[0] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_size[2] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_size[1] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_size[0] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[6] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[5] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[4] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[3] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[2] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[1] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[0] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[20] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[19] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[18] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[17] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[16] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[15] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[14] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[13] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[12] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[11] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[10] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[9] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[8] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[7] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[6] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[5] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[4] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[3] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[2] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[1] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[0] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_mask[7] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_mask[6] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_mask[5] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_mask[4] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_mask[3] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_mask[2] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_mask[1] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_mask[0] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_corrupt in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_ready in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_valid in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_bits_opcode[2] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_bits_opcode[1] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_bits_opcode[0] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_bits_size[2] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_bits_size[1] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_bits_size[0] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_bits_source[6] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_bits_source[5] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_bits_source[4] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_bits_source[3] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_bits_source[2] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_bits_source[1] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_bits_source[0] in module TLMonitor_59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clock in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_ready in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_valid in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_opcode[2] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_opcode[1] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_opcode[0] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_param[2] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_param[1] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_param[0] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_size[1] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_size[0] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[10] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[9] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[8] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[7] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[6] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[5] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[4] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[3] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[2] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[1] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[0] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[20] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[19] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[18] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[17] in module TLMonitor_58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[16] in module TLMonitor_58 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3226.352 ; gain = 690.082 ; free physical = 11007 ; free virtual = 24893
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3226.352 ; gain = 690.082 ; free physical = 11007 ; free virtual = 24893
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3226.352 ; gain = 690.082 ; free physical = 11007 ; free virtual = 24893
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3226.352 ; gain = 0.000 ; free physical = 11007 ; free virtual = 24893
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/tools/RocketChip/Rocket_Chip_Time_Constraints.xdc]
Finished Parsing XDC File [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/tools/RocketChip/Rocket_Chip_Time_Constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3411.977 ; gain = 0.000 ; free physical = 11015 ; free virtual = 24901
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3412.012 ; gain = 0.000 ; free physical = 11015 ; free virtual = 24901
INFO: [Designutils 20-5008] Incremental synthesis strategy aggressive
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 3412.012 ; gain = 875.742 ; free physical = 10975 ; free virtual = 24861
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'data_0_reg' and it is trimmed from '32' to '2' bits. [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/GenericDeserializer_TLBeatw87_f32.sv:69]
WARNING: [Synth 8-3936] Found unconnected internal register 'channel_vec_0_reg' and it is trimmed from '32' to '3' bits. [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/PhitDemux_p32_f32_n5.sv:72]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE6 |                           000001 |                              000
                 iSTATE5 |                           000010 |                              001
                 iSTATE4 |                           000100 |                              010
                 iSTATE3 |                           001000 |                              011
                 iSTATE2 |                           010000 |                              100
                 iSTATE1 |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'PeripheryBus_cbus'
WARNING: [Synth 8-6430] The Block RAM "split_cc_dir_ext:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 17 for RAM "split_cc_dir_ext:/ram_reg"
INFO: [Synth 8-6793] RAM ("split_cc_banks_0_ext:/ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 2 
WARNING: [Synth 8-6430] The Block RAM "split_cc_banks_0_ext:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6793] RAM ("split_cc_banks_0_ext:/ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 2 
INFO: [Synth 8-6793] RAM ("split_cc_banks_0_ext:/ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 2 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "split_cc_banks_0_ext:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "split_cc_banks_0_ext:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "split_cc_banks_0_ext:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "split_cc_banks_0_ext:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "split_cc_banks_0_ext:/ram_reg"
INFO: [Synth 8-6904] The RAM "split_rockettile_dcache_tag_array_0_ext:/ram_reg" of size (depth=64 x width=22) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-6430] The Block RAM "split_rockettile_dcache_data_arrays_0_ext:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "split_rockettile_dcache_data_arrays_0_ext:/ram_reg"
INFO: [Synth 8-6904] The RAM "split_rockettile_icache_tag_array_0_ext:/ram_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-6430] The Block RAM "split_rockettile_icache_data_arrays_0_0_ext:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "split_mem_ext:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "split_mem_ext:/ram_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:52 ; elapsed = 00:00:51 . Memory (MB): peak = 3412.012 ; gain = 875.742 ; free physical = 7071 ; free virtual = 20965
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'sbus/system_bus_xbar/monitor/plusarg_reader' (plusarg_reader) to 'sbus/system_bus_xbar/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'sbus/system_bus_xbar/monitor_1/plusarg_reader' (plusarg_reader) to 'sbus/system_bus_xbar/monitor_1/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'pbus/out_xbar/monitor/plusarg_reader' (plusarg_reader) to 'pbus/out_xbar/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'pbus/buffer/monitor/plusarg_reader' (plusarg_reader) to 'pbus/buffer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'pbus/atomics/monitor/plusarg_reader' (plusarg_reader) to 'pbus/atomics/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'pbus/buffer_1/monitor/plusarg_reader' (plusarg_reader) to 'pbus/buffer_1/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'pbus/coupler_to_bootaddressreg/fragmenter/monitor/plusarg_reader' (plusarg_reader) to 'pbus/coupler_to_bootaddressreg/fragmenter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'pbus/coupler_to_device_named_uart_0/fragmenter/monitor/plusarg_reader' (plusarg_reader) to 'pbus/coupler_to_device_named_uart_0/fragmenter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'pbus/monitor/plusarg_reader' (plusarg_reader) to 'pbus/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'fbus/fbus_xbar/monitor/plusarg_reader' (plusarg_reader) to 'fbus/fbus_xbar/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'fbus/fbus_xbar/monitor_1/plusarg_reader' (plusarg_reader) to 'fbus/fbus_xbar/monitor_1/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'fbus/buffer/monitor/plusarg_reader' (plusarg_reader) to 'fbus/buffer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'fbus/coupler_from_debug_sb/widget/monitor/plusarg_reader' (plusarg_reader) to 'fbus/coupler_from_debug_sb/widget/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'fbus/coupler_from_port_named_serial_tl_0_in/buffer/monitor/plusarg_reader' (plusarg_reader) to 'fbus/coupler_from_port_named_serial_tl_0_in/buffer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'cbus/in_xbar/monitor/plusarg_reader' (plusarg_reader) to 'cbus/in_xbar/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'cbus/in_xbar/monitor_1/plusarg_reader' (plusarg_reader) to 'cbus/in_xbar/monitor_1/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'cbus/out_xbar/monitor/plusarg_reader' (plusarg_reader) to 'cbus/out_xbar/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'cbus/buffer/monitor/plusarg_reader' (plusarg_reader) to 'cbus/buffer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'cbus/atomics/monitor/plusarg_reader' (plusarg_reader) to 'cbus/atomics/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'cbus/wrapped_error_device/error/monitor/plusarg_reader' (plusarg_reader) to 'cbus/wrapped_error_device/error/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'cbus/wrapped_error_device/buffer/monitor/plusarg_reader' (plusarg_reader) to 'cbus/wrapped_error_device/buffer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'cbus/coupler_to_l2_ctrl/buffer/monitor/plusarg_reader' (plusarg_reader) to 'cbus/coupler_to_l2_ctrl/buffer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'cbus/coupler_to_l2_ctrl/fragmenter/monitor/plusarg_reader' (plusarg_reader) to 'cbus/coupler_to_l2_ctrl/fragmenter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'cbus/coupler_to_clint/fragmenter/monitor/plusarg_reader' (plusarg_reader) to 'cbus/coupler_to_clint/fragmenter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'cbus/coupler_to_plic/fragmenter/monitor/plusarg_reader' (plusarg_reader) to 'cbus/coupler_to_plic/fragmenter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'cbus/coupler_to_debug/fragmenter/monitor/plusarg_reader' (plusarg_reader) to 'cbus/coupler_to_debug/fragmenter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'cbus/coupler_to_bootrom/fragmenter/monitor/plusarg_reader' (plusarg_reader) to 'cbus/coupler_to_bootrom/fragmenter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'cbus/coupler_to_prci_ctrl/buffer/monitor/plusarg_reader' (plusarg_reader) to 'cbus/coupler_to_prci_ctrl/buffer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'mbus/mbus_xbar/monitor/plusarg_reader' (plusarg_reader) to 'mbus/mbus_xbar/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'mbus/picker/monitor/plusarg_reader' (plusarg_reader) to 'mbus/picker/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'mbus/picker/monitor_1/plusarg_reader' (plusarg_reader) to 'mbus/picker/monitor_1/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/monitor/plusarg_reader' (plusarg_reader) to 'mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'mbus/buffer_1/monitor/plusarg_reader' (plusarg_reader) to 'mbus/buffer_1/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'coh_wrapper/l2/ctrls/monitor/plusarg_reader' (plusarg_reader) to 'coh_wrapper/l2/ctrls/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'coh_wrapper/l2/monitor/plusarg_reader' (plusarg_reader) to 'coh_wrapper/l2/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'coh_wrapper/InclusiveCache_inner_TLBuffer/monitor/plusarg_reader' (plusarg_reader) to 'coh_wrapper/InclusiveCache_inner_TLBuffer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'coh_wrapper/cork/monitor/plusarg_reader' (plusarg_reader) to 'coh_wrapper/cork/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'coh_wrapper/binder/monitor/plusarg_reader' (plusarg_reader) to 'coh_wrapper/binder/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'tile_prci_domain/element_reset_domain_rockettile/tlMasterXbar/monitor/plusarg_reader' (plusarg_reader) to 'tile_prci_domain/element_reset_domain_rockettile/tlMasterXbar/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'tile_prci_domain/element_reset_domain_rockettile/tlMasterXbar/monitor_1/plusarg_reader' (plusarg_reader) to 'tile_prci_domain/element_reset_domain_rockettile/tlMasterXbar/monitor_1/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_mpu_ppn_barrier' (OptimizationBarrier_TLBEntryData) to 'tile_prci_domain/element_reset_domain_rockettile/dcache/tlb_entries_barrier_5'
INFO: [Synth 8-223] decloning instance 'tile_prci_domain/element_reset_domain_rockettile/dcache/pma_checker_entries_barrier' (OptimizationBarrier_TLBEntryData) to 'tile_prci_domain/element_reset_domain_rockettile/dcache/pma_checker_entries_barrier_1'
INFO: [Synth 8-223] decloning instance 'tile_prci_domain/element_reset_domain_rockettile/dcache/pma_checker_entries_barrier' (OptimizationBarrier_TLBEntryData) to 'tile_prci_domain/element_reset_domain_rockettile/dcache/pma_checker_entries_barrier_2'
INFO: [Synth 8-223] decloning instance 'tile_prci_domain/element_reset_domain_rockettile/dcache/pma_checker_entries_barrier' (OptimizationBarrier_TLBEntryData) to 'tile_prci_domain/element_reset_domain_rockettile/dcache/pma_checker_entries_barrier_3'
INFO: [Synth 8-223] decloning instance 'tile_prci_domain/element_reset_domain_rockettile/dcache/pma_checker_entries_barrier' (OptimizationBarrier_TLBEntryData) to 'tile_prci_domain/element_reset_domain_rockettile/dcache/pma_checker_entries_barrier_4'
INFO: [Synth 8-223] decloning instance 'tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/mpu_ppn_barrier' (OptimizationBarrier_TLBEntryData) to 'tile_prci_domain/element_reset_domain_rockettile/frontend/tlb/entries_barrier_5'
INFO: [Synth 8-223] decloning instance 'tile_prci_domain/buffer/monitor/plusarg_reader' (plusarg_reader) to 'tile_prci_domain/buffer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'tile_prci_domain/intsource' (IntSyncCrossingSource_n1x1) to 'tile_prci_domain/intsource_2'
INFO: [Synth 8-223] decloning instance 'clint_domain/clint/monitor/plusarg_reader' (plusarg_reader) to 'clint_domain/clint/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'plic_domain/plic/monitor/plusarg_reader' (plusarg_reader) to 'plic_domain/plic/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'tlDM/dmOuter/dmiXbar/monitor/plusarg_reader' (plusarg_reader) to 'tlDM/dmOuter/dmiXbar/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'tlDM/dmOuter/dmOuter/monitor/plusarg_reader' (plusarg_reader) to 'tlDM/dmOuter/dmOuter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'tlDM/dmOuter/dmiBypass/bar/monitor/plusarg_reader' (plusarg_reader) to 'tlDM/dmOuter/dmiBypass/bar/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'tlDM/dmOuter/dmiBypass/error/monitor/plusarg_reader' (plusarg_reader) to 'tlDM/dmOuter/dmiBypass/error/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'tlDM/dmOuter/asource/monitor/plusarg_reader' (plusarg_reader) to 'tlDM/dmOuter/asource/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'tlDM/dmInner/dmInner/monitor/plusarg_reader' (plusarg_reader) to 'tlDM/dmInner/dmInner/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'tlDM/dmInner/dmInner/monitor_1/plusarg_reader' (plusarg_reader) to 'tlDM/dmInner/dmInner/monitor_1/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'bootrom_domain/bootrom/monitor/plusarg_reader' (plusarg_reader) to 'bootrom_domain/bootrom/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'bank/ram/monitor/plusarg_reader' (plusarg_reader) to 'bank/ram/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'bank/fragmenter/monitor/plusarg_reader' (plusarg_reader) to 'bank/fragmenter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'bank/buffer/monitor/plusarg_reader' (plusarg_reader) to 'bank/buffer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'serial_tl_domain/outer_reset_catcher' (ResetCatchAndSync_d3) to 'serial_tl_domain/phy_io_outer_reset_catcher'
INFO: [Synth 8-223] decloning instance 'uartClockDomainWrapper/uart_0/monitor/plusarg_reader' (plusarg_reader) to 'uartClockDomainWrapper/uart_0/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chipyard_prcictrl_domain/xbar/monitor/plusarg_reader' (plusarg_reader) to 'chipyard_prcictrl_domain/xbar/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chipyard_prcictrl_domain/clock_gater/monitor/plusarg_reader' (plusarg_reader) to 'chipyard_prcictrl_domain/clock_gater/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chipyard_prcictrl_domain/fragmenter/monitor/plusarg_reader' (plusarg_reader) to 'chipyard_prcictrl_domain/fragmenter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chipyard_prcictrl_domain/reset_setter/monitor/plusarg_reader' (plusarg_reader) to 'chipyard_prcictrl_domain/reset_setter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chipyard_prcictrl_domain/fragmenter_1/monitor/plusarg_reader' (plusarg_reader) to 'chipyard_prcictrl_domain/fragmenter_1/monitor/plusarg_reader_1'
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : synth_design options have changed between reference and incremental


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input  109 Bit       Adders := 1     
	   2 Input  107 Bit       Adders := 1     
	   2 Input   66 Bit       Adders := 1     
	   3 Input   65 Bit       Adders := 1     
	   2 Input   64 Bit       Adders := 8     
	   3 Input   64 Bit       Adders := 1     
	   3 Input   58 Bit       Adders := 1     
	   2 Input   58 Bit       Adders := 2     
	   2 Input   55 Bit       Adders := 4     
	   2 Input   51 Bit       Adders := 1     
	   2 Input   49 Bit       Adders := 1     
	   2 Input   40 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 1     
	   2 Input   30 Bit       Adders := 8     
	   3 Input   29 Bit       Adders := 1     
	   2 Input   26 Bit       Adders := 5     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 4     
	   4 Input   14 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 3     
	   2 Input   12 Bit       Adders := 4     
	   3 Input   12 Bit       Adders := 1     
	   4 Input   11 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 5     
	   3 Input   10 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 17    
	   3 Input    9 Bit       Adders := 10    
	   2 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 5     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 27    
	   3 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 51    
	   3 Input    3 Bit       Adders := 17    
	   2 Input    2 Bit       Adders := 18    
	   5 Input    2 Bit       Adders := 1     
	   3 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 71    
	   4 Input    1 Bit       Adders := 10    
	   3 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input     65 Bit         XORs := 1     
	   2 Input     64 Bit         XORs := 7     
	   2 Input     33 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 8     
	   2 Input     29 Bit         XORs := 8     
	   2 Input     27 Bit         XORs := 2     
	   2 Input     25 Bit         XORs := 2     
	   2 Input     20 Bit         XORs := 8     
	   2 Input     18 Bit         XORs := 8     
	   2 Input     17 Bit         XORs := 5     
	   2 Input     15 Bit         XORs := 2     
	   2 Input     14 Bit         XORs := 5     
	   2 Input     12 Bit         XORs := 6     
	   2 Input     11 Bit         XORs := 8     
	   2 Input     10 Bit         XORs := 6     
	   2 Input      9 Bit         XORs := 6     
	   2 Input      5 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 23    
	   2 Input      3 Bit         XORs := 52    
	   2 Input      2 Bit         XORs := 13    
	   2 Input      1 Bit         XORs := 13    
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	              130 Bit    Registers := 1     
	              120 Bit    Registers := 1     
	              118 Bit    Registers := 1     
	              109 Bit    Registers := 1     
	              107 Bit    Registers := 1     
	               95 Bit    Registers := 2     
	               86 Bit    Registers := 1     
	               85 Bit    Registers := 1     
	               83 Bit    Registers := 1     
	               73 Bit    Registers := 1     
	               70 Bit    Registers := 1     
	               65 Bit    Registers := 44    
	               64 Bit    Registers := 42    
	               62 Bit    Registers := 2     
	               58 Bit    Registers := 2     
	               56 Bit    Registers := 1     
	               55 Bit    Registers := 4     
	               53 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	               44 Bit    Registers := 1     
	               43 Bit    Registers := 1     
	               42 Bit    Registers := 18    
	               40 Bit    Registers := 23    
	               39 Bit    Registers := 2     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 3     
	               32 Bit    Registers := 127   
	               30 Bit    Registers := 9     
	               29 Bit    Registers := 3     
	               28 Bit    Registers := 3     
	               27 Bit    Registers := 16    
	               26 Bit    Registers := 5     
	               24 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	               21 Bit    Registers := 4     
	               20 Bit    Registers := 9     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 32    
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 34    
	                9 Bit    Registers := 30    
	                8 Bit    Registers := 172   
	                7 Bit    Registers := 19    
	                6 Bit    Registers := 96    
	                5 Bit    Registers := 21    
	                4 Bit    Registers := 65    
	                3 Bit    Registers := 218   
	                2 Bit    Registers := 87    
	                1 Bit    Registers := 1719  
+---Multipliers : 
	              53x53  Multipliers := 1     
	              66x66  Multipliers := 1     
+---RAMs : 
	            1024K Bit	(16384 X 64 bit)          RAMs := 4     
	              64K Bit	(8192 X 8 bit)          RAMs := 8     
	              17K Bit	(1024 X 17 bit)          RAMs := 8     
	              16K Bit	(512 X 32 bit)          RAMs := 2     
	               4K Bit	(512 X 8 bit)          RAMs := 8     
	               1K Bit	(64 X 21 bit)          RAMs := 1     
	               1K Bit	(64 X 22 bit)          RAMs := 1     
+---Muxes : 
	   2 Input 2080 Bit        Muxes := 1     
	   2 Input  240 Bit        Muxes := 1     
	   2 Input  130 Bit        Muxes := 3     
	   2 Input  126 Bit        Muxes := 1     
	   2 Input  109 Bit        Muxes := 1     
	   2 Input  108 Bit        Muxes := 1     
	   2 Input   86 Bit        Muxes := 1     
	   2 Input   65 Bit        Muxes := 29    
	   4 Input   65 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 157   
	   4 Input   64 Bit        Muxes := 6     
	   3 Input   64 Bit        Muxes := 1     
	 513 Input   64 Bit        Muxes := 1     
	 256 Input   64 Bit        Muxes := 1     
	   6 Input   64 Bit        Muxes := 1     
	   2 Input   62 Bit        Muxes := 1     
	   2 Input   61 Bit        Muxes := 2     
	   2 Input   58 Bit        Muxes := 2     
	   2 Input   56 Bit        Muxes := 5     
	   2 Input   55 Bit        Muxes := 11    
	   2 Input   54 Bit        Muxes := 3     
	   2 Input   53 Bit        Muxes := 2     
	   2 Input   52 Bit        Muxes := 10    
	   2 Input   51 Bit        Muxes := 3     
	   2 Input   50 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 3     
	   2 Input   44 Bit        Muxes := 5     
	   4 Input   42 Bit        Muxes := 2     
	   2 Input   40 Bit        Muxes := 30    
	   3 Input   40 Bit        Muxes := 1     
	   2 Input   38 Bit        Muxes := 3     
	   2 Input   33 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 62    
	   3 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   30 Bit        Muxes := 8     
	   2 Input   29 Bit        Muxes := 9     
	   2 Input   28 Bit        Muxes := 6     
	   2 Input   27 Bit        Muxes := 6     
	   4 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 18    
	   2 Input   25 Bit        Muxes := 4     
	   2 Input   24 Bit        Muxes := 3     
	   2 Input   23 Bit        Muxes := 11    
	   2 Input   22 Bit        Muxes := 7     
	   2 Input   21 Bit        Muxes := 4     
	   2 Input   20 Bit        Muxes := 23    
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 9     
	   2 Input   13 Bit        Muxes := 102   
	   2 Input   12 Bit        Muxes := 19    
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 79    
	   2 Input    9 Bit        Muxes := 63    
	   2 Input    8 Bit        Muxes := 294   
	  10 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 9     
	   2 Input    7 Bit        Muxes := 51    
	   6 Input    7 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 2     
	  54 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 178   
	   2 Input    5 Bit        Muxes := 34    
	   4 Input    5 Bit        Muxes := 1     
	  22 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 66    
	   3 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 484   
	   4 Input    3 Bit        Muxes := 11    
	   6 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 3     
	   8 Input    3 Bit        Muxes := 3     
	   7 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 437   
	   3 Input    2 Bit        Muxes := 10    
	   4 Input    2 Bit        Muxes := 5     
	   5 Input    2 Bit        Muxes := 5     
	  16 Input    2 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1178  
	   3 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 5     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:264)
BRAMs: 1968 (col length: RAMB18 264 RAMB36 132)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 10 [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/MulAddRecFNPipe_l2_e11_s53.sv:133]
DSP Report: Generating DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1, operation Mode is: A*B.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: Generating DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1, operation Mode is: PCIN+A*B.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: Generating DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: Generating DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1, operation Mode is: A*B.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: Generating DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1, operation Mode is: PCIN+A*B.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: Generating DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1, operation Mode is: PCIN+A*B.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: Generating DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1, operation Mode is: A*B.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: Generating DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: Generating DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1, operation Mode is: PCIN+A*B.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: Generating DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1, operation Mode is: A*B.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: Generating DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
DSP Report: operator mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1 is absorbed into DSP mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1.
INFO: [Synth 8-3886] merging instance 'ex_reg_ctrl_vec_reg' (FDE) to 'ex_reg_ctrl_typeTagOut_reg[1]'
INFO: [Synth 8-3886] merging instance 'mem_ctrl_vec_reg' (FDE) to 'mem_ctrl_typeTagOut_reg[1]'
INFO: [Synth 8-3886] merging instance 'ex_reg_ctrl_typeTagIn_reg[1]' (FDE) to 'ex_reg_ctrl_typeTagOut_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dfma/\io_out_pipe_b_exc_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpmu/\io_out_pipe_b_exc_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ex_reg_ctrl_typeTagOut_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpmu/\in_pipe_b_typeTagOut_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_ctrl_typeTagOut_reg[1] )
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/MulDiv.sv:76]
DSP Report: Generating DSP _prod_T_40, operation Mode is: A2*B2.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: Generating DSP _prod_T_40, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: Generating DSP _prod_T_40, operation Mode is: PCIN+A2*B2.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: Generating DSP _prod_T_40, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: Generating DSP _prod_T_40, operation Mode is: A2*B2.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: Generating DSP _prod_T_40, operation Mode is: PCIN+A2*B2.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: Generating DSP _prod_T_40, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: Generating DSP _prod_T_40, operation Mode is: PCIN+A2*B2.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: Generating DSP _prod_T_40, operation Mode is: A2*B2.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: Generating DSP _prod_T_40, operation Mode is: PCIN+A2*B2.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: Generating DSP _prod_T_40, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: Generating DSP _prod_T_40, operation Mode is: PCIN+A2*B2.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: Generating DSP _prod_T_40, operation Mode is: A2*B2.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: Generating DSP _prod_T_40, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: Generating DSP _prod_T_40, operation Mode is: PCIN+A2*B2.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: Generating DSP _prod_T_40, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: register _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
DSP Report: operator _prod_T_40 is absorbed into DSP _prod_T_40.
INFO: [Synth 8-6904] The RAM "frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "RocketTile__GCB0/frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("RocketTile__GCB0/frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "RocketTile__GCB0/frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("RocketTile__GCB0/frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "RocketTile__GCB0/frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[60]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[61]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[62]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[57]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[58]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[59]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[54]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[55]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[56]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[51]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[52]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[53]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[48]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[49]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[50]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[45]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[46]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[47]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[42]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[43]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[44]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[39]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[40]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[41]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[36]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[37]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[38]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[33]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[34]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[35]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[30]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[31]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[32]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[27]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[28]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[29]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[24]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[25]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[26]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[21]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[22]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[23]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[18]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[19]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[20]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[15]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[16]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[17]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[12]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[13]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[14]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[9]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[10]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[11]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[8]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[7]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[6]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/\ex_reg_cause_reg[5] )
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[60]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[61]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[62]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[57]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[58]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[59]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[54]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[55]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[56]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[51]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[52]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[53]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[48]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[49]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[50]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[45]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[46]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[47]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[42]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[43]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[44]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[39]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[40]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[41]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[36]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[37]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[38]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[33]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[34]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[35]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[30]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[31]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[32]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[27]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[28]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[29]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[24]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[25]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[26]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[21]' (FDE) to 'core/mem_reg_cause_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\superpage_entries_2_data_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\special_entry_data_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\superpage_entries_3_data_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\superpage_entries_1_data_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\superpage_entries_0_data_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\sectored_entries_0_0_data_3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\sectored_entries_0_0_data_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\sectored_entries_0_0_data_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/tlb /\sectored_entries_0_0_data_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/s1_pc_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (core/csr/\reg_misa_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (core/csr/\reg_misa_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (core/csr/\reg_misa_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (core/csr/\reg_misa_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_mepc_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_dpc_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_mcountinhibit_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_sepc_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (core/csr/\reg_misa_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_mie_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[20] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/ram_reg" of size (depth=64 x width=22) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3917] design RocketTile__GCB2 has port auto_buffer_out_c_bits_source[1] driven by constant 0
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/ram_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_1/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_1/ram_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_1/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_2/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_2/ram_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_2/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_3/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_3/ram_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_3/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_4/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_4/ram_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_4/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_5/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_5/ram_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_5/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_6/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_6/ram_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_6/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_7/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_7/ram_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_7/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/ram_reg" of size (depth=64 x width=22) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "bank/buffer/nodeOut_a_q/ram_ext/Memory_reg" of size (depth=2 x width=114) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5544] ROM "_GEN" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-6904] The RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /sinkC/c_q/ram_ext/Memory_reg" of size (depth=2 x width=112) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5544] ROM "l2/ctrls/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l2/ctrls/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-6904] The RAM "fbus/buffer/nodeIn_d_q/ram_ext/Memory_reg" of size (depth=2 x width=83) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5544] ROM "coupler_to_memory_controller_port_named_axi4/tl2axi4/_GEN" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "bank/ram/mem/mem_ext/mem_0_0/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-7124] RAM ("bank/ram/mem/mem_ext/mem_0_0/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "bank/ram/mem/mem_ext/mem_0_0/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "bank/ram/mem/mem_ext/mem_0_1/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-7124] RAM ("bank/ram/mem/mem_ext/mem_0_1/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "bank/ram/mem/mem_ext/mem_0_1/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "bank/ram/mem/mem_ext/mem_0_2/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-7124] RAM ("bank/ram/mem/mem_ext/mem_0_2/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "bank/ram/mem/mem_ext/mem_0_2/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "bank/ram/mem/mem_ext/mem_0_3/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-7124] RAM ("bank/ram/mem/mem_ext/mem_0_3/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "bank/ram/mem/mem_ext/mem_0_3/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "bank/ram/mem/mem_ext/mem_0_4/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-7124] RAM ("bank/ram/mem/mem_ext/mem_0_4/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "bank/ram/mem/mem_ext/mem_0_4/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "bank/ram/mem/mem_ext/mem_0_5/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-7124] RAM ("bank/ram/mem/mem_ext/mem_0_5/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "bank/ram/mem/mem_ext/mem_0_5/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "bank/ram/mem/mem_ext/mem_0_6/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-7124] RAM ("bank/ram/mem/mem_ext/mem_0_6/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "bank/ram/mem/mem_ext/mem_0_6/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "bank/ram/mem/mem_ext/mem_0_7/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-7124] RAM ("bank/ram/mem/mem_ext/mem_0_7/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "bank/ram/mem/mem_ext/mem_0_7/ram_reg"
INFO: [Synth 8-6904] The RAM "bank/buffer/nodeOut_a_q/ram_ext/Memory_reg" of size (depth=2 x width=114) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /sinkC/c_q/ram_ext/Memory_reg" of size (depth=2 x width=112) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_0/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_0/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 17 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_0/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_1/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_1/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 17 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_1/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_2/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_2/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 17 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_2/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_3/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_3/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 17 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_3/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_4/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_4/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 17 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_4/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_5/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_5/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 17 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_5/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_6/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_6/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 17 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_6/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_7/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM ("coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_7/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 17 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /directory/cc_dir/cc_dir_ext/mem_0_7/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM cc_banks_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_banks_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_0/cc_banks_0_ext/mem_0_0/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6793] RAM ("coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_0/cc_banks_0_ext/mem_0_0/ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 2 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_0/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_0/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_0/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_0/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_0/cc_banks_0_ext/mem_0_0/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM cc_banks_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_banks_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_1/cc_banks_0_ext/mem_0_0/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6793] RAM ("coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_1/cc_banks_0_ext/mem_0_0/ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 2 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_1/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_1/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_1/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_1/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_1/cc_banks_0_ext/mem_0_0/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM cc_banks_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_banks_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_2/cc_banks_0_ext/mem_0_0/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6793] RAM ("coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_2/cc_banks_0_ext/mem_0_0/ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 2 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_2/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_2/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_2/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_2/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_2/cc_banks_0_ext/mem_0_0/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM cc_banks_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_banks_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_3/cc_banks_0_ext/mem_0_0/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6793] RAM ("coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_3/cc_banks_0_ext/mem_0_0/ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 2 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_3/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_3/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_3/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_3/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_3/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-6904] The RAM "fbus/buffer/nodeIn_d_q/ram_ext/Memory_reg" of size (depth=2 x width=83) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/mem/mem_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_banks_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_banks_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_banks_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_banks_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-7067] Removed DRAM instance coh_wrapper/l2/inclusive_cache_bank_sched/i_4/sourceA/io_a_q/ram_ext/Memory_reg_0_1_112_116 from module InclusiveCacheBankScheduler due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance coh_wrapper/l2/inclusive_cache_bank_sched/i_4/sourceA/io_a_q/ram_ext/Memory_reg_0_1_98_111 from module InclusiveCacheBankScheduler due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance coh_wrapper/l2/inclusive_cache_bank_sched/i_4/sourceA/io_a_q/ram_ext/Memory_reg_0_1_84_97 from module InclusiveCacheBankScheduler due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance coh_wrapper/l2/inclusive_cache_bank_sched/i_4/sourceA/io_a_q/ram_ext/Memory_reg_0_1_70_83 from module InclusiveCacheBankScheduler due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance coh_wrapper/l2/inclusive_cache_bank_sched/i_4/sourceA/io_a_q/ram_ext/Memory_reg_0_1_56_69 from module InclusiveCacheBankScheduler due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance coh_wrapper/i_16/cork/q/ram_ext/Memory_reg_0_1_14_27 from module CoherenceManagerWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance coh_wrapper/i_20/cork/q_1/ram_ext/Memory_reg_0_1_14_27 from module CoherenceManagerWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance coh_wrapper/i_16/cork/q/ram_ext/Memory_reg_0_1_70_79 from module CoherenceManagerWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance coh_wrapper/i_20/cork/q_1/ram_ext/Memory_reg_0_1_70_79 from module CoherenceManagerWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance coh_wrapper/i_16/cork/q/ram_ext/Memory_reg_0_1_56_69 from module CoherenceManagerWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance coh_wrapper/i_20/cork/q_1/ram_ext/Memory_reg_0_1_56_69 from module CoherenceManagerWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance coh_wrapper/i_16/cork/q/ram_ext/Memory_reg_0_1_42_55 from module CoherenceManagerWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance coh_wrapper/i_20/cork/q_1/ram_ext/Memory_reg_0_1_42_55 from module CoherenceManagerWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance coh_wrapper/i_16/cork/q/ram_ext/Memory_reg_0_1_28_41 from module CoherenceManagerWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance coh_wrapper/i_20/cork/q_1/ram_ext/Memory_reg_0_1_28_41 from module CoherenceManagerWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance coh_wrapper/l2/inclusive_cache_bank_sched/i_4/sourceA/io_a_q/ram_ext/Memory_reg_0_1_112_116 from module InclusiveCacheBankScheduler due to constant propagation
INFO: [Synth 8-6904] The RAM "cbus/wrapped_error_device/buffer/nodeOut_a_q/ram_ext/Memory_reg" of size (depth=2 x width=104) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3936] Found unconnected internal register 'serdesser/des_1/data_0_reg' and it is trimmed from '32' to '2' bits. [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/GenericDeserializer_TLBeatw67_f32.sv:70]
WARNING: [Synth 8-3936] Found unconnected internal register 'serdesser/des_2/data_0_reg' and it is trimmed from '32' to '2' bits. [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/GenericDeserializer_TLBeatw88_f32.sv:70]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "cbus/wrapped_error_device/buffer/nodeOut_a_q/ram_ext/Memory_reg" of size (depth=2 x width=104) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7067] Removed DRAM instance cbus/wrapped_error_device/i_9/buffer/nodeIn_d_q/ram_ext/Memory_reg_0_1_56_69 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cbus/wrapped_error_device/i_9/buffer/nodeIn_d_q/ram_ext/Memory_reg_0_1_42_55 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cbus/wrapped_error_device/i_9/buffer/nodeIn_d_q/ram_ext/Memory_reg_0_1_28_41 from module ErrorDeviceWrapper due to constant propagation
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7067] Removed DRAM instance cbus/i_17/coupler_to_prci_ctrl/buffer/nodeIn_d_q/ram_ext/Memory_reg_0_1_70_81 from module PeripheryBus_cbus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cbus/i_17/coupler_to_prci_ctrl/buffer/nodeIn_d_q/ram_ext/Memory_reg_0_1_56_69 from module PeripheryBus_cbus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cbus/i_17/coupler_to_prci_ctrl/buffer/nodeIn_d_q/ram_ext/Memory_reg_0_1_42_55 from module PeripheryBus_cbus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cbus/i_17/coupler_to_prci_ctrl/buffer/nodeIn_d_q/ram_ext/Memory_reg_0_1_28_41 from module PeripheryBus_cbus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance serial_tl_domain/phy/__3/phy/out_phits_out_async_io_enq_q_4/ram_flit_ext/Memory_reg_0_7_28_31 from module SerialTL0ClockSinkDomain due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance serial_tl_domain/phy//phy/out_phits_out_async_io_enq_q/ram_flit_ext/Memory_reg_0_7_28_31 from module SerialTL0ClockSinkDomain due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance serial_tl_domain/phy/__1/phy/out_phits_out_async_io_enq_q_2/ram_flit_ext/Memory_reg_0_7_28_31 from module SerialTL0ClockSinkDomain due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance serial_tl_domain/phy/__3/phy/out_phits_out_async_io_enq_q_4/ram_flit_ext/Memory_reg_0_7_14_27 from module SerialTL0ClockSinkDomain due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance serial_tl_domain/phy//phy/out_phits_out_async_io_enq_q/ram_flit_ext/Memory_reg_0_7_14_27 from module SerialTL0ClockSinkDomain due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance serial_tl_domain/phy/__1/phy/out_phits_out_async_io_enq_q_2/ram_flit_ext/Memory_reg_0_7_14_27 from module SerialTL0ClockSinkDomain due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance serial_tl_domain/phy/__3/phy/out_phits_out_async_io_enq_q_4/ram_flit_ext/Memory_reg_0_7_0_13 from module SerialTL0ClockSinkDomain due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance serial_tl_domain/phy//phy/out_phits_out_async_io_enq_q/ram_flit_ext/Memory_reg_0_7_0_13 from module SerialTL0ClockSinkDomain due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance serial_tl_domain/phy/__1/phy/out_phits_out_async_io_enq_q_2/ram_flit_ext/Memory_reg_0_7_0_13 from module SerialTL0ClockSinkDomain due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cbus/i_17/coupler_to_prci_ctrl/buffer/nodeIn_d_q/ram_ext/Memory_reg_0_1_56_69 from module PeripheryBus_cbus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance serial_tl_domain/phy/__2/phy/out_phits_out_async_io_enq_q_3/ram_flit_ext/Memory_reg_0_7_28_31 from module SerialTL0ClockSinkDomain due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance serial_tl_domain/phy/__2/phy/out_phits_out_async_io_enq_q_3/ram_flit_ext/Memory_reg_0_7_14_27 from module SerialTL0ClockSinkDomain due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance serial_tl_domain/phy/__2/phy/out_phits_out_async_io_enq_q_3/ram_flit_ext/Memory_reg_0_7_28_31 from module SerialTL0ClockSinkDomain due to constant propagation
INFO: [Synth 8-6904] The RAM "uartClockDomainWrapper/uart_0/txq/ram_ext/Memory_reg" of size (depth=8 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pbus/buffer/nodeOut_a_q/ram_ext/Memory_reg" of size (depth=2 x width=118) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "DigitalTop__GCB2/uartClockDomainWrapper/uart_0/txq/ram_ext/Memory_reg" of size (depth=8 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "DigitalTop__GCB2/pbus/buffer/nodeOut_a_q/ram_ext/Memory_reg" of size (depth=2 x width=118) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:04 ; elapsed = 00:03:11 . Memory (MB): peak = 3412.012 ; gain = 875.742 ; free physical = 1859 ; free virtual = 15822
---------------------------------------------------------------------------------
 Sort Area is RocketTile__GCB0 _prod_T_40_0 : 0 0 : 3137 12586 : Used 1 time 0
 Sort Area is RocketTile__GCB0 _prod_T_40_0 : 0 1 : 3156 12586 : Used 1 time 0
 Sort Area is RocketTile__GCB0 _prod_T_40_0 : 0 2 : 3137 12586 : Used 1 time 0
 Sort Area is RocketTile__GCB0 _prod_T_40_0 : 0 3 : 3156 12586 : Used 1 time 0
 Sort Area is RocketTile__GCB0 _prod_T_40_4 : 0 0 : 3137 12223 : Used 1 time 0
 Sort Area is RocketTile__GCB0 _prod_T_40_4 : 0 1 : 3137 12223 : Used 1 time 0
 Sort Area is RocketTile__GCB0 _prod_T_40_4 : 0 2 : 2812 12223 : Used 1 time 0
 Sort Area is RocketTile__GCB0 _prod_T_40_4 : 0 3 : 3137 12223 : Used 1 time 0
 Sort Area is RocketTile__GCB0 _prod_T_40_6 : 0 0 : 3137 11879 : Used 1 time 0
 Sort Area is RocketTile__GCB0 _prod_T_40_6 : 0 1 : 2793 11879 : Used 1 time 0
 Sort Area is RocketTile__GCB0 _prod_T_40_6 : 0 2 : 2812 11879 : Used 1 time 0
 Sort Area is RocketTile__GCB0 _prod_T_40_6 : 0 3 : 3137 11879 : Used 1 time 0
 Sort Area is RocketTile__GCB0 _prod_T_40_8 : 0 0 : 2793 11089 : Used 1 time 0
 Sort Area is RocketTile__GCB0 _prod_T_40_8 : 0 1 : 2812 11089 : Used 1 time 0
 Sort Area is RocketTile__GCB0 _prod_T_40_8 : 0 2 : 2793 11089 : Used 1 time 0
 Sort Area is RocketTile__GCB0 _prod_T_40_8 : 0 3 : 2691 11089 : Used 1 time 0
 Sort Area is FPU__GB1 mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1_7 : 0 0 : 3236 9727 : Used 1 time 0
 Sort Area is FPU__GB1 mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1_7 : 0 1 : 3236 9727 : Used 1 time 0
 Sort Area is FPU__GB1 mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1_7 : 0 2 : 3255 9727 : Used 1 time 0
 Sort Area is FPU__GB1 mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1_4 : 0 0 : 3236 9573 : Used 1 time 0
 Sort Area is FPU__GB1 mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1_4 : 0 1 : 3101 9573 : Used 1 time 0
 Sort Area is FPU__GB1 mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1_4 : 0 2 : 3236 9573 : Used 1 time 0
 Sort Area is FPU__GB1 mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1_0 : 0 0 : 3101 9322 : Used 1 time 0
 Sort Area is FPU__GB1 mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1_0 : 0 1 : 3120 9322 : Used 1 time 0
 Sort Area is FPU__GB1 mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1_0 : 0 2 : 3101 9322 : Used 1 time 0
 Sort Area is FPU__GB1 mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1_9 : 0 0 : 3446 4760 : Used 1 time 0
 Sort Area is FPU__GB1 mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b1_9 : 0 1 : 1314 4760 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                        | RTL Object                                                                                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|RocketTile__GCB0                                                   | frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|RocketTile__GCB0                                                   | frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|dcache/data                                                        | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/ram_reg                     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data                                                        | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_1/ram_reg                     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data                                                        | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_2/ram_reg                     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data                                                        | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_3/ram_reg                     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data                                                        | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_4/ram_reg                     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data                                                        | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_5/ram_reg                     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data                                                        | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_6/ram_reg                     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data                                                        | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_7/ram_reg                     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|bank                                                               | ram/mem/mem_ext/mem_0_0/ram_reg                                                                         | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|bank                                                               | ram/mem/mem_ext/mem_0_1/ram_reg                                                                         | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|bank                                                               | ram/mem/mem_ext/mem_0_2/ram_reg                                                                         | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|bank                                                               | ram/mem/mem_ext/mem_0_3/ram_reg                                                                         | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|bank                                                               | ram/mem/mem_ext/mem_0_4/ram_reg                                                                         | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|bank                                                               | ram/mem/mem_ext/mem_0_5/ram_reg                                                                         | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|bank                                                               | ram/mem/mem_ext/mem_0_6/ram_reg                                                                         | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|bank                                                               | ram/mem/mem_ext/mem_0_7/ram_reg                                                                         | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /directory              | cc_dir/cc_dir_ext/mem_0_0/ram_reg                                                                       | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /directory              | cc_dir/cc_dir_ext/mem_0_1/ram_reg                                                                       | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /directory              | cc_dir/cc_dir_ext/mem_0_2/ram_reg                                                                       | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /directory              | cc_dir/cc_dir_ext/mem_0_3/ram_reg                                                                       | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /directory              | cc_dir/cc_dir_ext/mem_0_4/ram_reg                                                                       | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /directory              | cc_dir/cc_dir_ext/mem_0_5/ram_reg                                                                       | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /directory              | cc_dir/cc_dir_ext/mem_0_6/ram_reg                                                                       | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /directory              | cc_dir/cc_dir_ext/mem_0_7/ram_reg                                                                       | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_0 | cc_banks_0_ext/mem_0_0/ram_reg                                                                          | 16 K x 64(READ_FIRST)  | W |   | 16 K x 64(WRITE_FIRST) |   | R | Port A and B     | 1      | 28     | 8,8,8,4,1       | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_1 | cc_banks_0_ext/mem_0_0/ram_reg                                                                          | 16 K x 64(READ_FIRST)  | W |   | 16 K x 64(WRITE_FIRST) |   | R | Port A and B     | 1      | 28     | 8,8,8,4,1       | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_2 | cc_banks_0_ext/mem_0_0/ram_reg                                                                          | 16 K x 64(READ_FIRST)  | W |   | 16 K x 64(WRITE_FIRST) |   | R | Port A and B     | 1      | 28     | 8,8,8,4,1       | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_3 | cc_banks_0_ext/mem_0_0/ram_reg                                                                          | 16 K x 64(READ_FIRST)  | W |   | 16 K x 64(WRITE_FIRST) |   | R | Port A and B     | 1      | 28     | 8,8,8,4,1       | 
+-------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-----------------------------------------------------+-------------------------------------------------------------------------------------------------+-----------+----------------------+----------------------------+
|Module Name                                          | RTL Object                                                                                      | Inference | Size (Depth x Width) | Primitives                 | 
+-----------------------------------------------------+-------------------------------------------------------------------------------------------------+-----------+----------------------+----------------------------+
|core                                                 | rf_ext/Memory_reg                                                                               | Implied   | 32 x 64              | RAM32M16 x 10              | 
|RocketTile__GCB0                                     | frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg | Implied   | 64 x 21              | RAM64M8 x 3                | 
|dcache                                               | rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/ram_reg                 | Implied   | 64 x 22              | RAM64M8 x 4                | 
|DigitalTop                                           | buffer/nodeOut_a_q/ram_ext/Memory_reg                                                           | Implied   | 2 x 116              | RAM32M16 x 9               | 
|DigitalTop                                           | buffer/nodeIn_d_q/ram_ext/Memory_reg                                                            | Implied   | 2 x 80               | RAM32M16 x 6               | 
|DigitalTop                                           | buffer/nodeIn_b_q/ram_ext/Memory_reg                                                            | Implied   | 2 x 52               | RAM32M16 x 4               | 
|DigitalTop                                           | buffer/nodeOut_c_q/ram_ext/Memory_reg                                                           | Implied   | 2 x 108              | RAM32M16 x 8               | 
|DigitalTop                                           | buffer/nodeOut_e_q/ram_sink_ext/Memory_reg                                                      | Implied   | 2 x 3                | RAM32M16 x 1               | 
|bank                                                 | buffer/nodeOut_a_q/ram_ext/Memory_reg                                                           | Implied   | 2 x 114              | RAM32M16 x 9               | 
|bank                                                 | buffer/nodeIn_d_q/ram_ext/Memory_reg                                                            | Implied   | 2 x 79               | RAM32M16 x 6               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /sourceC  | queue/ram_ext/Memory_reg                                                                        | Implied   | 16 x 109             | RAM32M16 x 8               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /sourceD  | queue/ram_data_ext/Memory_reg                                                                   | Implied   | 4 x 64               | RAM32M16 x 5               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /sinkA    | putbuffer/tail_ext/Memory_reg                                                                   | Implied   | 64 x 6               | RAM16X1D x 6 RAM32X1D x 6  | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /sinkA    | putbuffer/next_ext/Memory_reg                                                                   | Implied   | 64 x 6               | RAM64M8 x 1                | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /sinkA    | putbuffer/data_ext/Memory_reg                                                                   | Implied   | 64 x 73              | RAM64M8 x 11               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /sinkC    | c_q/ram_ext/Memory_reg                                                                          | Implied   | 2 x 112              | RAM32M16 x 8               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /sinkC    | putbuffer/tail_ext/Memory_reg                                                                   | Implied   | 2 x 4                | RAM16X1D x 4               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /sinkC    | putbuffer/next_ext/Memory_reg                                                                   | Implied   | 16 x 4               | RAM32M16 x 1               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /sinkC    | putbuffer/data_ext/Memory_reg                                                                   | Implied   | 16 x 65              | RAM32M16 x 5               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /sinkD    | d_q/ram_ext/Memory_reg                                                                          | Implied   | 2 x 79               | RAM32M16 x 6               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /requests | tail_ext/Memory_reg                                                                             | Implied   | 32 x 6               | RAM16X1D x 12              | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /requests | next_ext/Memory_reg                                                                             | Implied   | 64 x 6               | RAM64M8 x 1                | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /requests | data_ext/Memory_reg                                                                             | Implied   | 64 x 44              | RAM64M8 x 7                | 
|coh_wrapper/\l2/inclusive_cache_bank_sched           | sourceA/io_a_q/ram_ext/Memory_reg                                                               | Implied   | 2 x 117              | RAM32M16 x 9               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched           | sourceE/io_e_q/ram_sink_ext/Memory_reg                                                          | Implied   | 2 x 3                | RAM32M16 x 1               | 
|coh_wrapper                                          | cork/q/ram_ext/Memory_reg                                                                       | Implied   | 2 x 80               | RAM32M16 x 6               | 
|coh_wrapper                                          | cork/q_1/ram_ext/Memory_reg                                                                     | Implied   | 2 x 80               | RAM32M16 x 6               | 
|fbus                                                 | coupler_from_port_named_serial_tl_0_in/buffer/nodeOut_a_q/ram_ext/Memory_reg                    | Implied   | 2 x 119              | RAM32M16 x 9               | 
|fbus                                                 | buffer/nodeIn_d_q/ram_ext/Memory_reg                                                            | Implied   | 2 x 83               | RAM32M16 x 6               | 
|fbus                                                 | buffer/nodeOut_a_q/ram_ext/Memory_reg                                                           | Implied   | 2 x 120              | RAM32M16 x 9               | 
|fbus                                                 | coupler_from_port_named_serial_tl_0_in/buffer/nodeIn_d_q/ram_ext/Memory_reg                     | Implied   | 2 x 82               | RAM32M16 x 6               | 
|mbus                                                 | buffer_1/nodeIn_d_q/ram_ext/Memory_reg                                                          | Implied   | 2 x 79               | RAM32M16 x 6               | 
|mbus                                                 | buffer_1/nodeOut_a_q/ram_ext/Memory_reg                                                         | Implied   | 2 x 114              | RAM32M16 x 9               | 
|cbus/wrapped_error_device                            | buffer/nodeOut_a_q/ram_ext/Memory_reg                                                           | Implied   | 2 x 104              | RAM32M16 x 8               | 
|cbus/wrapped_error_device                            | buffer/nodeIn_d_q/ram_ext/Memory_reg                                                            | Implied   | 2 x 83               | RAM32M16 x 6               | 
|cbus                                                 | buffer/nodeOut_a_q/ram_ext/Memory_reg                                                           | Implied   | 2 x 119              | RAM32M16 x 9               | 
|cbus                                                 | buffer/nodeIn_d_q/ram_ext/Memory_reg                                                            | Implied   | 2 x 83               | RAM32M16 x 6               | 
|cbus                                                 | coupler_to_prci_ctrl/buffer/nodeOut_a_q/ram_ext/Memory_reg                                      | Implied   | 2 x 110              | RAM32M16 x 8               | 
|cbus                                                 | coupler_to_prci_ctrl/buffer/nodeIn_d_q/ram_ext/Memory_reg                                       | Implied   | 2 x 82               | RAM32M16 x 6               | 
|serial_tl_domain                                     | phy/out_phits_out_async_io_enq_q_1/ram_flit_ext/Memory_reg                                      | Implied   | 8 x 32               | RAM32M16 x 3               | 
|serial_tl_domain                                     | phy/out_phits_out_async_io_enq_q_3/ram_flit_ext/Memory_reg                                      | Implied   | 8 x 32               | RAM32M16 x 3               | 
|serial_tl_domain                                     | phy/in_phits_io_inner_ser_0_in_q/ram_flit_ext/Memory_reg                                        | Implied   | 8 x 2                | RAM16X1D x 2               | 
|serial_tl_domain                                     | phy/in_phits_io_inner_ser_4_in_q/ram_flit_ext/Memory_reg                                        | Implied   | 8 x 32               | RAM32M16 x 3               | 
|serial_tl_domain                                     | phy/in_phits_io_inner_ser_1_in_q/ram_flit_ext/Memory_reg                                        | Implied   | 8 x 2                | RAM16X1D x 2               | 
|serial_tl_domain                                     | phy/in_phits_io_inner_ser_2_in_q/ram_flit_ext/Memory_reg                                        | Implied   | 8 x 2                | RAM16X1D x 2               | 
|serial_tl_domain                                     | phy/in_phits_io_inner_ser_3_in_q/ram_flit_ext/Memory_reg                                        | Implied   | 8 x 2                | RAM16X1D x 2               | 
|\tlDM/dmInner/dmInner /sb2tlOpt                      | d_q/ram_ext/Memory_reg                                                                          | Implied   | 2 x 10               | RAM32M16 x 1               | 
|DigitalTop__GCB2                                     | uartClockDomainWrapper/uart_0/txq/ram_ext/Memory_reg                                            | Implied   | 8 x 8                | RAM32M16 x 1               | 
|DigitalTop__GCB2                                     | uartClockDomainWrapper/uart_0/rxq/ram_ext/Memory_reg                                            | Implied   | 8 x 8                | RAM32M16 x 1               | 
|DigitalTop__GCB2                                     | pbus/buffer/nodeOut_a_q/ram_ext/Memory_reg                                                      | Implied   | 2 x 118              | RAM32M16 x 9               | 
|DigitalTop__GCB2                                     | pbus/buffer/nodeIn_d_q/ram_ext/Memory_reg                                                       | Implied   | 2 x 82               | RAM32M16 x 6               | 
|DigitalTop__GCB2                                     | pbus/buffer_1/nodeOut_a_q/ram_ext/Memory_reg                                                    | Implied   | 2 x 118              | RAM32M16 x 9               | 
|DigitalTop__GCB2                                     | pbus/buffer_1/nodeIn_d_q/ram_ext/Memory_reg                                                     | Implied   | 2 x 82               | RAM32M16 x 6               | 
+-----------------------------------------------------+-------------------------------------------------------------------------------------------------+-----------+----------------------+----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MulAddRecFNPipe_l2_e11_s53 | A*B              | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e11_s53 | PCIN+A*B         | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e11_s53 | (PCIN>>17)+A*B   | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e11_s53 | A*B              | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e11_s53 | PCIN+A*B         | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e11_s53 | PCIN+A*B         | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e11_s53 | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e11_s53 | (PCIN>>17)+A*B   | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e11_s53 | PCIN+A*B         | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e8_s24  | A*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e8_s24  | (PCIN>>17)+A*B   | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | (PCIN>>17)+A2*B2 | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | PCIN+A2*B2       | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | (PCIN>>17)+A2*B2 | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | PCIN+A2*B2       | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | (PCIN>>17)+A2*B2 | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | (PCIN>>17)+A2*B2 | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | (PCIN>>17)+A2*B2 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | (PCIN>>17)+A2*B2 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+---------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:14 ; elapsed = 00:03:21 . Memory (MB): peak = 3720.086 ; gain = 1183.816 ; free physical = 1498 ; free virtual = 15510
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:45 ; elapsed = 00:03:52 . Memory (MB): peak = 4004.602 ; gain = 1468.332 ; free physical = 1210 ; free virtual = 15224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                        | RTL Object                                                                                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|RocketTile__GCB0                                                   | frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|RocketTile__GCB0                                                   | frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|dcache/data                                                        | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/ram_reg                     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data                                                        | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_1/ram_reg                     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data                                                        | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_2/ram_reg                     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data                                                        | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_3/ram_reg                     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data                                                        | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_4/ram_reg                     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data                                                        | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_5/ram_reg                     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data                                                        | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_6/ram_reg                     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|dcache/data                                                        | rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_7/ram_reg                     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1               | 
|bank                                                               | ram/mem/mem_ext/mem_0_0/ram_reg                                                                         | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|bank                                                               | ram/mem/mem_ext/mem_0_1/ram_reg                                                                         | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|bank                                                               | ram/mem/mem_ext/mem_0_2/ram_reg                                                                         | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|bank                                                               | ram/mem/mem_ext/mem_0_3/ram_reg                                                                         | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|bank                                                               | ram/mem/mem_ext/mem_0_4/ram_reg                                                                         | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|bank                                                               | ram/mem/mem_ext/mem_0_5/ram_reg                                                                         | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|bank                                                               | ram/mem/mem_ext/mem_0_6/ram_reg                                                                         | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|bank                                                               | ram/mem/mem_ext/mem_0_7/ram_reg                                                                         | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /directory              | cc_dir/cc_dir_ext/mem_0_0/ram_reg                                                                       | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /directory              | cc_dir/cc_dir_ext/mem_0_1/ram_reg                                                                       | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /directory              | cc_dir/cc_dir_ext/mem_0_2/ram_reg                                                                       | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /directory              | cc_dir/cc_dir_ext/mem_0_3/ram_reg                                                                       | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /directory              | cc_dir/cc_dir_ext/mem_0_4/ram_reg                                                                       | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /directory              | cc_dir/cc_dir_ext/mem_0_5/ram_reg                                                                       | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /directory              | cc_dir/cc_dir_ext/mem_0_6/ram_reg                                                                       | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /directory              | cc_dir/cc_dir_ext/mem_0_7/ram_reg                                                                       | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_0 | cc_banks_0_ext/mem_0_0/ram_reg                                                                          | 16 K x 64(READ_FIRST)  | W |   | 16 K x 64(WRITE_FIRST) |   | R | Port A and B     | 1      | 28     | 8,8,8,4,1       | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_1 | cc_banks_0_ext/mem_0_0/ram_reg                                                                          | 16 K x 64(READ_FIRST)  | W |   | 16 K x 64(WRITE_FIRST) |   | R | Port A and B     | 1      | 28     | 8,8,8,4,1       | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_2 | cc_banks_0_ext/mem_0_0/ram_reg                                                                          | 16 K x 64(READ_FIRST)  | W |   | 16 K x 64(WRITE_FIRST) |   | R | Port A and B     | 1      | 28     | 8,8,8,4,1       | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /bankedStore/cc_banks_3 | cc_banks_0_ext/mem_0_0/ram_reg                                                                          | 16 K x 64(READ_FIRST)  | W |   | 16 K x 64(WRITE_FIRST) |   | R | Port A and B     | 1      | 28     | 8,8,8,4,1       | 
+-------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+-----------------------------------------------------+-------------------------------------------------------------------------------------------------+-----------+----------------------+----------------------------+
|Module Name                                          | RTL Object                                                                                      | Inference | Size (Depth x Width) | Primitives                 | 
+-----------------------------------------------------+-------------------------------------------------------------------------------------------------+-----------+----------------------+----------------------------+
|core                                                 | rf_ext/Memory_reg                                                                               | Implied   | 32 x 64              | RAM32M16 x 10              | 
|RocketTile__GCB0                                     | frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0/ram_reg | Implied   | 64 x 21              | RAM64M8 x 3                | 
|dcache                                               | rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/ram_reg                 | Implied   | 64 x 22              | RAM64M8 x 4                | 
|DigitalTop                                           | buffer/nodeOut_a_q/ram_ext/Memory_reg                                                           | Implied   | 2 x 116              | RAM32M16 x 9               | 
|DigitalTop                                           | buffer/nodeIn_d_q/ram_ext/Memory_reg                                                            | Implied   | 2 x 80               | RAM32M16 x 6               | 
|DigitalTop                                           | buffer/nodeIn_b_q/ram_ext/Memory_reg                                                            | Implied   | 2 x 52               | RAM32M16 x 4               | 
|DigitalTop                                           | buffer/nodeOut_c_q/ram_ext/Memory_reg                                                           | Implied   | 2 x 108              | RAM32M16 x 8               | 
|DigitalTop                                           | buffer/nodeOut_e_q/ram_sink_ext/Memory_reg                                                      | Implied   | 2 x 3                | RAM32M16 x 1               | 
|bank                                                 | buffer/nodeOut_a_q/ram_ext/Memory_reg                                                           | Implied   | 2 x 114              | RAM32M16 x 9               | 
|bank                                                 | buffer/nodeIn_d_q/ram_ext/Memory_reg                                                            | Implied   | 2 x 79               | RAM32M16 x 6               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /sourceC  | queue/ram_ext/Memory_reg                                                                        | Implied   | 16 x 109             | RAM32M16 x 8               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /sourceD  | queue/ram_data_ext/Memory_reg                                                                   | Implied   | 4 x 64               | RAM32M16 x 5               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /sinkA    | putbuffer/tail_ext/Memory_reg                                                                   | Implied   | 64 x 6               | RAM16X1D x 6 RAM32X1D x 6  | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /sinkA    | putbuffer/next_ext/Memory_reg                                                                   | Implied   | 64 x 6               | RAM64M8 x 1                | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /sinkA    | putbuffer/data_ext/Memory_reg                                                                   | Implied   | 64 x 73              | RAM64M8 x 11               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /sinkC    | c_q/ram_ext/Memory_reg                                                                          | Implied   | 2 x 112              | RAM32M16 x 8               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /sinkC    | putbuffer/tail_ext/Memory_reg                                                                   | Implied   | 2 x 4                | RAM16X1D x 4               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /sinkC    | putbuffer/next_ext/Memory_reg                                                                   | Implied   | 16 x 4               | RAM32M16 x 1               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /sinkC    | putbuffer/data_ext/Memory_reg                                                                   | Implied   | 16 x 65              | RAM32M16 x 5               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /sinkD    | d_q/ram_ext/Memory_reg                                                                          | Implied   | 2 x 79               | RAM32M16 x 6               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /requests | tail_ext/Memory_reg                                                                             | Implied   | 32 x 6               | RAM16X1D x 12              | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /requests | next_ext/Memory_reg                                                                             | Implied   | 64 x 6               | RAM64M8 x 1                | 
|coh_wrapper/\l2/inclusive_cache_bank_sched /requests | data_ext/Memory_reg                                                                             | Implied   | 64 x 44              | RAM64M8 x 7                | 
|coh_wrapper/\l2/inclusive_cache_bank_sched           | sourceA/io_a_q/ram_ext/Memory_reg                                                               | Implied   | 2 x 117              | RAM32M16 x 9               | 
|coh_wrapper/\l2/inclusive_cache_bank_sched           | sourceE/io_e_q/ram_sink_ext/Memory_reg                                                          | Implied   | 2 x 3                | RAM32M16 x 1               | 
|coh_wrapper                                          | cork/q/ram_ext/Memory_reg                                                                       | Implied   | 2 x 80               | RAM32M16 x 6               | 
|coh_wrapper                                          | cork/q_1/ram_ext/Memory_reg                                                                     | Implied   | 2 x 80               | RAM32M16 x 6               | 
|fbus                                                 | coupler_from_port_named_serial_tl_0_in/buffer/nodeOut_a_q/ram_ext/Memory_reg                    | Implied   | 2 x 119              | RAM32M16 x 9               | 
|fbus                                                 | buffer/nodeIn_d_q/ram_ext/Memory_reg                                                            | Implied   | 2 x 83               | RAM32M16 x 6               | 
|fbus                                                 | buffer/nodeOut_a_q/ram_ext/Memory_reg                                                           | Implied   | 2 x 120              | RAM32M16 x 9               | 
|fbus                                                 | coupler_from_port_named_serial_tl_0_in/buffer/nodeIn_d_q/ram_ext/Memory_reg                     | Implied   | 2 x 82               | RAM32M16 x 6               | 
|mbus                                                 | buffer_1/nodeIn_d_q/ram_ext/Memory_reg                                                          | Implied   | 2 x 79               | RAM32M16 x 6               | 
|mbus                                                 | buffer_1/nodeOut_a_q/ram_ext/Memory_reg                                                         | Implied   | 2 x 114              | RAM32M16 x 9               | 
|cbus/wrapped_error_device                            | buffer/nodeOut_a_q/ram_ext/Memory_reg                                                           | Implied   | 2 x 104              | RAM32M16 x 8               | 
|cbus/wrapped_error_device                            | buffer/nodeIn_d_q/ram_ext/Memory_reg                                                            | Implied   | 2 x 83               | RAM32M16 x 6               | 
|cbus                                                 | buffer/nodeOut_a_q/ram_ext/Memory_reg                                                           | Implied   | 2 x 119              | RAM32M16 x 9               | 
|cbus                                                 | buffer/nodeIn_d_q/ram_ext/Memory_reg                                                            | Implied   | 2 x 83               | RAM32M16 x 6               | 
|cbus                                                 | coupler_to_prci_ctrl/buffer/nodeOut_a_q/ram_ext/Memory_reg                                      | Implied   | 2 x 110              | RAM32M16 x 8               | 
|cbus                                                 | coupler_to_prci_ctrl/buffer/nodeIn_d_q/ram_ext/Memory_reg                                       | Implied   | 2 x 82               | RAM32M16 x 6               | 
|serial_tl_domain                                     | phy/out_phits_out_async_io_enq_q_1/ram_flit_ext/Memory_reg                                      | Implied   | 8 x 32               | RAM32M16 x 3               | 
|serial_tl_domain                                     | phy/out_phits_out_async_io_enq_q_3/ram_flit_ext/Memory_reg                                      | Implied   | 8 x 32               | RAM32M16 x 3               | 
|serial_tl_domain                                     | phy/in_phits_io_inner_ser_0_in_q/ram_flit_ext/Memory_reg                                        | Implied   | 8 x 2                | RAM16X1D x 2               | 
|serial_tl_domain                                     | phy/in_phits_io_inner_ser_4_in_q/ram_flit_ext/Memory_reg                                        | Implied   | 8 x 32               | RAM32M16 x 3               | 
|serial_tl_domain                                     | phy/in_phits_io_inner_ser_1_in_q/ram_flit_ext/Memory_reg                                        | Implied   | 8 x 2                | RAM16X1D x 2               | 
|serial_tl_domain                                     | phy/in_phits_io_inner_ser_2_in_q/ram_flit_ext/Memory_reg                                        | Implied   | 8 x 2                | RAM16X1D x 2               | 
|serial_tl_domain                                     | phy/in_phits_io_inner_ser_3_in_q/ram_flit_ext/Memory_reg                                        | Implied   | 8 x 2                | RAM16X1D x 2               | 
|\tlDM/dmInner/dmInner /sb2tlOpt                      | d_q/ram_ext/Memory_reg                                                                          | Implied   | 2 x 10               | RAM32M16 x 1               | 
|DigitalTop__GCB2                                     | uartClockDomainWrapper/uart_0/txq/ram_ext/Memory_reg                                            | Implied   | 8 x 8                | RAM32M16 x 1               | 
|DigitalTop__GCB2                                     | uartClockDomainWrapper/uart_0/rxq/ram_ext/Memory_reg                                            | Implied   | 8 x 8                | RAM32M16 x 1               | 
|DigitalTop__GCB2                                     | pbus/buffer/nodeOut_a_q/ram_ext/Memory_reg                                                      | Implied   | 2 x 118              | RAM32M16 x 9               | 
|DigitalTop__GCB2                                     | pbus/buffer/nodeIn_d_q/ram_ext/Memory_reg                                                       | Implied   | 2 x 82               | RAM32M16 x 6               | 
|DigitalTop__GCB2                                     | pbus/buffer_1/nodeOut_a_q/ram_ext/Memory_reg                                                    | Implied   | 2 x 118              | RAM32M16 x 9               | 
|DigitalTop__GCB2                                     | pbus/buffer_1/nodeIn_d_q/ram_ext/Memory_reg                                                     | Implied   | 2 x 82               | RAM32M16 x 6               | 
+-----------------------------------------------------+-------------------------------------------------------------------------------------------------+-----------+----------------------+----------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_8/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_8/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_1/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_8/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_2/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_8/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_3/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_8/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_4/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_8/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_5/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_8/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_6/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_8/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_7/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_6/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance element_reset_domain_rockettilei_6/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/bank/ram/mem/mem_ext/mem_0_0/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/bank/ram/mem/mem_ext/mem_0_1/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/bank/ram/mem/mem_ext/mem_0_2/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/bank/ram/mem/mem_ext/mem_0_3/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/bank/ram/mem/mem_ext/mem_0_4/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/bank/ram/mem/mem_ext/mem_0_5/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/bank/ram/mem/mem_ext/mem_0_6/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/bank/ram/mem/mem_ext/mem_0_7/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/coh_wrapper/l2/inclusive_cache_bank_sched/directory/cc_dir/cc_dir_ext/mem_0_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/coh_wrapper/l2/inclusive_cache_bank_sched/directory/cc_dir/cc_dir_ext/mem_0_1/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/coh_wrapper/l2/inclusive_cache_bank_sched/directory/cc_dir/cc_dir_ext/mem_0_2/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/coh_wrapper/l2/inclusive_cache_bank_sched/directory/cc_dir/cc_dir_ext/mem_0_3/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/coh_wrapper/l2/inclusive_cache_bank_sched/directory/cc_dir/cc_dir_ext/mem_0_4/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/coh_wrapper/l2/inclusive_cache_bank_sched/directory/cc_dir/cc_dir_ext/mem_0_5/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/coh_wrapper/l2/inclusive_cache_bank_sched/directory/cc_dir/cc_dir_ext/mem_0_6/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/coh_wrapper/l2/inclusive_cache_bank_sched/directory/cc_dir/cc_dir_ext/mem_0_7/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/coh_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_0/cc_banks_0_ext/mem_0_0/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/coh_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_0/cc_banks_0_ext/mem_0_0/ram_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/coh_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_1/cc_banks_0_ext/mem_0_0/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/coh_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_1/cc_banks_0_ext/mem_0_0/ram_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/coh_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_2/cc_banks_0_ext/mem_0_0/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/coh_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_2/cc_banks_0_ext/mem_0_0/ram_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/coh_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_3/cc_banks_0_ext/mem_0_0/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/coh_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_3/cc_banks_0_ext/mem_0_0/ram_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:57 ; elapsed = 00:04:12 . Memory (MB): peak = 4016.527 ; gain = 1480.258 ; free physical = 347 ; free virtual = 12804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance tile_prci_domain/element_reset_domain_rockettile/frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_prci_domain/element_reset_domain_rockettile/frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_1/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_2/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_3/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_4/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_5/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_6/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_7/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bank/ram/mem/mem_ext/mem_0_0/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bank/ram/mem/mem_ext/mem_0_1/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bank/ram/mem/mem_ext/mem_0_2/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bank/ram/mem/mem_ext/mem_0_3/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bank/ram/mem/mem_ext/mem_0_4/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bank/ram/mem/mem_ext/mem_0_5/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bank/ram/mem/mem_ext/mem_0_6/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bank/ram/mem/mem_ext/mem_0_7/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance coh_wrapper/l2/inclusive_cache_bank_sched/directory/cc_dir/cc_dir_ext/mem_0_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance coh_wrapper/l2/inclusive_cache_bank_sched/directory/cc_dir/cc_dir_ext/mem_0_1/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance coh_wrapper/l2/inclusive_cache_bank_sched/directory/cc_dir/cc_dir_ext/mem_0_2/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance coh_wrapper/l2/inclusive_cache_bank_sched/directory/cc_dir/cc_dir_ext/mem_0_3/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance coh_wrapper/l2/inclusive_cache_bank_sched/directory/cc_dir/cc_dir_ext/mem_0_4/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance coh_wrapper/l2/inclusive_cache_bank_sched/directory/cc_dir/cc_dir_ext/mem_0_5/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance coh_wrapper/l2/inclusive_cache_bank_sched/directory/cc_dir/cc_dir_ext/mem_0_6/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance coh_wrapper/l2/inclusive_cache_bank_sched/directory/cc_dir/cc_dir_ext/mem_0_7/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance coh_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_0/cc_banks_0_ext/mem_0_0/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance coh_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_0/cc_banks_0_ext/mem_0_0/ram_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance coh_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_1/cc_banks_0_ext/mem_0_0/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance coh_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_1/cc_banks_0_ext/mem_0_0/ram_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance coh_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_2/cc_banks_0_ext/mem_0_0/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance coh_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_2/cc_banks_0_ext/mem_0_0/ram_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance coh_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_3/cc_banks_0_ext/mem_0_0/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance coh_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_3/cc_banks_0_ext/mem_0_0/ram_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:06 ; elapsed = 00:04:22 . Memory (MB): peak = 4028.863 ; gain = 1492.594 ; free physical = 291 ; free virtual = 12814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:07 ; elapsed = 00:04:23 . Memory (MB): peak = 4028.863 ; gain = 1492.594 ; free physical = 291 ; free virtual = 12814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:14 ; elapsed = 00:04:30 . Memory (MB): peak = 4028.863 ; gain = 1492.594 ; free physical = 311 ; free virtual = 12834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:14 ; elapsed = 00:04:30 . Memory (MB): peak = 4028.863 ; gain = 1492.594 ; free physical = 312 ; free virtual = 12836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:16 ; elapsed = 00:04:33 . Memory (MB): peak = 4028.863 ; gain = 1492.594 ; free physical = 315 ; free virtual = 12838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:17 ; elapsed = 00:04:33 . Memory (MB): peak = 4028.863 ; gain = 1492.594 ; free physical = 318 ; free virtual = 12841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|DigitalTop  | tile_prci_domain/intsink/chain/output_chain/sync_0_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MulDiv                     | A'*B'          | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | PCIN+A'*B'     | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | A'*B'          | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | PCIN+A'*B'     | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | PCIN>>17+A'*B' | 17     | 15     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | PCIN+A'*B'     | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | A'*B'          | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | PCIN>>17+A'*B' | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | PCIN+A'*B'     | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv                     | PCIN>>17+A'*B' | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e11_s53 | A*B'           | 19     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e11_s53 | PCIN+A*B'      | 19     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e11_s53 | PCIN>>17+A*B'  | 19     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e11_s53 | A*B'           | 19     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e11_s53 | PCIN+A'*B'     | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e11_s53 | PCIN+A*B'      | 19     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e11_s53 | A'*B'          | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e11_s53 | PCIN>>17+A'*B' | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e11_s53 | PCIN+A'*B'     | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e8_s24  | A*B'           | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_l2_e8_s24  | PCIN>>17+A*B   | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     4|
|2     |CARRY8          |   460|
|3     |DSP_ALU         |    21|
|4     |DSP_A_B_DATA    |    21|
|7     |DSP_C_DATA      |    21|
|8     |DSP_MULTIPLIER  |    21|
|9     |DSP_M_DATA      |    21|
|10    |DSP_OUTPUT      |    21|
|11    |DSP_PREADD      |    21|
|12    |DSP_PREADD_DATA |    21|
|13    |LUT1            |   180|
|14    |LUT2            |  2360|
|15    |LUT3            |  5188|
|16    |LUT4            |  5993|
|17    |LUT5            |  7306|
|18    |LUT6            | 19374|
|19    |MUXF7           |  1535|
|20    |MUXF8           |   129|
|21    |RAM16X1D        |    30|
|22    |RAM32M          |    10|
|23    |RAM32M16        |   186|
|24    |RAM32X1D        |     8|
|25    |RAM64M          |     2|
|26    |RAM64M8         |    24|
|27    |RAM64X1D        |     1|
|28    |RAMB18E2        |    22|
|32    |RAMB36E2        |   128|
|42    |SRL16E          |     1|
|43    |FDCE            |   517|
|44    |FDPE            |     6|
|45    |FDRE            | 15202|
|46    |FDSE            |   255|
|47    |IBUF            |   129|
|48    |OBUF            |   241|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:17 ; elapsed = 00:04:33 . Memory (MB): peak = 4028.863 ; gain = 1492.594 ; free physical = 318 ; free virtual = 12841
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 430 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:06 ; elapsed = 00:04:25 . Memory (MB): peak = 4032.773 ; gain = 1310.844 ; free physical = 12096 ; free virtual = 24619
Synthesis Optimization Complete : Time (s): cpu = 00:04:20 ; elapsed = 00:04:37 . Memory (MB): peak = 4032.773 ; gain = 1496.504 ; free physical = 12104 ; free virtual = 24616
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.57 . Memory (MB): peak = 4032.773 ; gain = 0.000 ; free physical = 12106 ; free virtual = 24618
INFO: [Netlist 29-17] Analyzing 2539 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4076.887 ; gain = 0.000 ; free physical = 12113 ; free virtual = 24625
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 415 instances were transformed.
  BUFG => BUFGCE: 4 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 21 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 129 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 30 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 186 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 8 instances
  RAM64M => RAM64M (RAMD64E(x4)): 2 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 24 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 1 instance 

Synth Design complete | Checksum: f80273cc
INFO: [Common 17-83] Releasing license: Synthesis
697 Infos, 268 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:37 ; elapsed = 00:04:54 . Memory (MB): peak = 4076.922 ; gain = 2732.164 ; free physical = 12112 ; free virtual = 24624
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 15150.954; main = 3271.391; forked = 12061.886
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 20506.422; main = 4076.891; forked = 16477.555
Write ShapeDB Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4100.898 ; gain = 0.000 ; free physical = 12110 ; free virtual = 24628
INFO: [Common 17-1381] The checkpoint '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/Vivado_Prj/RocketChip_Prj/RocketChip_Prj.runs/synth_1/DigitalTop.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4100.898 ; gain = 23.977 ; free physical = 12041 ; free virtual = 24598
INFO: [runtcl-4] Executing : report_utilization -file DigitalTop_utilization_synth.rpt -pb DigitalTop_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  9 22:56:36 2024...
[Mon Dec  9 22:56:47 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:04:59 ; elapsed = 00:05:25 . Memory (MB): peak = 1392.746 ; gain = 0.000 ; free physical = 15289 ; free virtual = 27652
# open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu19eg-ffvc1760-2-i
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-i
Netlist sorting complete. Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2564.184 ; gain = 0.000 ; free physical = 14084 ; free virtual = 26448
INFO: [Netlist 29-17] Analyzing 2535 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/tools/RocketChip/Rocket_Chip_Time_Constraints.xdc]
Finished Parsing XDC File [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/tools/RocketChip/Rocket_Chip_Time_Constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2756.539 ; gain = 0.000 ; free physical = 13939 ; free virtual = 26302
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 411 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 21 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 129 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 30 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 186 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 8 instances
  RAM64M => RAM64M (RAMD64E(x4)): 2 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 24 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 1 instance 

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2756.574 ; gain = 1363.828 ; free physical = 13939 ; free virtual = 26302
# report_utilization -file ../../Logs/Syn_Report/RocketChip_utilization_synth.rpt
# report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file ../../Logs/Syn_Report/RocketChip_timing_synth.rpt
WARNING: [Common 17-708] report_timing_summary: The '-name' option will be ignored because it is only relevant in GUI mode.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 4552.871 ; gain = 1796.297 ; free physical = 12429 ; free virtual = 24792
# report_power -file ../../Logs/Syn_Report/RocketChip_power_synth.rpt
Command: report_power -file ../../Logs/Syn_Report/RocketChip_power_synth.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 4640.914 ; gain = 88.043 ; free physical = 12446 ; free virtual = 24809
# close_project
INFO: [Common 17-206] Exiting Vivado at Mon Dec  9 22:57:54 2024...
