$comment
	File created using the following command:
		vcd file Memento.msim.vcd -direction
$end
$date
	Sun May 15 02:18:11 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Memento_vlg_vec_tst $end
$var reg 1 ! Clock $end
$var reg 16 " DIN [15:0] $end
$var reg 1 # Resetn $end
$var reg 1 $ Run $end
$var wire 1 % bus_mux_out [9] $end
$var wire 1 & bus_mux_out [8] $end
$var wire 1 ' bus_mux_out [7] $end
$var wire 1 ( bus_mux_out [6] $end
$var wire 1 ) bus_mux_out [5] $end
$var wire 1 * bus_mux_out [4] $end
$var wire 1 + bus_mux_out [3] $end
$var wire 1 , bus_mux_out [2] $end
$var wire 1 - bus_mux_out [1] $end
$var wire 1 . bus_mux_out [0] $end
$var wire 1 / BusWires [15] $end
$var wire 1 0 BusWires [14] $end
$var wire 1 1 BusWires [13] $end
$var wire 1 2 BusWires [12] $end
$var wire 1 3 BusWires [11] $end
$var wire 1 4 BusWires [10] $end
$var wire 1 5 BusWires [9] $end
$var wire 1 6 BusWires [8] $end
$var wire 1 7 BusWires [7] $end
$var wire 1 8 BusWires [6] $end
$var wire 1 9 BusWires [5] $end
$var wire 1 : BusWires [4] $end
$var wire 1 ; BusWires [3] $end
$var wire 1 < BusWires [2] $end
$var wire 1 = BusWires [1] $end
$var wire 1 > BusWires [0] $end
$var wire 1 ? Done $end
$var wire 1 @ sampler $end
$scope module i1 $end
$var wire 1 A gnd $end
$var wire 1 B vcc $end
$var wire 1 C unknown $end
$var tri1 1 D devclrn $end
$var tri1 1 E devpor $end
$var tri1 1 F devoe $end
$var wire 1 G REG_G|Q[1]~20_combout $end
$var wire 1 H REG_G|Q[3]~24_combout $end
$var wire 1 I REG_G|Q[7]~32_combout $end
$var wire 1 J REG_G|Q[9]~36_combout $end
$var wire 1 K REG_G|Q[11]~40_combout $end
$var wire 1 L REG_G|Q[14]~47 $end
$var wire 1 M REG_G|Q[15]~48_combout $end
$var wire 1 N ALU|SUB|Add0~4_combout $end
$var wire 1 O ALU|SUB|Add0~6_combout $end
$var wire 1 P ALU|SUB|Add0~7_combout $end
$var wire 1 Q ALU|SUB|Add0~8_combout $end
$var wire 1 R ALU|SUB|Add0~9_combout $end
$var wire 1 S ALU|SUB|Add0~10_combout $end
$var wire 1 T ALU|SUB|Add0~15_combout $end
$var wire 1 U Clock~combout $end
$var wire 1 V Clock~clkctrl_outclk $end
$var wire 1 W REG_3|Q[1]~feeder_combout $end
$var wire 1 X REG_A|Q[1]~feeder_combout $end
$var wire 1 Y REG_4|Q[1]~feeder_combout $end
$var wire 1 Z REG_2|Q[3]~feeder_combout $end
$var wire 1 [ REG_4|Q[3]~feeder_combout $end
$var wire 1 \ REG_6|Q[4]~feeder_combout $end
$var wire 1 ] REG_3|Q[4]~feeder_combout $end
$var wire 1 ^ REG_4|Q[4]~feeder_combout $end
$var wire 1 _ REG_3|Q[6]~feeder_combout $end
$var wire 1 ` REG_3|Q[7]~feeder_combout $end
$var wire 1 a REG_4|Q[8]~feeder_combout $end
$var wire 1 b REG_3|Q[8]~feeder_combout $end
$var wire 1 c REG_5|Q[8]~feeder_combout $end
$var wire 1 d REG_3|Q[9]~feeder_combout $end
$var wire 1 e REG_4|Q[9]~feeder_combout $end
$var wire 1 f REG_4|Q[11]~feeder_combout $end
$var wire 1 g REG_3|Q[11]~feeder_combout $end
$var wire 1 h REG_5|Q[12]~feeder_combout $end
$var wire 1 i REG_3|Q[12]~feeder_combout $end
$var wire 1 j REG_2|Q[12]~feeder_combout $end
$var wire 1 k REG_3|Q[13]~feeder_combout $end
$var wire 1 l REG_5|Q[14]~feeder_combout $end
$var wire 1 m REG_4|Q[14]~feeder_combout $end
$var wire 1 n REG_4|Q[15]~feeder_combout $end
$var wire 1 o Run~combout $end
$var wire 1 p Mux19~0_combout $end
$var wire 1 q Resetn~combout $end
$var wire 1 r CNTR|Count~1_combout $end
$var wire 1 s Mux11~0_combout $end
$var wire 1 t Mux11~1_combout $end
$var wire 1 u MUX|x[0]~0_combout $end
$var wire 1 v Mux5~0_combout $end
$var wire 1 w MUX|x[0]~1_combout $end
$var wire 1 x CNTR|Count~0_combout $end
$var wire 1 y MUX|x[15]~9_combout $end
$var wire 1 z ALU|SUB|Add0~0_combout $end
$var wire 1 { REG_G|Q[0]~17_cout $end
$var wire 1 | REG_G|Q[0]~18_combout $end
$var wire 1 } Mux23~0_combout $end
$var wire 1 ~ Mux15~0_combout $end
$var wire 1 !! MUX|y[0]~0_combout $end
$var wire 1 "! DEC_Rin|Y[7]~7_combout $end
$var wire 1 #! DEC_Rin|Y[3]~5_combout $end
$var wire 1 $! DEC_Rin|Y[1]~6_combout $end
$var wire 1 %! Mux16~0_combout $end
$var wire 1 &! MUX|x[0]~6_combout $end
$var wire 1 '! MUX|x[0]~7_combout $end
$var wire 1 (! MUX|x[0]~4_combout $end
$var wire 1 )! REG_2|Q[0]~feeder_combout $end
$var wire 1 *! DEC_Rin|Y[2]~0_combout $end
$var wire 1 +! DEC_Rin|Y[6]~3_combout $end
$var wire 1 ,! DEC_Rin|Y[4]~1_combout $end
$var wire 1 -! DEC_Rin|Y[0]~2_combout $end
$var wire 1 .! MUX|x[0]~2_combout $end
$var wire 1 /! MUX|x[0]~3_combout $end
$var wire 1 0! MUX|x[0]~5_combout $end
$var wire 1 1! MUX|x[0]~8_combout $end
$var wire 1 2! MUX|y[1]~1_combout $end
$var wire 1 3! DEC_Rin|Y[5]~4_combout $end
$var wire 1 4! MUX|x[1]~13_combout $end
$var wire 1 5! MUX|x[1]~14_combout $end
$var wire 1 6! MUX|x[1]~12_combout $end
$var wire 1 7! MUX|x[1]~10_combout $end
$var wire 1 8! MUX|x[1]~11_combout $end
$var wire 1 9! MUX|x[1]~15_combout $end
$var wire 1 :! ALU|SUB|Add0~2_combout $end
$var wire 1 ;! ALU|SUB|Add0~1_combout $end
$var wire 1 <! REG_G|Q[0]~19 $end
$var wire 1 =! REG_G|Q[1]~21 $end
$var wire 1 >! REG_G|Q[2]~22_combout $end
$var wire 1 ?! MUX|y[2]~2_combout $end
$var wire 1 @! REG_7|Q[2]~feeder_combout $end
$var wire 1 A! MUX|x[2]~19_combout $end
$var wire 1 B! MUX|x[2]~20_combout $end
$var wire 1 C! REG_6|Q[2]~feeder_combout $end
$var wire 1 D! MUX|x[2]~16_combout $end
$var wire 1 E! MUX|x[2]~17_combout $end
$var wire 1 F! MUX|x[2]~18_combout $end
$var wire 1 G! MUX|x[2]~21_combout $end
$var wire 1 H! MUX|y[3]~3_combout $end
$var wire 1 I! MUX|x[3]~25_combout $end
$var wire 1 J! MUX|x[3]~26_combout $end
$var wire 1 K! MUX|x[3]~24_combout $end
$var wire 1 L! MUX|x[3]~22_combout $end
$var wire 1 M! MUX|x[3]~23_combout $end
$var wire 1 N! MUX|x[3]~27_combout $end
$var wire 1 O! MUX|y[4]~4_combout $end
$var wire 1 P! Mux21~0_combout $end
$var wire 1 Q! ALU|SUB|Add0~3_combout $end
$var wire 1 R! REG_G|Q[2]~23 $end
$var wire 1 S! REG_G|Q[3]~25 $end
$var wire 1 T! REG_G|Q[4]~26_combout $end
$var wire 1 U! MUX|x[4]~31_combout $end
$var wire 1 V! MUX|x[4]~32_combout $end
$var wire 1 W! REG_0|Q[4]~feeder_combout $end
$var wire 1 X! MUX|x[4]~28_combout $end
$var wire 1 Y! MUX|x[4]~29_combout $end
$var wire 1 Z! MUX|x[4]~30_combout $end
$var wire 1 [! MUX|x[4]~33_combout $end
$var wire 1 \! MUX|y[5]~5_combout $end
$var wire 1 ]! REG_7|Q[5]~feeder_combout $end
$var wire 1 ^! MUX|x[5]~37_combout $end
$var wire 1 _! MUX|x[5]~38_combout $end
$var wire 1 `! ALU|SUB|Add0~5_combout $end
$var wire 1 a! REG_G|Q[4]~27 $end
$var wire 1 b! REG_G|Q[5]~28_combout $end
$var wire 1 c! MUX|x[5]~36_combout $end
$var wire 1 d! REG_2|Q[5]~feeder_combout $end
$var wire 1 e! MUX|x[5]~34_combout $end
$var wire 1 f! MUX|x[5]~35_combout $end
$var wire 1 g! MUX|x[5]~39_combout $end
$var wire 1 h! MUX|y[6]~6_combout $end
$var wire 1 i! REG_G|Q[5]~29 $end
$var wire 1 j! REG_G|Q[6]~30_combout $end
$var wire 1 k! REG_4|Q[6]~feeder_combout $end
$var wire 1 l! MUX|x[6]~40_combout $end
$var wire 1 m! MUX|x[6]~41_combout $end
$var wire 1 n! MUX|x[6]~42_combout $end
$var wire 1 o! MUX|x[6]~43_combout $end
$var wire 1 p! MUX|x[6]~44_combout $end
$var wire 1 q! MUX|x[6]~45_combout $end
$var wire 1 r! MUX|y[7]~7_combout $end
$var wire 1 s! MUX|x[7]~46_combout $end
$var wire 1 t! MUX|x[7]~47_combout $end
$var wire 1 u! REG_5|Q[7]~feeder_combout $end
$var wire 1 v! MUX|x[7]~49_combout $end
$var wire 1 w! MUX|x[7]~50_combout $end
$var wire 1 x! MUX|x[7]~48_combout $end
$var wire 1 y! MUX|x[7]~51_combout $end
$var wire 1 z! MUX|y[8]~8_combout $end
$var wire 1 {! REG_A|Q[7]~feeder_combout $end
$var wire 1 |! REG_G|Q[6]~31 $end
$var wire 1 }! REG_G|Q[7]~33 $end
$var wire 1 ~! REG_G|Q[8]~34_combout $end
$var wire 1 !" MUX|x[8]~55_combout $end
$var wire 1 "" MUX|x[8]~56_combout $end
$var wire 1 #" MUX|x[8]~52_combout $end
$var wire 1 $" MUX|x[8]~53_combout $end
$var wire 1 %" MUX|x[8]~54_combout $end
$var wire 1 &" MUX|x[8]~57_combout $end
$var wire 1 '" MUX|x[9]~60_combout $end
$var wire 1 (" MUX|y[9]~9_combout $end
$var wire 1 )" MUX|x[9]~61_combout $end
$var wire 1 *" MUX|x[9]~62_combout $end
$var wire 1 +" REG_6|Q[9]~feeder_combout $end
$var wire 1 ," REG_2|Q[9]~feeder_combout $end
$var wire 1 -" MUX|x[9]~58_combout $end
$var wire 1 ." MUX|x[9]~59_combout $end
$var wire 1 /" MUX|x[9]~63_combout $end
$var wire 1 0" MUX|y[10]~10_combout $end
$var wire 1 1" REG_G|Q[8]~35 $end
$var wire 1 2" REG_G|Q[9]~37 $end
$var wire 1 3" REG_G|Q[10]~38_combout $end
$var wire 1 4" MUX|x[10]~67_combout $end
$var wire 1 5" MUX|x[10]~68_combout $end
$var wire 1 6" REG_6|Q[10]~feeder_combout $end
$var wire 1 7" MUX|x[10]~64_combout $end
$var wire 1 8" MUX|x[10]~65_combout $end
$var wire 1 9" MUX|x[10]~66_combout $end
$var wire 1 :" MUX|x[10]~69_combout $end
$var wire 1 ;" MUX|x[11]~72_combout $end
$var wire 1 <" MUX|y[11]~11_combout $end
$var wire 1 =" MUX|x[11]~73_combout $end
$var wire 1 >" MUX|x[11]~74_combout $end
$var wire 1 ?" MUX|x[11]~70_combout $end
$var wire 1 @" MUX|x[11]~71_combout $end
$var wire 1 A" MUX|x[11]~75_combout $end
$var wire 1 B" MUX|y[12]~12_combout $end
$var wire 1 C" MUX|x[12]~79_combout $end
$var wire 1 D" MUX|x[12]~80_combout $end
$var wire 1 E" Mux30~0_combout $end
$var wire 1 F" ALU_Mux~combout $end
$var wire 1 G" ALU|SUB|Add0~12_combout $end
$var wire 1 H" ALU|SUB|Add0~11_combout $end
$var wire 1 I" REG_G|Q[10]~39 $end
$var wire 1 J" REG_G|Q[11]~41 $end
$var wire 1 K" REG_G|Q[12]~42_combout $end
$var wire 1 L" REG_4|Q[12]~feeder_combout $end
$var wire 1 M" MUX|x[12]~76_combout $end
$var wire 1 N" MUX|x[12]~77_combout $end
$var wire 1 O" MUX|x[12]~78_combout $end
$var wire 1 P" MUX|x[12]~81_combout $end
$var wire 1 Q" ALU|SUB|Add0~13_combout $end
$var wire 1 R" REG_G|Q[12]~43 $end
$var wire 1 S" REG_G|Q[13]~44_combout $end
$var wire 1 T" MUX|x[13]~84_combout $end
$var wire 1 U" MUX|y[13]~13_combout $end
$var wire 1 V" REG_5|Q[13]~feeder_combout $end
$var wire 1 W" MUX|x[13]~85_combout $end
$var wire 1 X" MUX|x[13]~86_combout $end
$var wire 1 Y" REG_4|Q[13]~feeder_combout $end
$var wire 1 Z" MUX|x[13]~82_combout $end
$var wire 1 [" MUX|x[13]~83_combout $end
$var wire 1 \" MUX|x[13]~87_combout $end
$var wire 1 ]" MUX|y[14]~14_combout $end
$var wire 1 ^" REG_3|Q[14]~feeder_combout $end
$var wire 1 _" MUX|x[14]~91_combout $end
$var wire 1 `" MUX|x[14]~92_combout $end
$var wire 1 a" MUX|x[14]~88_combout $end
$var wire 1 b" MUX|x[14]~89_combout $end
$var wire 1 c" MUX|x[14]~90_combout $end
$var wire 1 d" ALU|SUB|Add0~14_combout $end
$var wire 1 e" REG_G|Q[13]~45 $end
$var wire 1 f" REG_G|Q[14]~46_combout $end
$var wire 1 g" MUX|x[14]~93_combout $end
$var wire 1 h" MUX|x[15]~96_combout $end
$var wire 1 i" MUX|y[15]~15_combout $end
$var wire 1 j" REG_0|Q[15]~feeder_combout $end
$var wire 1 k" MUX|x[15]~94_combout $end
$var wire 1 l" MUX|x[15]~95_combout $end
$var wire 1 m" MUX|x[15]~97_combout $end
$var wire 1 n" MUX|x[15]~98_combout $end
$var wire 1 o" MUX|x[15]~99_combout $end
$var wire 1 p" Mux18~0_combout $end
$var wire 1 q" DEC_Rout|Y[0]~0_combout $end
$var wire 1 r" DEC_Rout|Y[0]~1_combout $end
$var wire 1 s" DEC_Rout|Y[1]~2_combout $end
$var wire 1 t" DEC_Rout|Y[3]~3_combout $end
$var wire 1 u" DEC_Rout|Y[2]~4_combout $end
$var wire 1 v" DEC_Rout|Y[3]~5_combout $end
$var wire 1 w" DEC_Rout|Y[6]~6_combout $end
$var wire 1 x" DEC_Rout|Y[4]~7_combout $end
$var wire 1 y" DEC_Rout|Y[5]~8_combout $end
$var wire 1 z" DEC_Rout|Y[5]~9_combout $end
$var wire 1 {" DEC_Rout|Y[6]~10_combout $end
$var wire 1 |" DEC_Rout|Y[7]~11_combout $end
$var wire 1 }" Mux20~0_combout $end
$var wire 1 ~" Mux20~1_combout $end
$var wire 1 !# Mux24~0_combout $end
$var wire 1 "# REG_2|Q [15] $end
$var wire 1 ## REG_2|Q [14] $end
$var wire 1 $# REG_2|Q [13] $end
$var wire 1 %# REG_2|Q [12] $end
$var wire 1 &# REG_2|Q [11] $end
$var wire 1 '# REG_2|Q [10] $end
$var wire 1 (# REG_2|Q [9] $end
$var wire 1 )# REG_2|Q [8] $end
$var wire 1 *# REG_2|Q [7] $end
$var wire 1 +# REG_2|Q [6] $end
$var wire 1 ,# REG_2|Q [5] $end
$var wire 1 -# REG_2|Q [4] $end
$var wire 1 .# REG_2|Q [3] $end
$var wire 1 /# REG_2|Q [2] $end
$var wire 1 0# REG_2|Q [1] $end
$var wire 1 1# REG_2|Q [0] $end
$var wire 1 2# REG_IR|Q [8] $end
$var wire 1 3# REG_IR|Q [7] $end
$var wire 1 4# REG_IR|Q [6] $end
$var wire 1 5# REG_IR|Q [5] $end
$var wire 1 6# REG_IR|Q [4] $end
$var wire 1 7# REG_IR|Q [3] $end
$var wire 1 8# REG_IR|Q [2] $end
$var wire 1 9# REG_IR|Q [1] $end
$var wire 1 :# REG_IR|Q [0] $end
$var wire 1 ;# CNTR|Count [1] $end
$var wire 1 <# CNTR|Count [0] $end
$var wire 1 =# REG_A|Q [15] $end
$var wire 1 ># REG_A|Q [14] $end
$var wire 1 ?# REG_A|Q [13] $end
$var wire 1 @# REG_A|Q [12] $end
$var wire 1 A# REG_A|Q [11] $end
$var wire 1 B# REG_A|Q [10] $end
$var wire 1 C# REG_A|Q [9] $end
$var wire 1 D# REG_A|Q [8] $end
$var wire 1 E# REG_A|Q [7] $end
$var wire 1 F# REG_A|Q [6] $end
$var wire 1 G# REG_A|Q [5] $end
$var wire 1 H# REG_A|Q [4] $end
$var wire 1 I# REG_A|Q [3] $end
$var wire 1 J# REG_A|Q [2] $end
$var wire 1 K# REG_A|Q [1] $end
$var wire 1 L# REG_A|Q [0] $end
$var wire 1 M# REG_1|Q [15] $end
$var wire 1 N# REG_1|Q [14] $end
$var wire 1 O# REG_1|Q [13] $end
$var wire 1 P# REG_1|Q [12] $end
$var wire 1 Q# REG_1|Q [11] $end
$var wire 1 R# REG_1|Q [10] $end
$var wire 1 S# REG_1|Q [9] $end
$var wire 1 T# REG_1|Q [8] $end
$var wire 1 U# REG_1|Q [7] $end
$var wire 1 V# REG_1|Q [6] $end
$var wire 1 W# REG_1|Q [5] $end
$var wire 1 X# REG_1|Q [4] $end
$var wire 1 Y# REG_1|Q [3] $end
$var wire 1 Z# REG_1|Q [2] $end
$var wire 1 [# REG_1|Q [1] $end
$var wire 1 \# REG_1|Q [0] $end
$var wire 1 ]# REG_5|Q [15] $end
$var wire 1 ^# REG_5|Q [14] $end
$var wire 1 _# REG_5|Q [13] $end
$var wire 1 `# REG_5|Q [12] $end
$var wire 1 a# REG_5|Q [11] $end
$var wire 1 b# REG_5|Q [10] $end
$var wire 1 c# REG_5|Q [9] $end
$var wire 1 d# REG_5|Q [8] $end
$var wire 1 e# REG_5|Q [7] $end
$var wire 1 f# REG_5|Q [6] $end
$var wire 1 g# REG_5|Q [5] $end
$var wire 1 h# REG_5|Q [4] $end
$var wire 1 i# REG_5|Q [3] $end
$var wire 1 j# REG_5|Q [2] $end
$var wire 1 k# REG_5|Q [1] $end
$var wire 1 l# REG_5|Q [0] $end
$var wire 1 m# REG_7|Q [15] $end
$var wire 1 n# REG_7|Q [14] $end
$var wire 1 o# REG_7|Q [13] $end
$var wire 1 p# REG_7|Q [12] $end
$var wire 1 q# REG_7|Q [11] $end
$var wire 1 r# REG_7|Q [10] $end
$var wire 1 s# REG_7|Q [9] $end
$var wire 1 t# REG_7|Q [8] $end
$var wire 1 u# REG_7|Q [7] $end
$var wire 1 v# REG_7|Q [6] $end
$var wire 1 w# REG_7|Q [5] $end
$var wire 1 x# REG_7|Q [4] $end
$var wire 1 y# REG_7|Q [3] $end
$var wire 1 z# REG_7|Q [2] $end
$var wire 1 {# REG_7|Q [1] $end
$var wire 1 |# REG_7|Q [0] $end
$var wire 1 }# REG_3|Q [15] $end
$var wire 1 ~# REG_3|Q [14] $end
$var wire 1 !$ REG_3|Q [13] $end
$var wire 1 "$ REG_3|Q [12] $end
$var wire 1 #$ REG_3|Q [11] $end
$var wire 1 $$ REG_3|Q [10] $end
$var wire 1 %$ REG_3|Q [9] $end
$var wire 1 &$ REG_3|Q [8] $end
$var wire 1 '$ REG_3|Q [7] $end
$var wire 1 ($ REG_3|Q [6] $end
$var wire 1 )$ REG_3|Q [5] $end
$var wire 1 *$ REG_3|Q [4] $end
$var wire 1 +$ REG_3|Q [3] $end
$var wire 1 ,$ REG_3|Q [2] $end
$var wire 1 -$ REG_3|Q [1] $end
$var wire 1 .$ REG_3|Q [0] $end
$var wire 1 /$ REG_0|Q [15] $end
$var wire 1 0$ REG_0|Q [14] $end
$var wire 1 1$ REG_0|Q [13] $end
$var wire 1 2$ REG_0|Q [12] $end
$var wire 1 3$ REG_0|Q [11] $end
$var wire 1 4$ REG_0|Q [10] $end
$var wire 1 5$ REG_0|Q [9] $end
$var wire 1 6$ REG_0|Q [8] $end
$var wire 1 7$ REG_0|Q [7] $end
$var wire 1 8$ REG_0|Q [6] $end
$var wire 1 9$ REG_0|Q [5] $end
$var wire 1 :$ REG_0|Q [4] $end
$var wire 1 ;$ REG_0|Q [3] $end
$var wire 1 <$ REG_0|Q [2] $end
$var wire 1 =$ REG_0|Q [1] $end
$var wire 1 >$ REG_0|Q [0] $end
$var wire 1 ?$ REG_4|Q [15] $end
$var wire 1 @$ REG_4|Q [14] $end
$var wire 1 A$ REG_4|Q [13] $end
$var wire 1 B$ REG_4|Q [12] $end
$var wire 1 C$ REG_4|Q [11] $end
$var wire 1 D$ REG_4|Q [10] $end
$var wire 1 E$ REG_4|Q [9] $end
$var wire 1 F$ REG_4|Q [8] $end
$var wire 1 G$ REG_4|Q [7] $end
$var wire 1 H$ REG_4|Q [6] $end
$var wire 1 I$ REG_4|Q [5] $end
$var wire 1 J$ REG_4|Q [4] $end
$var wire 1 K$ REG_4|Q [3] $end
$var wire 1 L$ REG_4|Q [2] $end
$var wire 1 M$ REG_4|Q [1] $end
$var wire 1 N$ REG_4|Q [0] $end
$var wire 1 O$ REG_G|Q [15] $end
$var wire 1 P$ REG_G|Q [14] $end
$var wire 1 Q$ REG_G|Q [13] $end
$var wire 1 R$ REG_G|Q [12] $end
$var wire 1 S$ REG_G|Q [11] $end
$var wire 1 T$ REG_G|Q [10] $end
$var wire 1 U$ REG_G|Q [9] $end
$var wire 1 V$ REG_G|Q [8] $end
$var wire 1 W$ REG_G|Q [7] $end
$var wire 1 X$ REG_G|Q [6] $end
$var wire 1 Y$ REG_G|Q [5] $end
$var wire 1 Z$ REG_G|Q [4] $end
$var wire 1 [$ REG_G|Q [3] $end
$var wire 1 \$ REG_G|Q [2] $end
$var wire 1 ]$ REG_G|Q [1] $end
$var wire 1 ^$ REG_G|Q [0] $end
$var wire 1 _$ REG_6|Q [15] $end
$var wire 1 `$ REG_6|Q [14] $end
$var wire 1 a$ REG_6|Q [13] $end
$var wire 1 b$ REG_6|Q [12] $end
$var wire 1 c$ REG_6|Q [11] $end
$var wire 1 d$ REG_6|Q [10] $end
$var wire 1 e$ REG_6|Q [9] $end
$var wire 1 f$ REG_6|Q [8] $end
$var wire 1 g$ REG_6|Q [7] $end
$var wire 1 h$ REG_6|Q [6] $end
$var wire 1 i$ REG_6|Q [5] $end
$var wire 1 j$ REG_6|Q [4] $end
$var wire 1 k$ REG_6|Q [3] $end
$var wire 1 l$ REG_6|Q [2] $end
$var wire 1 m$ REG_6|Q [1] $end
$var wire 1 n$ REG_6|Q [0] $end
$var wire 1 o$ DIN~combout [15] $end
$var wire 1 p$ DIN~combout [14] $end
$var wire 1 q$ DIN~combout [13] $end
$var wire 1 r$ DIN~combout [12] $end
$var wire 1 s$ DIN~combout [11] $end
$var wire 1 t$ DIN~combout [10] $end
$var wire 1 u$ DIN~combout [9] $end
$var wire 1 v$ DIN~combout [8] $end
$var wire 1 w$ DIN~combout [7] $end
$var wire 1 x$ DIN~combout [6] $end
$var wire 1 y$ DIN~combout [5] $end
$var wire 1 z$ DIN~combout [4] $end
$var wire 1 {$ DIN~combout [3] $end
$var wire 1 |$ DIN~combout [2] $end
$var wire 1 }$ DIN~combout [1] $end
$var wire 1 ~$ DIN~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
1#
0$
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
z>
z=
z<
z;
z:
z9
z8
z7
z6
z5
z4
z3
z2
z1
z0
z/
0?
x@
0A
1B
xC
1D
1E
1F
xG
xH
xI
xJ
xK
xL
xM
xN
xO
xP
xQ
xR
xS
xT
0U
0V
1W
1X
1Y
1Z
1[
1\
1]
1^
1_
1`
1a
1b
1c
1d
1e
1f
1g
1h
1i
1j
1k
1l
1m
1n
0o
0p
1q
0r
1s
0t
1u
0v
1w
0x
0y
xz
x{
x|
0}
0~
1!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
1)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
12!
03!
04!
05!
06!
07!
08!
09!
x:!
x;!
x<!
x=!
x>!
1?!
1@!
0A!
0B!
1C!
0D!
0E!
0F!
0G!
1H!
0I!
0J!
0K!
0L!
0M!
0N!
1O!
0P!
xQ!
xR!
xS!
xT!
0U!
0V!
1W!
0X!
0Y!
0Z!
0[!
1\!
1]!
0^!
0_!
x`!
xa!
xb!
0c!
1d!
0e!
0f!
0g!
1h!
xi!
xj!
1k!
0l!
0m!
0n!
0o!
0p!
0q!
1r!
0s!
0t!
1u!
0v!
0w!
0x!
0y!
1z!
1{!
x|!
x}!
x~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
1("
0)"
0*"
1+"
1,"
0-"
0."
0/"
10"
x1"
x2"
x3"
04"
05"
16"
07"
08"
09"
0:"
0;"
1<"
0="
0>"
0?"
0@"
0A"
1B"
0C"
0D"
0E"
xF"
xG"
xH"
xI"
xJ"
xK"
1L"
0M"
0N"
0O"
0P"
xQ"
xR"
xS"
0T"
1U"
1V"
0W"
0X"
1Y"
0Z"
0["
0\"
1]"
1^"
0_"
0`"
0a"
0b"
0c"
xd"
xe"
xf"
0g"
0h"
1i"
1j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
01#
00#
0/#
0.#
0-#
0,#
0+#
0*#
0)#
0(#
0'#
0&#
0%#
0$#
0##
0"#
0:#
09#
08#
07#
06#
05#
04#
03#
02#
0<#
0;#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0\#
0[#
0Z#
0Y#
0X#
0W#
0V#
0U#
0T#
0S#
0R#
0Q#
0P#
0O#
0N#
0M#
0l#
0k#
0j#
0i#
0h#
0g#
0f#
0e#
0d#
0c#
0b#
0a#
0`#
0_#
0^#
0]#
0|#
0{#
0z#
0y#
0x#
0w#
0v#
0u#
0t#
0s#
0r#
0q#
0p#
0o#
0n#
0m#
0.$
0-$
0,$
0+$
0*$
0)$
0($
0'$
0&$
0%$
0$$
0#$
0"$
0!$
0~#
0}#
0>$
0=$
0<$
0;$
0:$
09$
08$
07$
06$
05$
04$
03$
02$
01$
00$
0/$
0N$
0M$
0L$
0K$
0J$
0I$
0H$
0G$
0F$
0E$
0D$
0C$
0B$
0A$
0@$
0?$
0^$
0]$
0\$
0[$
0Z$
0Y$
0X$
0W$
0V$
0U$
0T$
0S$
0R$
0Q$
0P$
0O$
0n$
0m$
0l$
0k$
0j$
0i$
0h$
0g$
0f$
0e$
0d$
0c$
0b$
0a$
0`$
0_$
0~$
0}$
0|$
0{$
0z$
0y$
0x$
0w$
0v$
0u$
0t$
0s$
0r$
0q$
0p$
0o$
$end
#10000
1!
1U
1V
0@
#20000
0#
1$
b10000000000000 "
0!
0q
1o
1q$
0U
0V
1@
1x
1t
#30000
1!
1U
1V
0@
1<#
14#
1}"
1y
0x
0u
1r
1p
1~"
0i"
0]"
0U"
0B"
0<"
00"
0("
0z!
0r!
0h!
0\!
0O!
0H!
0?!
02!
0!!
0w
1-!
0r
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
1?
0j"
0n
0^"
0m
0l
0Y"
0V"
0k
0L"
0j
0i
0h
0g
0f
06"
0,"
0+"
0e
0d
0c
0b
0a
0{!
0u!
0`
0k!
0_
0d!
0]!
0W!
0^
0]
0\
0[
0Z
0C!
0@!
0Y
0X
0W
0)!
1T"
1&
1\"
1U"
11
1Y"
1V"
1k
#40000
b10000000000100 "
b10000000000101 "
0$
b101 "
0!
1~$
1|$
0q$
0o
0U
0V
1@
10!
1F!
0T"
0t
11!
1G!
0\"
1!!
1?!
0U"
1>
1<
01
1)!
1C!
1@!
0Y"
0V"
0k
#50000
1!
1U
1V
0@
0<#
1<$
1>$
0}"
0y
1x
1u
0p
1D!
1.!
0~"
1i"
1]"
1U"
1B"
1<"
10"
1("
1z!
1r!
1h!
1\!
1O!
1H!
12!
1w
0-!
1E!
1/!
z/
z0
z1
z2
z3
z4
z5
z6
z7
z8
z9
z:
z;
z<
z=
z>
0?
1j"
1n
1^"
1m
1l
1Y"
1V"
1k
1L"
1j
1i
1h
1g
1f
16"
1,"
1+"
1e
1d
1c
1b
1a
1{!
1u!
1`
1k!
1_
1d!
1]!
1W!
1^
1]
1\
1[
1Z
1Y
1X
1W
0G!
0F!
01!
00!
0&
#60000
b10000000101 "
b10000000001 "
b10000000000 "
1$
0!
0~$
0|$
1t$
1o
0U
0V
1@
1t
#70000
1!
1U
1V
0@
1<#
04#
17#
1p"
1y
0x
0u
1r
1p
1q"
0i"
0]"
0U"
0B"
0<"
00"
0("
0z!
0r!
0h!
0\!
0O!
0H!
0?!
02!
0!!
1(!
0w
1$!
0r
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
1?
1r"
0j"
0n
0^"
0m
0l
0Y"
0V"
0k
0L"
0j
0i
0h
0g
0f
06"
0,"
0+"
0e
0d
0c
0b
0a
0{!
0u!
0`
0k!
0_
0d!
0]!
0W!
0^
0]
0\
0[
0Z
0C!
0@!
0Y
0X
0W
0)!
1F!
10!
1G!
11!
1.
1?!
1!!
1<
1>
1C!
1@!
1)!
#80000
0$
0!
0o
0U
0V
1@
0t
#90000
1!
1U
1V
0@
0<#
1Z#
1\#
0p"
0y
1x
1u
0p
1A!
1&!
0q"
1i"
1]"
1U"
1B"
1<"
10"
1("
1z!
1r!
1h!
1\!
1O!
1H!
12!
0(!
1w
0$!
1B!
1'!
z/
z0
z1
z2
z3
z4
z5
z6
z7
z8
z9
z:
z;
z<
z=
z>
0?
0r"
1j"
1n
1^"
1m
1l
1Y"
1V"
1k
1L"
1j
1i
1h
1g
1f
16"
1,"
1+"
1e
1d
1c
1b
1a
1{!
1u!
1`
1k!
1_
1d!
1]!
1W!
1^
1]
1\
1[
1Z
1Y
1X
1W
0F!
00!
0G!
01!
0.
#100000
b100010000000000 "
b100010010000000 "
b100000010000000 "
1$
0!
1w$
0t$
1p$
1o
0U
0V
1@
1t
#110000
1!
1U
1V
0@
1<#
07#
1:#
13#
1p"
1E"
1P!
1y
0x
0u
1r
1q"
0F"
0i"
0]"
0U"
0B"
0<"
00"
0("
0z!
0r!
0h!
0\!
0O!
0H!
0?!
02!
0!!
1(!
0w
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
1r"
0d"
0Q"
0H"
0G"
0`!
0Q!
0;!
0:!
0{
0z
0T
0S
0R
0Q
0P
0O
0N
0j"
0n
0^"
0m
0l
0Y"
0V"
0k
0L"
0j
0i
0h
0g
0f
06"
0,"
0+"
0e
0d
0c
0b
0a
0{!
0u!
0`
0k!
0_
0d!
0]!
0W!
0^
0]
0\
0[
0Z
0C!
0@!
0Y
0X
0W
0)!
1F!
10!
1L
0e"
0J"
1R"
0i!
0S!
0=!
1R!
1<!
0|
1I"
02"
11"
0}!
1|!
1a!
1G!
11!
1.
0M
0f"
0K"
0S"
0j!
0T!
0>!
0H
0G
0K
03"
0J
0~!
0I
0b!
1?!
1:!
1!!
1z
1<
1>
1C!
1@!
1>!
1)!
1|
#120000
0$
0!
0o
0U
0V
1@
0t
#130000
1!
1U
1V
0@
0<#
1;#
1J#
1L#
0P!
1}
1x
1v
0R!
0>!
0<!
0|
1s"
0r"
1w
1H
1G
1h"
1c"
1T"
1O"
1;"
19"
1'"
1%"
1x!
1n!
1c!
1Z!
1K!
16!
1-
0.
#140000
0!
0U
0V
1@
#150000
1!
1U
1V
0@
1<#
1[$
1]$
1!#
0p"
0}
0x
1u
0s
0r
1p
0q"
0(!
1-!
1%
1?
0s"
1o"
0h"
0c"
1\"
0T"
0O"
1A"
0;"
09"
1/"
0'"
0%"
1y!
0x!
0n!
1g!
0c!
0Z!
1N!
0F!
19!
00!
1i"
1T
0o"
1U"
1Q"
0\"
1H"
1<"
0A"
1("
1R
0/"
1r!
1P
0y!
1`!
1\!
0g!
1Q!
1H!
0G!
1;!
12!
01!
0-
1/
11
13
15
17
19
1;
1=
1j"
1n
1M
0i"
0T
1Y"
1V"
1k
1S"
0U"
0Q"
1K
1g
1f
0H"
0<"
1,"
1+"
1e
1d
1J
0("
0R
1{!
1u!
1`
1I
0r!
0P
1b!
1d!
1]!
0`!
0\!
1S!
0H
1[
1Z
0?!
0:!
1=!
0G
1Y
1X
1W
0!!
0z
0/
01
03
05
07
09
0<
0>
0j"
0n
0M
0Y"
0V"
0k
0S"
0K
0g
0f
0,"
0+"
0e
0d
0J
0{!
0u!
0`
0I
0b!
0d!
0]!
1T!
0C!
0@!
0)!
1<!
1|
0=!
1G
1R!
1>!
0S!
1H
0T!
#160000
0!
0U
0V
1@
#170000
1!
1U
1V
0@
0<#
0;#
1;$
0<$
1=$
0>$
0!#
0E"
0y
1x
1s
0p
0v
1L!
0D!
17!
0.!
1i"
1d"
1]"
1U"
1Q"
1H"
1G"
1B"
1<"
10"
1("
1z!
1r!
1h!
1`!
1\!
1O!
1?!
1:!
1!!
1z
1T
1S
1R
1Q
1P
1O
1N
0-!
1M!
0E!
18!
0/!
0%
z/
z0
z1
z2
z3
z4
z5
z6
z7
z8
z9
z:
z;
z<
z=
z>
0?
1j"
1n
1f"
1^"
1m
1l
1Y"
1V"
1k
1S"
1K
1K"
1L"
1j
1i
1h
1g
1f
16"
1,"
1+"
1e
1d
1c
1b
1a
1{!
1u!
1`
1k!
1_
1b!
1d!
1]!
1W!
1^
1]
1\
1C!
1@!
0R!
0>!
1)!
0<!
0|
1M
13"
1J
1~!
1I
1j!
1T!
1S!
0H
1=!
0G
0a!
0T!
1>!
1i!
0b!
0|!
0j!
1}!
0I
01"
0~!
12"
0J
0I"
03"
1J"
0K
0R"
0K"
1e"
0S"
0L
0f"
0M
#180000
b110000010000000 "
b110000000000000 "
1$
0!
0w$
1q$
1o
0U
0V
1@
1t
#190000
1!
1U
1V
0@
1<#
14#
0:#
1p"
1E"
1P!
1y
0x
0u
1r
1q"
1F"
0i"
0d"
0]"
0U"
0Q"
0H"
0G"
0B"
0<"
00"
0("
0z!
0r!
0h!
0`!
0\!
0O!
0?!
0:!
0!!
0z
0T
0S
0R
0Q
0P
0O
0N
1(!
0w
0/
00
01
02
03
04
05
06
07
08
09
0:
1;
0<
1=
0>
1r"
1d"
1Q"
1H"
1G"
1`!
0Q!
0;!
1:!
1{
1z
1T
1S
1R
1Q
1P
1O
1N
0j"
0n
1L
1f"
0^"
0m
0l
0Y"
0V"
0k
0e"
1S"
0J"
1K
1R"
1K"
0L"
0j
0i
0h
0g
0f
06"
0,"
0+"
0e
0d
0c
0b
0a
0{!
0u!
0`
0k!
0_
0i!
1b!
0d!
0]!
0W!
0^
0]
0\
0C!
0@!
0>!
0)!
1<!
1|
1M
1I"
13"
02"
1J
11"
1~!
0}!
1I
1|!
1j!
1a!
1T!
0N!
0K!
09!
06!
0S!
1H
0=!
1>!
0<!
0a!
0T!
1Q!
0H!
1N!
1;!
02!
19!
1.
0;
0=
1a!
1T!
0>!
1=!
1i!
0b!
1S!
0H
0[
0Z
0Q!
1H!
0Y
0X
0W
0;!
12!
1;
1=
0i!
1b!
1>!
0|!
0j!
0a!
0T!
0S!
1H
1[
1Z
0=!
1G
1Y
1X
1W
1|!
1j!
1}!
0I
1i!
0b!
1a!
1T!
0>!
0}!
1I
01"
0~!
0|!
0j!
0i!
1b!
11"
1~!
12"
0J
1}!
0I
1|!
1j!
02"
1J
0I"
03"
01"
0~!
0}!
1I
1I"
13"
1J"
0K
12"
0J
11"
1~!
0J"
1K
0R"
0K"
0I"
03"
02"
1J
1R"
1K"
1e"
0S"
1J"
0K
1I"
13"
0e"
1S"
0L
0f"
0R"
0K"
0J"
1K
1L
1f"
0M
1e"
0S"
1R"
1K"
1M
0L
0f"
0e"
1S"
0M
1L
1f"
1M
#200000
b10000000000000 "
b0 "
0$
0!
0q$
0p$
0o
0U
0V
1@
0t
#210000
1!
1U
1V
0@
0<#
1;#
1I#
0J#
1K#
0L#
0P!
1}
1x
1S!
0H
1R!
1>!
1=!
0G
0|
0a!
0T!
0S!
1H
0R!
0>!
1i!
0b!
1a!
1T!
1S!
0H
0|!
0j!
0i!
1b!
0a!
0T!
1}!
0I
1|!
1j!
1i!
0b!
01"
0~!
0}!
1I
0|!
0j!
12"
0J
11"
1~!
1}!
0I
0I"
03"
02"
1J
01"
0~!
1J"
0K
1I"
13"
12"
0J
0R"
0K"
0J"
1K
0I"
03"
1e"
0S"
1R"
1K"
1J"
0K
0L
0f"
0e"
1S"
0R"
0K"
0M
1L
1f"
1e"
0S"
1M
0L
0f"
0M
#220000
0!
0U
0V
1@
#230000
1!
1U
1V
0@
1<#
0[$
0]$
1!#
0p"
0}
0x
1u
0s
0r
1p
0q"
0(!
1w
1-!
1%
1?
0r"
0N!
09!
1Q!
0H!
1;!
02!
0.
0;
0=
1H
0[
0Z
1G
0Y
0X
0W
#240000
0!
0U
0V
1@
#250000
1!
1U
1V
0@
0<#
0;#
0;$
0=$
0!#
0E"
0y
1x
1s
0p
0L!
07!
1i"
0d"
1]"
1U"
0Q"
0H"
0G"
1B"
1<"
10"
1("
1z!
1r!
1h!
0`!
1\!
0Q!
1O!
1H!
1?!
0;!
0:!
12!
1!!
0z
0T
0S
0R
0Q
0P
0O
0N
0-!
0M!
08!
0%
z/
z0
z1
z2
z3
z4
z5
z6
z7
z8
z9
z:
z;
z<
z=
z>
0?
1j"
1n
1L
1f"
1^"
1m
1l
1Y"
1V"
1k
0e"
1S"
0J"
1K
1R"
1K"
1L"
1j
1i
1h
1g
1f
16"
1,"
1+"
1e
1d
1c
1b
1a
1{!
1u!
1`
1k!
1_
0i!
1b!
1d!
1]!
0H
1W!
1^
1]
1\
1[
1Z
1C!
1@!
0G
1R!
1>!
1Y
1X
1W
1)!
1<!
1|
1M
1I"
13"
02"
1J
11"
1~!
0}!
1I
1|!
1j!
1a!
1T!
0M
0f"
0K"
0S"
0j!
0S!
1H
0=!
1G
0K
03"
0J
0~!
0I
0b!
0T!
0>!
#260000
0!
0U
0V
1@
#270000
