#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Nov  4 19:58:35 2023
# Process ID: 15108
# Current directory: C:/SPB_Data/ELEN90096-Group-2/project_1/project_1.runs/design_1_srcnn_0_0_synth_1
# Command line: vivado.exe -log design_1_srcnn_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_srcnn_0_0.tcl
# Log file: C:/SPB_Data/ELEN90096-Group-2/project_1/project_1.runs/design_1_srcnn_0_0_synth_1/design_1_srcnn_0_0.vds
# Journal file: C:/SPB_Data/ELEN90096-Group-2/project_1/project_1.runs/design_1_srcnn_0_0_synth_1\vivado.jou
# Running On: 400p1t176rg0516, OS: Windows, CPU Frequency: 3000 MHz, CPU Physical cores: 8, Host memory: 16943 MB
#-----------------------------------------------------------
source design_1_srcnn_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 430.613 ; gain = 163.090
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rpais/Desktop/export'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_srcnn_0_0
Command: synth_design -top design_1_srcnn_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17760
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1845.805 ; gain = 363.234
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_srcnn_0_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_srcnn_0_0/synth/design_1_srcnn_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'srcnn' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv1.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_AUTbkb' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_AUTbkb.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_AUTbkb.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_AUTbkb.v:40]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_AUTbkb' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_AUTbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEeOg' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv1_p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEeOg.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv1_p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEeOg.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv1_p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEeOg.v:40]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEeOg' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv1_p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEeOg.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_AUTg8j' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_AUTg8j.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_AUTg8j.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_AUTg8j.v:41]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_AUTg8j' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_AUTg8j.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_Pipeline_OUT_ROW_COL' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mux_2_1_16_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mux_2_1_16_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mux_2_1_16_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mux_2_1_16_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mux_3_2_16_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mux_3_2_16_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mux_3_2_16_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mux_3_2_16_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_2ns_8ns_9_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mul_2ns_8ns_9_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_2ns_8ns_9_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mul_2ns_8ns_9_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_urem_9ns_8ns_9_13_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_8ns_9_13_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'srcnn_urem_9ns_8ns_9_13_1_divider' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_8ns_9_13_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_urem_9ns_8ns_9_13_1_divider' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_8ns_9_13_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_urem_9ns_8ns_9_13_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_8ns_9_13_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_4ns_8ns_11_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mul_4ns_8ns_11_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_4ns_8ns_11_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mul_4ns_8ns_11_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_urem_8ns_8ns_8_12_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_8ns_8ns_8_12_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'srcnn_urem_8ns_8ns_8_12_1_divider' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_8ns_8ns_8_12_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_urem_8ns_8ns_8_12_1_divider' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_8ns_8ns_8_12_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_urem_8ns_8ns_8_12_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_8ns_8ns_8_12_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_8ns_10ns_17_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mul_8ns_10ns_17_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_8ns_10ns_17_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mul_8ns_10ns_17_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_9ns_11ns_19_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mul_9ns_11ns_19_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_9ns_11ns_19_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mul_9ns_11ns_19_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_5ns_8ns_11_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mul_5ns_8ns_11_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_5ns_8ns_11_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mul_5ns_8ns_11_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_16s_16s_32_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mul_16s_16s_32_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_16s_16s_32_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mul_16s_16s_32_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mac_muladd_16s_16s_32s_33_4_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mac_muladd_16s_16s_32s_33_4_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mac_muladd_16s_16s_33s_33_4_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mac_muladd_16s_16s_33s_33_4_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'srcnn_flow_control_loop_pipe_sequential_init' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_flow_control_loop_pipe_sequential_init' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_Pipeline_OUT_ROW_COL' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_Pipeline_RELU' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv1_Pipeline_RELU.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_Pipeline_RELU' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv1_Pipeline_RELU.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_Pipeline_3' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv1_Pipeline_3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_Pipeline_3' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv1_Pipeline_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_Pipeline_RELU7' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv1_Pipeline_RELU7.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_Pipeline_RELU7' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv1_Pipeline_RELU7.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_Pipeline_5' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv1_Pipeline_5.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_Pipeline_5' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv1_Pipeline_5.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_Pipeline_BW' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv1_Pipeline_BW.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_Pipeline_BW' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv1_Pipeline_BW.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_Pipeline_BW8' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv1_Pipeline_BW8.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_Pipeline_BW8' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv1_Pipeline_BW8.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_64s_8ns_64_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mul_64s_8ns_64_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_64s_8ns_64_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mul_64s_8ns_64_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_urem_9ns_8ns_9_13_seq_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_8ns_9_13_seq_1.v:83]
INFO: [Synth 8-6157] synthesizing module 'srcnn_urem_9ns_8ns_9_13_seq_1_divseq' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_8ns_9_13_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_urem_9ns_8ns_9_13_seq_1_divseq' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_8ns_9_13_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_urem_9ns_8ns_9_13_seq_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_8ns_9_13_seq_1.v:83]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_6ns_9ns_14_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mul_6ns_9ns_14_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_6ns_9ns_14_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mul_6ns_9ns_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_6ns_18ns_23_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mul_6ns_18ns_23_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_6ns_18ns_23_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mul_6ns_18ns_23_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv1.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv2.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs.v:31]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_weight_buffer_RAM_AUTO_1R1W' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv2_weight_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv2_weight_buffer_RAM_AUTO_1R1W.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv2_weight_buffer_RAM_AUTO_1R1W.v:31]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_weight_buffer_RAM_AUTO_1R1W' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv2_weight_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_RAM_T2P_sc4' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_RAM_T2P_sc4.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_RAM_T2P_sc4.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_RAM_T2P_sc4.v:41]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_RAM_T2P_sc4' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_RAM_T2P_sc4.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_load_input_buffer_c2' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_load_input_buffer_c2.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_load_input_buffer_c2_Pipeline_BH' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_load_input_buffer_c2_Pipeline_BH.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_7ns_18ns_24_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mul_7ns_18ns_24_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_7ns_18ns_24_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mul_7ns_18ns_24_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_8ns_7ns_14_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mul_8ns_7ns_14_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_8ns_7ns_14_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mul_8ns_7ns_14_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_load_input_buffer_c2_Pipeline_BH' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_load_input_buffer_c2_Pipeline_BH.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_load_input_buffer_c2' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_load_input_buffer_c2.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_LOAD_WEIGHTS_L' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv2_Pipeline_LOAD_WEIGHTS_L.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_LOAD_WEIGHTS_L' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv2_Pipeline_LOAD_WEIGHTS_L.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_OUT_ROW_COL' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv2_Pipeline_OUT_ROW_COL.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_urem_8ns_7ns_8_12_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_8ns_7ns_8_12_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'srcnn_urem_8ns_7ns_8_12_1_divider' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_8ns_7ns_8_12_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_urem_8ns_7ns_8_12_1_divider' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_8ns_7ns_8_12_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_urem_8ns_7ns_8_12_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_8ns_7ns_8_12_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'srcnn_urem_9ns_7ns_9_13_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_7ns_9_13_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'srcnn_urem_9ns_7ns_9_13_1_divider' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_7ns_9_13_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_urem_9ns_7ns_9_13_1_divider' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_7ns_9_13_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_urem_9ns_7ns_9_13_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_7ns_9_13_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_7s_7ns_10_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mul_7s_7ns_10_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_7s_7ns_10_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mul_7s_7ns_10_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_8ns_7ns_13_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mul_8ns_7ns_13_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_8ns_7ns_13_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mul_8ns_7ns_13_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mux_5_3_16_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mux_5_3_16_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mux_5_3_16_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mux_5_3_16_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mux_5_3_32_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mux_5_3_32_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mux_5_3_32_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mux_5_3_32_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_16s_16s_31_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mul_16s_16s_31_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_16s_16s_31_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mul_16s_16s_31_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_OUT_ROW_COL' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv2_Pipeline_OUT_ROW_COL.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_RELU' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv2_Pipeline_RELU.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_RELU' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv2_Pipeline_RELU.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_4' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv2_Pipeline_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_4' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv2_Pipeline_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_RELU4' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv2_Pipeline_RELU4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_RELU4' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv2_Pipeline_RELU4.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_6' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv2_Pipeline_6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_6' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv2_Pipeline_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_BW' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv2_Pipeline_BW.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_BW' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv2_Pipeline_BW.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_BW5' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv2_Pipeline_BW5.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_BW5' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv2_Pipeline_BW5.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_BW6' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv2_Pipeline_BW6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_BW6' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv2_Pipeline_BW6.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_5ns_19ns_23_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mul_5ns_19ns_23_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_5ns_19ns_23_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mul_5ns_19ns_23_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv2.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv3.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTOxdS' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTOxdS.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTOxdS.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTOxdS.v:41]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTOxdS' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTOxdS.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W.v:40]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_RAM_T2P_zec' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_RAM_T2P_zec.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_RAM_T2P_zec.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_RAM_T2P_zec.v:41]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_RAM_T2P_zec' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_RAM_T2P_zec.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_load_input_buffer_c3' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_load_input_buffer_c3.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_6ns_19ns_24_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mul_6ns_19ns_24_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_6ns_19ns_24_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mul_6ns_19ns_24_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_load_input_buffer_c3' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_load_input_buffer_c3.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_WEIGHTI_WEIGHTK_L' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv3_Pipeline_WEIGHTI_WEIGHTK_L.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_WEIGHTI_WEIGHTK_L' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv3_Pipeline_WEIGHTI_WEIGHTK_L.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_IN_ROW_COL' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv3_Pipeline_IN_ROW_COL.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_32s_16s_47_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mul_32s_16s_47_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_32s_16s_47_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mul_32s_16s_47_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mux_2_1_32_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mux_2_1_32_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mux_2_1_32_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mux_2_1_32_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_6ns_6ns_11_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mul_6ns_6ns_11_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_6ns_6ns_11_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mul_6ns_6ns_11_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_urem_9ns_9ns_9_13_1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'srcnn_urem_9ns_9ns_9_13_1_divider' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_urem_9ns_9ns_9_13_1_divider' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_urem_9ns_9ns_9_13_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:68]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_IN_ROW_COL' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv3_Pipeline_IN_ROW_COL.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_RELU' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv3_Pipeline_RELU.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_RELU' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv3_Pipeline_RELU.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_4' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv3_Pipeline_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_4' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv3_Pipeline_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_RELU1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv3_Pipeline_RELU1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_RELU1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv3_Pipeline_RELU1.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_6' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv3_Pipeline_6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_6' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv3_Pipeline_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_CLEARW' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv3_Pipeline_CLEARW.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_CLEARW' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv3_Pipeline_CLEARW.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_CLEARW2' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv3_Pipeline_CLEARW2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_CLEARW2' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv3_Pipeline_CLEARW2.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_CLEARW3' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv3_Pipeline_CLEARW3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_CLEARW3' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv3_Pipeline_CLEARW3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv3.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_control_s_axi' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_control_s_axi.v:295]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_control_s_axi' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_store' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_gmem_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_fifo' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_srl' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_srl' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_fifo' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_srl__parameterized0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_srl__parameterized0' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized0' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_mem' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_gmem_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_mem' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_gmem_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized2' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_srl__parameterized1' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_srl__parameterized1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized2' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized3' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_srl__parameterized2' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_srl__parameterized2' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized3' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_store' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_gmem_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_load' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_gmem_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized4' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_srl__parameterized3' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_srl__parameterized3' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized4' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized5' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_mem__parameterized0' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_gmem_m_axi.v:2700]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_mem__parameterized0' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_gmem_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized5' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_load' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_gmem_m_axi.v:329]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_reg_slice' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_gmem_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_burst_converter' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_gmem_m_axi.v:1867]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_srl__parameterized4' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_gmem_m_axi.v:2646]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_gmem_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_gmem_m_axi.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_gmem_m_axi.v:1539]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_i1_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_i1_m_axi.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_i1_m_axi.v:1539]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_i2_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_i2_m_axi.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_i2_m_axi.v:1539]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_i3_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_i3_m_axi.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_i3_m_axi.v:1539]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_o_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_o_m_axi.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_o_m_axi.v:1539]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_w1_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_w1_m_axi.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_w1_m_axi.v:1539]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_w2_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_w2_m_axi.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_w2_m_axi.v:1539]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_w3_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_w3_m_axi.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_w3_m_axi.v:1539]
WARNING: [Synth 8-6014] Unused sequential element loop[8].divisor_tmp_reg[9] was removed.  [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_8ns_9_13_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_8ns_9_13_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element loop[7].divisor_tmp_reg[8] was removed.  [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_8ns_8ns_8_12_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_8ns_8ns_8_12_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_8ns_9_13_seq_1.v:149]
WARNING: [Synth 8-6014] Unused sequential element loop[7].divisor_tmp_reg[8] was removed.  [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_8ns_7ns_8_12_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_8ns_7ns_8_12_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element loop[8].divisor_tmp_reg[9] was removed.  [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_7ns_9_13_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_7ns_9_13_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element loop[8].divisor_tmp_reg[9] was removed.  [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_control_s_axi.v:422]
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module srcnn_w3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module srcnn_w3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module srcnn_w3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module srcnn_w3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module srcnn_w3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module srcnn_w3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module srcnn_w3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module srcnn_w3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_w3_m_axi_srl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_w3_m_axi_srl__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module srcnn_w2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module srcnn_w2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module srcnn_w2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module srcnn_w2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module srcnn_w2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module srcnn_w2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module srcnn_w2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module srcnn_w2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_w2_m_axi_srl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_w2_m_axi_srl__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module srcnn_w1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module srcnn_w1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module srcnn_w1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module srcnn_w1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module srcnn_w1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module srcnn_w1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module srcnn_w1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module srcnn_w1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_w1_m_axi_srl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_w1_m_axi_srl__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module srcnn_o_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module srcnn_o_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module srcnn_o_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module srcnn_o_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module srcnn_o_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module srcnn_o_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module srcnn_o_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module srcnn_o_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_o_m_axi_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_o_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module srcnn_i3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module srcnn_i3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module srcnn_i3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module srcnn_i3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module srcnn_i3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module srcnn_i3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module srcnn_i3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module srcnn_i3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_i3_m_axi_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_i3_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module srcnn_i2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module srcnn_i2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module srcnn_i2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module srcnn_i2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module srcnn_i2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module srcnn_i2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module srcnn_i2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module srcnn_i2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_i2_m_axi_srl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_i2_m_axi_srl__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module srcnn_i1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module srcnn_i1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module srcnn_i1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module srcnn_i1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module srcnn_i1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module srcnn_i1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module srcnn_i1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module srcnn_i1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_i1_m_axi_srl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_i1_m_axi_srl__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module srcnn_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module srcnn_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module srcnn_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module srcnn_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module srcnn_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module srcnn_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module srcnn_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module srcnn_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_gmem_m_axi_srl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_gmem_m_axi_srl__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_o_AWREADY in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_o_ARREADY in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_o_RVALID in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_o_RDATA[31] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_o_RDATA[30] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_o_RDATA[29] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_o_RDATA[28] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_o_RDATA[27] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_o_RDATA[26] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_o_RDATA[25] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_o_RDATA[24] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_o_RDATA[23] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_o_RDATA[22] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_o_RDATA[21] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_o_RDATA[20] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_o_RDATA[19] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_o_RDATA[18] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_o_RDATA[17] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_o_RDATA[16] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_o_RDATA[15] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 2556.531 ; gain = 1073.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 2556.531 ; gain = 1073.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 2556.531 ; gain = 1073.961
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2572.434 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_srcnn_0_0/constraints/srcnn_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3162.488 ; gain = 32.172
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_srcnn_0_0/constraints/srcnn_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/SPB_Data/ELEN90096-Group-2/project_1/project_1.runs/design_1_srcnn_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/SPB_Data/ELEN90096-Group-2/project_1/project_1.runs/design_1_srcnn_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 3162.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3432.914 ; gain = 270.426
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:33 ; elapsed = 00:01:36 . Memory (MB): peak = 3432.914 ; gain = 1950.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:33 ; elapsed = 00:01:36 . Memory (MB): peak = 3432.914 ; gain = 1950.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/SPB_Data/ELEN90096-Group-2/project_1/project_1.runs/design_1_srcnn_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:33 ; elapsed = 00:01:36 . Memory (MB): peak = 3432.914 ; gain = 1950.344
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_8ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_8ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_8ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_8ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_8ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_8ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_8ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_8ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '8' to '7' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_8ns_8ns_8_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '8' to '7' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_8ns_8ns_8_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '8' to '7' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_8ns_8ns_8_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '8' to '7' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_8ns_8ns_8_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '8' to '7' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_8ns_8ns_8_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '8' to '7' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_8ns_8ns_8_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '8' to '7' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_8ns_8ns_8_12_1.v:51]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln140_reg_2377_reg' and it is trimmed from '9' to '7' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv1.v:2312]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln75_reg_2455_reg' and it is trimmed from '9' to '7' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv1.v:2319]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln99_1_reg_2165_reg' and it is trimmed from '64' to '11' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_conv1.v:2265]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'p_cast2_reg_5037_reg' and it is trimmed from '14' to '13' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_load_input_buffer_c2_Pipeline_BH.v:2933]
WARNING: [Synth 8-3936] Found unconnected internal register 'empty_reg_4978_reg' and it is trimmed from '14' to '13' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_load_input_buffer_c2_Pipeline_BH.v:2326]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '8' to '7' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_8ns_7ns_8_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '8' to '7' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_8ns_7ns_8_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '8' to '7' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_8ns_7ns_8_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '8' to '7' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_8ns_7ns_8_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '8' to '7' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_8ns_7ns_8_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '8' to '7' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_8ns_7ns_8_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '8' to '7' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_8ns_7ns_8_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_7ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_7ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_7ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_7ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_7ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_7ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_7ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_7ns_9_13_1.v:51]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:51]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'srcnn_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'srcnn_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_gmem_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_i1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_i1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_i1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_i1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_i2_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_i2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_i2_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_i2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_i3_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_i3_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_i3_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_i3_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_o_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_o_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_o_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_o_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_w1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_w1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_w1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_w1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_w2_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_w2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_w2_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_w2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_w3_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_w3_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_w3_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_w3_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_AUTbkb:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_AUTg8j:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_AUTg8j:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_AUTg8j:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_AUTg8j:/ram_reg"
INFO: [Synth 8-3971] The signal "srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_AUTg8j:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6793] RAM ("srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs:/ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEibs:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "srcnn_conv2_weight_buffer_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "srcnn_conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_RAM_T2P_sc4:/ram_reg"
INFO: [Synth 8-3971] The signal "srcnn_conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_RAM_T2P_sc4:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTOxdS:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTOxdS:/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 3 because memory depth for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTOxdS:/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTOxdS:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTOxdS:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTOxdS:/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 2 because memory depth for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTOxdS:/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTOxdS:/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTOxdS:/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 5 and width 4 for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTOxdS:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 1 for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTOxdS:/ram_reg"
INFO: [Synth 8-3971] The signal "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTOxdS:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_RAM_T2P_zec:/ram_reg"
INFO: [Synth 8-3971] The signal "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_RAM_T2P_zec:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'srcnn_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'srcnn_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_gmem_m_axi_mem:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_gmem_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "srcnn_i1_m_axi_mem:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "srcnn_i1_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_i1_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_i1_m_axi_mem__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_i1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_i1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_i1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_i1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "srcnn_i2_m_axi_mem:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "srcnn_i2_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_i2_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_i2_m_axi_mem__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_i2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_i2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_i2_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_i2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "srcnn_i3_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_i3_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_i3_m_axi_mem__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_i3_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_i3_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_i3_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_i3_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "srcnn_o_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_o_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_o_m_axi_mem__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_o_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_o_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_o_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_o_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "srcnn_w1_m_axi_mem:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "srcnn_w1_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_w1_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_w1_m_axi_mem__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_w1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_w1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_w1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_w1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "srcnn_w2_m_axi_mem:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "srcnn_w2_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_w2_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_w2_m_axi_mem__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_w2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_w2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_w2_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_w2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "srcnn_w3_m_axi_mem:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "srcnn_w3_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_w3_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_w3_m_axi_mem__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_w3_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_w3_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_w3_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_w3_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:06 ; elapsed = 00:02:12 . Memory (MB): peak = 3432.914 ; gain = 1950.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 51    
	   3 Input   64 Bit       Adders := 2     
	   2 Input   52 Bit       Adders := 16    
	   2 Input   47 Bit       Adders := 47    
	   3 Input   42 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 48    
	   2 Input   31 Bit       Adders := 4     
	   3 Input   20 Bit       Adders := 5     
	   3 Input   19 Bit       Adders := 2     
	   3 Input   18 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 171   
	   2 Input   15 Bit       Adders := 3     
	   2 Input   14 Bit       Adders := 12    
	   2 Input   13 Bit       Adders := 65    
	   2 Input   12 Bit       Adders := 30    
	   2 Input   11 Bit       Adders := 12    
	   3 Input   10 Bit       Adders := 133   
	   2 Input   10 Bit       Adders := 57    
	   2 Input    9 Bit       Adders := 227   
	   3 Input    9 Bit       Adders := 33    
	   2 Input    8 Bit       Adders := 95    
	   4 Input    7 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 17    
	   3 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 15    
	   3 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 140   
	   2 Input    4 Bit       Adders := 125   
	   2 Input    3 Bit       Adders := 71    
	   3 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 44    
	   3 Input    2 Bit       Adders := 5     
	   2 Input    1 Bit       Adders := 5     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      3 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	              149 Bit    Registers := 1     
	               96 Bit    Registers := 48    
	               72 Bit    Registers := 24    
	               64 Bit    Registers := 107   
	               63 Bit    Registers := 5     
	               62 Bit    Registers := 4     
	               52 Bit    Registers := 16    
	               51 Bit    Registers := 1     
	               47 Bit    Registers := 30    
	               37 Bit    Registers := 9     
	               36 Bit    Registers := 2     
	               34 Bit    Registers := 9     
	               33 Bit    Registers := 16    
	               32 Bit    Registers := 192   
	               31 Bit    Registers := 6     
	               22 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 224   
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 369   
	               15 Bit    Registers := 148   
	               14 Bit    Registers := 19    
	               13 Bit    Registers := 111   
	               12 Bit    Registers := 30    
	               11 Bit    Registers := 16    
	               10 Bit    Registers := 68    
	                9 Bit    Registers := 311   
	                8 Bit    Registers := 397   
	                7 Bit    Registers := 95    
	                6 Bit    Registers := 14    
	                5 Bit    Registers := 69    
	                4 Bit    Registers := 118   
	                3 Bit    Registers := 56    
	                2 Bit    Registers := 106   
	                1 Bit    Registers := 854   
+---Multipliers : 
	               9x64  Multipliers := 1     
	              16x32  Multipliers := 5     
+---RAMs : 
	            1170K Bit	(37440 X 32 bit)          RAMs := 2     
	             240K Bit	(15360 X 16 bit)          RAMs := 2     
	             135K Bit	(4095 X 34 bit)          RAMs := 7     
	             102K Bit	(6528 X 16 bit)          RAMs := 10    
	              31K Bit	(2024 X 16 bit)          RAMs := 3     
	              20K Bit	(640 X 32 bit)          RAMs := 2     
	              19K Bit	(612 X 32 bit)          RAMs := 5     
	              12K Bit	(800 X 16 bit)          RAMs := 1     
	               8K Bit	(511 X 18 bit)          RAMs := 5     
	               8K Bit	(255 X 36 bit)          RAMs := 2     
	               8K Bit	(255 X 34 bit)          RAMs := 1     
	               4K Bit	(256 X 16 bit)          RAMs := 1     
	              567 Bit	(63 X 9 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  256 Bit        Muxes := 4     
	   2 Input  255 Bit        Muxes := 2     
	   2 Input  254 Bit        Muxes := 2     
	   2 Input  253 Bit        Muxes := 2     
	   2 Input  252 Bit        Muxes := 2     
	   2 Input  251 Bit        Muxes := 2     
	   2 Input  250 Bit        Muxes := 2     
	   2 Input  249 Bit        Muxes := 2     
	   2 Input  248 Bit        Muxes := 2     
	   2 Input  247 Bit        Muxes := 2     
	   2 Input  246 Bit        Muxes := 2     
	   2 Input  245 Bit        Muxes := 2     
	   2 Input  244 Bit        Muxes := 2     
	   2 Input  243 Bit        Muxes := 2     
	   2 Input  242 Bit        Muxes := 2     
	   2 Input  241 Bit        Muxes := 2     
	   2 Input  240 Bit        Muxes := 2     
	   2 Input  239 Bit        Muxes := 2     
	   2 Input  238 Bit        Muxes := 2     
	   2 Input  237 Bit        Muxes := 2     
	   2 Input  236 Bit        Muxes := 2     
	   2 Input  235 Bit        Muxes := 2     
	   2 Input  234 Bit        Muxes := 2     
	   2 Input  233 Bit        Muxes := 2     
	   2 Input  232 Bit        Muxes := 2     
	   2 Input  231 Bit        Muxes := 2     
	   2 Input  230 Bit        Muxes := 2     
	   2 Input  229 Bit        Muxes := 2     
	   2 Input  228 Bit        Muxes := 2     
	   2 Input  227 Bit        Muxes := 2     
	   2 Input  226 Bit        Muxes := 2     
	   2 Input  225 Bit        Muxes := 2     
	   2 Input  224 Bit        Muxes := 2     
	   2 Input  223 Bit        Muxes := 2     
	   2 Input  222 Bit        Muxes := 2     
	   2 Input  221 Bit        Muxes := 2     
	   2 Input  220 Bit        Muxes := 2     
	   2 Input  219 Bit        Muxes := 2     
	   2 Input  218 Bit        Muxes := 2     
	   2 Input  217 Bit        Muxes := 2     
	   2 Input  216 Bit        Muxes := 2     
	   2 Input  215 Bit        Muxes := 2     
	   2 Input  214 Bit        Muxes := 2     
	   2 Input  213 Bit        Muxes := 2     
	   2 Input  212 Bit        Muxes := 2     
	   2 Input  211 Bit        Muxes := 2     
	   2 Input  210 Bit        Muxes := 2     
	   2 Input  209 Bit        Muxes := 2     
	   2 Input  208 Bit        Muxes := 2     
	   2 Input  207 Bit        Muxes := 2     
	   2 Input  206 Bit        Muxes := 2     
	   2 Input  205 Bit        Muxes := 2     
	   2 Input  204 Bit        Muxes := 2     
	   2 Input  203 Bit        Muxes := 2     
	   2 Input  202 Bit        Muxes := 2     
	   2 Input  201 Bit        Muxes := 2     
	   2 Input  200 Bit        Muxes := 2     
	   2 Input  199 Bit        Muxes := 2     
	   2 Input  198 Bit        Muxes := 2     
	   2 Input  197 Bit        Muxes := 2     
	   2 Input  196 Bit        Muxes := 2     
	   2 Input  195 Bit        Muxes := 2     
	   2 Input  194 Bit        Muxes := 2     
	   2 Input  193 Bit        Muxes := 2     
	   2 Input  192 Bit        Muxes := 2     
	   2 Input  191 Bit        Muxes := 2     
	   2 Input  190 Bit        Muxes := 2     
	   2 Input  189 Bit        Muxes := 2     
	   2 Input  188 Bit        Muxes := 2     
	   2 Input  187 Bit        Muxes := 2     
	   2 Input  186 Bit        Muxes := 2     
	   2 Input  185 Bit        Muxes := 2     
	   2 Input  184 Bit        Muxes := 2     
	   2 Input  183 Bit        Muxes := 2     
	   2 Input  182 Bit        Muxes := 2     
	   2 Input  181 Bit        Muxes := 2     
	   2 Input  180 Bit        Muxes := 2     
	   2 Input  179 Bit        Muxes := 2     
	   2 Input  178 Bit        Muxes := 2     
	   2 Input  177 Bit        Muxes := 2     
	   2 Input  176 Bit        Muxes := 2     
	   2 Input  175 Bit        Muxes := 2     
	   2 Input  174 Bit        Muxes := 2     
	   2 Input  173 Bit        Muxes := 2     
	   2 Input  172 Bit        Muxes := 2     
	   2 Input  171 Bit        Muxes := 2     
	   2 Input  170 Bit        Muxes := 2     
	   2 Input  169 Bit        Muxes := 2     
	   2 Input  168 Bit        Muxes := 2     
	   2 Input  167 Bit        Muxes := 2     
	   2 Input  166 Bit        Muxes := 2     
	   2 Input  165 Bit        Muxes := 2     
	   2 Input  164 Bit        Muxes := 2     
	   2 Input  163 Bit        Muxes := 2     
	   2 Input  162 Bit        Muxes := 2     
	   2 Input  161 Bit        Muxes := 2     
	   2 Input  160 Bit        Muxes := 2     
	   2 Input  159 Bit        Muxes := 2     
	   2 Input  158 Bit        Muxes := 2     
	   2 Input  157 Bit        Muxes := 2     
	   2 Input  156 Bit        Muxes := 2     
	   2 Input  155 Bit        Muxes := 2     
	   2 Input  154 Bit        Muxes := 2     
	   2 Input  153 Bit        Muxes := 2     
	   2 Input  152 Bit        Muxes := 2     
	   2 Input  151 Bit        Muxes := 2     
	   2 Input  150 Bit        Muxes := 2     
	   2 Input  149 Bit        Muxes := 3     
	 150 Input  149 Bit        Muxes := 1     
	   3 Input  148 Bit        Muxes := 1     
	   2 Input  148 Bit        Muxes := 2     
	   2 Input  147 Bit        Muxes := 2     
	   2 Input  146 Bit        Muxes := 3     
	   2 Input  145 Bit        Muxes := 3     
	   2 Input  144 Bit        Muxes := 3     
	   2 Input  143 Bit        Muxes := 2     
	   2 Input  142 Bit        Muxes := 2     
	   2 Input  141 Bit        Muxes := 2     
	   2 Input  140 Bit        Muxes := 3     
	   2 Input  139 Bit        Muxes := 2     
	   2 Input  138 Bit        Muxes := 3     
	   3 Input  137 Bit        Muxes := 1     
	   2 Input  137 Bit        Muxes := 2     
	   2 Input  136 Bit        Muxes := 3     
	   2 Input  135 Bit        Muxes := 2     
	   2 Input  134 Bit        Muxes := 2     
	   2 Input  133 Bit        Muxes := 2     
	   2 Input  132 Bit        Muxes := 3     
	   2 Input  131 Bit        Muxes := 2     
	   2 Input  130 Bit        Muxes := 3     
	   2 Input  129 Bit        Muxes := 2     
	   2 Input  128 Bit        Muxes := 3     
	   2 Input  127 Bit        Muxes := 2     
	   2 Input  126 Bit        Muxes := 2     
	   2 Input  125 Bit        Muxes := 2     
	   2 Input  124 Bit        Muxes := 2     
	   2 Input  123 Bit        Muxes := 2     
	   2 Input  122 Bit        Muxes := 2     
	   2 Input  121 Bit        Muxes := 2     
	   2 Input  120 Bit        Muxes := 3     
	   2 Input  119 Bit        Muxes := 2     
	   2 Input  118 Bit        Muxes := 3     
	   2 Input  117 Bit        Muxes := 3     
	   3 Input  116 Bit        Muxes := 1     
	   2 Input  116 Bit        Muxes := 2     
	   2 Input  115 Bit        Muxes := 2     
	   2 Input  114 Bit        Muxes := 2     
	   2 Input  113 Bit        Muxes := 2     
	   2 Input  112 Bit        Muxes := 2     
	   2 Input  111 Bit        Muxes := 2     
	   2 Input  110 Bit        Muxes := 2     
	   2 Input  109 Bit        Muxes := 2     
	   2 Input  108 Bit        Muxes := 2     
	   2 Input  107 Bit        Muxes := 3     
	   3 Input  106 Bit        Muxes := 1     
	   2 Input  106 Bit        Muxes := 2     
	   2 Input  105 Bit        Muxes := 3     
	   2 Input  104 Bit        Muxes := 2     
	   2 Input  103 Bit        Muxes := 3     
	   2 Input  102 Bit        Muxes := 2     
	   2 Input  101 Bit        Muxes := 2     
	   2 Input  100 Bit        Muxes := 2     
	   2 Input   99 Bit        Muxes := 2     
	   2 Input   98 Bit        Muxes := 2     
	   2 Input   97 Bit        Muxes := 2     
	   2 Input   96 Bit        Muxes := 19    
	   2 Input   95 Bit        Muxes := 2     
	   2 Input   94 Bit        Muxes := 2     
	   2 Input   93 Bit        Muxes := 3     
	   2 Input   92 Bit        Muxes := 3     
	   2 Input   91 Bit        Muxes := 3     
	   2 Input   90 Bit        Muxes := 2     
	   2 Input   89 Bit        Muxes := 2     
	   2 Input   88 Bit        Muxes := 2     
	   2 Input   87 Bit        Muxes := 2     
	   2 Input   86 Bit        Muxes := 2     
	   2 Input   85 Bit        Muxes := 2     
	   2 Input   84 Bit        Muxes := 2     
	   2 Input   83 Bit        Muxes := 2     
	   2 Input   82 Bit        Muxes := 2     
	   2 Input   81 Bit        Muxes := 2     
	   2 Input   80 Bit        Muxes := 3     
	   2 Input   79 Bit        Muxes := 2     
	   2 Input   78 Bit        Muxes := 2     
	   2 Input   77 Bit        Muxes := 2     
	   2 Input   76 Bit        Muxes := 2     
	   2 Input   75 Bit        Muxes := 2     
	   2 Input   74 Bit        Muxes := 2     
	   2 Input   73 Bit        Muxes := 2     
	   2 Input   72 Bit        Muxes := 11    
	   2 Input   71 Bit        Muxes := 3     
	   2 Input   70 Bit        Muxes := 2     
	   2 Input   69 Bit        Muxes := 2     
	   2 Input   68 Bit        Muxes := 2     
	   2 Input   67 Bit        Muxes := 2     
	   2 Input   66 Bit        Muxes := 2     
	   2 Input   65 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 84    
	   2 Input   63 Bit        Muxes := 2     
	   2 Input   62 Bit        Muxes := 2     
	   2 Input   61 Bit        Muxes := 2     
	   2 Input   60 Bit        Muxes := 2     
	   2 Input   59 Bit        Muxes := 2     
	   2 Input   58 Bit        Muxes := 3     
	   2 Input   57 Bit        Muxes := 3     
	   2 Input   56 Bit        Muxes := 2     
	   2 Input   55 Bit        Muxes := 2     
	   2 Input   54 Bit        Muxes := 2     
	   2 Input   53 Bit        Muxes := 2     
	   2 Input   52 Bit        Muxes := 18    
	  52 Input   51 Bit        Muxes := 1     
	   2 Input   51 Bit        Muxes := 2     
	   2 Input   50 Bit        Muxes := 3     
	   2 Input   49 Bit        Muxes := 3     
	   2 Input   48 Bit        Muxes := 3     
	   2 Input   47 Bit        Muxes := 4     
	  48 Input   47 Bit        Muxes := 1     
	   2 Input   46 Bit        Muxes := 3     
	   2 Input   45 Bit        Muxes := 2     
	   2 Input   44 Bit        Muxes := 3     
	   2 Input   43 Bit        Muxes := 3     
	   2 Input   42 Bit        Muxes := 3     
	   2 Input   41 Bit        Muxes := 3     
	   2 Input   40 Bit        Muxes := 2     
	   2 Input   39 Bit        Muxes := 2     
	   2 Input   38 Bit        Muxes := 2     
	   2 Input   37 Bit        Muxes := 4     
	  38 Input   37 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 2     
	   3 Input   36 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 4     
	   3 Input   34 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 3     
	   2 Input   33 Bit        Muxes := 11    
	   2 Input   32 Bit        Muxes := 108   
	  18 Input   32 Bit        Muxes := 1     
	  25 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 3     
	   2 Input   30 Bit        Muxes := 2     
	   2 Input   29 Bit        Muxes := 3     
	   2 Input   28 Bit        Muxes := 3     
	   2 Input   27 Bit        Muxes := 5     
	   2 Input   26 Bit        Muxes := 2     
	   2 Input   25 Bit        Muxes := 4     
	   2 Input   24 Bit        Muxes := 3     
	   2 Input   23 Bit        Muxes := 3     
	   2 Input   22 Bit        Muxes := 2     
	   2 Input   21 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 3     
	   2 Input   19 Bit        Muxes := 3     
	  20 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 119   
	   2 Input   15 Bit        Muxes := 5     
	   2 Input   14 Bit        Muxes := 9     
	  15 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 30    
	   2 Input   12 Bit        Muxes := 31    
	   4 Input   12 Bit        Muxes := 16    
	   2 Input   11 Bit        Muxes := 11    
	  48 Input   11 Bit        Muxes := 2     
	   3 Input   11 Bit        Muxes := 1     
	  11 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 60    
	   2 Input    9 Bit        Muxes := 71    
	   2 Input    8 Bit        Muxes := 167   
	   4 Input    8 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 35    
	   2 Input    6 Bit        Muxes := 10    
	   2 Input    5 Bit        Muxes := 138   
	  25 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 112   
	   3 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 67    
	   3 Input    3 Bit        Muxes := 3     
	   5 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 571   
	   5 Input    2 Bit        Muxes := 10    
	   3 Input    2 Bit        Muxes := 129   
	   4 Input    2 Bit        Muxes := 46    
	   2 Input    1 Bit        Muxes := 1129  
	   5 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP trunc_ln54_s_reg_17681_reg, operation Mode is: ((A:0x2e9)*B2)'.
DSP Report: register trunc_ln54_s_reg_17681_reg is absorbed into DSP trunc_ln54_s_reg_17681_reg.
DSP Report: register trunc_ln54_s_reg_17681_reg is absorbed into DSP trunc_ln54_s_reg_17681_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U47/tmp_product is absorbed into DSP trunc_ln54_s_reg_17681_reg.
DSP Report: Generating DSP trunc_ln54_2_reg_17814_reg, operation Mode is: ((A:0x2e9)*B2)'.
DSP Report: register trunc_ln54_2_reg_17814_reg is absorbed into DSP trunc_ln54_2_reg_17814_reg.
DSP Report: register trunc_ln54_2_reg_17814_reg is absorbed into DSP trunc_ln54_2_reg_17814_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U51/tmp_product is absorbed into DSP trunc_ln54_2_reg_17814_reg.
DSP Report: Generating DSP trunc_ln54_4_reg_17419_reg, operation Mode is: ((A:0x2e9)*B2)'.
DSP Report: register trunc_ln54_4_reg_17419_reg is absorbed into DSP trunc_ln54_4_reg_17419_reg.
DSP Report: register trunc_ln54_4_reg_17419_reg is absorbed into DSP trunc_ln54_4_reg_17419_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U37/tmp_product is absorbed into DSP trunc_ln54_4_reg_17419_reg.
DSP Report: Generating DSP mul_9ns_11ns_19_1_1_U66/tmp_product, operation Mode is: (A:0x2e9)*B2.
DSP Report: register mul_9ns_11ns_19_1_1_U66/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U66/tmp_product.
DSP Report: operator mul_9ns_11ns_19_1_1_U66/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U66/tmp_product.
DSP Report: Generating DSP mul_9ns_11ns_19_1_1_U61/tmp_product, operation Mode is: (A:0x2e9)*B2.
DSP Report: register mul_9ns_11ns_19_1_1_U61/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U61/tmp_product.
DSP Report: operator mul_9ns_11ns_19_1_1_U61/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U61/tmp_product.
DSP Report: Generating DSP mul_9ns_11ns_19_1_1_U60/tmp_product, operation Mode is: (A:0x2e9)*B2.
DSP Report: register mul_9ns_11ns_19_1_1_U60/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U60/tmp_product.
DSP Report: operator mul_9ns_11ns_19_1_1_U60/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U60/tmp_product.
DSP Report: Generating DSP mul_9ns_11ns_19_1_1_U43/tmp_product, operation Mode is: (A:0x2e9)*B2.
DSP Report: register mul_9ns_11ns_19_1_1_U43/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U43/tmp_product.
DSP Report: operator mul_9ns_11ns_19_1_1_U43/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U43/tmp_product.
DSP Report: Generating DSP mul_9ns_11ns_19_1_1_U40/tmp_product, operation Mode is: (A:0x2e9)*B2.
DSP Report: register mul_9ns_11ns_19_1_1_U40/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U40/tmp_product.
DSP Report: operator mul_9ns_11ns_19_1_1_U40/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U40/tmp_product.
DSP Report: Generating DSP trunc_ln54_1_reg_17367_reg, operation Mode is: ((A:0x175)*B2)'.
DSP Report: register trunc_ln54_1_reg_17367_reg is absorbed into DSP trunc_ln54_1_reg_17367_reg.
DSP Report: register trunc_ln54_1_reg_17367_reg is absorbed into DSP trunc_ln54_1_reg_17367_reg.
DSP Report: operator mul_8ns_10ns_17_1_1_U35/tmp_product is absorbed into DSP trunc_ln54_1_reg_17367_reg.
DSP Report: Generating DSP trunc_ln_reg_17630_reg, operation Mode is: ((A:0x175)*B2)'.
DSP Report: register trunc_ln_reg_17630_reg is absorbed into DSP trunc_ln_reg_17630_reg.
DSP Report: register trunc_ln_reg_17630_reg is absorbed into DSP trunc_ln_reg_17630_reg.
DSP Report: operator mul_8ns_10ns_17_1_1_U45/tmp_product is absorbed into DSP trunc_ln_reg_17630_reg.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/w3_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/w3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/w3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "inst/w3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module srcnn_w3_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module srcnn_w3_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module srcnn_w3_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module srcnn_w3_m_axi.
DSP Report: Generating DSP trunc_ln54_5_reg_17901_reg, operation Mode is: ((A:0x2e9)*B2)'.
DSP Report: register trunc_ln54_5_reg_17901_reg is absorbed into DSP trunc_ln54_5_reg_17901_reg.
DSP Report: register trunc_ln54_5_reg_17901_reg is absorbed into DSP trunc_ln54_5_reg_17901_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U52/tmp_product is absorbed into DSP trunc_ln54_5_reg_17901_reg.
DSP Report: Generating DSP mul_ln39_reg_21411_reg, operation Mode is: ((A:0x58)*B)'.
DSP Report: register mul_ln39_reg_21411_reg is absorbed into DSP mul_ln39_reg_21411_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U78/tmp_product is absorbed into DSP mul_ln39_reg_21411_reg.
DSP Report: Generating DSP mul_ln54_250_reg_21270_reg, operation Mode is: ((A:0x58)*B)'.
DSP Report: register mul_ln54_250_reg_21270_reg is absorbed into DSP mul_ln54_250_reg_21270_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U77/tmp_product is absorbed into DSP mul_ln54_250_reg_21270_reg.
DSP Report: Generating DSP mul_ln54_249_reg_20676_reg, operation Mode is: ((A:0x58)*B)'.
DSP Report: register mul_ln54_249_reg_20676_reg is absorbed into DSP mul_ln54_249_reg_20676_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U73/tmp_product is absorbed into DSP mul_ln54_249_reg_20676_reg.
DSP Report: Generating DSP mul_ln54_247_reg_19503_reg, operation Mode is: ((A:0x58)*B)'.
DSP Report: register mul_ln54_247_reg_19503_reg is absorbed into DSP mul_ln54_247_reg_19503_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U65/tmp_product is absorbed into DSP mul_ln54_247_reg_19503_reg.
DSP Report: Generating DSP mul_ln54_246_reg_18666_reg, operation Mode is: ((A:0x58)*B)'.
DSP Report: register mul_ln54_246_reg_18666_reg is absorbed into DSP mul_ln54_246_reg_18666_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U59/tmp_product is absorbed into DSP mul_ln54_246_reg_18666_reg.
DSP Report: Generating DSP mul_ln54_248_reg_20231_reg, operation Mode is: ((A:0x58)*B)'.
DSP Report: register mul_ln54_248_reg_20231_reg is absorbed into DSP mul_ln54_248_reg_20231_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U70/tmp_product is absorbed into DSP mul_ln54_248_reg_20231_reg.
DSP Report: Generating DSP mul_ln54_243_reg_17302_reg, operation Mode is: ((A:0x58)*B2)'.
DSP Report: register mul_ln54_243_reg_17302_reg is absorbed into DSP mul_ln54_243_reg_17302_reg.
DSP Report: register mul_ln54_243_reg_17302_reg is absorbed into DSP mul_ln54_243_reg_17302_reg.
DSP Report: operator mul_4ns_8ns_11_1_1_U32/tmp_product is absorbed into DSP mul_ln54_243_reg_17302_reg.
DSP Report: Generating DSP mul_ln54_245_reg_17753_reg, operation Mode is: ((A:0x58)*B)'.
DSP Report: register mul_ln54_245_reg_17753_reg is absorbed into DSP mul_ln54_245_reg_17753_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U49/tmp_product is absorbed into DSP mul_ln54_245_reg_17753_reg.
DSP Report: Generating DSP mul_ln54_244_reg_17517_reg, operation Mode is: ((A:0x58)*B)'.
DSP Report: register mul_ln54_244_reg_17517_reg is absorbed into DSP mul_ln54_244_reg_17517_reg.
DSP Report: operator mul_4ns_8ns_11_1_1_U41/tmp_product is absorbed into DSP mul_ln54_244_reg_17517_reg.
DSP Report: Generating DSP add_ln54_314_reg_23508_reg, operation Mode is: (C+((A:0x58)*B)')'.
DSP Report: register add_ln54_314_reg_23508_reg is absorbed into DSP add_ln54_314_reg_23508_reg.
DSP Report: register mul_ln39_reg_21411_reg is absorbed into DSP add_ln54_314_reg_23508_reg.
DSP Report: operator add_ln54_314_fu_14199_p2 is absorbed into DSP add_ln54_314_reg_23508_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U78/tmp_product is absorbed into DSP add_ln54_314_reg_23508_reg.
DSP Report: Generating DSP add_ln54_322_reg_23533_reg, operation Mode is: (C+((A:0x58)*B)')'.
DSP Report: register add_ln54_322_reg_23533_reg is absorbed into DSP add_ln54_322_reg_23533_reg.
DSP Report: register mul_ln54_250_reg_21270_reg is absorbed into DSP add_ln54_322_reg_23533_reg.
DSP Report: operator add_ln54_322_fu_14219_p2 is absorbed into DSP add_ln54_322_reg_23533_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U77/tmp_product is absorbed into DSP add_ln54_322_reg_23533_reg.
DSP Report: Generating DSP add_ln54_323_reg_23538_reg, operation Mode is: (C+((A:0x58)*B)')'.
DSP Report: register add_ln54_323_reg_23538_reg is absorbed into DSP add_ln54_323_reg_23538_reg.
DSP Report: register mul_ln39_reg_21411_reg is absorbed into DSP add_ln54_323_reg_23538_reg.
DSP Report: operator add_ln54_323_fu_14223_p2 is absorbed into DSP add_ln54_323_reg_23538_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U78/tmp_product is absorbed into DSP add_ln54_323_reg_23538_reg.
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/divisor0_reg[0]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/divisor0_reg[1]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/divisor0_reg[2]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/divisor0_reg[3]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/divisor0_reg[4]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/divisor0_reg[5]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/divisor0_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U44/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U44/\divisor0_reg[7] )
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][0]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][0]' (FDRE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][8]' (FDRE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][1]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][1]' (FDRE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][2]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][2]' (FDRE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][3]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][3]' (FDRE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][4]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][4]' (FDRE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][5]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][5]' (FDRE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][6]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][6]' (FDRE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][7]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/divisor0_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U44/\srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][7] )
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[0].divisor_tmp_reg[1][0]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[0].divisor_tmp_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[0].divisor_tmp_reg[1][1]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[0].divisor_tmp_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[0].divisor_tmp_reg[1][2]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[0].divisor_tmp_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[0].divisor_tmp_reg[1][3]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[0].divisor_tmp_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[0].divisor_tmp_reg[1][4]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[0].divisor_tmp_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[0].divisor_tmp_reg[1][5]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[0].divisor_tmp_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[1].divisor_tmp_reg[2][0]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[1].divisor_tmp_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[1].divisor_tmp_reg[2][1]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[1].divisor_tmp_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[1].divisor_tmp_reg[2][2]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[1].divisor_tmp_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[1].divisor_tmp_reg[2][3]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[1].divisor_tmp_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[1].divisor_tmp_reg[2][4]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[1].divisor_tmp_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[1].divisor_tmp_reg[2][5]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[1].divisor_tmp_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[2].divisor_tmp_reg[3][0]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[2].divisor_tmp_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[2].divisor_tmp_reg[3][1]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[2].divisor_tmp_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[2].divisor_tmp_reg[3][2]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[2].divisor_tmp_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[2].divisor_tmp_reg[3][3]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[2].divisor_tmp_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[2].divisor_tmp_reg[3][4]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[2].divisor_tmp_reg[3][6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[2].divisor_tmp_reg[3][5]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[2].divisor_tmp_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[3].divisor_tmp_reg[4][0]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[3].divisor_tmp_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[3].divisor_tmp_reg[4][1]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[3].divisor_tmp_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[3].divisor_tmp_reg[4][2]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[3].divisor_tmp_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[3].divisor_tmp_reg[4][3]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[3].divisor_tmp_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[3].divisor_tmp_reg[4][4]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[3].divisor_tmp_reg[4][6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[3].divisor_tmp_reg[4][5]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[3].divisor_tmp_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[4].divisor_tmp_reg[5][0]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[4].divisor_tmp_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[4].divisor_tmp_reg[5][1]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[4].divisor_tmp_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[4].divisor_tmp_reg[5][2]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[4].divisor_tmp_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[4].divisor_tmp_reg[5][3]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[4].divisor_tmp_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[4].divisor_tmp_reg[5][4]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[4].divisor_tmp_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[4].divisor_tmp_reg[5][5]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[4].divisor_tmp_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[5].divisor_tmp_reg[6][0]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[5].divisor_tmp_reg[6][5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[5].divisor_tmp_reg[6][1]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[5].divisor_tmp_reg[6][5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[5].divisor_tmp_reg[6][2]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[5].divisor_tmp_reg[6][5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[5].divisor_tmp_reg[6][3]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[5].divisor_tmp_reg[6][4]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[5].divisor_tmp_reg[6][4]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[5].divisor_tmp_reg[6][6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[5].divisor_tmp_reg[6][5]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[5].divisor_tmp_reg[6][7]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[6].divisor_tmp_reg[7][0]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[6].divisor_tmp_reg[7][5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[6].divisor_tmp_reg[7][1]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[6].divisor_tmp_reg[7][5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[6].divisor_tmp_reg[7][2]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[6].divisor_tmp_reg[7][5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[6].divisor_tmp_reg[7][3]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[6].divisor_tmp_reg[7][4]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[6].divisor_tmp_reg[7][4]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[6].divisor_tmp_reg[7][6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[6].divisor_tmp_reg[7][5]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[6].divisor_tmp_reg[7][7]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[7].divisor_tmp_reg[8][0]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[7].divisor_tmp_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[7].divisor_tmp_reg[8][1]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[7].divisor_tmp_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[7].divisor_tmp_reg[8][2]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[7].divisor_tmp_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[7].divisor_tmp_reg[8][3]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[7].divisor_tmp_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[7].divisor_tmp_reg[8][4]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[7].divisor_tmp_reg[8][6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[7].divisor_tmp_reg[8][5]' (FDE) to 'urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[7].divisor_tmp_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'empty_263_reg_16958_reg[0]' (FDE) to 'empty_263_reg_16958_reg[4]'
INFO: [Synth 8-3886] merging instance 'empty_263_reg_16958_reg[1]' (FDE) to 'empty_263_reg_16958_reg[5]'
INFO: [Synth 8-3886] merging instance 'empty_263_reg_16958_reg[2]' (FDE) to 'empty_263_reg_16958_reg[3]'
INFO: [Synth 8-3886] merging instance 'empty_353_reg_17188_reg[0]' (FDE) to 'empty_352_reg_17115_reg[0]'
INFO: [Synth 8-3886] merging instance 'empty_353_reg_17188_reg[1]' (FDE) to 'empty_352_reg_17115_reg[1]'
INFO: [Synth 8-3886] merging instance 'empty_353_reg_17188_reg[2]' (FDE) to 'empty_352_reg_17115_reg[2]'
INFO: [Synth 8-3886] merging instance 'empty_263_reg_16958_reg[6]' (FDE) to 'empty_263_reg_16958_reg[4]'
INFO: [Synth 8-3886] merging instance 'empty_263_reg_16958_reg[5]' (FDE) to 'empty_263_reg_16958_reg[7]'
INFO: [Synth 8-3886] merging instance 'empty_263_reg_16958_reg[4]' (FDE) to 'empty_reg_16885_reg[0]'
INFO: [Synth 8-3886] merging instance 'empty_263_reg_16958_reg[3]' (FDE) to 'empty_reg_16885_reg[8]'
INFO: [Synth 8-3886] merging instance 'empty_263_reg_16958_reg[7]' (FDE) to 'empty_reg_16885_reg[1]'
INFO: [Synth 8-3886] merging instance 'empty_353_reg_17188_reg[6]' (FDE) to 'empty_352_reg_17115_reg[0]'
INFO: [Synth 8-3886] merging instance 'empty_353_reg_17188_reg[5]' (FDE) to 'empty_352_reg_17115_reg[1]'
INFO: [Synth 8-3886] merging instance 'empty_353_reg_17188_reg[4]' (FDE) to 'empty_352_reg_17115_reg[0]'
INFO: [Synth 8-3886] merging instance 'empty_353_reg_17188_reg[3]' (FDE) to 'empty_352_reg_17115_reg[2]'
INFO: [Synth 8-3886] merging instance 'empty_353_reg_17188_reg[7]' (FDE) to 'empty_352_reg_17115_reg[1]'
INFO: [Synth 8-3886] merging instance 'empty_reg_16885_reg[0]' (FDE) to 'empty_reg_16885_reg[4]'
INFO: [Synth 8-3886] merging instance 'empty_352_reg_17115_reg[0]' (FDE) to 'empty_352_reg_17115_reg[4]'
INFO: [Synth 8-3886] merging instance 'empty_reg_16885_reg[7]' (FDE) to 'empty_reg_16885_reg[1]'
INFO: [Synth 8-3886] merging instance 'empty_reg_16885_reg[5]' (FDE) to 'empty_reg_16885_reg[1]'
INFO: [Synth 8-3886] merging instance 'empty_reg_16885_reg[4]' (FDE) to 'empty_reg_16885_reg[6]'
INFO: [Synth 8-3886] merging instance 'empty_reg_16885_reg[2]' (FDE) to 'empty_reg_16885_reg[8]'
INFO: [Synth 8-3886] merging instance 'empty_reg_16885_reg[3]' (FDE) to 'empty_reg_16885_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\empty_reg_16885_reg[8] )
INFO: [Synth 8-3886] merging instance 'empty_352_reg_17115_reg[7]' (FDE) to 'empty_352_reg_17115_reg[1]'
INFO: [Synth 8-3886] merging instance 'empty_352_reg_17115_reg[5]' (FDE) to 'empty_352_reg_17115_reg[1]'
INFO: [Synth 8-3886] merging instance 'empty_352_reg_17115_reg[4]' (FDE) to 'empty_352_reg_17115_reg[6]'
INFO: [Synth 8-3886] merging instance 'empty_352_reg_17115_reg[2]' (FDE) to 'empty_352_reg_17115_reg[3]'
INFO: [Synth 8-3886] merging instance 'empty_352_reg_17115_reg[3]' (FDE) to 'empty_352_reg_17115_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\empty_352_reg_17115_reg[8] )
INFO: [Synth 8-3886] merging instance 'zext_ln54_23_reg_17860_reg[10]' (FD) to 'zext_ln54_23_reg_17860_reg[9]'
INFO: [Synth 8-3886] merging instance 'zext_ln54_12_reg_17967_reg[10]' (FD) to 'zext_ln54_23_reg_17860_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln54_12_reg_17967_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U44/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U44/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U44/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U44/\srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[0].remd_tmp_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U44/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U44/\srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[1].remd_tmp_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U44/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U44/\srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[2].remd_tmp_reg[3][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U44/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U44/\srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[3].remd_tmp_reg[4][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U44/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U44/\srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[4].remd_tmp_reg[5][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U44/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U44/\srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[5].remd_tmp_reg[6][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U44/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U44/\srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[6].remd_tmp_reg[7][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U44/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U44/\srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[6].remd_tmp_reg[7][7] )
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U300/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U302/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U297/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U299/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U294/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U295/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U291/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U292/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U288/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U290/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U285/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U287/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U278/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U279/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U277/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U280/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U275/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U276/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U274/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U276/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U273/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U279/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U272/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U279/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U270/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U271/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U269/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U271/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U268/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U280/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U265/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U276/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U264/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U266/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U263/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U276/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U262/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U266/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U261/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U279/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U260/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U279/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U258/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U257/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U255/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U271/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U254/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U271/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U248/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U251/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U246/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U266/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U245/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U244/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U266/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U240/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U250/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U239/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U233/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U231/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U230/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U225/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U224/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U220/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U219/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U218/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U215/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U214/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_32s_33_4_1_U216/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U213/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U210/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U209/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U208/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U207/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U205/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U204/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U200/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U203/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U199/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U198/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U266/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U197/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U196/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U266/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U194/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U193/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U192/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U202/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U191/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_32s_33_4_1_U189/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_32s_33_4_1_U237/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_32s_33_4_1_U188/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_32s_33_4_1_U236/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U185/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U184/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U183/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U182/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U178/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U177/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U176/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U173/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U172/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U171/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U170/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_32s_33_4_1_U168/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_32s_33_4_1_U216/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U167/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U166/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_32s_33_4_1_U216/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U165/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U164/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_32s_33_4_1_U163/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_32s_33_4_1_U211/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U162/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U161/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U160/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U159/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U157/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U155/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U158/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U154/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U153/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U156/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_32s_33_4_1_U150/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U152/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U149/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U266/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U148/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U147/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U266/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U145/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U144/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U142/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_32s_33_4_1_U140/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_32s_33_4_1_U236/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U137/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U136/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U135/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U134/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U132/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U133/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U128/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U131/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U227/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U205/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U201/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U187/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U181/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U180/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U175/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_33_4_1_U169/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_33_4_1_U169/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U248/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U234/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U222/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U209/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U206/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U202/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U195/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_33_4_1_U190/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_33_4_1_U190/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U274/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U269/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U262/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U257/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U253/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U250/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U243/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_33_4_1_U238/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_33_4_1_U238/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U191/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U170/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U159/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U147/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U135/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U125/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U121/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_33_4_1_U116/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U213/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U203/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U182/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U171/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U162/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U148/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U143/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_33_4_1_U140/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U179/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U157/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U151/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U139/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U133/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U130/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U123/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_33_4_1_U120/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_33_4_1_U120/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U200/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U186/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U174/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U161/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U158/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP tmp_339_reg_18128_reg, operation Mode is: (A*B'')'.
DSP Report: register reg_5712_reg is absorbed into DSP tmp_339_reg_18128_reg.
DSP Report: register sext_ln36_reg_17947_reg is absorbed into DSP tmp_339_reg_18128_reg.
DSP Report: register tmp_339_reg_18128_reg is absorbed into DSP tmp_339_reg_18128_reg.
DSP Report: operator mul_16s_16s_32_1_1_U54/tmp_product is absorbed into DSP tmp_339_reg_18128_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U89/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U89/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U89/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U89/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U89/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U236/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U89/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U89/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U89/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U89/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U89/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U89/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U89/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U89/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U89/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U91/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U91/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U91/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U91/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U91/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U237/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U91/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U91/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U91/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U91/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U91/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U91/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U91/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U91/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U91/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U98/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U98/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U98/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U98/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U98/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U98/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U98/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U98/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U98/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U98/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U224/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U98/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U98/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U98/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U224/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U98/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U103/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U103/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U103/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U103/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U103/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U103/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U103/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U103/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U103/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U103/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U103/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U103/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U103/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U103/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U110/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U110/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U110/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U110/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U110/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U266/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U110/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U110/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U110/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U110/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U110/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U110/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U110/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U110/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U110/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U110/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U110/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U114/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U114/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U114/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U114/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U114/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U114/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U114/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U114/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U114/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U114/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U114/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U114/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U114/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U114/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U131/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U131/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U131/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U131/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U131/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U131/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U131/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U131/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U131/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U131/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U131/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U131/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U131/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U131/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U131/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U131/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U131/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U131/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U131/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U142/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U142/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U142/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U142/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U142/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U142/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U142/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U142/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U142/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U142/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U142/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U142/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U142/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U142/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U142/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U142/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U55/tmp_product, operation Mode is: A*B2.
DSP Report: register reg_5736_reg is absorbed into DSP mul_16s_16s_32_1_1_U55/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U55/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U55/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U90/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U90/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U90/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U90/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U90/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U211/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U90/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U90/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U90/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U90/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U90/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U90/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U90/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U90/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U90/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U94/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U94/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U94/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U94/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U94/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U237/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U94/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U94/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U94/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U94/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U94/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U94/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U94/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U94/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U94/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U94/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U94/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U104/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U104/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U104/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U104/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U104/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U104/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U104/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U104/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U104/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U104/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U104/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U104/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U104/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U104/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U104/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U104/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U104/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U104/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U104/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U115/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U115/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U115/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U115/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U115/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U115/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U115/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U115/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U115/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U115/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U115/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U115/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U115/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U115/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U115/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U115/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U115/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U115/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U115/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U124/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U124/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U124/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U124/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U124/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U266/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U124/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U124/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U124/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U124/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U124/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U124/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U124/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U124/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U124/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U124/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U124/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U134/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U134/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U134/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U134/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U134/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U134/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U134/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U134/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U134/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U134/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U134/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U134/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U134/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U134/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U134/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U134/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U153/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U153/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U153/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U153/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U153/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U153/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U153/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U153/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U153/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U153/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U153/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U153/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U153/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U153/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U153/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U153/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U153/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U153/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U153/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U165/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U165/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U165/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U165/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U165/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U165/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U165/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U165/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U165/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U165/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U165/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U165/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U165/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U165/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U165/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U165/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U62/tmp_product, operation Mode is: A''*B2.
DSP Report: register reg_5768_reg is absorbed into DSP mul_16s_16s_32_1_1_U62/tmp_product.
DSP Report: register reg_5804_reg is absorbed into DSP mul_16s_16s_32_1_1_U62/tmp_product.
DSP Report: register sext_ln54_38_reg_19016_reg is absorbed into DSP mul_16s_16s_32_1_1_U62/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U62/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U62/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U116/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U116/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U116/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U116/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U116/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U211/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U116/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U116/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U116/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U116/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U116/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U116/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U116/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U116/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U116/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U121/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U121/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U121/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U121/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U121/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U237/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U121/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U121/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U121/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U121/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U121/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U121/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U121/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U121/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U121/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U125/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U125/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U125/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U125/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U125/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U125/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U125/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U125/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U125/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U125/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U125/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U125/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U125/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U125/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U135/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U135/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U135/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U135/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U135/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U135/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U135/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U135/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U135/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U135/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U135/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U135/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U135/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U135/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U135/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U135/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U147/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U147/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U147/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U147/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U147/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U147/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U147/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U266/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U147/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U147/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U147/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U147/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U147/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U147/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U147/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U147/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U147/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U159/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U159/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U159/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U159/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U159/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U159/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U159/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U159/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U159/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U159/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U159/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U159/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U159/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U159/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U159/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U159/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U170/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U170/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U170/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U170/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U170/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U170/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U170/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U170/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U170/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U170/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U170/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U170/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U170/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U170/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U170/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U170/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U191/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U191/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U191/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U191/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U191/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U191/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U191/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U191/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U191/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U191/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U191/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U191/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U191/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U191/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U191/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U191/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U67/tmp_product, operation Mode is: A''*B2.
DSP Report: register reg_5708_reg is absorbed into DSP mul_16s_16s_32_1_1_U67/tmp_product.
DSP Report: register reg_5804_reg is absorbed into DSP mul_16s_16s_32_1_1_U67/tmp_product.
DSP Report: register sext_ln54_56_reg_19717_reg is absorbed into DSP mul_16s_16s_32_1_1_U67/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U67/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U67/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U140/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U140/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U140/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U140/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U140/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U236/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U140/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U140/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U140/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U140/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U140/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U140/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U140/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U140/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U140/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U143/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U143/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U143/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U143/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U143/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U143/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U143/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U143/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U143/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U143/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U143/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U143/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U143/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U143/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U143/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U143/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U143/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U148/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U148/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U148/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U148/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U148/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U148/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U148/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U148/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U148/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U148/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U148/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U148/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U148/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U148/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U162/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U162/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U162/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U162/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U162/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U162/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U162/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U162/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U162/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U162/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U162/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U162/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U162/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U162/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U162/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U162/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U171/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U171/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U171/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U171/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U171/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U171/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U171/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U171/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U171/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U171/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U171/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U171/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U171/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U171/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U171/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U171/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U182/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U182/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U182/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U182/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U182/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U182/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U182/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U182/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U182/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U182/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U182/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U182/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U182/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U182/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U182/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U182/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U203/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U203/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U203/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U203/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U203/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U203/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U203/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U203/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U203/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U203/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U203/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U203/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U203/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U203/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U203/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U203/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U203/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U203/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U203/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U213/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U213/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U213/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U213/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U213/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U213/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U213/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U213/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U213/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U213/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U213/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U213/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U213/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U213/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U213/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U213/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP tmp_375_reg_20456_reg, operation Mode is: (A2*B2)'.
DSP Report: register reg_5728_reg is absorbed into DSP tmp_375_reg_20456_reg.
DSP Report: register reg_5804_reg is absorbed into DSP tmp_375_reg_20456_reg.
DSP Report: register tmp_375_reg_20456_reg is absorbed into DSP tmp_375_reg_20456_reg.
DSP Report: operator mul_16s_16s_32_1_1_U71/tmp_product is absorbed into DSP tmp_375_reg_20456_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U163/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U163/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U163/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U163/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U163/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U211/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U163/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U163/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U163/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U163/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U163/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U163/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U163/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U163/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U163/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U166/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U166/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U166/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U166/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U166/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U216/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U166/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U166/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U166/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U166/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U166/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U166/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U166/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U166/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U166/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U176/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U176/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U176/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U176/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U176/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U176/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U176/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U176/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U176/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U176/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U176/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U176/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U176/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U176/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U176/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U176/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U183/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U183/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U183/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U183/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U183/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U183/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U183/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U183/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U183/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U183/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U183/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U183/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U183/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U183/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U183/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U183/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U196/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U196/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U196/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U196/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U196/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U196/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U196/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U266/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U196/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U196/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U196/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U196/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U196/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U196/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U196/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U196/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U196/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U207/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U207/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U207/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U207/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U207/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U207/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U207/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U207/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U207/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U207/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U207/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U207/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U207/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U207/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U207/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U207/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U218/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U218/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U218/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U218/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U218/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U218/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U218/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U218/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U218/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U218/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U218/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U218/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U218/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U218/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U218/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U218/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U239/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U239/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U239/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U239/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U239/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U239/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U239/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U239/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U239/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U239/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U239/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U239/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U239/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U239/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U239/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U239/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP tmp_421_reg_18034_reg, operation Mode is: (A*B2)'.
DSP Report: register reg_5712_reg is absorbed into DSP tmp_421_reg_18034_reg.
DSP Report: register tmp_421_reg_18034_reg is absorbed into DSP tmp_421_reg_18034_reg.
DSP Report: operator mul_16s_16s_32_1_1_U53/tmp_product is absorbed into DSP tmp_421_reg_18034_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U92/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U92/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U92/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U92/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U92/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U237/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U92/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U92/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U92/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U92/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U92/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U92/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U92/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U92/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U92/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U99/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U99/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U99/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U99/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U99/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U99/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U99/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U99/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U99/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U99/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U99/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U99/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U99/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U99/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U99/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U99/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U105/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U105/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U105/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U105/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U105/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U105/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U105/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U105/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U105/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U105/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U105/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U105/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U105/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U105/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U111/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U111/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U111/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U111/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U111/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U111/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U111/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U266/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U111/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U111/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U111/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U111/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U111/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U111/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U111/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U111/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U111/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U117/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U117/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U117/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U117/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U117/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U117/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U117/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U117/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U117/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U117/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U117/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U117/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U117/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U117/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U122/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U122/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U122/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U122/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U122/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U122/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U122/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U122/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U122/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U122/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U122/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U122/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U122/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U122/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U144/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U144/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U144/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U144/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U144/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U144/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U144/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U144/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U144/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U144/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U144/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U144/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U144/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U144/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U144/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U144/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U154/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U154/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U154/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U154/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U154/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U154/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U154/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U154/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U154/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U154/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U154/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U154/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U154/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U154/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U154/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U154/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP tmp_430_reg_18379_reg, operation Mode is: (A2*B'')'.
DSP Report: register reg_5736_reg is absorbed into DSP tmp_430_reg_18379_reg.
DSP Report: register sext_ln36_9_reg_18173_reg is absorbed into DSP tmp_430_reg_18379_reg.
DSP Report: register sext_ln54_22_reg_18027_reg is absorbed into DSP tmp_430_reg_18379_reg.
DSP Report: register tmp_430_reg_18379_reg is absorbed into DSP tmp_430_reg_18379_reg.
DSP Report: operator mul_16s_16s_32_1_1_U56/tmp_product is absorbed into DSP tmp_430_reg_18379_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U95/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U95/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U95/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U95/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U95/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U237/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U95/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U95/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U95/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U95/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U95/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U95/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U95/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U95/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U95/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U100/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U100/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U100/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U100/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U100/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U100/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U100/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U100/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U100/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U100/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U100/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U100/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U100/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U100/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U112/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U112/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U112/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U112/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U112/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U112/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U112/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U112/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U112/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U112/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U112/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U112/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U112/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U112/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U112/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U112/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U126/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U126/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U126/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U126/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U126/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U126/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U126/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U266/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U126/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U126/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U126/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U126/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U126/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U126/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U126/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U126/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U126/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U136/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U136/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U136/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U136/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U136/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U136/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U136/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U136/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U136/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U136/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U136/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U136/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U136/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U136/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U136/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U136/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U145/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U145/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U145/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U145/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U145/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U145/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U145/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U145/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U145/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U145/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U145/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U145/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U145/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U145/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U145/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U145/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U167/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U167/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U167/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U167/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U167/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U167/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U167/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U167/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U167/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U167/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U167/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U167/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U167/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U167/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U167/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U167/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U177/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U177/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U177/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U177/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U177/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U177/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U177/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U177/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U177/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U177/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U177/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U177/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U177/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U177/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U177/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U177/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U64/tmp_product, operation Mode is: A2*B''.
DSP Report: register reg_5768_reg is absorbed into DSP mul_16s_16s_32_1_1_U64/tmp_product.
DSP Report: register sext_ln36_18_reg_19095_reg is absorbed into DSP mul_16s_16s_32_1_1_U64/tmp_product.
DSP Report: register sext_ln54_40_reg_18886_reg is absorbed into DSP mul_16s_16s_32_1_1_U64/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U64/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U64/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U127/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U127/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U127/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U127/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U127/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U127/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U127/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U127/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U127/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U127/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U127/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U127/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U127/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U127/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U127/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U127/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U127/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U132/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U132/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U132/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U132/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U132/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U132/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U132/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U132/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U132/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U132/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U132/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U132/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U132/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U132/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U132/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U132/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U132/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U137/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U137/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U137/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U137/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U137/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U137/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U137/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U137/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U137/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U137/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U137/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U137/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U137/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U137/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U149/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U149/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U149/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U149/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U149/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U149/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U149/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U266/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U149/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U149/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U149/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U149/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U149/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U149/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U149/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U149/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U149/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U160/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U160/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U160/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U160/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U160/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U160/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U160/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U160/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U160/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U160/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U160/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U160/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U160/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U160/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U160/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U160/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U172/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U172/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U172/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U172/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U172/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U172/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U172/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U172/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U172/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U172/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U172/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U172/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U172/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U172/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U172/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U172/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U193/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U193/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U193/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U193/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U193/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U193/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U193/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U193/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U193/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U193/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U193/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U193/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U193/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U193/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U193/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U193/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U204/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U204/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U204/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U204/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U204/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U204/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U204/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U204/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U204/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U204/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U204/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U204/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U204/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U204/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U204/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U204/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U69/tmp_product, operation Mode is: A2*B''.
DSP Report: register reg_5708_reg is absorbed into DSP mul_16s_16s_32_1_1_U69/tmp_product.
DSP Report: register sext_ln36_27_reg_19807_reg is absorbed into DSP mul_16s_16s_32_1_1_U69/tmp_product.
DSP Report: register sext_ln54_58_reg_19548_reg is absorbed into DSP mul_16s_16s_32_1_1_U69/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U69/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U69/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U150/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U150/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U150/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U150/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U150/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U150/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U150/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U150/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U150/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U150/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U150/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U150/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U150/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U150/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U150/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U150/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U150/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U155/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U155/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U155/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U155/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U155/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U155/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U155/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U155/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U155/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U155/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U155/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U155/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U155/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U155/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U155/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U155/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U155/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U164/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U164/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U164/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U164/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U164/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U164/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U164/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U164/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U164/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U164/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U164/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U164/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U164/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U164/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U164/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U164/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U173/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U173/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U173/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U173/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U173/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U173/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U173/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U173/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U173/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U173/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U173/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U173/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U173/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U173/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U173/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U173/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U184/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U184/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U184/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U184/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U184/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U184/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U184/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U184/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U184/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U184/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U184/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U184/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U184/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U184/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U184/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U184/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U194/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U194/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U194/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U194/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U194/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U194/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U194/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U194/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U194/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U194/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U194/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U194/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U194/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U194/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U194/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U194/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U215/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U215/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U215/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U215/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U215/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U215/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U215/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U215/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U215/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U215/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U215/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U215/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U215/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U215/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U215/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U215/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U225/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U225/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U225/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U225/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U225/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U225/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U225/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U225/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U225/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U225/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U225/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U225/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U225/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U225/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U225/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U225/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP tmp_457_reg_20612_reg, operation Mode is: (A2*B'')'.
DSP Report: register reg_5728_reg is absorbed into DSP tmp_457_reg_20612_reg.
DSP Report: register sext_ln36_36_reg_20370_reg is absorbed into DSP tmp_457_reg_20612_reg.
DSP Report: register sext_ln54_76_reg_20278_reg is absorbed into DSP tmp_457_reg_20612_reg.
DSP Report: register tmp_457_reg_20612_reg is absorbed into DSP tmp_457_reg_20612_reg.
DSP Report: operator mul_16s_16s_32_1_1_U72/tmp_product is absorbed into DSP tmp_457_reg_20612_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U168/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U168/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U168/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U168/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U168/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U216/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U168/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U168/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U168/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U168/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U168/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U168/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U168/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U168/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U168/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U178/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U178/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U178/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U178/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U178/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U178/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U178/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U178/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U178/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U178/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U178/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U178/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U178/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U178/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U178/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U178/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U185/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U185/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U185/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U185/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U185/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U185/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U185/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U185/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U185/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U185/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U185/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U185/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U185/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U185/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U185/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U185/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U198/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U198/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U198/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U198/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U198/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U198/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U198/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U266/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U198/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U198/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U198/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U198/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U198/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U198/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U198/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U198/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U198/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U208/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U208/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U208/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U208/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U208/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U208/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U208/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U208/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U208/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U208/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U208/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U208/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U208/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U208/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U208/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U208/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U220/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U220/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U220/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U220/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U220/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U220/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U220/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U220/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U220/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U220/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U220/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U220/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U220/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U220/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U220/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U220/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP tmp_467_reg_21208_reg, operation Mode is: (A*B'')'.
DSP Report: register reg_5772_reg is absorbed into DSP tmp_467_reg_21208_reg.
DSP Report: register sext_ln36_45_reg_20953_reg is absorbed into DSP tmp_467_reg_21208_reg.
DSP Report: register tmp_467_reg_21208_reg is absorbed into DSP tmp_467_reg_21208_reg.
DSP Report: operator mul_16s_16s_32_1_1_U76/tmp_product is absorbed into DSP tmp_467_reg_21208_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U189/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U189/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U189/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U189/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U189/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U237/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U189/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U189/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U189/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U189/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U189/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U189/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U189/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U189/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U189/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U199/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U199/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U199/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U199/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U199/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U199/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U199/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U199/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U199/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U199/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U199/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U199/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U199/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U199/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U199/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U199/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U261/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U261/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U261/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U261/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U261/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U279/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U261/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U261/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U261/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U261/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U261/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U261/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U261/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U261/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U261/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U261/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U261/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U268/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U268/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U268/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U268/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U268/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U280/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U268/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U268/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U268/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U268/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U268/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U268/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U268/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U268/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U268/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U268/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U268/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP tmp_476_reg_21934_reg, operation Mode is: (A*B'')'.
DSP Report: register reg_5784_reg is absorbed into DSP tmp_476_reg_21934_reg.
DSP Report: register sext_ln36_54_reg_21698_reg is absorbed into DSP tmp_476_reg_21934_reg.
DSP Report: register tmp_476_reg_21934_reg is absorbed into DSP tmp_476_reg_21934_reg.
DSP Report: operator mul_16s_16s_32_1_1_U81/tmp_product is absorbed into DSP tmp_476_reg_21934_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U216/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U216/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U216/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U216/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U216/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U216/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U216/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U216/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U216/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U216/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U216/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U216/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U216/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U216/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U216/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U233/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U233/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U233/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U233/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U233/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U233/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U233/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U233/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U233/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U233/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U233/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U233/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U233/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U233/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U233/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U233/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U246/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U246/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U246/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U246/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U246/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U246/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U246/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U266/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U246/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U246/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U246/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U246/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U246/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U246/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U246/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U246/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U246/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U255/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U255/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U255/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U255/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U255/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U271/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U255/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U255/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U255/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U255/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U255/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U255/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U255/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U255/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U255/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U255/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U255/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U265/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U265/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U265/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U265/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U265/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U276/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U265/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U265/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U265/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U265/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U265/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U265/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U265/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U265/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U265/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U265/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U265/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U273/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U273/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U273/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U273/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U273/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U279/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U273/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U273/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U273/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U273/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U273/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U273/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U273/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U273/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U273/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U273/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U273/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U277/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U277/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U277/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U277/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U277/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U280/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U277/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U277/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U277/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U277/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U277/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U277/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U277/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U277/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U277/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U277/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U277/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP tmp_485_reg_22511_reg, operation Mode is: (A*B'')'.
DSP Report: register reg_5800_reg is absorbed into DSP tmp_485_reg_22511_reg.
DSP Report: register sext_ln36_63_reg_22306_reg is absorbed into DSP tmp_485_reg_22511_reg.
DSP Report: register tmp_485_reg_22511_reg is absorbed into DSP tmp_485_reg_22511_reg.
DSP Report: operator mul_16s_16s_32_1_1_U84/tmp_product is absorbed into DSP tmp_485_reg_22511_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U237/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U237/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U237/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U237/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U237/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U237/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U237/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U237/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U237/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U237/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U237/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U237/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U237/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U237/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U237/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U266/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U266/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U266/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U266/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U266/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U266/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U266/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U266/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U266/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U266/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U266/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U266/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U266/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U266/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U266/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U266/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U266/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U271/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U271/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U271/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U271/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U271/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U271/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U271/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U271/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U271/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U271/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U271/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U271/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U271/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U271/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U271/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U271/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U271/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U276/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U276/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U276/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U276/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U276/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U276/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U276/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U276/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U276/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U276/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U276/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U276/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U276/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U276/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U276/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U276/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U276/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U279/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U279/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U279/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U279/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U279/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U279/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U279/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U279/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U279/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U279/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U279/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U279/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U279/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U279/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U279/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U279/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U279/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U280/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U280/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U280/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U280/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U280/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U280/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U280/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U280/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U280/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U280/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U280/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U280/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U280/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U280/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U280/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U86/tmp_product, operation Mode is: A2*B''.
DSP Report: register select_ln36_74_reg_21260_reg is absorbed into DSP mul_16s_16s_32_1_1_U86/tmp_product.
DSP Report: register select_ln36_74_reg_21260_pp0_iter1_reg_reg is absorbed into DSP mul_16s_16s_32_1_1_U86/tmp_product.
DSP Report: register tmp_227_reg_23260_reg is absorbed into DSP mul_16s_16s_32_1_1_U86/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U86/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U86/tmp_product.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U88/tmp_product, operation Mode is: A''*BCIN''.
DSP Report: register select_ln36_74_reg_21260_pp0_iter1_reg_reg is absorbed into DSP mul_16s_16s_32_1_1_U88/tmp_product.
DSP Report: register sext_ln36_72_reg_23754_reg is absorbed into DSP mul_16s_16s_32_1_1_U88/tmp_product.
DSP Report: register tmp_229_reg_22929_reg is absorbed into DSP mul_16s_16s_32_1_1_U88/tmp_product.
DSP Report: register sext_ln54_148_reg_23747_reg is absorbed into DSP mul_16s_16s_32_1_1_U88/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U88/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U88/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U283/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U283/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U283/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U283/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U283/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U283/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U283/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U283/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U283/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U283/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U283/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U283/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U283/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U283/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U283/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U283/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U283/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U286/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U286/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U286/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U286/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U286/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U286/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U286/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U286/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U286/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U286/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U286/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U286/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U286/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U286/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U286/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U286/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U286/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U286/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U286/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U289/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U289/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U289/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U289/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U289/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U289/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U289/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U289/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U289/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U289/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U289/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U289/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U289/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U289/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U289/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U289/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U289/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U289/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U289/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U293/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U293/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U293/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U293/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U293/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U293/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U293/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U293/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U293/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U293/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U293/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U293/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U293/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U293/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U293/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U293/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U293/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U293/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U293/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U296/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U296/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U296/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U296/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U296/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U296/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U296/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U296/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U296/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U296/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U296/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U296/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U296/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U296/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U296/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U296/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U296/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U296/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U296/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U298/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U298/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U298/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U298/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U298/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U298/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U298/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U298/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U298/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U298/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U298/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U298/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U298/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U298/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U298/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U298/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U298/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U301/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U301/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U301/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U301/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U301/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U301/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U301/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U301/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U301/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U301/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U301/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U301/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U301/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U301/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U301/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U301/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U301/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U304/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U304/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U304/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U304/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U304/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U304/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U304/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U304/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U304/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U304/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U304/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U304/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U304/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U304/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U304/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U304/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U304/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U304/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U304/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U57/tmp_product, operation Mode is: A*B''.
DSP Report: register reg_5712_reg is absorbed into DSP mul_16s_16s_32_1_1_U57/tmp_product.
DSP Report: register sext_ln36_reg_17947_reg is absorbed into DSP mul_16s_16s_32_1_1_U57/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U57/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U57/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U93/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U93/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U93/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U93/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U93/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U93/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U93/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U93/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U93/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U93/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U93/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U93/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U93/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U93/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U93/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U93/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U93/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U96/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U96/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U96/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U96/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U96/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U96/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U96/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U96/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U96/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U96/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U96/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U96/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U96/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U96/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U96/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U96/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U96/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U101/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U101/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U101/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U101/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U101/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U101/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U101/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U101/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U101/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U101/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U101/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U101/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U101/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U101/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U101/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U101/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U101/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U106/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U106/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U106/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U106/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U106/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U106/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U106/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U106/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U106/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U106/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U106/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U106/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U106/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U106/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U106/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U106/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U106/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U108/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U108/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U108/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U108/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U108/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U108/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U108/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U108/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U108/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U108/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U108/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U108/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U108/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U108/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U108/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U108/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U108/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U113/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U113/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U113/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U113/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U113/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U113/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U113/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U113/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U113/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U113/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U113/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U113/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U113/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U113/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U113/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U113/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U113/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U118/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U118/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U118/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U118/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U118/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U118/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U118/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U118/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U118/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U118/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U118/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U118/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U118/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U118/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U118/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U118/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U118/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U128/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U128/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U128/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U128/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U128/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U128/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U128/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U128/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U128/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U128/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U128/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U128/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U128/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U128/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U128/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U128/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U128/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U128/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U128/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U58/tmp_product, operation Mode is: A*B''.
DSP Report: register reg_5736_reg is absorbed into DSP mul_16s_16s_32_1_1_U58/tmp_product.
DSP Report: register sext_ln36_9_reg_18173_reg is absorbed into DSP mul_16s_16s_32_1_1_U58/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U58/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U58/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U97/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U97/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U97/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U97/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U97/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U97/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U97/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U97/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U97/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U97/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U97/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U97/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U97/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U97/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U97/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U97/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U97/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U102/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U102/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U102/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U102/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U102/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U102/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U102/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U102/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U102/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U102/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U102/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U102/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U102/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U102/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U102/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U102/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U102/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U107/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U107/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U107/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U107/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U107/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U107/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U107/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U107/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U107/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U107/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U107/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U107/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U107/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U107/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U107/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U107/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U107/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U109/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U109/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U109/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U109/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U109/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U109/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U109/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U109/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U109/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U109/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U109/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U109/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U109/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U109/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U109/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U109/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U109/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U119/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U119/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U119/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U119/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U119/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U119/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U119/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U119/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U119/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U119/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U119/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U119/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U119/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U119/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U119/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U119/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U119/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U119/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U119/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U129/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U129/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U129/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U129/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U129/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U129/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U129/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U129/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U129/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U129/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U129/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U129/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U129/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U129/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U129/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U129/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U129/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U129/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U129/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U138/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U138/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U138/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U138/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U138/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U138/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U138/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U138/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U138/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U138/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U138/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U138/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U138/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U138/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U138/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U138/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U138/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U138/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U138/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U156/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U156/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U156/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U156/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U156/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U156/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U156/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U156/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U156/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U156/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U156/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U156/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U156/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U156/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U156/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U156/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U156/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U156/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U156/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U63/tmp_product, operation Mode is: A*B''.
DSP Report: register reg_5768_reg is absorbed into DSP mul_16s_16s_32_1_1_U63/tmp_product.
DSP Report: register sext_ln36_18_reg_19095_reg is absorbed into DSP mul_16s_16s_32_1_1_U63/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U63/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U63/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U120/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U120/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U120/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U120/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U120/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U120/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U120/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U120/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U120/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U120/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U120/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U120/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U120/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U120/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U120/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U120/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U120/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U123/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U123/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U123/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U123/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U123/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U123/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U123/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U123/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U123/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U123/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U123/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U123/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U123/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U123/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U123/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U123/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U123/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U130/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U130/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U130/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U130/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U130/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U130/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U130/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U130/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U130/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U130/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U130/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U130/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U130/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U130/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U130/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U130/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U130/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U133/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U133/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U133/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U133/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U133/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U133/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U133/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U133/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U133/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U133/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U133/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U133/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U133/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U133/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U133/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U133/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U133/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U139/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U139/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U139/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U139/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U139/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U139/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U139/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U139/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U139/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U139/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U139/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U139/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U139/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U139/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U139/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U139/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U139/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U151/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U151/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U151/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U151/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U151/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U151/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U151/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U151/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U151/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U151/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U151/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U151/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U151/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U151/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U151/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U151/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U151/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U151/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U151/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U157/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U157/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U157/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U157/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U157/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U157/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U157/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U157/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U157/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U157/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U157/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U157/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U157/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U157/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U179/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U179/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U179/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U179/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U179/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U179/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U179/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U179/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U179/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U179/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U179/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U179/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U179/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U179/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U179/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U179/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U179/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U179/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U179/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U68/tmp_product, operation Mode is: A*B''.
DSP Report: register reg_5708_reg is absorbed into DSP mul_16s_16s_32_1_1_U68/tmp_product.
DSP Report: register sext_ln36_27_reg_19807_reg is absorbed into DSP mul_16s_16s_32_1_1_U68/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U68/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U68/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U141/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U141/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U141/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U141/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U141/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U141/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U141/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U141/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U141/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U141/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U141/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U141/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U141/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U141/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U141/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U141/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U141/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U146/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U146/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U146/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U146/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U146/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U146/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U146/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U146/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U146/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U146/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U146/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U146/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U146/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U146/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U146/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U146/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U146/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U152/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U152/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U152/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U152/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U152/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U152/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U152/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U152/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U152/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U152/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U152/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U152/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U152/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U152/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U152/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U152/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U152/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U158/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U158/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U158/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U158/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U158/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U158/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U158/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U158/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U158/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U158/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U158/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U158/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U158/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U158/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U158/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U158/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U158/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U161/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U161/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U161/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U161/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U161/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U161/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U161/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U161/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U161/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U161/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U161/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U161/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U161/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U161/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U174/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U174/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U174/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U174/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U174/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U174/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U174/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U174/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U174/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U174/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U174/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U174/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U174/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U174/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U174/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U174/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U174/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U174/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U174/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U186/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U186/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U186/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U186/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U186/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U186/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U186/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U186/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U186/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U186/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U186/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U186/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U186/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U186/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U186/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U186/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U186/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U186/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U186/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U200/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U200/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U200/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U200/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U200/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U200/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U200/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U200/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U200/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U200/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U200/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U200/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U200/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U200/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U200/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U200/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U200/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U200/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U200/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U74/tmp_product, operation Mode is: A*B''.
DSP Report: register reg_5728_reg is absorbed into DSP mul_16s_16s_32_1_1_U74/tmp_product.
DSP Report: register sext_ln36_36_reg_20370_reg is absorbed into DSP mul_16s_16s_32_1_1_U74/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U74/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U74/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U169/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U169/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U169/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U169/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U169/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U169/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U169/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U169/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U169/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U169/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U169/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U169/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U169/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U169/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U169/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U169/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U169/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U175/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U175/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U175/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U175/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U175/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U175/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U175/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U175/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U175/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U175/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U175/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U175/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U175/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U175/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U175/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U175/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U175/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U180/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U180/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U180/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U180/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U180/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U180/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U180/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U180/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U180/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U180/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U180/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U180/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U180/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U180/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U180/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U180/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U180/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U181/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U181/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U181/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U181/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U181/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U181/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U181/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U181/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U181/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U181/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U181/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U181/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U181/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U181/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U181/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U181/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U181/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U187/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U187/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U187/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U187/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U187/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U187/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U187/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U187/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U187/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U187/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U187/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U187/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U187/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U187/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U187/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U187/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U187/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U201/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U201/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U201/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U201/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U201/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U201/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U201/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U201/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U201/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U201/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U201/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U201/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U201/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U201/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U201/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U201/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U201/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U201/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U201/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U205/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U205/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U205/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U205/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U205/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U205/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U205/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U205/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U205/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U205/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U205/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U205/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U205/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U205/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U227/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U227/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U227/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U227/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U227/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U227/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U227/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U227/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U227/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U227/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U227/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U227/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U227/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U227/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U227/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U227/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U227/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U227/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U227/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U79/tmp_product, operation Mode is: A*B''.
DSP Report: register reg_5772_reg is absorbed into DSP mul_16s_16s_32_1_1_U79/tmp_product.
DSP Report: register sext_ln36_45_reg_20953_reg is absorbed into DSP mul_16s_16s_32_1_1_U79/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U79/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U79/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U190/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U190/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U190/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U190/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U190/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U190/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U190/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U190/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U190/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U190/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U190/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U190/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U190/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U190/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U190/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U190/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U190/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U195/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U195/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U195/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U195/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U195/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U195/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U195/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U195/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U195/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U195/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U195/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U195/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U195/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U195/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U195/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U195/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U195/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U202/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U202/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U202/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U202/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U202/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U202/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U202/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U202/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U202/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U202/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U202/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U202/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U202/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U202/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U202/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U202/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U202/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U206/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U206/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U206/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U206/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U206/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U206/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U206/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U206/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U206/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U206/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U206/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U206/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U206/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U206/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U206/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U206/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U206/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U209/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U209/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U209/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U209/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U209/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U209/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U209/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U209/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U209/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U209/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U209/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U209/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U209/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U209/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U222/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U222/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U222/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U222/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U222/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U222/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U222/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U222/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U222/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U222/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U222/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U222/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U222/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U222/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U222/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U222/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U222/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U222/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U222/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U234/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U234/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U234/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U234/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U234/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U234/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U234/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U234/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U234/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U234/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U234/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U234/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U234/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U234/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U234/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U234/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U234/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U234/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U234/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U248/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U248/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U248/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U248/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U248/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U248/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U248/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U248/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U248/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U248/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U248/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U248/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U248/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U248/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U248/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U248/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U248/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U248/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U248/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U82/tmp_product, operation Mode is: A*B''.
DSP Report: register reg_5784_reg is absorbed into DSP mul_16s_16s_32_1_1_U82/tmp_product.
DSP Report: register sext_ln36_54_reg_21698_reg is absorbed into DSP mul_16s_16s_32_1_1_U82/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U82/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U82/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U217/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U217/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U217/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U217/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U217/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U217/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U217/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U217/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U217/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U217/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U217/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U217/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U217/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U217/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U217/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U217/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U217/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U223/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U223/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U223/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U223/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U223/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U223/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U223/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U223/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U223/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U223/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U223/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U223/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U223/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U223/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U223/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U223/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U223/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U228/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U228/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U228/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U228/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U228/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U228/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U228/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U228/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U228/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U228/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U228/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U228/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U228/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U228/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U228/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U228/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U228/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U229/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U229/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U229/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U229/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U229/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U229/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U229/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U229/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U229/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U229/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U229/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U229/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U229/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U229/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U229/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U229/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U229/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U235/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U235/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U235/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U235/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U235/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U235/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U235/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U235/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U235/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U235/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U235/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U235/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U235/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U235/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U235/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U235/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U235/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U249/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U249/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U249/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U249/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U249/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U249/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U249/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U249/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U249/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U249/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U249/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U249/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U249/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U249/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U249/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U249/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U249/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U249/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U249/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U256/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U256/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U256/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U256/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U256/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U256/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U256/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U256/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U256/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U256/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U256/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U256/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U256/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U256/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U256/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U256/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U256/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U256/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U256/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U267/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U267/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U267/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U267/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U267/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U267/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U267/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U267/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U267/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U267/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U267/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U267/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U267/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U267/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U267/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U267/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U267/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U267/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U267/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U85/tmp_product, operation Mode is: A*B''.
DSP Report: register reg_5800_reg is absorbed into DSP mul_16s_16s_32_1_1_U85/tmp_product.
DSP Report: register sext_ln36_63_reg_22306_reg is absorbed into DSP mul_16s_16s_32_1_1_U85/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U85/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U85/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U238/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U238/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U238/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U238/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U238/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U238/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U238/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U238/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U238/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U238/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U238/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U238/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U238/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U238/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U238/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U238/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U238/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U243/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U243/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U243/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U243/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U243/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U243/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U243/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U243/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U243/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U243/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U243/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U243/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U243/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U243/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U243/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U243/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U243/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U250/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U250/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U250/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U250/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U250/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U250/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U250/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U250/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U250/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U250/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U250/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U250/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U250/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U250/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U250/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U250/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U250/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U253/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U253/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U253/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U253/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U253/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U253/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U253/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U253/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U253/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U253/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U253/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U253/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U253/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U253/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U253/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U253/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U253/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U257/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U257/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U257/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U257/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U257/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U257/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U257/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U257/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U257/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U257/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U257/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U257/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U257/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U257/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U262/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U262/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U262/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U262/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U262/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U262/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U262/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U266/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U262/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U262/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U262/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U262/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U262/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U262/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U262/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U262/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U262/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U269/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U269/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U269/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U269/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U269/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U269/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U269/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U271/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U269/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U269/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U269/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U269/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U269/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U269/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U269/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U269/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U269/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U274/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U274/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U274/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U274/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U274/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U274/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U274/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U276/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U274/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U274/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U274/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U274/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U274/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U274/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U274/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U274/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U274/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U281/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U281/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U281/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U281/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U281/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U281/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U281/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U281/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U281/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U281/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U281/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U281/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U281/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U281/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U281/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U281/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U281/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U284/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U284/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U284/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U284/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U284/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U284/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U284/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U284/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U284/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U284/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U284/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U284/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U284/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U284/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U284/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U284/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U284/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U284/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U284/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U287/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U287/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U287/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U287/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U287/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U287/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U287/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U287/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U287/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U287/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U287/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U287/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U287/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U287/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U287/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U287/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U287/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U287/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U287/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U290/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U290/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U290/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U290/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U290/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U290/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U290/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U290/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U290/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U290/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U290/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U290/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U290/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U290/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U290/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U290/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U290/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U291/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U291/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U291/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U291/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U291/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U291/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U291/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U291/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U291/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U291/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U291/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U291/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U291/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U291/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U291/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U291/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U291/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U294/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U294/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U294/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U294/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U294/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U294/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U294/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U294/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U294/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U294/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U294/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U294/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U294/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U294/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U294/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U294/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U294/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U294/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U294/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U299/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U299/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U299/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U299/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U299/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U299/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U299/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U299/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U299/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U299/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U299/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U299/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U299/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U299/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U299/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U299/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U299/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U299/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U299/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U302/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U302/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U302/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U302/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U302/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U302/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U302/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U302/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U302/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U302/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U302/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U302/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U302/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U302/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U302/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U302/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U302/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP tmp_384_reg_21043_reg, operation Mode is: (A2*B2)'.
DSP Report: register reg_5772_reg is absorbed into DSP tmp_384_reg_21043_reg.
DSP Report: register reg_5804_reg is absorbed into DSP tmp_384_reg_21043_reg.
DSP Report: register tmp_384_reg_21043_reg is absorbed into DSP tmp_384_reg_21043_reg.
DSP Report: operator mul_16s_16s_32_1_1_U75/tmp_product is absorbed into DSP tmp_384_reg_21043_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U188/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U188/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U188/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U188/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U188/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U236/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U188/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U188/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U188/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U188/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U188/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U188/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U188/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U188/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U188/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U192/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U192/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U192/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U192/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U192/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U192/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U192/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U192/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U192/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U192/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U192/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U192/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U192/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U192/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U192/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U192/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U192/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U197/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U197/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U197/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U197/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U197/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U197/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U197/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U197/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U197/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U197/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U197/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U197/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U197/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U197/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U210/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U210/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U210/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U210/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U210/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U210/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U210/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U210/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U210/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U210/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U210/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U210/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U210/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U210/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U210/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U210/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U219/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U219/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U219/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U219/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U219/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U219/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U219/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U219/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U219/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U219/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U219/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U219/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U219/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U219/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U219/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U219/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U230/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U230/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U230/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U230/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U230/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U230/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U230/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U230/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U230/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U230/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U230/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U230/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U230/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U230/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U230/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U230/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U251/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U251/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U251/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U251/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U251/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U251/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U251/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U251/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U251/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U251/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U251/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U251/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U251/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U251/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U251/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U251/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U251/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U251/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U251/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U260/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U260/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U260/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U260/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U260/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U260/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U260/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U279/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U260/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U260/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U260/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U260/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U260/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U260/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U260/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U260/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U260/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP tmp_393_reg_21777_reg, operation Mode is: (A*B2)'.
DSP Report: register reg_5784_reg is absorbed into DSP tmp_393_reg_21777_reg.
DSP Report: register tmp_393_reg_21777_reg is absorbed into DSP tmp_393_reg_21777_reg.
DSP Report: operator mul_16s_16s_32_1_1_U80/tmp_product is absorbed into DSP tmp_393_reg_21777_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U211/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U211/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U211/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U211/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U211/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U211/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U211/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U211/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U211/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U211/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U211/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U211/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U211/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U211/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U211/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U214/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U214/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U214/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U214/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U214/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U216/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U214/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U214/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U214/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U214/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U214/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U214/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U214/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U214/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U214/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U224/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U224/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U224/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U224/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U224/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U224/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U224/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U224/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U224/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U224/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U224/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U224/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U224/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U224/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U224/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U224/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U231/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U231/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U231/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U231/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U231/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U231/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U231/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U231/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U231/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U231/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U231/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U231/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U231/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U231/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U231/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U231/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U244/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U244/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U244/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U244/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U244/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U244/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U244/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U266/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U244/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U244/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U244/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U244/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U244/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U244/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U244/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U244/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U244/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U254/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U254/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U254/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U254/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U254/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U254/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U254/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U271/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U254/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U254/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U254/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U254/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U254/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U254/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U254/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U254/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U254/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U263/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U263/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U263/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U263/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U263/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U263/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U263/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U276/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U263/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U263/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U263/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U263/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U263/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U263/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U263/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U263/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U263/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U272/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U272/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U272/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U272/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U272/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U272/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U272/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U279/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U272/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U272/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U272/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U272/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U272/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U272/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U272/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U272/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U272/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP tmp_403_reg_22386_reg, operation Mode is: (A2*B2)'.
DSP Report: register reg_5800_reg is absorbed into DSP tmp_403_reg_22386_reg.
DSP Report: register reg_5804_reg is absorbed into DSP tmp_403_reg_22386_reg.
DSP Report: register tmp_403_reg_22386_reg is absorbed into DSP tmp_403_reg_22386_reg.
DSP Report: operator mul_16s_16s_32_1_1_U83/tmp_product is absorbed into DSP tmp_403_reg_22386_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U236/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U236/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U236/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U236/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U236/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U236/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U236/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U236/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U236/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U236/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U236/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U236/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U236/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U236/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U236/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U240/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U240/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U240/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U240/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U240/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U240/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U240/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U240/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U240/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U240/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U240/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U240/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U240/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U240/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U240/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U240/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U240/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U245/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U245/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U245/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U245/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U245/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U245/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U245/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U245/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U245/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U245/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U245/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U245/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U245/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U245/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U258/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U258/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U258/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U258/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U258/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U258/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U258/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U258/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U258/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U258/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U258/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U258/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U258/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U258/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U258/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U258/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U264/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U264/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U264/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U264/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U264/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U264/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U264/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U266/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U264/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U264/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U264/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U264/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U264/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U264/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U264/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U264/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U264/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U270/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U270/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U270/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U270/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U270/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U270/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U270/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U271/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U270/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U270/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U270/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U270/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U270/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U270/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U270/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U270/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U270/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U275/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U275/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U275/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U275/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U275/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U275/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U275/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U276/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U275/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U275/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U275/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U275/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U275/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U275/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U275/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U275/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U275/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U278/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U278/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U278/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U278/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U278/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U278/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U278/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U279/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U278/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U278/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U278/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U278/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U278/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U278/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U278/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U278/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U278/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U87/tmp_product, operation Mode is: A''*B''.
DSP Report: register select_ln36_74_reg_21260_pp0_iter1_reg_reg is absorbed into DSP mul_16s_16s_32_1_1_U87/tmp_product.
DSP Report: register tmp_228_reg_22831_reg is absorbed into DSP mul_16s_16s_32_1_1_U87/tmp_product.
DSP Report: register sext_ln54_146_reg_23741_reg is absorbed into DSP mul_16s_16s_32_1_1_U87/tmp_product.
DSP Report: register sext_ln36_72_reg_23754_reg is absorbed into DSP mul_16s_16s_32_1_1_U87/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U87/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U87/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U282/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U282/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U282/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U282/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U282/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U282/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U282/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U282/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U282/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U282/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U282/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U282/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U282/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U282/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U282/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U282/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U282/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U285/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U285/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U285/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U285/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U285/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U285/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U285/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U285/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U285/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U285/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U285/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U285/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U285/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U285/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U285/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U285/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U285/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U285/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U285/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U288/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U288/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U288/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U288/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U288/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U288/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U288/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U288/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U288/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U288/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U288/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U288/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U288/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U288/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U288/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U288/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U288/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U288/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U288/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U292/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U292/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U292/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U292/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U292/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U292/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U292/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U292/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U292/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U292/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U292/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U292/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U292/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U292/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U292/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U292/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U292/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U292/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U292/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U295/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U295/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U295/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U295/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U295/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U295/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U295/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U295/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U295/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U295/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U295/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U295/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U295/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U295/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U295/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U295/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U295/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U295/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U295/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U297/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U297/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U297/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U297/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U297/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U297/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U297/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U297/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U297/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U297/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U297/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U297/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U297/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U297/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U297/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U297/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U297/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U300/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U300/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U300/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U300/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U300/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U300/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U300/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U300/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U300/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U300/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U300/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U300/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U300/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U300/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U300/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U300/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U300/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U303/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U303/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U303/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U303/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U303/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U303/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U303/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U303/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U303/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U303/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U303/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U303/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U303/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U303/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U303/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U303/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U303/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_6ns_9ns_14_1_1_U361/tmp_product, operation Mode is: (A:0xa2)*B.
DSP Report: operator mul_6ns_9ns_14_1_1_U361/tmp_product is absorbed into DSP mul_6ns_9ns_14_1_1_U361/tmp_product.
DSP Report: Generating DSP mul_6ns_18ns_23_1_1_U362/tmp_product, operation Mode is: (A:0x1fc02)*B.
DSP Report: operator mul_6ns_18ns_23_1_1_U362/tmp_product is absorbed into DSP mul_6ns_18ns_23_1_1_U362/tmp_product.
DSP Report: Generating DSP empty_464_fu_1370_p2, operation Mode is: C+(A*(B:0x58))'.
DSP Report: register mul_ln99_1_reg_2165_reg is absorbed into DSP empty_464_fu_1370_p2.
DSP Report: operator empty_464_fu_1370_p2 is absorbed into DSP empty_464_fu_1370_p2.
DSP Report: operator mul_64s_8ns_64_1_1_U354/tmp_product is absorbed into DSP empty_464_fu_1370_p2.
DSP Report: Generating DSP mul_64s_8ns_64_1_1_U354/tmp_product, operation Mode is: A*(B:0x58).
DSP Report: operator mul_64s_8ns_64_1_1_U354/tmp_product is absorbed into DSP mul_64s_8ns_64_1_1_U354/tmp_product.
DSP Report: Generating DSP empty_439_fu_1236_p2, operation Mode is: C+(A*(B:0x58))'.
DSP Report: register trunc_ln99_reg_2129_reg is absorbed into DSP empty_439_fu_1236_p2.
DSP Report: operator empty_439_fu_1236_p2 is absorbed into DSP empty_439_fu_1236_p2.
DSP Report: operator mul_64s_8ns_64_1_1_U354/tmp_product is absorbed into DSP empty_439_fu_1236_p2.
DSP Report: Generating DSP p_cast8_reg_2222_reg, operation Mode is: ((A:0x2e9)*B)'.
DSP Report: register p_cast8_reg_2222_reg is absorbed into DSP p_cast8_reg_2222_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U360/tmp_product is absorbed into DSP p_cast8_reg_2222_reg.
DSP Report: Generating DSP p_cast_reg_2161_reg, operation Mode is: ((A:0x2e9)*B)'.
DSP Report: register p_cast_reg_2161_reg is absorbed into DSP p_cast_reg_2161_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U357/tmp_product is absorbed into DSP p_cast_reg_2161_reg.
DSP Report: Generating DSP add_ln100_5_fu_1302_p2, operation Mode is: C+(A*(B:0x58))'.
DSP Report: register mul_ln99_1_reg_2165_reg is absorbed into DSP add_ln100_5_fu_1302_p2.
DSP Report: operator add_ln100_5_fu_1302_p2 is absorbed into DSP add_ln100_5_fu_1302_p2.
DSP Report: operator mul_64s_8ns_64_1_1_U354/tmp_product is absorbed into DSP add_ln100_5_fu_1302_p2.
DSP Report: Generating DSP add_ln100_4_fu_1021_p2, operation Mode is: C+(A*(B:0x58))'.
DSP Report: register trunc_ln99_reg_2129_reg is absorbed into DSP add_ln100_4_fu_1021_p2.
DSP Report: operator add_ln100_4_fu_1021_p2 is absorbed into DSP add_ln100_4_fu_1021_p2.
DSP Report: operator mul_64s_8ns_64_1_1_U354/tmp_product is absorbed into DSP add_ln100_4_fu_1021_p2.
INFO: [Synth 8-7124] RAM ("srcnn_conv1__GC0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "srcnn_conv1__GC0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv1__GC0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "srcnn_conv1__GC0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv1__GC0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "srcnn_conv1__GC0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_U/ram_reg"
INFO: [Synth 8-7124] RAM ("conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U/ram_reg"
INFO: [Synth 8-3971] The signal "conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7124] RAM ("conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-3971] The signal "conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg" was recognized as a true dual port RAM template.
DSP Report: Generating DSP trunc_ln48_3_reg_2588_reg, operation Mode is: ((A:0x283)*B2)'.
DSP Report: register trunc_ln48_3_reg_2588_reg is absorbed into DSP trunc_ln48_3_reg_2588_reg.
DSP Report: register trunc_ln48_3_reg_2588_reg is absorbed into DSP trunc_ln48_3_reg_2588_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U432/tmp_product is absorbed into DSP trunc_ln48_3_reg_2588_reg.
DSP Report: Generating DSP trunc_ln_reg_2396_reg, operation Mode is: ((A:0x142)*B'')'.
DSP Report: register trunc_ln_reg_2396_reg is absorbed into DSP trunc_ln_reg_2396_reg.
DSP Report: register trunc_ln_reg_2396_reg is absorbed into DSP trunc_ln_reg_2396_reg.
DSP Report: register trunc_ln_reg_2396_reg is absorbed into DSP trunc_ln_reg_2396_reg.
DSP Report: operator mul_8ns_10ns_17_1_1_U418/tmp_product is absorbed into DSP trunc_ln_reg_2396_reg.
DSP Report: Generating DSP mul_ln48_2_reg_2620_reg, operation Mode is: (A*B'')'.
DSP Report: register weight_buffer_load_reg_2316_reg is absorbed into DSP mul_ln48_2_reg_2620_reg.
DSP Report: register sext_ln39_reg_2410_reg is absorbed into DSP mul_ln48_2_reg_2620_reg.
DSP Report: register mul_ln48_2_reg_2620_reg is absorbed into DSP mul_ln48_2_reg_2620_reg.
DSP Report: operator mul_16s_16s_31_1_1_U436/tmp_product is absorbed into DSP mul_ln48_2_reg_2620_reg.
DSP Report: Generating DSP trunc_ln1_reg_2506_reg, operation Mode is: ((A:0x283)*B2)'.
DSP Report: register trunc_ln1_reg_2506_reg is absorbed into DSP trunc_ln1_reg_2506_reg.
DSP Report: register trunc_ln1_reg_2506_reg is absorbed into DSP trunc_ln1_reg_2506_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U425/tmp_product is absorbed into DSP trunc_ln1_reg_2506_reg.
DSP Report: Generating DSP mul_16s_16s_31_1_1_U424/tmp_product, operation Mode is: A*B2.
DSP Report: register weight_buffer_load_reg_2316_reg is absorbed into DSP mul_16s_16s_31_1_1_U424/tmp_product.
DSP Report: operator mul_16s_16s_31_1_1_U424/tmp_product is absorbed into DSP mul_16s_16s_31_1_1_U424/tmp_product.
DSP Report: Generating DSP mul_16s_16s_31_1_1_U447/tmp_product, operation Mode is: A*B''.
DSP Report: register weight_buffer_load_reg_2316_reg is absorbed into DSP mul_16s_16s_31_1_1_U447/tmp_product.
DSP Report: register sext_ln39_reg_2410_reg is absorbed into DSP mul_16s_16s_31_1_1_U447/tmp_product.
DSP Report: operator mul_16s_16s_31_1_1_U447/tmp_product is absorbed into DSP mul_16s_16s_31_1_1_U447/tmp_product.
DSP Report: Generating DSP trunc_ln48_2_reg_2526_reg, operation Mode is: ((A:0x283)*B2)'.
DSP Report: register trunc_ln48_2_reg_2526_reg is absorbed into DSP trunc_ln48_2_reg_2526_reg.
DSP Report: register trunc_ln48_2_reg_2526_reg is absorbed into DSP trunc_ln48_2_reg_2526_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U431/tmp_product is absorbed into DSP trunc_ln48_2_reg_2526_reg.
DSP Report: Generating DSP trunc_ln48_1_reg_2403_reg, operation Mode is: ((A:0x142)*B2)'.
DSP Report: register trunc_ln48_1_reg_2403_reg is absorbed into DSP trunc_ln48_1_reg_2403_reg.
DSP Report: register trunc_ln48_1_reg_2403_reg is absorbed into DSP trunc_ln48_1_reg_2403_reg.
DSP Report: operator mul_8ns_10ns_17_1_1_U419/tmp_product is absorbed into DSP trunc_ln48_1_reg_2403_reg.
DSP Report: Generating DSP mul_ln48_3_reg_2723_reg, operation Mode is: (A*B'')'.
DSP Report: register weight_buffer_load_reg_2316_reg is absorbed into DSP mul_ln48_3_reg_2723_reg.
DSP Report: register sext_ln39_reg_2410_reg is absorbed into DSP mul_ln48_3_reg_2723_reg.
DSP Report: register mul_ln48_3_reg_2723_reg is absorbed into DSP mul_ln48_3_reg_2723_reg.
DSP Report: operator mul_16s_16s_31_1_1_U441/tmp_product is absorbed into DSP mul_ln48_3_reg_2723_reg.
DSP Report: Generating DSP mul_16s_16s_31_1_1_U430/tmp_product, operation Mode is: A*B''.
DSP Report: register weight_buffer_load_reg_2316_reg is absorbed into DSP mul_16s_16s_31_1_1_U430/tmp_product.
DSP Report: register sext_ln39_reg_2410_reg is absorbed into DSP mul_16s_16s_31_1_1_U430/tmp_product.
DSP Report: operator mul_16s_16s_31_1_1_U430/tmp_product is absorbed into DSP mul_16s_16s_31_1_1_U430/tmp_product.
DSP Report: Generating DSP p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_address00, operation Mode is: C+(A*(B:0x33))'.
DSP Report: register mul_ln43_1_reg_2307_reg is absorbed into DSP p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_address00.
DSP Report: operator p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_address00 is absorbed into DSP p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_address00.
DSP Report: operator mul_8ns_7ns_13_1_1_U417/tmp_product is absorbed into DSP p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_address00.
DSP Report: Generating DSP mul_5ns_19ns_23_1_1_U525/tmp_product, operation Mode is: (A:0x3f804)*B.
DSP Report: operator mul_5ns_19ns_23_1_1_U525/tmp_product is absorbed into DSP mul_5ns_19ns_23_1_1_U525/tmp_product.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7124] RAM ("srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_U/ram_reg"
RAM ("srcnn_conv2__GB0/weight_buffer_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "srcnn_conv2__GB0/weight_buffer_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "srcnn_conv2__GB0/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_U/ram_reg"
INFO: [Synth 8-3971] The signal "srcnn_conv2__GB0/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "srcnn_conv2__GB0/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_U/ram_reg"
INFO: [Synth 8-3971] The signal "srcnn_conv2__GB0/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "srcnn_conv2__GB0/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-3971] The signal "srcnn_conv2__GB0/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "srcnn_conv2__GB0/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_U/ram_reg"
INFO: [Synth 8-3971] The signal "srcnn_conv2__GB0/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "srcnn_conv2__GB0/conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_U/ram_reg"
INFO: [Synth 8-3971] The signal "srcnn_conv2__GB0/conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv2_Pipeline_OUT_ROW_COL_fu_374/urem_9ns_7ns_9_13_1_U413/\divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv2_Pipeline_OUT_ROW_COL_fu_374/urem_9ns_7ns_9_13_1_U413/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv2_Pipeline_OUT_ROW_COL_fu_374/urem_9ns_7ns_9_13_1_U414/\divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv2_Pipeline_OUT_ROW_COL_fu_374/urem_9ns_7ns_9_13_1_U414/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv2_Pipeline_OUT_ROW_COL_fu_374/urem_9ns_7ns_9_13_1_U413/\srcnn_urem_9ns_7ns_9_13_1_divider_u/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv2_Pipeline_OUT_ROW_COL_fu_374/urem_9ns_7ns_9_13_1_U414/\srcnn_urem_9ns_7ns_9_13_1_divider_u/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv2_Pipeline_OUT_ROW_COL_fu_374/urem_9ns_7ns_9_13_1_U415/\divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv2_Pipeline_OUT_ROW_COL_fu_374/urem_9ns_7ns_9_13_1_U415/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv2_Pipeline_OUT_ROW_COL_fu_374/urem_8ns_7ns_8_12_1_U411/\divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv2_Pipeline_OUT_ROW_COL_fu_374/urem_8ns_7ns_8_12_1_U411/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv2_Pipeline_OUT_ROW_COL_fu_374/urem_8ns_7ns_8_12_1_U412/\divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv2_Pipeline_OUT_ROW_COL_fu_374/urem_8ns_7ns_8_12_1_U412/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv2_Pipeline_OUT_ROW_COL_fu_374/urem_9ns_7ns_9_13_1_U415/\srcnn_urem_9ns_7ns_9_13_1_divider_u/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv2_Pipeline_OUT_ROW_COL_fu_374/urem_8ns_7ns_8_12_1_U411/\srcnn_urem_8ns_7ns_8_12_1_divider_u/remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv2_Pipeline_OUT_ROW_COL_fu_374/urem_8ns_7ns_8_12_1_U412/\srcnn_urem_8ns_7ns_8_12_1_divider_u/remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv2_Pipeline_BW_fu_480/i_7/\phi_mul822_fu_72_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv2_Pipeline_BW5_fu_496/i_7/\phi_mul827_fu_72_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv2_Pipeline_BW6_fu_511/i_7/\phi_mul832_fu_72_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv2_Pipeline_OUT_ROW_COL_fu_374/\zext_ln44_reg_2260_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shl_ln3_reg_1005_reg[21] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_7ns_18ns_24_1_1_U378/tmp_product, operation Mode is: (A:0x1fc02)*B.
DSP Report: operator mul_7ns_18ns_24_1_1_U378/tmp_product is absorbed into DSP mul_7ns_18ns_24_1_1_U378/tmp_product.
DSP Report: Generating DSP empty_235_fu_4914_p2, operation Mode is: (C:0x32)+(A2*(B:0x33))'.
DSP Report: register empty_235_fu_4914_p2 is absorbed into DSP empty_235_fu_4914_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_235_fu_4914_p2.
DSP Report: operator empty_235_fu_4914_p2 is absorbed into DSP empty_235_fu_4914_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_235_fu_4914_p2.
DSP Report: Generating DSP empty_234_fu_4903_p2, operation Mode is: (C:0x31)+(A2*(B:0x33))'.
DSP Report: register empty_234_fu_4903_p2 is absorbed into DSP empty_234_fu_4903_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_234_fu_4903_p2.
DSP Report: operator empty_234_fu_4903_p2 is absorbed into DSP empty_234_fu_4903_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_234_fu_4903_p2.
DSP Report: Generating DSP empty_233_fu_4892_p2, operation Mode is: (C:0x30)+(A2*(B:0x33))'.
DSP Report: register empty_233_fu_4892_p2 is absorbed into DSP empty_233_fu_4892_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_233_fu_4892_p2.
DSP Report: operator empty_233_fu_4892_p2 is absorbed into DSP empty_233_fu_4892_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_233_fu_4892_p2.
DSP Report: Generating DSP empty_232_fu_4881_p2, operation Mode is: (C:0x2f)+(A2*(B:0x33))'.
DSP Report: register empty_232_fu_4881_p2 is absorbed into DSP empty_232_fu_4881_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_232_fu_4881_p2.
DSP Report: operator empty_232_fu_4881_p2 is absorbed into DSP empty_232_fu_4881_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_232_fu_4881_p2.
DSP Report: Generating DSP empty_231_fu_4870_p2, operation Mode is: (C:0x2e)+(A2*(B:0x33))'.
DSP Report: register empty_231_fu_4870_p2 is absorbed into DSP empty_231_fu_4870_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_231_fu_4870_p2.
DSP Report: operator empty_231_fu_4870_p2 is absorbed into DSP empty_231_fu_4870_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_231_fu_4870_p2.
DSP Report: Generating DSP empty_230_fu_4859_p2, operation Mode is: (C:0x2d)+(A2*(B:0x33))'.
DSP Report: register empty_230_fu_4859_p2 is absorbed into DSP empty_230_fu_4859_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_230_fu_4859_p2.
DSP Report: operator empty_230_fu_4859_p2 is absorbed into DSP empty_230_fu_4859_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_230_fu_4859_p2.
DSP Report: Generating DSP empty_229_fu_4848_p2, operation Mode is: (C:0x2c)+(A2*(B:0x33))'.
DSP Report: register empty_229_fu_4848_p2 is absorbed into DSP empty_229_fu_4848_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_229_fu_4848_p2.
DSP Report: operator empty_229_fu_4848_p2 is absorbed into DSP empty_229_fu_4848_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_229_fu_4848_p2.
DSP Report: Generating DSP empty_228_fu_4837_p2, operation Mode is: (C:0x2b)+(A2*(B:0x33))'.
DSP Report: register empty_228_fu_4837_p2 is absorbed into DSP empty_228_fu_4837_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_228_fu_4837_p2.
DSP Report: operator empty_228_fu_4837_p2 is absorbed into DSP empty_228_fu_4837_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_228_fu_4837_p2.
DSP Report: Generating DSP empty_227_fu_4826_p2, operation Mode is: (C:0x2a)+(A2*(B:0x33))'.
DSP Report: register empty_227_fu_4826_p2 is absorbed into DSP empty_227_fu_4826_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_227_fu_4826_p2.
DSP Report: operator empty_227_fu_4826_p2 is absorbed into DSP empty_227_fu_4826_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_227_fu_4826_p2.
DSP Report: Generating DSP empty_226_fu_4815_p2, operation Mode is: (C:0x29)+(A2*(B:0x33))'.
DSP Report: register empty_226_fu_4815_p2 is absorbed into DSP empty_226_fu_4815_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_226_fu_4815_p2.
DSP Report: operator empty_226_fu_4815_p2 is absorbed into DSP empty_226_fu_4815_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_226_fu_4815_p2.
DSP Report: Generating DSP empty_225_fu_4804_p2, operation Mode is: (C:0x28)+(A2*(B:0x33))'.
DSP Report: register empty_225_fu_4804_p2 is absorbed into DSP empty_225_fu_4804_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_225_fu_4804_p2.
DSP Report: operator empty_225_fu_4804_p2 is absorbed into DSP empty_225_fu_4804_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_225_fu_4804_p2.
DSP Report: Generating DSP empty_224_fu_4793_p2, operation Mode is: (C:0x27)+(A2*(B:0x33))'.
DSP Report: register empty_224_fu_4793_p2 is absorbed into DSP empty_224_fu_4793_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_224_fu_4793_p2.
DSP Report: operator empty_224_fu_4793_p2 is absorbed into DSP empty_224_fu_4793_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_224_fu_4793_p2.
DSP Report: Generating DSP empty_223_fu_4782_p2, operation Mode is: (C:0x26)+(A2*(B:0x33))'.
DSP Report: register empty_223_fu_4782_p2 is absorbed into DSP empty_223_fu_4782_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_223_fu_4782_p2.
DSP Report: operator empty_223_fu_4782_p2 is absorbed into DSP empty_223_fu_4782_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_223_fu_4782_p2.
DSP Report: Generating DSP empty_222_fu_4771_p2, operation Mode is: (C:0x25)+(A2*(B:0x33))'.
DSP Report: register empty_222_fu_4771_p2 is absorbed into DSP empty_222_fu_4771_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_222_fu_4771_p2.
DSP Report: operator empty_222_fu_4771_p2 is absorbed into DSP empty_222_fu_4771_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_222_fu_4771_p2.
DSP Report: Generating DSP empty_221_fu_4760_p2, operation Mode is: (C:0x24)+(A2*(B:0x33))'.
DSP Report: register empty_221_fu_4760_p2 is absorbed into DSP empty_221_fu_4760_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_221_fu_4760_p2.
DSP Report: operator empty_221_fu_4760_p2 is absorbed into DSP empty_221_fu_4760_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_221_fu_4760_p2.
DSP Report: Generating DSP empty_220_fu_4749_p2, operation Mode is: (C:0x23)+(A2*(B:0x33))'.
DSP Report: register empty_220_fu_4749_p2 is absorbed into DSP empty_220_fu_4749_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_220_fu_4749_p2.
DSP Report: operator empty_220_fu_4749_p2 is absorbed into DSP empty_220_fu_4749_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_220_fu_4749_p2.
DSP Report: Generating DSP empty_219_fu_4738_p2, operation Mode is: (C:0x22)+(A2*(B:0x33))'.
DSP Report: register empty_219_fu_4738_p2 is absorbed into DSP empty_219_fu_4738_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_219_fu_4738_p2.
DSP Report: operator empty_219_fu_4738_p2 is absorbed into DSP empty_219_fu_4738_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_219_fu_4738_p2.
DSP Report: Generating DSP empty_218_fu_4727_p2, operation Mode is: (C:0x21)+(A2*(B:0x33))'.
DSP Report: register empty_218_fu_4727_p2 is absorbed into DSP empty_218_fu_4727_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_218_fu_4727_p2.
DSP Report: operator empty_218_fu_4727_p2 is absorbed into DSP empty_218_fu_4727_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_218_fu_4727_p2.
DSP Report: Generating DSP empty_217_fu_4716_p2, operation Mode is: (C:0x20)+(A2*(B:0x33))'.
DSP Report: register empty_217_fu_4716_p2 is absorbed into DSP empty_217_fu_4716_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_217_fu_4716_p2.
DSP Report: operator empty_217_fu_4716_p2 is absorbed into DSP empty_217_fu_4716_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_217_fu_4716_p2.
DSP Report: Generating DSP empty_216_fu_4705_p2, operation Mode is: (C:0x1f)+(A2*(B:0x33))'.
DSP Report: register empty_216_fu_4705_p2 is absorbed into DSP empty_216_fu_4705_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_216_fu_4705_p2.
DSP Report: operator empty_216_fu_4705_p2 is absorbed into DSP empty_216_fu_4705_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_216_fu_4705_p2.
DSP Report: Generating DSP empty_215_fu_4694_p2, operation Mode is: (C:0x1e)+(A2*(B:0x33))'.
DSP Report: register empty_215_fu_4694_p2 is absorbed into DSP empty_215_fu_4694_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_215_fu_4694_p2.
DSP Report: operator empty_215_fu_4694_p2 is absorbed into DSP empty_215_fu_4694_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_215_fu_4694_p2.
DSP Report: Generating DSP empty_214_fu_4683_p2, operation Mode is: (C:0x1d)+(A2*(B:0x33))'.
DSP Report: register empty_214_fu_4683_p2 is absorbed into DSP empty_214_fu_4683_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_214_fu_4683_p2.
DSP Report: operator empty_214_fu_4683_p2 is absorbed into DSP empty_214_fu_4683_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_214_fu_4683_p2.
DSP Report: Generating DSP empty_213_fu_4672_p2, operation Mode is: (C:0x1c)+(A2*(B:0x33))'.
DSP Report: register empty_213_fu_4672_p2 is absorbed into DSP empty_213_fu_4672_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_213_fu_4672_p2.
DSP Report: operator empty_213_fu_4672_p2 is absorbed into DSP empty_213_fu_4672_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_213_fu_4672_p2.
DSP Report: Generating DSP empty_212_fu_4661_p2, operation Mode is: (C:0x1b)+(A2*(B:0x33))'.
DSP Report: register empty_212_fu_4661_p2 is absorbed into DSP empty_212_fu_4661_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_212_fu_4661_p2.
DSP Report: operator empty_212_fu_4661_p2 is absorbed into DSP empty_212_fu_4661_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_212_fu_4661_p2.
DSP Report: Generating DSP empty_211_fu_4650_p2, operation Mode is: (C:0x1a)+(A2*(B:0x33))'.
DSP Report: register empty_211_fu_4650_p2 is absorbed into DSP empty_211_fu_4650_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_211_fu_4650_p2.
DSP Report: operator empty_211_fu_4650_p2 is absorbed into DSP empty_211_fu_4650_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_211_fu_4650_p2.
DSP Report: Generating DSP empty_210_fu_4639_p2, operation Mode is: (C:0x19)+(A2*(B:0x33))'.
DSP Report: register empty_210_fu_4639_p2 is absorbed into DSP empty_210_fu_4639_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_210_fu_4639_p2.
DSP Report: operator empty_210_fu_4639_p2 is absorbed into DSP empty_210_fu_4639_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_210_fu_4639_p2.
DSP Report: Generating DSP empty_209_fu_4628_p2, operation Mode is: (C:0x18)+(A2*(B:0x33))'.
DSP Report: register empty_209_fu_4628_p2 is absorbed into DSP empty_209_fu_4628_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_209_fu_4628_p2.
DSP Report: operator empty_209_fu_4628_p2 is absorbed into DSP empty_209_fu_4628_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_209_fu_4628_p2.
DSP Report: Generating DSP empty_208_fu_4617_p2, operation Mode is: (C:0x17)+(A2*(B:0x33))'.
DSP Report: register empty_208_fu_4617_p2 is absorbed into DSP empty_208_fu_4617_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_208_fu_4617_p2.
DSP Report: operator empty_208_fu_4617_p2 is absorbed into DSP empty_208_fu_4617_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_208_fu_4617_p2.
DSP Report: Generating DSP empty_207_fu_4606_p2, operation Mode is: (C:0x16)+(A2*(B:0x33))'.
DSP Report: register empty_207_fu_4606_p2 is absorbed into DSP empty_207_fu_4606_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_207_fu_4606_p2.
DSP Report: operator empty_207_fu_4606_p2 is absorbed into DSP empty_207_fu_4606_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_207_fu_4606_p2.
DSP Report: Generating DSP empty_206_fu_4595_p2, operation Mode is: (C:0x15)+(A2*(B:0x33))'.
DSP Report: register empty_206_fu_4595_p2 is absorbed into DSP empty_206_fu_4595_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_206_fu_4595_p2.
DSP Report: operator empty_206_fu_4595_p2 is absorbed into DSP empty_206_fu_4595_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_206_fu_4595_p2.
DSP Report: Generating DSP empty_205_fu_4584_p2, operation Mode is: (C:0x14)+(A2*(B:0x33))'.
DSP Report: register empty_205_fu_4584_p2 is absorbed into DSP empty_205_fu_4584_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_205_fu_4584_p2.
DSP Report: operator empty_205_fu_4584_p2 is absorbed into DSP empty_205_fu_4584_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_205_fu_4584_p2.
DSP Report: Generating DSP empty_204_fu_4573_p2, operation Mode is: (C:0x13)+(A2*(B:0x33))'.
DSP Report: register empty_204_fu_4573_p2 is absorbed into DSP empty_204_fu_4573_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_204_fu_4573_p2.
DSP Report: operator empty_204_fu_4573_p2 is absorbed into DSP empty_204_fu_4573_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_204_fu_4573_p2.
DSP Report: Generating DSP empty_203_fu_4562_p2, operation Mode is: (C:0x12)+(A2*(B:0x33))'.
DSP Report: register empty_203_fu_4562_p2 is absorbed into DSP empty_203_fu_4562_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_203_fu_4562_p2.
DSP Report: operator empty_203_fu_4562_p2 is absorbed into DSP empty_203_fu_4562_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_203_fu_4562_p2.
DSP Report: Generating DSP empty_202_fu_4551_p2, operation Mode is: (C:0x11)+(A2*(B:0x33))'.
DSP Report: register empty_202_fu_4551_p2 is absorbed into DSP empty_202_fu_4551_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_202_fu_4551_p2.
DSP Report: operator empty_202_fu_4551_p2 is absorbed into DSP empty_202_fu_4551_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_202_fu_4551_p2.
DSP Report: Generating DSP empty_201_fu_4540_p2, operation Mode is: (C:0x10)+(A2*(B:0x33))'.
DSP Report: register empty_201_fu_4540_p2 is absorbed into DSP empty_201_fu_4540_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_201_fu_4540_p2.
DSP Report: operator empty_201_fu_4540_p2 is absorbed into DSP empty_201_fu_4540_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_201_fu_4540_p2.
DSP Report: Generating DSP empty_200_fu_4529_p2, operation Mode is: (C:0xf)+(A2*(B:0x33))'.
DSP Report: register empty_200_fu_4529_p2 is absorbed into DSP empty_200_fu_4529_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_200_fu_4529_p2.
DSP Report: operator empty_200_fu_4529_p2 is absorbed into DSP empty_200_fu_4529_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_200_fu_4529_p2.
DSP Report: Generating DSP empty_199_fu_4518_p2, operation Mode is: (C:0xe)+(A2*(B:0x33))'.
DSP Report: register empty_199_fu_4518_p2 is absorbed into DSP empty_199_fu_4518_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_199_fu_4518_p2.
DSP Report: operator empty_199_fu_4518_p2 is absorbed into DSP empty_199_fu_4518_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_199_fu_4518_p2.
DSP Report: Generating DSP empty_198_fu_4507_p2, operation Mode is: (C:0xd)+(A2*(B:0x33))'.
DSP Report: register empty_198_fu_4507_p2 is absorbed into DSP empty_198_fu_4507_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_198_fu_4507_p2.
DSP Report: operator empty_198_fu_4507_p2 is absorbed into DSP empty_198_fu_4507_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_198_fu_4507_p2.
DSP Report: Generating DSP empty_197_fu_4496_p2, operation Mode is: (C:0xc)+(A2*(B:0x33))'.
DSP Report: register empty_197_fu_4496_p2 is absorbed into DSP empty_197_fu_4496_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_197_fu_4496_p2.
DSP Report: operator empty_197_fu_4496_p2 is absorbed into DSP empty_197_fu_4496_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_197_fu_4496_p2.
DSP Report: Generating DSP empty_196_fu_4485_p2, operation Mode is: (C:0xb)+(A2*(B:0x33))'.
DSP Report: register empty_196_fu_4485_p2 is absorbed into DSP empty_196_fu_4485_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_196_fu_4485_p2.
DSP Report: operator empty_196_fu_4485_p2 is absorbed into DSP empty_196_fu_4485_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_196_fu_4485_p2.
DSP Report: Generating DSP empty_195_fu_4474_p2, operation Mode is: (C:0xa)+(A2*(B:0x33))'.
DSP Report: register empty_195_fu_4474_p2 is absorbed into DSP empty_195_fu_4474_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_195_fu_4474_p2.
DSP Report: operator empty_195_fu_4474_p2 is absorbed into DSP empty_195_fu_4474_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_195_fu_4474_p2.
DSP Report: Generating DSP empty_194_fu_4463_p2, operation Mode is: (C:0x9)+(A2*(B:0x33))'.
DSP Report: register empty_194_fu_4463_p2 is absorbed into DSP empty_194_fu_4463_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_194_fu_4463_p2.
DSP Report: operator empty_194_fu_4463_p2 is absorbed into DSP empty_194_fu_4463_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_194_fu_4463_p2.
DSP Report: Generating DSP empty_193_fu_4452_p2, operation Mode is: (C:0x8)+(A2*(B:0x33))'.
DSP Report: register empty_193_fu_4452_p2 is absorbed into DSP empty_193_fu_4452_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_193_fu_4452_p2.
DSP Report: operator empty_193_fu_4452_p2 is absorbed into DSP empty_193_fu_4452_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_193_fu_4452_p2.
DSP Report: Generating DSP empty_192_fu_4441_p2, operation Mode is: (C:0x7)+(A2*(B:0x33))'.
DSP Report: register empty_192_fu_4441_p2 is absorbed into DSP empty_192_fu_4441_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_192_fu_4441_p2.
DSP Report: operator empty_192_fu_4441_p2 is absorbed into DSP empty_192_fu_4441_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_192_fu_4441_p2.
DSP Report: Generating DSP empty_191_fu_4430_p2, operation Mode is: (C:0x6)+(A2*(B:0x33))'.
DSP Report: register empty_191_fu_4430_p2 is absorbed into DSP empty_191_fu_4430_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_191_fu_4430_p2.
DSP Report: operator empty_191_fu_4430_p2 is absorbed into DSP empty_191_fu_4430_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_191_fu_4430_p2.
DSP Report: Generating DSP empty_190_fu_4419_p2, operation Mode is: (C:0x5)+(A2*(B:0x33))'.
DSP Report: register empty_190_fu_4419_p2 is absorbed into DSP empty_190_fu_4419_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_190_fu_4419_p2.
DSP Report: operator empty_190_fu_4419_p2 is absorbed into DSP empty_190_fu_4419_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_190_fu_4419_p2.
DSP Report: Generating DSP empty_189_fu_4408_p2, operation Mode is: (C:0x4)+(A2*(B:0x33))'.
DSP Report: register empty_189_fu_4408_p2 is absorbed into DSP empty_189_fu_4408_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_189_fu_4408_p2.
DSP Report: operator empty_189_fu_4408_p2 is absorbed into DSP empty_189_fu_4408_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_189_fu_4408_p2.
DSP Report: Generating DSP empty_188_fu_4397_p2, operation Mode is: (C:0x3)+(A2*(B:0x33))'.
DSP Report: register empty_188_fu_4397_p2 is absorbed into DSP empty_188_fu_4397_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_188_fu_4397_p2.
DSP Report: operator empty_188_fu_4397_p2 is absorbed into DSP empty_188_fu_4397_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_188_fu_4397_p2.
DSP Report: Generating DSP empty_187_fu_4386_p2, operation Mode is: (C:0x2)+(A2*(B:0x33))'.
DSP Report: register empty_187_fu_4386_p2 is absorbed into DSP empty_187_fu_4386_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_187_fu_4386_p2.
DSP Report: operator empty_187_fu_4386_p2 is absorbed into DSP empty_187_fu_4386_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_187_fu_4386_p2.
DSP Report: Generating DSP empty_186_fu_4375_p2, operation Mode is: (A2*(B:0x33))'+1.
DSP Report: register empty_186_fu_4375_p2 is absorbed into DSP empty_186_fu_4375_p2.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_186_fu_4375_p2.
DSP Report: operator empty_186_fu_4375_p2 is absorbed into DSP empty_186_fu_4375_p2.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_186_fu_4375_p2.
DSP Report: Generating DSP empty_185_reg_4983_reg, operation Mode is: (A2*(B:0x33))'.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_185_reg_4983_reg.
DSP Report: register empty_185_reg_4983_reg is absorbed into DSP empty_185_reg_4983_reg.
DSP Report: operator mul_8ns_7ns_14_1_1_U379/tmp_product is absorbed into DSP empty_185_reg_4983_reg.
INFO: [Synth 8-4471] merging register 'grp_load_input_buffer_c2_fu_337/sub_ln76_reg_137_reg[0:0]' into 'zext_ln103_reg_960_reg[8:8]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_load_input_buffer_c2.v:665]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_load_input_buffer_c2_fu_337/grp_load_input_buffer_c2_Pipeline_BH_fu_72 /ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln103_reg_960_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_load_input_buffer_c2_fu_337/sub_ln76_reg_137_reg[17] )
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mul_32s_16s_47_1_1.v:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mul_32s_16s_47_1_1.v:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mul_32s_16s_47_1_1.v:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mul_32s_16s_47_1_1.v:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_mul_32s_16s_47_1_1.v:30]
DSP Report: Generating DSP mul_32s_16s_47_1_1_U550/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_16s_47_1_1_U550/tmp_product is absorbed into DSP mul_32s_16s_47_1_1_U550/tmp_product.
DSP Report: operator mul_32s_16s_47_1_1_U550/tmp_product is absorbed into DSP mul_32s_16s_47_1_1_U550/tmp_product.
DSP Report: Generating DSP mul_32s_16s_47_1_1_U550/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_16s_47_1_1_U550/tmp_product is absorbed into DSP mul_32s_16s_47_1_1_U550/tmp_product.
DSP Report: operator mul_32s_16s_47_1_1_U550/tmp_product is absorbed into DSP mul_32s_16s_47_1_1_U550/tmp_product.
DSP Report: Generating DSP mul_32s_16s_47_1_1_U552/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_16s_47_1_1_U552/tmp_product is absorbed into DSP mul_32s_16s_47_1_1_U552/tmp_product.
DSP Report: operator mul_32s_16s_47_1_1_U552/tmp_product is absorbed into DSP mul_32s_16s_47_1_1_U552/tmp_product.
DSP Report: Generating DSP mul_32s_16s_47_1_1_U552/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_16s_47_1_1_U552/tmp_product is absorbed into DSP mul_32s_16s_47_1_1_U552/tmp_product.
DSP Report: operator mul_32s_16s_47_1_1_U552/tmp_product is absorbed into DSP mul_32s_16s_47_1_1_U552/tmp_product.
DSP Report: Generating DSP mul_32s_16s_47_1_1_U553/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_16s_47_1_1_U553/tmp_product is absorbed into DSP mul_32s_16s_47_1_1_U553/tmp_product.
DSP Report: operator mul_32s_16s_47_1_1_U553/tmp_product is absorbed into DSP mul_32s_16s_47_1_1_U553/tmp_product.
DSP Report: Generating DSP mul_32s_16s_47_1_1_U553/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_16s_47_1_1_U553/tmp_product is absorbed into DSP mul_32s_16s_47_1_1_U553/tmp_product.
DSP Report: operator mul_32s_16s_47_1_1_U553/tmp_product is absorbed into DSP mul_32s_16s_47_1_1_U553/tmp_product.
DSP Report: Generating DSP mul_32s_16s_47_1_1_U551/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_16s_47_1_1_U551/tmp_product is absorbed into DSP mul_32s_16s_47_1_1_U551/tmp_product.
DSP Report: operator mul_32s_16s_47_1_1_U551/tmp_product is absorbed into DSP mul_32s_16s_47_1_1_U551/tmp_product.
DSP Report: Generating DSP mul_32s_16s_47_1_1_U551/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_16s_47_1_1_U551/tmp_product is absorbed into DSP mul_32s_16s_47_1_1_U551/tmp_product.
DSP Report: operator mul_32s_16s_47_1_1_U551/tmp_product is absorbed into DSP mul_32s_16s_47_1_1_U551/tmp_product.
DSP Report: Generating DSP mul_32s_16s_47_1_1_U554/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_16s_47_1_1_U554/tmp_product is absorbed into DSP mul_32s_16s_47_1_1_U554/tmp_product.
DSP Report: operator mul_32s_16s_47_1_1_U554/tmp_product is absorbed into DSP mul_32s_16s_47_1_1_U554/tmp_product.
DSP Report: Generating DSP mul_32s_16s_47_1_1_U554/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_16s_47_1_1_U554/tmp_product is absorbed into DSP mul_32s_16s_47_1_1_U554/tmp_product.
DSP Report: operator mul_32s_16s_47_1_1_U554/tmp_product is absorbed into DSP mul_32s_16s_47_1_1_U554/tmp_product.
DSP Report: Generating DSP tmp_104_reg_5252_reg, operation Mode is: ((A:0x3f1)*B)'.
DSP Report: register tmp_104_reg_5252_reg is absorbed into DSP tmp_104_reg_5252_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U577/tmp_product is absorbed into DSP tmp_104_reg_5252_reg.
DSP Report: Generating DSP tmp_52_reg_5139_reg, operation Mode is: ((A:0x3f1)*B)'.
DSP Report: register tmp_52_reg_5139_reg is absorbed into DSP tmp_52_reg_5139_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U571/tmp_product is absorbed into DSP tmp_52_reg_5139_reg.
DSP Report: Generating DSP tmp_78_reg_5150_reg, operation Mode is: ((A:0x3f1)*B)'.
DSP Report: register tmp_78_reg_5150_reg is absorbed into DSP tmp_78_reg_5150_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U573/tmp_product is absorbed into DSP tmp_78_reg_5150_reg.
DSP Report: Generating DSP tmp_15_reg_5115_reg, operation Mode is: ((A:0x3f1)*B)'.
DSP Report: register tmp_15_reg_5115_reg is absorbed into DSP tmp_15_reg_5115_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U569/tmp_product is absorbed into DSP tmp_15_reg_5115_reg.
DSP Report: Generating DSP tmp_49_reg_5127_reg, operation Mode is: ((A:0x3f1)*B)'.
DSP Report: register tmp_49_reg_5127_reg is absorbed into DSP tmp_49_reg_5127_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U570/tmp_product is absorbed into DSP tmp_49_reg_5127_reg.
INFO: [Synth 8-4471] merging register 'zext_ln99_6_reg_4281_reg[15:1]' into 'add_ln99_4_reg_4144_reg[15:1]' [c:/SPB_Data/ELEN90096-Group-2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2b47/hdl/verilog/srcnn_load_input_buffer_c3.v:2298]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_6ns_19ns_24_1_1_U540/tmp_product, operation Mode is: (A:0x3f804)*B.
DSP Report: operator mul_6ns_19ns_24_1_1_U540/tmp_product is absorbed into DSP mul_6ns_19ns_24_1_1_U540/tmp_product.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 3 because memory depth for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 2 because memory depth for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 5 and width 4 for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 1 for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg"
INFO: [Synth 8-3971] The signal "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 3 because memory depth for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 2 because memory depth for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 5 and width 4 for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 1 for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-3971] The signal "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("srcnn_conv3__GC0/weight_buffer_0_U/ram_reg") is too shallow (depth = 800) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "srcnn_conv3__GC0/weight_buffer_0_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "srcnn_conv3__GC0/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_U/ram_reg"
INFO: [Synth 8-3971] The signal "srcnn_conv3__GC0/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "srcnn_conv3__GC0/conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_U/ram_reg"
INFO: [Synth 8-3971] The signal "srcnn_conv3__GC0/conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_CLEARW_fu_302/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_CLEARW3_fu_321/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln132_reg_616_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_4_fu_266/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_6_fu_290/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_231/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_load_input_buffer_c3_fu_219/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_CLEARW2_fu_312/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\or_ln139_reg_632_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_4_fu_266/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_6_fu_290/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_CLEARW_fu_302/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_CLEARW2_fu_312/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_CLEARW3_fu_321/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_load_input_buffer_c3_fu_219/\zext_ln99_6_reg_4281_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_load_input_buffer_c3_fu_219/\add_ln99_4_reg_4144_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_RELU1_fu_279/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_RELU_fu_254/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_231/\ap_CS_fsm_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_RELU_fu_254/\sext_ln119_1_cast_reg_225_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_RELU1_fu_279/\sext_ln119_1_cast_reg_225_reg[21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_RELU1_fu_279/\conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_263_reg_238_reg[7] )
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "i2_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "i2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "i2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "o_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "o_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "o_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "i3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "i3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-3333] propagating constant 1 across sequential element (o_m_axi_U/\load_unit/fifo_rreq/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i3_m_axi_U/\bus_write/wreq_burst_conv/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (o_m_axi_U/\bus_write/wreq_burst_conv/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2_m_axi_U/\bus_write/wreq_burst_conv/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i3_m_axi_U/\store_unit/tmp_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i3_m_axi_U/\load_unit/tmp_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (o_m_axi_U/\store_unit/tmp_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (o_m_axi_U/\load_unit/tmp_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2_m_axi_U/\store_unit/tmp_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2_m_axi_U/\load_unit/tmp_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i3_m_axi_U/\bus_read/rreq_burst_conv/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (o_m_axi_U/\bus_read/rreq_burst_conv/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (o_m_axi_U/\load_unit/ready_for_outstanding_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2_m_axi_U/\store_unit/bus_wide_gen.pad_oh_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2_m_axi_U/\bus_read/rreq_burst_conv/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2_m_axi_U/\load_unit/bus_wide_gen.rdata_nvalid_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (o_m_axi_U/\load_unit/fifo_rreq/U_fifo_srl/dout_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i3_m_axi_U/\bus_write/wreq_burst_conv/rs_req/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i3_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i3_m_axi_U/\bus_write/wreq_burst_conv/sect_addr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (o_m_axi_U/\bus_write/wreq_burst_conv/rs_req/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (o_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (o_m_axi_U/\bus_write/wreq_burst_conv/sect_addr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2_m_axi_U/\bus_write/wreq_burst_conv/rs_req/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2_m_axi_U/\bus_write/wreq_burst_conv/sect_addr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i3_m_axi_U/\bus_read/rreq_burst_conv/sect_addr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (o_m_axi_U/\bus_read/rreq_burst_conv/sect_addr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i2_m_axi_U/\bus_read/rreq_burst_conv/sect_addr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (o_m_axi_U/\load_unit/tmp_addr_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (o_m_axi_U/\load_unit/tmp_valid_reg )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module srcnn_o_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module srcnn_o_m_axi.
INFO: [Synth 8-5784] Optimized 18 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 18 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-5784] Optimized 18 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 18 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module srcnn_i1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module srcnn_i1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module srcnn_i1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module srcnn_i1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module srcnn_w1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module srcnn_w1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module srcnn_w1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module srcnn_w1_m_axi.
WARNING: [Synth 8-3917] design srcnn__GCB3 has port s_axi_control_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design srcnn__GCB3 has port s_axi_control_BRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design srcnn__GCB3 has port s_axi_control_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design srcnn__GCB3 has port s_axi_control_RRESP[0] driven by constant 0
INFO: [Synth 8-5784] Optimized 9 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 9 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5784] Optimized 18 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 18 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "w2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "w2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "w2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module srcnn_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module srcnn_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module srcnn_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module srcnn_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module srcnn_w2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module srcnn_w2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module srcnn_w2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module srcnn_w2_m_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:31 ; elapsed = 00:03:42 . Memory (MB): peak = 3432.914 ; gain = 1950.344
---------------------------------------------------------------------------------
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 328, Available = 288. Will try to implement using LUT-RAM. 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                       | RTL Object                                                                                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U | ram_reg                                                                                       | 15 K x 16(READ_FIRST)  | W | R | 15 K x 16(READ_FIRST)  | W | R | Port A and B     | 1      | 7      | 4,2,1,1         | 
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U   | ram_reg                                                                                       | 15 K x 16(READ_FIRST)  | W | R | 15 K x 16(READ_FIRST)  | W | R | Port A and B     | 1      | 7      | 4,2,1,1         | 
|srcnn_conv2__GB0                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U/ram_reg | 6 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|srcnn_conv2__GB0                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_U/ram_reg | 6 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|srcnn_conv2__GB0                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_U/ram_reg | 6 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|srcnn_conv2__GB0                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_U/ram_reg | 6 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|srcnn_conv2__GB0                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_U/ram_reg | 6 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|srcnn_conv2__GB0                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_U/ram_reg   | 6 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|srcnn_conv2__GB0                                                  | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_U/ram_reg                      | 612 x 32(READ_FIRST)   | W | R | 612 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv2__GB0                                                  | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_U/ram_reg                      | 612 x 32(READ_FIRST)   | W | R | 612 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv2__GB0                                                  | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_U/ram_reg                      | 612 x 32(READ_FIRST)   | W | R | 612 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv2__GB0                                                  | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_U/ram_reg                      | 612 x 32(READ_FIRST)   | W | R | 612 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv2__GB0                                                  | conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_U/ram_reg            | 612 x 32(READ_FIRST)   | W | R | 612 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U  | ram_reg                                                                                       | 36 K x 32(READ_FIRST)  | W | R | 36 K x 32(READ_FIRST)  | W | R | Port A and B     | 0      | 36     | 8,8,3,4,4,2,5,2 | 
|conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U  | ram_reg                                                                                       | 36 K x 32(READ_FIRST)  | W | R | 36 K x 32(READ_FIRST)  | W | R | Port A and B     | 0      | 36     | 8,8,3,4,4,2,5,2 | 
|srcnn_conv3__GC0                                                  | conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_U/ram_reg                      | 640 x 32(READ_FIRST)   | W | R | 640 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv3__GC0                                                  | conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_U/ram_reg            | 640 x 32(READ_FIRST)   | W | R | 640 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|inst/w3_m_axi_U                                                   | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                       | 3 K x 34(READ_FIRST)   | W |   | 3 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|i2_m_axi_U                                                        | store_unit/buff_wdata/U_fifo_mem/mem_reg                                                      | 511 x 18(WRITE_FIRST)  |   | R | 511 x 18(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|i2_m_axi_U                                                        | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                       | 3 K x 34(READ_FIRST)   | W |   | 3 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|o_m_axi_U                                                         | store_unit/buff_wdata/U_fifo_mem/mem_reg                                                      | 255 x 36(READ_FIRST)   | W |   | 255 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|i3_m_axi_U                                                        | store_unit/buff_wdata/U_fifo_mem/mem_reg                                                      | 255 x 36(READ_FIRST)   | W |   | 255 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|i3_m_axi_U                                                        | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                       | 3 K x 34(READ_FIRST)   | W |   | 3 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|i1_m_axi_U                                                        | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                       | 3 K x 34(READ_FIRST)   | W |   | 3 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|w1_m_axi_U                                                        | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                       | 3 K x 34(READ_FIRST)   | W |   | 3 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|gmem_m_axi_U                                                      | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                       | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|w2_m_axi_U                                                        | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                       | 3 K x 34(READ_FIRST)   | W |   | 3 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-----------------+-----------------------------------------------------------------------------------------------+----------------+----------------------+---------------------------------------------------------------------------+
|Module Name      | RTL Object                                                                                    | Inference      | Size (Depth x Width) | Primitives                                                                | 
+-----------------+-----------------------------------------------------------------------------------------------+----------------+----------------------+---------------------------------------------------------------------------+
|srcnn_conv1__GC0 | p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1_U/ram_reg  | User Attribute | 512 x 16             | RAM16X1D x 16 RAM64X1D x 16 RAM256X1D x 16                                | 
|srcnn_conv1__GC0 | p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s_U/ram_reg  | User Attribute | 512 x 16             | RAM16X1D x 16 RAM64X1D x 16 RAM256X1D x 16                                | 
|inst             | conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_U/ram_reg                     | Implied        | 2 K x 16             | RAM16X1D x 16 RAM32X1D x 16 RAM64X1D x 16 RAM128X1D x 16 RAM256X1D x 112  | 
|inst             | conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_U/ram_reg                     | Implied        | 2 K x 16             | RAM16X1D x 16 RAM32X1D x 16 RAM64X1D x 16 RAM128X1D x 16 RAM256X1D x 112  | 
|inst             | conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_U/ram_reg                     | Implied        | 2 K x 16             | RAM16X1D x 16 RAM32X1D x 16 RAM64X1D x 16 RAM128X1D x 16 RAM256X1D x 112  | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_U/ram_reg | Implied        | 8 K x 16             | RAM128X1S x 16 RAM256X1S x 16 RAM512X1S x 192                             | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_U/ram_reg | Implied        | 8 K x 16             | RAM128X1S x 16 RAM256X1S x 16 RAM512X1S x 192                             | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_U/ram_reg | Implied        | 8 K x 16             | RAM128X1S x 16 RAM256X1S x 16 RAM512X1S x 192                             | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_U/ram_reg | Implied        | 8 K x 16             | RAM128X1S x 16 RAM256X1S x 16 RAM512X1S x 192                             | 
|inst             | weight_buffer_U/ram_reg                                                                       | Implied        | 256 x 16             | RAM256X1S x 16                                                            | 
|inst             | weight_buffer_0_U/ram_reg                                                                     | Implied        | 1 K x 16             | RAM32X1D x 16 RAM256X1D x 48                                              | 
+-----------------+-----------------------------------------------------------------------------------------------+----------------+----------------------+---------------------------------------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                 | DSP Mapping             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|srcnn                                       | ((A:0x2e9)*B2)'         | 10     | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn                                       | ((A:0x2e9)*B2)'         | 10     | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn                                       | ((A:0x2e9)*B2)'         | 10     | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn                                       | (A:0x2e9)*B2            | 10     | 11     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn                                       | (A:0x2e9)*B2            | 10     | 11     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn                                       | (A:0x2e9)*B2            | 10     | 11     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn                                       | (A:0x2e9)*B2            | 10     | 11     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn                                       | (A:0x2e9)*B2            | 10     | 11     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn                                       | ((A:0x175)*B2)'         | 9      | 10     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn                                       | ((A:0x175)*B2)'         | 9      | 10     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0       | ((A:0x2e9)*B2)'         | 10     | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0       | ((A:0x58)*B)'           | 6      | 8      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0       | ((A:0x58)*B)'           | 6      | 8      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0       | ((A:0x58)*B)'           | 6      | 8      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0       | ((A:0x58)*B)'           | 6      | 8      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0       | ((A:0x58)*B)'           | 6      | 8      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0       | ((A:0x58)*B)'           | 6      | 8      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0       | ((A:0x58)*B2)'          | 5      | 8      | -      | -      | 13     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0       | ((A:0x58)*B)'           | 6      | 8      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0       | ((A:0x58)*B)'           | 5      | 8      | -      | -      | 13     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0       | (C+((A:0x58)*B)')'      | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0       | (C+((A:0x58)*B)')'      | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0       | (C+((A:0x58)*B)')'      | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (A*B'')'                | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A2*B'')')'          | 17     | 17     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A2*B'')')'          | 17     | 17     | 33     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A2*B'')')'          | 17     | 17     | 33     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A2*B'')')'          | 17     | 17     | 33     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')'        | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | A*B2                    | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A2*B'')')'          | 17     | 17     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')'        | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')'        | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')'        | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | A''*B2                  | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A2*B'')')'          | 17     | 17     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A2*B'')')'          | 17     | 17     | 33     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A2*B'')')'          | 17     | 17     | 33     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | A''*B2                  | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A2*B'')')'          | 17     | 17     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1 | (C+(A2*B'')')'          | 17     | 17     | 33     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')'        | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (A2*B2)'                | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A2*B'')')'          | 17     | 17     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A2*B'')')'          | 17     | 17     | 33     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (A*B2)'                 | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A2*B'')')'          | 17     | 17     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A2*B'')')'          | 17     | 17     | 33     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A2*B'')')'          | 17     | 17     | 33     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A2*B'')')'          | 17     | 17     | 33     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (A2*B'')'               | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A2*B'')')'          | 17     | 17     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A2*B'')')'          | 17     | 17     | 33     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | A2*B''                  | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A2*B'')')'          | 17     | 17     | 33     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | A2*B''                  | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (A2*B'')'               | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A2*B'')')'          | 17     | 17     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (A*B'')'                | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A2*B'')')'          | 17     | 17     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (A*B'')'                | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A2*B'')')'          | 17     | 17     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (A*B'')'                | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A2*B'')')'          | 17     | 17     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A2*B'')')'          | 17     | 17     | 33     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | A2*B''                  | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | A''*BCIN''              | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')'        | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')'        | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')'        | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')'        | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')'        | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | A*B''                   | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')'        | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | A*B''                   | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')'        | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')'        | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')'        | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')'        | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | A*B''                   | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')'        | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A2*B'')')'          | 17     | 17     | 33     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')'        | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | A*B''                   | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A2*B'')')'          | 17     | 17     | 33     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')'        | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')'        | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')'        | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | A*B''                   | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')'        | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A2*B'')')'          | 17     | 17     | 33     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')'        | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | A*B''                   | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1 | (C+(A2*B'')')'          | 17     | 17     | 33     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')'        | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')'        | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')'        | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | A*B''                   | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')'        | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')'        | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')'        | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | A*B''                   | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A2*B'')')'          | 17     | 17     | 33     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')'        | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')'        | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')'        | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')'        | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (A2*B2)'                | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A2*B'')')'          | 17     | 17     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A2*B'')')'          | 17     | 17     | 33     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')'        | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (A*B2)'                 | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A2*B'')')'          | 17     | 17     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A2*B'')')'          | 17     | 17     | 33     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (A2*B2)'                | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A2*B'')')'          | 17     | 17     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A2*B'')')'          | 17     | 17     | 33     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A2*B'')')'         | 17     | 17     | 33     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | A''*B''                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')'        | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')'        | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')'        | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')'        | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'         | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_mul_6ns_9ns_14_1_1                    | (A:0xa2)*B              | 7      | 9      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_mul_6ns_18ns_23_1_1                   | (A:0x1fc02)*B           | 18     | 7      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1__GC0                            | C+(A*(B:0x58))'         | 11     | 8      | 9      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1__GC0                            | A*(B:0x58)              | 11     | 8      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1__GC0                            | C+(A*(B:0x58))'         | 11     | 8      | 9      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1__GC0                            | ((A:0x2e9)*B)'          | 10     | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1__GC0                            | ((A:0x2e9)*B)'          | 10     | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1__GC0                            | C+(A*(B:0x58))'         | 11     | 8      | 9      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1__GC0                            | C+(A*(B:0x58))'         | 11     | 8      | 9      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL            | ((A:0x283)*B2)'         | 10     | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL            | ((A:0x142)*B'')'        | 9      | 10     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL            | (A*B'')'                | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL            | ((A:0x283)*B2)'         | 10     | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL            | A*B2                    | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL            | A*B''                   | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL            | ((A:0x283)*B2)'         | 10     | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL            | ((A:0x142)*B2)'         | 9      | 10     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL            | (A*B'')'                | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL            | A*B''                   | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL            | C+(A*(B:0x33))'         | 9      | 7      | 9      | -      | 13     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_mul_5ns_19ns_23_1_1                   | (A:0x3f804)*B           | 19     | 6      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_mul_7ns_18ns_24_1_1                   | (A:0x1fc02)*B           | 18     | 8      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0x32)+(A2*(B:0x33))' | 9      | 7      | 6      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0x31)+(A2*(B:0x33))' | 9      | 7      | 6      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0x30)+(A2*(B:0x33))' | 9      | 7      | 6      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0x2f)+(A2*(B:0x33))' | 9      | 7      | 6      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0x2e)+(A2*(B:0x33))' | 9      | 7      | 6      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0x2d)+(A2*(B:0x33))' | 9      | 7      | 6      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0x2c)+(A2*(B:0x33))' | 9      | 7      | 6      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0x2b)+(A2*(B:0x33))' | 9      | 7      | 6      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0x2a)+(A2*(B:0x33))' | 9      | 7      | 6      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0x29)+(A2*(B:0x33))' | 9      | 7      | 6      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0x28)+(A2*(B:0x33))' | 9      | 7      | 6      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0x27)+(A2*(B:0x33))' | 9      | 7      | 6      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0x26)+(A2*(B:0x33))' | 9      | 7      | 6      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0x25)+(A2*(B:0x33))' | 9      | 7      | 6      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0x24)+(A2*(B:0x33))' | 9      | 7      | 6      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0x23)+(A2*(B:0x33))' | 9      | 7      | 6      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0x22)+(A2*(B:0x33))' | 9      | 7      | 6      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0x21)+(A2*(B:0x33))' | 9      | 7      | 6      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0x20)+(A2*(B:0x33))' | 9      | 7      | 6      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0x1f)+(A2*(B:0x33))' | 9      | 7      | 5      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0x1e)+(A2*(B:0x33))' | 9      | 7      | 5      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0x1d)+(A2*(B:0x33))' | 9      | 7      | 5      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0x1c)+(A2*(B:0x33))' | 9      | 7      | 5      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0x1b)+(A2*(B:0x33))' | 9      | 7      | 5      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0x1a)+(A2*(B:0x33))' | 9      | 7      | 5      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0x19)+(A2*(B:0x33))' | 9      | 7      | 5      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0x18)+(A2*(B:0x33))' | 9      | 7      | 5      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0x17)+(A2*(B:0x33))' | 9      | 7      | 5      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0x16)+(A2*(B:0x33))' | 9      | 7      | 5      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0x15)+(A2*(B:0x33))' | 9      | 7      | 5      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0x14)+(A2*(B:0x33))' | 9      | 7      | 5      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0x13)+(A2*(B:0x33))' | 9      | 7      | 5      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0x12)+(A2*(B:0x33))' | 9      | 7      | 5      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0x11)+(A2*(B:0x33))' | 9      | 7      | 5      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0x10)+(A2*(B:0x33))' | 9      | 7      | 5      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0xf)+(A2*(B:0x33))'  | 9      | 7      | 4      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0xe)+(A2*(B:0x33))'  | 9      | 7      | 4      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0xd)+(A2*(B:0x33))'  | 9      | 7      | 4      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0xc)+(A2*(B:0x33))'  | 9      | 7      | 4      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0xb)+(A2*(B:0x33))'  | 9      | 7      | 4      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0xa)+(A2*(B:0x33))'  | 9      | 7      | 4      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0x9)+(A2*(B:0x33))'  | 9      | 7      | 4      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0x8)+(A2*(B:0x33))'  | 9      | 7      | 4      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0x7)+(A2*(B:0x33))'  | 9      | 7      | 3      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0x6)+(A2*(B:0x33))'  | 9      | 7      | 3      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0x5)+(A2*(B:0x33))'  | 9      | 7      | 3      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0x4)+(A2*(B:0x33))'  | 9      | 7      | 3      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0x3)+(A2*(B:0x33))'  | 9      | 7      | 2      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C:0x2)+(A2*(B:0x33))'  | 9      | 7      | 2      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (A2*(B:0x33))'+1        | 9      | 7      | -      | -      | 13     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (A2*(B:0x33))'          | 9      | 7      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB0        | A*B                     | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB0        | (PCIN>>17)+A*B          | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB0        | A*B                     | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB0        | (PCIN>>17)+A*B          | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB0        | A*B                     | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB0        | (PCIN>>17)+A*B          | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB0        | A*B                     | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB0        | (PCIN>>17)+A*B          | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB0        | A*B                     | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB0        | (PCIN>>17)+A*B          | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB1        | ((A:0x3f1)*B)'          | 10     | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB1        | ((A:0x3f1)*B)'          | 10     | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB1        | ((A:0x3f1)*B)'          | 10     | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB1        | ((A:0x3f1)*B)'          | 10     | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB1        | ((A:0x3f1)*B)'          | 10     | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_mul_6ns_19ns_24_1_1                   | (A:0x3f804)*B           | 19     | 7      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:49 ; elapsed = 00:04:02 . Memory (MB): peak = 3432.914 ; gain = 1950.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5582] The block RAM "inst/i_6/\grp_conv3_fu_328/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U /ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-3971] The signal "inst/i_6/\grp_conv3_fu_328/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U /ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5582] The block RAM "inst/i_6/\grp_conv3_fu_328/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U /ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-3971] The signal "inst/i_6/\grp_conv3_fu_328/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U /ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/grp_conv1_fu_246i_3/\grp_conv1_fu_246/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U /ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/grp_conv1_fu_246i_3/\grp_conv1_fu_246/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U /ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "inst/grp_conv1_fu_246i_3/\grp_conv1_fu_246/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U /ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "inst/grp_conv1_fu_246i_3/\grp_conv1_fu_246/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U /ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "inst/grp_conv1_fu_246i_3/\grp_conv1_fu_246/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U /ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/grp_conv1_fu_246i_3/\grp_conv1_fu_246/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U /ram_reg"
INFO: [Synth 8-3971] The signal "inst/grp_conv1_fu_246i_3/\grp_conv1_fu_246/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U /ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/grp_conv1_fu_246i_3/\grp_conv1_fu_246/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U /ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/grp_conv1_fu_246i_3/\grp_conv1_fu_246/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U /ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "inst/grp_conv1_fu_246i_3/\grp_conv1_fu_246/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U /ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "inst/grp_conv1_fu_246i_3/\grp_conv1_fu_246/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U /ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "inst/grp_conv1_fu_246i_3/\grp_conv1_fu_246/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U /ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/grp_conv1_fu_246i_3/\grp_conv1_fu_246/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U /ram_reg"
INFO: [Synth 8-3971] The signal "inst/grp_conv1_fu_246i_3/\grp_conv1_fu_246/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U /ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/i_10/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/i_10/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/i_10/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "inst/i_10/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-5556] The block RAM "inst/i_10/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/i_10/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/i_10/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Common 17-14] Message 'Synth 8-7030' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5556] The block RAM "inst/w3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/w3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-5556] The block RAM "inst/i_11/w2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/i_11/w2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:54 ; elapsed = 00:06:08 . Memory (MB): peak = 3481.246 ; gain = 1998.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                   | RTL Object                                                                                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/grp_conv1_fu_246i_3/\grp_conv1_fu_246/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U  | ram_reg                                                                                       | 15 K x 16(READ_FIRST)  | W | R | 15 K x 16(READ_FIRST)  | W | R | Port A and B     | 1      | 7      | 4,2,1,1         | 
|inst/grp_conv1_fu_246i_3/\grp_conv1_fu_246/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U    | ram_reg                                                                                       | 15 K x 16(READ_FIRST)  | W | R | 15 K x 16(READ_FIRST)  | W | R | Port A and B     | 1      | 7      | 4,2,1,1         | 
|inst                                                                                                          | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U/ram_reg | 6 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|inst                                                                                                          | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_U/ram_reg | 6 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|inst                                                                                                          | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_U/ram_reg | 6 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|inst                                                                                                          | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_U/ram_reg | 6 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|inst                                                                                                          | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_U/ram_reg | 6 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|inst                                                                                                          | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_U/ram_reg   | 6 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 2,1,1           | 
|srcnn_conv2__GB0                                                                                              | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_U/ram_reg                      | 612 x 32(READ_FIRST)   | W | R | 612 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv2__GB0                                                                                              | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_U/ram_reg                      | 612 x 32(READ_FIRST)   | W | R | 612 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv2__GB0                                                                                              | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_U/ram_reg                      | 612 x 32(READ_FIRST)   | W | R | 612 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv2__GB0                                                                                              | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_U/ram_reg                      | 612 x 32(READ_FIRST)   | W | R | 612 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv2__GB0                                                                                              | conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_U/ram_reg            | 612 x 32(READ_FIRST)   | W | R | 612 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|inst/w3_m_axi_U                                                                                               | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                       | 3 K x 34(READ_FIRST)   | W |   | 3 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|i2_m_axi_U                                                                                                    | store_unit/buff_wdata/U_fifo_mem/mem_reg                                                      | 511 x 18(WRITE_FIRST)  |   | R | 511 x 18(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|i2_m_axi_U                                                                                                    | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                       | 3 K x 34(READ_FIRST)   | W |   | 3 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|o_m_axi_U                                                                                                     | store_unit/buff_wdata/U_fifo_mem/mem_reg                                                      | 255 x 36(READ_FIRST)   | W |   | 255 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|i3_m_axi_U                                                                                                    | store_unit/buff_wdata/U_fifo_mem/mem_reg                                                      | 255 x 36(READ_FIRST)   | W |   | 255 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|i3_m_axi_U                                                                                                    | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                       | 3 K x 34(READ_FIRST)   | W |   | 3 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|inst/i_10/i1_m_axi_U                                                                                          | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                       | 3 K x 34(READ_FIRST)   | W |   | 3 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|inst/i_10/w1_m_axi_U                                                                                          | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                       | 3 K x 34(READ_FIRST)   | W |   | 3 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|gmem_m_axi_U                                                                                                  | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                       | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_11/w2_m_axi_U                                                                                          | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                       | 3 K x 34(READ_FIRST)   | W |   | 3 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|inst/i_6/\grp_conv3_fu_328/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U                   | ram_reg                                                                                       | 36 K x 32(READ_FIRST)  | W | R | 36 K x 32(READ_FIRST)  | W | R | Port A and B     | 0      | 64     |                 | 
|inst/i_6/\grp_conv3_fu_328/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U                   | ram_reg                                                                                       | 36 K x 32(READ_FIRST)  | W | R | 36 K x 32(READ_FIRST)  | W | R | Port A and B     | 0      | 64     |                 | 
|srcnn_conv3__GC0                                                                                              | conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_U/ram_reg                      | 640 x 32(READ_FIRST)   | W | R | 640 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv3__GC0                                                                                              | conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_U/ram_reg            | 640 x 32(READ_FIRST)   | W | R | 640 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+-----------------+-----------------------------------------------------------------------------------------------+----------------+----------------------+---------------------------------------------------------------------------+
|Module Name      | RTL Object                                                                                    | Inference      | Size (Depth x Width) | Primitives                                                                | 
+-----------------+-----------------------------------------------------------------------------------------------+----------------+----------------------+---------------------------------------------------------------------------+
|srcnn_conv1__GC0 | p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1_U/ram_reg  | User Attribute | 512 x 16             | RAM16X1D x 16 RAM64X1D x 16 RAM256X1D x 16                                | 
|srcnn_conv1__GC0 | p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s_U/ram_reg  | User Attribute | 512 x 16             | RAM16X1D x 16 RAM64X1D x 16 RAM256X1D x 16                                | 
|inst             | conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_U/ram_reg                     | Implied        | 2 K x 16             | RAM16X1D x 16 RAM32X1D x 16 RAM64X1D x 16 RAM128X1D x 16 RAM256X1D x 112  | 
|inst             | conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_U/ram_reg                     | Implied        | 2 K x 16             | RAM16X1D x 16 RAM32X1D x 16 RAM64X1D x 16 RAM128X1D x 16 RAM256X1D x 112  | 
|inst             | conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_U/ram_reg                     | Implied        | 2 K x 16             | RAM16X1D x 16 RAM32X1D x 16 RAM64X1D x 16 RAM128X1D x 16 RAM256X1D x 112  | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_U/ram_reg | Implied        | 8 K x 16             | RAM128X1S x 16 RAM256X1S x 16 RAM512X1S x 192                             | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_U/ram_reg | Implied        | 8 K x 16             | RAM128X1S x 16 RAM256X1S x 16 RAM512X1S x 192                             | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_U/ram_reg | Implied        | 8 K x 16             | RAM128X1S x 16 RAM256X1S x 16 RAM512X1S x 192                             | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_U/ram_reg | Implied        | 8 K x 16             | RAM128X1S x 16 RAM256X1S x 16 RAM512X1S x 192                             | 
|inst             | weight_buffer_U/ram_reg                                                                       | Implied        | 256 x 16             | RAM256X1S x 16                                                            | 
|inst             | weight_buffer_0_U/ram_reg                                                                     | Implied        | 1 K x 16             | RAM32X1D x 16 RAM256X1D x 48                                              | 
+-----------------+-----------------------------------------------------------------------------------------------+----------------+----------------------+---------------------------------------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_246i_3/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_246i_3/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_246i_3/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_246i_3/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_246i_3/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_246i_3/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_246i_3/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_246i_3/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_246i_3/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_246i_3/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_246i_3/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_246i_3/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_246i_3/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_246i_3/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_246i_3/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_246i_3/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/w3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/w3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/w3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/w2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/w2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/w2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_280i_4/grp_conv2_fu_280/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_280i_4/grp_conv2_fu_280/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_280i_4/grp_conv2_fu_280/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_280i_4/grp_conv2_fu_280/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_280i_4/grp_conv2_fu_280/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_280i_4/grp_conv2_fu_280/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_280i_4/grp_conv2_fu_280/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_280i_4/grp_conv2_fu_280/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_280i_4/grp_conv2_fu_280/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_280i_4/grp_conv2_fu_280/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_280i_4/grp_conv2_fu_280/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_280i_4/grp_conv2_fu_280/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_280i_4/grp_conv2_fu_280/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_280i_4/grp_conv2_fu_280/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_280i_4/grp_conv2_fu_280/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_280i_4/grp_conv2_fu_280/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_280i_4/grp_conv2_fu_280/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_280i_4/grp_conv2_fu_280/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_280i_4/grp_conv2_fu_280/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_280i_4/grp_conv2_fu_280/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_280i_4/grp_conv2_fu_280/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_280i_4/grp_conv2_fu_280/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_280i_4/grp_conv2_fu_280/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_280i_4/grp_conv2_fu_280/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_280i_4/grp_conv2_fu_280/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_280i_4/grp_conv2_fu_280/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_280i_4/grp_conv2_fu_280/conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_280i_4/grp_conv2_fu_280/conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/i2_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/i2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/i2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/i2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/i3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/i3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/i3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_328/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_328/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_328/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_328/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_328/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_328/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_328/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_328/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_328/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_328/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_328/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_328/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_328/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_328/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_328/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_328/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_328/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_328/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_328/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_328/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_328/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_328/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_328/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_328/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_328/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_328/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_328/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_328/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_328/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_328/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_328/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_328/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_328/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_328/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_328/conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_328/conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:26 ; elapsed = 00:07:06 . Memory (MB): peak = 3485.094 ; gain = 2002.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:56 ; elapsed = 00:07:36 . Memory (MB): peak = 3523.121 ; gain = 2040.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:56 ; elapsed = 00:07:37 . Memory (MB): peak = 3523.121 ; gain = 2040.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:12 ; elapsed = 00:07:53 . Memory (MB): peak = 3523.121 ; gain = 2040.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:13 ; elapsed = 00:07:53 . Memory (MB): peak = 3523.121 ; gain = 2040.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:15 ; elapsed = 00:07:56 . Memory (MB): peak = 3523.121 ; gain = 2040.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:16 ; elapsed = 00:07:56 . Memory (MB): peak = 3523.121 ; gain = 2040.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|srcnn       | grp_conv1_fu_246/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[5].dividend_tmp_reg[6][8]  | 8      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|srcnn       | grp_conv1_fu_246/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/urem_9ns_8ns_9_13_1_U44/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[6].dividend_tmp_reg[7][8]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv1_fu_246/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/urem_9ns_8ns_9_13_1_U50/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[5].remd_tmp_reg[6][5]      | 8      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|srcnn       | grp_conv1_fu_246/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/urem_9ns_8ns_9_13_1_U48/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[5].remd_tmp_reg[6][5]      | 8      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|srcnn       | grp_conv1_fu_246/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/urem_9ns_8ns_9_13_1_U46/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[5].remd_tmp_reg[6][5]      | 8      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|srcnn       | grp_conv1_fu_246/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/urem_9ns_8ns_9_13_1_U42/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[5].remd_tmp_reg[6][5]      | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv1_fu_246/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/urem_9ns_8ns_9_13_1_U42/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[5].remd_tmp_reg[6][4]      | 8      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|srcnn       | grp_conv1_fu_246/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/urem_8ns_8ns_8_12_1_U39/srcnn_urem_8ns_8ns_8_12_1_divider_u/loop[5].remd_tmp_reg[6][5]      | 8      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|srcnn       | grp_conv1_fu_246/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/urem_8ns_8ns_8_12_1_U39/srcnn_urem_8ns_8ns_8_12_1_divider_u/loop[6].remd_tmp_reg[7][2]      | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|srcnn       | grp_conv1_fu_246/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/urem_8ns_8ns_8_12_1_U39/remd_reg[2]                                                         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv1_fu_246/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/urem_9ns_8ns_9_13_1_U38/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[5].remd_tmp_reg[6][5]      | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv1_fu_246/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/urem_9ns_8ns_9_13_1_U38/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[5].remd_tmp_reg[6][4]      | 8      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|srcnn       | grp_conv1_fu_246/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/urem_9ns_8ns_9_13_1_U36/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[5].remd_tmp_reg[6][5]      | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv1_fu_246/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/urem_9ns_8ns_9_13_1_U36/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[5].remd_tmp_reg[6][4]      | 8      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|srcnn       | grp_conv1_fu_246/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/urem_8ns_8ns_8_12_1_U33/srcnn_urem_8ns_8ns_8_12_1_divider_u/loop[5].remd_tmp_reg[6][5]      | 8      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|srcnn       | grp_conv1_fu_246/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/urem_8ns_8ns_8_12_1_U33/srcnn_urem_8ns_8ns_8_12_1_divider_u/loop[6].remd_tmp_reg[7][2]      | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv1_fu_246/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/urem_8ns_8ns_8_12_1_U33/remd_reg[2]                                                         | 11     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|srcnn       | grp_conv1_fu_246/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/urem_9ns_8ns_9_13_1_U29/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[5].dividend_tmp_reg[6][8]  | 8      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|srcnn       | grp_conv1_fu_246/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/urem_9ns_8ns_9_13_1_U29/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[5].remd_tmp_reg[6][5]      | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv1_fu_246/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/urem_9ns_8ns_9_13_1_U27/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[5].dividend_tmp_reg[6][8]  | 8      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|srcnn       | grp_conv1_fu_246/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/urem_9ns_8ns_9_13_1_U27/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[6].dividend_tmp_reg[7][8]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv1_fu_246/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/urem_9ns_8ns_9_13_1_U27/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[7].dividend_tmp_reg[8][8]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv1_fu_246/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/urem_9ns_8ns_9_13_1_U48/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[6].dividend_tmp_reg[7][8]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv1_fu_246/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/urem_9ns_8ns_9_13_1_U29/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[6].dividend_tmp_reg[7][8]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv1_fu_246/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/urem_9ns_8ns_9_13_1_U50/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[6].dividend_tmp_reg[7][8]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv1_fu_246/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/urem_9ns_8ns_9_13_1_U48/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[7].dividend_tmp_reg[8][8]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv1_fu_246/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/urem_8ns_8ns_8_12_1_U39/srcnn_urem_8ns_8ns_8_12_1_divider_u/loop[7].remd_tmp_reg[8][0]      | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_280/grp_conv2_Pipeline_OUT_ROW_COL_fu_374/urem_8ns_7ns_8_12_1_U411/srcnn_urem_8ns_7ns_8_12_1_divider_u/loop[4].dividend_tmp_reg[5][7] | 7      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|srcnn       | grp_conv2_fu_280/grp_conv2_Pipeline_OUT_ROW_COL_fu_374/urem_8ns_7ns_8_12_1_U411/srcnn_urem_8ns_7ns_8_12_1_divider_u/loop[5].dividend_tmp_reg[6][7] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_280/grp_conv2_Pipeline_OUT_ROW_COL_fu_374/urem_8ns_7ns_8_12_1_U411/srcnn_urem_8ns_7ns_8_12_1_divider_u/loop[6].dividend_tmp_reg[7][7] | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_280/grp_conv2_Pipeline_OUT_ROW_COL_fu_374/urem_8ns_7ns_8_12_1_U412/srcnn_urem_8ns_7ns_8_12_1_divider_u/loop[4].dividend_tmp_reg[5][7] | 7      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|srcnn       | grp_conv2_fu_280/grp_conv2_Pipeline_OUT_ROW_COL_fu_374/urem_8ns_7ns_8_12_1_U412/srcnn_urem_8ns_7ns_8_12_1_divider_u/loop[5].dividend_tmp_reg[6][7] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_280/grp_conv2_Pipeline_OUT_ROW_COL_fu_374/urem_8ns_7ns_8_12_1_U412/srcnn_urem_8ns_7ns_8_12_1_divider_u/loop[6].dividend_tmp_reg[7][7] | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_280/grp_conv2_Pipeline_OUT_ROW_COL_fu_374/urem_9ns_7ns_9_13_1_U413/srcnn_urem_9ns_7ns_9_13_1_divider_u/loop[4].dividend_tmp_reg[5][8] | 7      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|srcnn       | grp_conv2_fu_280/grp_conv2_Pipeline_OUT_ROW_COL_fu_374/urem_9ns_7ns_9_13_1_U413/srcnn_urem_9ns_7ns_9_13_1_divider_u/loop[5].dividend_tmp_reg[6][8] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_280/grp_conv2_Pipeline_OUT_ROW_COL_fu_374/urem_9ns_7ns_9_13_1_U413/srcnn_urem_9ns_7ns_9_13_1_divider_u/loop[6].dividend_tmp_reg[7][8] | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_280/grp_conv2_Pipeline_OUT_ROW_COL_fu_374/urem_9ns_7ns_9_13_1_U413/srcnn_urem_9ns_7ns_9_13_1_divider_u/loop[7].dividend_tmp_reg[8][8] | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_280/grp_conv2_Pipeline_OUT_ROW_COL_fu_374/urem_9ns_7ns_9_13_1_U414/srcnn_urem_9ns_7ns_9_13_1_divider_u/loop[4].dividend_tmp_reg[5][8] | 7      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|srcnn       | grp_conv2_fu_280/grp_conv2_Pipeline_OUT_ROW_COL_fu_374/urem_9ns_7ns_9_13_1_U414/srcnn_urem_9ns_7ns_9_13_1_divider_u/loop[5].dividend_tmp_reg[6][8] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_280/grp_conv2_Pipeline_OUT_ROW_COL_fu_374/urem_9ns_7ns_9_13_1_U414/srcnn_urem_9ns_7ns_9_13_1_divider_u/loop[6].dividend_tmp_reg[7][8] | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_280/grp_conv2_Pipeline_OUT_ROW_COL_fu_374/urem_9ns_7ns_9_13_1_U414/srcnn_urem_9ns_7ns_9_13_1_divider_u/loop[7].dividend_tmp_reg[8][8] | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_280/grp_conv2_Pipeline_OUT_ROW_COL_fu_374/urem_9ns_7ns_9_13_1_U415/srcnn_urem_9ns_7ns_9_13_1_divider_u/loop[4].dividend_tmp_reg[5][8] | 7      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|srcnn       | grp_conv2_fu_280/grp_conv2_Pipeline_OUT_ROW_COL_fu_374/urem_9ns_7ns_9_13_1_U415/srcnn_urem_9ns_7ns_9_13_1_divider_u/loop[5].dividend_tmp_reg[6][8] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_280/grp_conv2_Pipeline_OUT_ROW_COL_fu_374/urem_9ns_7ns_9_13_1_U415/srcnn_urem_9ns_7ns_9_13_1_divider_u/loop[6].dividend_tmp_reg[7][8] | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_280/grp_conv2_Pipeline_OUT_ROW_COL_fu_374/urem_9ns_7ns_9_13_1_U415/srcnn_urem_9ns_7ns_9_13_1_divider_u/loop[7].dividend_tmp_reg[8][8] | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv3_fu_328/grp_conv3_Pipeline_IN_ROW_COL_fu_240/urem_9ns_9ns_9_13_1_U576/srcnn_urem_9ns_9ns_9_13_1_divider_u/loop[6].dividend_tmp_reg[7][8]  | 9      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|srcnn       | grp_conv3_fu_328/grp_conv3_Pipeline_IN_ROW_COL_fu_240/urem_9ns_9ns_9_13_1_U576/srcnn_urem_9ns_9ns_9_13_1_divider_u/loop[7].dividend_tmp_reg[8][8]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv3_fu_328/grp_conv3_Pipeline_IN_ROW_COL_fu_240/urem_9ns_9ns_9_13_1_U572/srcnn_urem_9ns_9ns_9_13_1_divider_u/loop[6].dividend_tmp_reg[7][8]  | 9      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|srcnn       | grp_conv3_fu_328/grp_conv3_Pipeline_IN_ROW_COL_fu_240/urem_9ns_9ns_9_13_1_U572/srcnn_urem_9ns_9ns_9_13_1_divider_u/loop[7].dividend_tmp_reg[8][8]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv1_fu_246/urem_9ns_8ns_9_13_seq_1_U355/srcnn_urem_9ns_8ns_9_13_seq_1_divseq_u/r_stage_reg[9]                                                | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv1_fu_246/urem_9ns_8ns_9_13_seq_1_U358/srcnn_urem_9ns_8ns_9_13_seq_1_divseq_u/r_stage_reg[9]                                                | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv1_fu_246/ap_CS_fsm_reg[142]                                                                                                                | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|srcnn       | grp_conv1_fu_246/ap_CS_fsm_reg[125]                                                                                                                | 7      | 5     | YES          | NO                 | YES               | 5      | 0       | 
|srcnn       | grp_conv1_fu_246/ap_CS_fsm_reg[69]                                                                                                                 | 12     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|srcnn       | grp_conv1_fu_246/ap_CS_fsm_reg[54]                                                                                                                 | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+--------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name     | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+--------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[14]  | 34     | 34         | 34     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[3]   | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[3]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[14]  | 4      | 4          | 4      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[14]  | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[14]  | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__8     | mem_reg[14]  | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[3]   | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[14]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[3]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__12    | mem_reg[14]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__13    | mem_reg[14]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__14    | mem_reg[14]  | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__15    | mem_reg[254] | 37     | 37         | 0      | 296     | 148    | 74     | 0      | 
|dsrl__16    | mem_reg[14]  | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__17    | mem_reg[3]   | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__18    | mem_reg[14]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__19    | mem_reg[3]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__20    | mem_reg[14]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__21    | mem_reg[14]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__22    | mem_reg[14]  | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__23    | mem_reg[254] | 37     | 37         | 0      | 296     | 148    | 74     | 0      | 
|dsrl__24    | mem_reg[3]   | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__25    | mem_reg[14]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__26    | mem_reg[3]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__27    | mem_reg[14]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__28    | mem_reg[14]  | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__29    | mem_reg[254] | 37     | 37         | 0      | 296     | 148    | 74     | 0      | 
|dsrl__30    | mem_reg[3]   | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__31    | mem_reg[14]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__32    | mem_reg[3]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__33    | mem_reg[14]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__34    | mem_reg[14]  | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__35    | mem_reg[254] | 37     | 37         | 0      | 296     | 148    | 74     | 0      | 
|dsrl__36    | mem_reg[14]  | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__37    | mem_reg[3]   | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__38    | mem_reg[14]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__39    | mem_reg[3]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__40    | mem_reg[14]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__41    | mem_reg[14]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__42    | mem_reg[14]  | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__43    | mem_reg[254] | 37     | 37         | 0      | 296     | 148    | 74     | 0      | 
|dsrl__44    | mem_reg[14]  | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__45    | mem_reg[3]   | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__46    | mem_reg[14]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__47    | mem_reg[3]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__48    | mem_reg[14]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__49    | mem_reg[14]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__50    | mem_reg[14]  | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__51    | mem_reg[254] | 37     | 37         | 0      | 296     | 148    | 74     | 0      | 
|dsrl__52    | mem_reg[14]  | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__53    | mem_reg[3]   | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__54    | mem_reg[14]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__55    | mem_reg[3]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__56    | mem_reg[14]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__57    | mem_reg[14]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__58    | mem_reg[14]  | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__59    | mem_reg[254] | 37     | 37         | 0      | 296     | 148    | 74     | 0      | 
+------------+--------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                 | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|srcnn_conv1__GC0                            | C'+(A*B)'        | 30     | 7      | 9      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1__GC0                            | C'+(A*B)'        | 30     | 7      | 9      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1__GC0                            | (A*B)'           | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1__GC0                            | (A*B)'           | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1__GC0                            | C'+(A*B)'        | 30     | 7      | 9      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1__GC0                            | C'+(A*B)'        | 30     | 7      | 9      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0       | (A'*B)'          | 9      | 10     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0       | (A'*B)'          | 5      | 7      | -      | -      | 11     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0       | (A*B)'           | 5      | 7      | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0       | (A*B)'           | 5      | 7      | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0       | (A*B)'           | 5      | 7      | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0       | (A*B)'           | 5      | 7      | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0       | (A*B)'           | 5      | 7      | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0       | (A'*B)'          | 4      | 7      | -      | -      | 11     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0       | (A*B)'           | 5      | 7      | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0       | (A*B)'           | 4      | 7      | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0       | (C'+(A'*B)')'    | 5      | 7      | 9      | -      | 11     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0       | (C'+(A*B)')'     | 5      | 7      | 9      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0       | (C'+(A'*B)')'    | 5      | 7      | 9      | -      | 11     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (A*B'')'         | 30     | 18     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (A'*B')'         | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (A*B')'          | 30     | 18     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (A'*B'')'        | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (A'*B'')'        | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (A*B'')'         | 30     | 18     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (A*B'')'         | 30     | 18     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (A*B'')'         | 30     | 18     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (A'*B')'         | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (A*B')'          | 30     | 18     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (A'*B')'         | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|srcnn                                       | (A'*B)'          | 9      | 10     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn                                       | (A'*B)'          | 9      | 10     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn                                       | (A'*B)'          | 9      | 10     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn                                       | (A'*B)'          | 8      | 9      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn                                       | (A'*B)'          | 8      | 9      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1 | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1 | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 33     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | A*B'             | 30     | 18     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | A*B''            | 30     | 18     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | A*B''            | 30     | 18     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | A''*B'           | 30     | 18     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | A*B''            | 30     | 18     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | A'*B''           | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | A''*B'           | 30     | 18     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | A*B''            | 30     | 18     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | A'*B''           | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | A*B''            | 30     | 18     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | A*B''            | 30     | 18     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | A*B''            | 30     | 18     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | A*B''            | 30     | 18     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | A'*B''           | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | A''*B''          | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1       | A''*B''          | 30     | 0      | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|srcnn                                       | (A'*B)'          | 9      | 10     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn                                       | (A'*B)'          | 9      | 10     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn                                       | (A'*B)'          | 9      | 10     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn                                       | (A'*B)'          | 9      | 10     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn                                       | (A'*B)'          | 9      | 10     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1__GC0                            | A*B              | 30     | 7      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_mul_6ns_18ns_23_1_1                   | A*B              | 17     | 6      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_mul_6ns_9ns_14_1_1                    | A*B              | 6      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL            | (A'*B)'          | 9      | 10     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL            | (A''*B)'         | 8      | 9      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL            | (A*B'')'         | 30     | 18     | -      | -      | 31     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL            | (A'*B)'          | 9      | 10     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL            | (A'*B)'          | 9      | 10     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL            | (A'*B)'          | 8      | 9      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL            | (A*B'')'         | 30     | 18     | -      | -      | 31     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL            | C+(A*B)'         | 8      | 6      | 9      | -      | 13     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL            | A*B''            | 30     | 18     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL            | A*B''            | 30     | 18     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL            | A*B''            | 30     | 18     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 6      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 6      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 6      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 6      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 6      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 6      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 6      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 6      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 6      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 6      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 6      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 6      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 6      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 6      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 6      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 6      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 6      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 6      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 6      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 5      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 5      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 5      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 5      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 5      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 5      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 5      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 5      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 5      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 5      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 5      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 5      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 5      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 5      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 5      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 5      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 4      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 4      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 4      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 4      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 4      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 4      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 4      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 4      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 3      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 3      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 3      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 3      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 2      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (C+A'*B)'        | 8      | 6      | 2      | -      | 13     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (A'*B)'+1        | 8      | 6      | -      | -      | 13     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_load_input_buffer_c2_Pipeline_BH      | (A'*B)'          | 8      | 6      | -      | -      | 13     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_mul_7ns_18ns_24_1_1                   | A*B              | 17     | 7      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_mul_5ns_19ns_23_1_1                   | A*B              | 18     | 5      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB1        | (A*B)'           | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB1        | (A*B)'           | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB1        | (A*B)'           | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB1        | (A*B)'           | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB1        | (A*B)'           | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB0        | A*B              | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB0        | PCIN>>17+A*B     | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB0        | A*B              | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB0        | PCIN>>17+A*B     | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB0        | A*B              | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB0        | PCIN>>17+A*B     | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB0        | A*B              | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB0        | PCIN>>17+A*B     | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB0        | A*B              | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB0        | PCIN>>17+A*B     | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_mul_6ns_19ns_24_1_1                   | A*B              | 18     | 6      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |  1251|
|2     |DSP_ALU         |   355|
|4     |DSP_A_B_DATA    |   355|
|15    |DSP_C_DATA      |   355|
|17    |DSP_MULTIPLIER  |   355|
|18    |DSP_M_DATA      |   355|
|20    |DSP_OUTPUT      |   355|
|22    |DSP_PREADD      |   355|
|23    |DSP_PREADD_DATA |   355|
|24    |LUT1            |  1470|
|25    |LUT2            |  5134|
|26    |LUT3            |  4970|
|27    |LUT4            |  4961|
|28    |LUT5            |  4015|
|29    |LUT6            | 12851|
|30    |MUXF7           |   720|
|31    |MUXF8           |   292|
|32    |RAM128X1D       |    48|
|33    |RAM128X1S       |    64|
|34    |RAM16X1D        |    80|
|35    |RAM256X1D       |   416|
|36    |RAM256X1S       |    80|
|37    |RAM32X1D        |    64|
|38    |RAM512X1S       |   768|
|39    |RAM64X1D        |    80|
|40    |RAMB18E2        |     6|
|44    |RAMB36E2        |   141|
|71    |SRL16E          |  1401|
|72    |SRLC32E         |   888|
|73    |FDRE            | 24481|
|74    |FDSE            |    44|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:16 ; elapsed = 00:07:56 . Memory (MB): peak = 3523.121 ; gain = 2040.551
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 398 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:53 ; elapsed = 00:07:14 . Memory (MB): peak = 3523.121 ; gain = 1164.168
Synthesis Optimization Complete : Time (s): cpu = 00:07:16 ; elapsed = 00:08:03 . Memory (MB): peak = 3523.121 ; gain = 2040.551
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3523.121 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4218 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 6 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 3541.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1955 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 355 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 48 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 64 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 80 instances
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 416 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 80 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances
  RAM512X1S => RAM512X1S (MUXF7(x4), MUXF8(x2), MUXF9, RAMS64E1(x8)): 768 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 80 instances

Synth Design complete | Checksum: 20e93319
INFO: [Common 17-83] Releasing license: Synthesis
979 Infos, 267 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:52 ; elapsed = 00:08:43 . Memory (MB): peak = 3541.035 ; gain = 3034.855
INFO: [Common 17-1381] The checkpoint 'C:/SPB_Data/ELEN90096-Group-2/project_1/project_1.runs/design_1_srcnn_0_0_synth_1/design_1_srcnn_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3541.035 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3541.035 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_srcnn_0_0, cache-ID = 14179b7fde4d494c
INFO: [Coretcl 2-1174] Renamed 850 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/SPB_Data/ELEN90096-Group-2/project_1/project_1.runs/design_1_srcnn_0_0_synth_1/design_1_srcnn_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3541.035 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_srcnn_0_0_utilization_synth.rpt -pb design_1_srcnn_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3541.035 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Nov  4 20:08:06 2023...
