/* Generated by Yosys 0.19 (git sha1 a45c131b37c, clang 13.1.6 -fPIC -Os) */

module lakeroad_xilinx_ultrascale_plus_mux128_3(out0);
  output out0;
  wire out0;
  assign out0 = 1'h1;
endmodule

