$date
	Tue Oct 15 09:33:29 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module task1_tb $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ select $end
$scope module obj $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ select $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1#
#20
1!
1$
#30
1"
#40
0!
0#
