.comment from next-pnr
.device 8k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000001110000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 30 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000001000000000010111100001001111000110000000
000000000000000001000011110001101100110000110000000000
001000000000001000000000000111101111011110000000000000
100000000000000111000000000000011110011110000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000010110000000000000000000000000000
000000000000000000000000000001011101011110000000000000
000000000000001101000000000000001111011110000000000000
000000000000000101000000001101101100010110100000000000
000000000000000000000000001111000000111100000000000000
000000000000001000000110000111101111011010010100000000
000000000000000001000000000000011110011010010000000001
000000000000000101000110000101011100000011110000000000
000000000000000000100000000111110000101001010000000000
010000000000001001100010101111000000001111000100000100
010000000000000011000110111011001011110000110000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000111000001100000010100000000
100000000000000000000000000101001101111001110000000000
110000000000000001100000000001001010101001010100000000
110000000000001001000000000111100000101010100000000000
000000000000000000000000000111001010111001000100000000
000000000000000000000000000000001010111001000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010110111001010101001010100000000
000000000000000000000010000111100000101010100000000000
000000000000000000000000000000001110110100010100000100
000000000000000000000000000101001101111000100000000000

.logic_tile 7 1
000000000100000101000000000000000000000000000000000000
000000000000000000100011100000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
110000000000000111000000000011101110101000110100000000
110000000000000000100000000000001010101000110000000100
000000000000000101000000000111100000111001110100000000
000000000000000000100010110111101000100000010000100100
000000000000000000000000010111011010110100010100000010
000000000000000000000010000000011101110100010000000000
000000000000000001100000000001011010111101010100000000
000000000000000000000000000111100000101000000000000100
000000000000001000000110100000000000000000000000000000
000000000000000011000100000000000000000000000000000000
000000000000000000000110000001100000101001010100000000
000000000000000000000000000001001110100110010000100000

.ramb_tile 8 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000110000000001110010101010100000000
010000000000000000000010111111010000101010100000000100
000000000000000001000000000101001110110001100100000000
000000000000000000000000001111111011001101100000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000011001010010101010100000000
000000000000000000000000000000000000010101010000000100
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000010100111111010110101000100000100
000000000000000000000000000011111010000101110000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000011110000100000100000000
100000001110000000000000000000010000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000011100010100000000000000000000000000000
110000000000000000000100000000000000000000000000000000

.logic_tile 13 1
000000000000000000000110000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
001000000000000001100000000111011010001100111110100000
100000000000000000000000000000010000110011000000000000
110000000000000000000000000000001000001100111100000000
100000000000000000000000000000001101110011000000000100
000000000001001000000110000000001000001100111100000100
000000000000100001000000000000001001110011000000000000
000000000000000000000000010101101000001100110100000000
000000000000000000000010000000000000110011000000000001
000000000000000000000000000111001100000010100000000000
000000000000000000000000001001010000000000000000000000
000000000000000001100000001101111000000000000000000000
000000000000000000000000001101000000101000000000000001
010000000000000000000000000101100000010110100100000100
000000000000000000000000000000100000010110100000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000111000000000000000000000000000000
100000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000100100000000
010000000000000000000000000000001001000000000000000000

.logic_tile 18 1
000000000100000000000000000000011011111000100100000000
000000000000000000000000000101001111110100010000000000
001000001100000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000001111000000000111011110111001000100000000
000000000000000001100000000000111010111001000000000001
000000000000001000000110100101011010111000100100000000
000000000000000001000000000000011111111000100000000000
000000000000000000000000000111011000111001000100000000
000000000000000000000000000000101010111001000000000000
000000000000000000000000000111001010101000110100000000
000000000000000000000000000000101111101000110000000000
000000000000000000000110001000001010111001000100000000
000000000000000000000011101111001010110110000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 19 1
000000000000000001100000000000000001000000001000000000
000000000000000000000010010000001011000000000000001000
001000000000000000000000000001011010001100111100000000
100000000000000111000000000000111000110011000000000000
110000000000000000000000000111001000001100111100000000
010000000000000000000000000000101001110011000000000000
000000000000000001100110000001001000001100111100000000
000000000000000000000000000000101101110011000000000000
000000000000000000000110001000001000001100110100000000
000000000000000000000011110011001001110011001000000000
000000000000001000000000000000011010000011110000000000
000000000000000001000000000000010000000011110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000000000101100000000000000100000000
010000000000000000000000000000000000000001000000000000

.logic_tile 20 1
000000000000000000000000000011100000000000001000000000
000000000000010000000011110000000000000000000000001000
001000000000000101000000000000000001000000001000000000
100000000000000000100000000000001011000000000000000000
010000000000000000000000000000001000001100111100000000
010000000000000000000000000000001101110011000000000000
000000000000000001100000010111001000001100110100000000
000000000000000000000010000000100000110011000000000000
000000000000000000000000011001100001101111010000000000
000000000000000000000010000111001111010110100000000010
000000000000000101100000001011001111000000000010000000
000000000000000000000000000011111011010000000000000000
000000000000000000000110000101111100001100110100000000
000000000000000000000000000000100000110011000000000000
010000000000000001000110001111001101111111100000000000
110000000000000000000000000011111011111011110000000000

.logic_tile 21 1
000000000000000000000000000111100001001001000001000000
000000000000000000000000000000101011001001000000000000
001000000000000001100000000000000000000000000000000000
100000000000010000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000001100000101100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000010110100100000000
000000000000000000000000000001000000101001010000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000010110000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
010000000000000000000011010000001010000011110100000001
110000000000000000000010000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000011100000001100111000100100000000
000000000000000000000010001101001100110100010010000000
001000000000000000000000010001101010110001010100000000
100000000000001111000011110000011111110001010000000000
010000000000000000000111101011000000101001010100000000
010000000000000000000100000001101011100110010000000000
000000000000001001100110000001101010101001010100000000
000000000000000001000000000111110000010101010010000000
000000000100001001100010100000001000101100010100000000
000000000000000011000000001111011011011100100000000001
000000000000000000000000001000001010101000110100000000
000000000000000000000000000101011001010100110010000000
000000000000001000000110010000001001110100010100000000
000000000000000001000010001101011011111000100000000000
000000000000000000000000000101101010101000110100000000
000000000000000000000000000000011001101000110000000000

.logic_tile 4 2
000000000000000101000110110101011010000011110100000000
000000000000000000000011110011010000111100000000000001
001000000000001000000110100111001010011010010100000000
100000000000001011000010110000001011011010010000000100
010000000000001001100000010101000000001111000000000000
010010000000000101000010100111101010010110100000000000
000000000000000101100000000111011010011010010100000000
000000000000001101000010100000101101011010010010000000
000000000000001101100010101011011000000011110100000000
000000000000000001000000000011010000111100000010000000
000000000000001000000000011011111000000100010100000001
000000000000000001000010000101111000111011100000000000
000000000000000101000110011001000001001111000101000000
000000000000000000100010101011001001110000110000000000
010000000000000000000110000000011110011010010100000000
010000000000000000000000001001011111100101100010000000

.logic_tile 5 2
100000000000100000000110100000000000000000000000000000
000000000001010000000011110000000000000000000000000000
001000000000000000000111100101000000001111000000000000
100000000000000000000100001111101001101001010000000000
010000000000001000000010110101001111010010110000000000
010000000000000101000110000000001101010010110000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000010000011011001011010000000010
000000000000000000000010011101011111000111100000000000
000000000000100000000000010000000000000000100110000000
000000000000001111000011100000001100000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000011110000001001000000000001000000

.logic_tile 6 2
000000000000100000000010100011101000011110000000000000
000000000000000000000111110000011010011110000000000000
001000000000001000000000000000000000000000000000000000
100000000000000001000010100000000000000000000000000000
010000000000001101000010100111001010000011110100000001
010000000000000001000010101101100000111100000000000000
000000000000000111000000000101000000001111000000000000
000000000000000000100000000101101111010110100000000000
000000000000000000000110001011100000000000000000000000
000000000000000000000000001001100000111111110000000000
000000000000000001100110011000001010011010010100000000
000000000000000000000010000011001001100101100010000000
000001000000000000000000011101001100000011110100000100
000000000000000000000010001011110000111100000000000000
010000000000000000000000000001111100011101110100000000
110000000000000000000000001011011011010001000010000000

.logic_tile 7 2
100000000000001000000000000000011101111100110000000100
000000000000000001000000000000011101111100110010000010
001000000000001000000000001000000000000000000100000000
100000000000001111000000001111000000000010000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010000000000000000000000001000000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000001000000011100000000000000000100100000000
000000000010000011000000000000001100000000000010000000
000010100001000000000010010000011000000100000100000000
000001000110000000000011100000000000000000000010000000
000000000000000000000111100000001100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000011110000000000000000000000000000

.ramt_tile 8 2
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000100000000010110001001010010110100000000000
000000000000000000000011111011111011001111110000000100
001000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
010000000000001000000110000101000000100000010100000000
010000000000001111000110100011001011111001110000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000100000000000000011000001010101100010100000000
000000000100001001000010001111001100011100100000000000
000000000000000000000000000011011000111000100110000000
000000000000000000000000000000001111111000100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000110000011001100101000000100000001
000000000000000000000000000101010000111110100000000000

.logic_tile 10 2
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000001101100000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
010000000000000000000000001011101110000011110100000000
010000000001010000000000000001010000111100000000000000
000000000000000000000110010000000000000000000000000000
000000000000010000000010000000000000000000000000000000
000000000000000000000000000101111001001011010000000000
000000000000000000000000000000101011001011010001000000
000000000000001101000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000000000000010011101111001011010000000000
000000000000000000000010000000011000001011010000000000
110000000000000000000000001000011011011010010100000000
010000001000000000000000000001011011100101100000000000

.logic_tile 11 2
100000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000010100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000001100000000000000000000000000000000000
010000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011100000001000000111001101011000010111100000000000
000001000000001011000011111111011010001011110000000000
000000000000000000000000000000000000000000000100000000
000000000000000001000000001011000000000010000000000100
000000000100000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000000000100
000000000000000000000110100000001100000100000100000000
000000000000000000000000000000000000000000000000000100

.logic_tile 12 2
000000000000000101000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000000000000000000110110000000000000000000000000000
100000000000000000000010100000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000111000000001111111010101001010100000000
000000000000000000000000001001100000101010100000000000
000010000000000000000110000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001101101111001000100000000
000000000000000000000000000000111010111001000000000000
000000000000000000000110000101111000110100010100000000
000000000000000000000000000000011000110100010000000000

.logic_tile 13 2
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000000000000000000001110001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000001111000000000000001001001100111000000000
000000000000000111100000000000001100110011000000000000
000000000000000000000010100000001001001100111000000000
000000000000000000000100000000001111110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000101000000000000000000110011000000000000
000000000000000101000000000111101000001100111000000000
000000000000000101000000000000000000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000001000010100000100000110011000000000000

.logic_tile 14 2
000000001010000101100000001101011100000110000000000000
000000000000000000000000000111101101000011000000000000
000000000000001000000110011011011001000001010000000000
000000000000000101000010001001011110010010100000000000
000000000000000001100110110000011100110000000000000000
000000000000000000000010100000011011110000000000000000
000000000000001101100000011101011100010110100000000000
000000000000000101000010101101000000000010100000000000
000000000000001101100110110111011011111001010000000000
000000000000000001000010001101101111110100010000000000
000000000000001101100110110111011100101000010000000000
000000000000000101000010100001111100110100000000000000
000000000000000000000010111111001101000110100000000000
000000000000000000000010100001111010001111110000000000
000000000000001001100110101101111100111001010000000000
000000000000000001000000001101001101111000100000000000

.logic_tile 15 2
000000000000000000000111101000000000010110100000000000
000000000000001111000010011011000000101001010001000000
001000000000000000000000000000000001000000100100000000
100000000000000000000000000000001010000000000000000000
010000000000000000000110100000000000000000000100000000
010000000000000000000111111011000000000010000000000000
000000000000001000000000010000000000000000100100000000
000000000000001111000011100000001001000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000010000000001000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000010101101000000000010000000000000
000000001000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 16 2
000000000000010000000000010000000000000000000000000000
000000000000100000000011110000000000000000000000000000
001000000000000000000000000011100000101001010000000000
100000000000000000000000000101000000111111110000100000
010000000000001000000110000000000000001111000000000000
010000000000001111000000000000001011001111000001000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000110000111101001010111100000000000
000000000000000000000100001111111011001011110000000000
001000000000001001100000000111111000000011110000000000
100000000000000001100000001101000000101001010000000000
010000000000001000000010111101011000000011110000000000
110000000000000001000110010101000000101001010000000000
000000000000000001100010100111011011110000000100000000
000000000000000000000000001001111111001111110001000000
000000000001010000000000001101000001001111000110000000
000000000000000000000000000001101110110000110000000000
000000000000000000000000001000011010011010010110000000
000000000000000101000000000001001010100101100000000000
000000000000000000000110001000011110010101010100000000
000000000000000000000000001101010000101010100001000000
110000000000000101100000010000000000000000000000000000
010000000000000000000010000000000000000000000000000000

.logic_tile 18 2
000000000000001000000110010101100000001111000101000000
000000000000000001000010100001001001110000110000000000
001000000000000000000000010001101010000011110100000000
100000000000001101000010000101100000111100000001000000
110000000000000001100000000000000000000000000000000000
110000000000000101000000000000000000000000000000000000
000000000000000000000110000001101010001011010000000000
000000000000000101000010100000101010001011010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011011001011010000000000
000000000000000000000000001001011011000111100000000000
000000000000000000000010100000011010001011010000000000
000010100000000000000100001001001000000111100000000000
010000000000000000000000001101100000001111000100000000
010000000000000000000000001101101001110000110001000000

.logic_tile 19 2
100000000000000000000010110000001010000011110000000000
000000000000000000000011100000010000000011110000000000
001000000000001000000000000101000000010110100000000000
100000000000001111000000000000000000010110100000000000
010000000000000101000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000100000000000000000000000001111000000000000
000000000001000101000000000000001001001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000001001111000000000000
000000000000000000000000000000001010001111000000000000
000010001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 20 2
000000000000001001000000000011100000000000001000000000
000000000000000101000000000000000000000000000000001000
001000000000000101100000000101000000000000001000000000
100000000000000000000000000000000000000000000000000000
110000000000000101100110100000000000000000001000000000
100000000000000000000000000000001000000000000000000000
000000000000010011100000000101000000000000001000000000
000000000000100111100000000000100000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000001000000000000000000000000000000000000
000000000000000001100000000000001001111100001010000000
000000000000000000100000000000001010111100000000000000
000000000000000000000000000000001000000010100000000100
000000000000000000000000000011000000000001010000000001
010000000000000000000000000000000000000000000100000000
110000000000000000000000000001000000000010000000000000

.logic_tile 21 2
000000000000000101000000001011000000101001010110000000
000000000000000000100000000101001010011001100000000000
001000000000000000000000010000011000000011110001000000
100000000000000111000010100000010000000011110000000000
110000000000000101000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
000000000000000001100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101111000111101010100000000
000000000000000000000000000001100000101000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000010000100
000000000000000011000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000010000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 2
000000000110000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 2
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000101100000000000001000000000
000000000000000000000011010000100000000000000000001000
001000000000001000000000000000011100001100111100000000
100000000000001101000000000000011100110011000010000000
010000000000000000000000000111001000001100111100000000
010000000000000000000000000000100000110011000000000100
000000000000000000000000010111001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000001100000000000001001001100110100000000
000000000000000000000000000000001100110011000000000000
000000000001011000000000010011101110000010100000000000
000000000000100001000010000000010000000010100000000000
000000000000000000000110010000011010000011110100000000
000000000000000000000010000000010000000011110000000000
010000000000000000000000000111011100000100000000000000
010000000000000000000000000000101111000100000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000000000000
110000000000000000000000001111000000000010000000000000
000000000000000111100111010000000000000000000000000000
000000000000000000100111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
010000000000000000000010101101100001001111000100000000
110000000000000000000100001101101001110000110000000010

.logic_tile 3 3
000000000000000000000000000000000000010110100001000000
000000000000000000000000001101000000101001010001100110
001000000000001000000000000111011011010010110000000000
100000000000001111000000000000111100010010110000000000
110000000000000000000011110000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000001
000001000000000000000010110000100000000001000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000101001110111101010000100000
010000000000000000000000000000100000111101010010000010

.logic_tile 4 3
000000000000000000000000000000011110000100000000000000
000000000000000000000011100000000000000000000000000000
001000000000001000000110011111101000111101010100000000
100000000000000101000010001011010000101000000000000100
110000000000000000010000000111111101101000110100100000
110000000000000000000000000000111111101000110000000000
000010100000010101000000000001001111111001000100000000
000001000000100000000000000000101101111001000001000000
000000000000000000000000010001100001011001100000000000
000000000000000000000010000000101010011001100000000000
000000000000000000000010000001101001101100010100000001
000000000000000000000000000000011101101100010000000000
000000000000000001100011100011100001111001110100000000
000000000000000000000100001011101111010000100000000000
000000000000001001100110110001111111101100010100000000
000000000000001001000010010000111101101100010000000000

.logic_tile 5 3
100000000000001000000000000000000000000000000000000000
000000000000000101000010000000000000000000000000000000
001000000000001000000000000000011000000100000100000000
100000000000001011000000000000000000000000000001000000
010000000000000000010000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000101000000000001011011011110000000000000
000000000000000000000000000000001111011110000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000100110000000
000000000000000000000011010000001101000000000000000000

.logic_tile 6 3
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000001000000000000011100000001111000100000000
100000000000000001000000000111001100110000110010000000
010010100000000000000111000101011110000011110100000000
110000000000000000000010001001110000111100000010000000
000000000000000011100000001001100001010110100000000000
000000000000000000100011101101001110110000110000000000
000000000000000001100000000101111111011010010100000000
000000000000000000000000000000101000011010010010000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000101000010010000000000000000000000000000

.logic_tile 7 3
000010100000100000000000010101000001010110100000000000
000000000001010000000010101001101101110000110000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
010000000000000000000011110000000000000000000000000000
110000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000011111110100010100000001
000000000000000000000010111011001001111000100001000000
000000000000000000000000000000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000000000000000000000000000000001111110100010100000000
000000000000010000000010111011011100111000100001000000
000000000000010000000000000000000000000000000000000000
000000000000101101000000000000000000000000000000000000

.ramb_tile 8 3
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000001000001
001000000000000000000010101000000000000000000110000001
100000000000000000000100000011000000000010000000000000
110000000000000000000000000000000000000000000000000000
110000000000000101000000000000000000000000000000000000
000000000000001000000010110000000000000000000100000001
000000000000001011000011101111000000000010000000000000
000000000000000000000000000101100000000000000100000001
000000000000000000000000000000000000000001000000000000
000000000000000111100010000000011011001011010000000000
000000001110000000100000000101011001000111100000000000
000000000000000000000010000000011100000100000100000000
000000000000000000000111110000010000000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000000010000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000001000000000000000010111100000000000000100000000
010000000000000000000011110000100000000001000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000010000000000000000001000000000000

.logic_tile 11 3
000000000000000111100000000000001110000100000100000000
000000000000000000100000000000010000000000000000000100
001000000000000011100111111000000000000000000100000000
100000000000000000100110011001000000000010000000000100
110000000000000000000000000000011000000100000100000000
010000000000000000000000000000000000000000000000000100
000000000000000000000000000000000000000000100100000100
000000000000000000000000000000001000000000000000000001
000000000000000000000000001000000000000000000000000000
000000000000000000000011101001000000000010000000000000
000000000000000000000110001000000000000000000100000000
000000000000100000000100001011000000000010000000000001
000000000000000000000000010000000000000000000000000000
000000000000000001000010010000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000001

.logic_tile 12 3
000000000000000000000010100000000000000000000000000000
000000001010000000000000000000000000000000000000000000
001000000000000000000000000000011010011010010100000000
100000000000000000000000000011011111100101100000000001
110000000000010000000110000101100000001111000100000000
110000000000000000000000001101101101110000110001000000
000000000000000001100110000000011011010010110000000000
000000000000000000000010101001001110100001110000000000
000000000001010001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001101100000001111000100000000
000000001000000000000000000111001001110000110001000000
000000000000000000000111000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000001000000000001101001100000011110000000000
000000000000001001000000001101110000101001010000000000

.logic_tile 13 3
000000000010000000000000000000001000001100111000000010
000000000000000111000000000000001010110011000000010001
000000000000000000000000000011101000001100111000000010
000000000000000000000011110000100000110011000000000000
000000000000000111000000000000001000001100111000000000
000000000000000000100000000000001000110011000001000000
000000000000000011100000000111001000001100111010000001
000000000000000000100000000000000000110011000000000000
000000000000000000000000000000001001001100111000000001
000000000000000000000000000000001010110011000000000000
000000000000000000000000000111001000001100111010000001
000000000000000000000010100000100000110011000000000000
000000000000000101000011100000001001110011000000000001
000000000000000000000100000000001001110011000000000000
000010000000000111000000000000011110000011110000000000
000001000000000000000000000000000000000011110000000000

.logic_tile 14 3
000000000000000000000010110111100000010110100000000000
000000000000000000000010110000000000010110100000000000
001000000000000000000000000000000000010110100000000000
100000001000000000000000001011000000101001010000000000
010000000000000000000011101011101000000011110010000001
110000000000000000000000000101110000111100000000000000
000000000000000001100000001000011010010010110000000000
000000000000000001000000001011001001100001110000100100
000000000000001101100110100000000000001111000000000000
000000000000000101000000000000001100001111000000000000
000000000000000000000110000000001000000100000100000000
000000000000000000000100000000010000000000000000000000
000000000000000000000000000011000000010110100000000000
000001000000000000000000000000000000010110100000000000
000000000000001000000000001000000000000000000100000000
000000000000000101000000000101000000000010000000100100

.logic_tile 15 3
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000000
001000000000000000000000000111100000000000000100000000
100000000000100000000011110000000000000001000000000000
110000000000000000000000000000000000001111000010000000
010000000010000000000000000000001111001111000000000000
000001000000000000000000000111000000000000000100000000
000000100000000000000000000000000000000001000000000000
000001000000000000000000011000000000000000000100000000
000000000000000000000011011001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000111000000000000000000000000000000000000
000001000000000000100010000000000000000000000000000000

.logic_tile 16 3
000000000000000101100010110000011010000001000010000000
000000000000000000000010000101001101000010000000000000
001000000000001000000000001111111100000110100000000000
100000000000000101000000001111111001001111110000000000
110000000000001101000110101001011111101000010000000000
110010000000000101000000000111011111111100110000000000
000000000000000001100011100101111011000110000000000000
000000000000001101000100000101011101000011000000000000
000000000000000001100110000011001100111100000000000000
000000000000000000000010101001100000101000000000000000
000000000000000000000110011101011000111000010000000000
000000000000000000000010100111101111110000000000000000
000000000000000001000111010000000000000000000100000000
000000000000000000100010100111000000000010000000000000
000000000000001101100110110000011110101000000000000000
000000000000100101000010000001000000010100000000000000

.logic_tile 17 3
000000000000001000000000000111100000010110100000000000
000000000000000101000011101111100000000000000000000000
001000000000000111000011100101000000000000000110000000
100000000000000000100100000000000000000001000000000000
010010100000000111000111000001100000000000000100000000
110000000000000000100011110000000000000001000000000000
000000000000100000000000000001000000000000000000000000
000000000001000000000000000000000000000001000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000010000000100000000001000000000000
000001000000000000000000000000001100000100000100000000
000010100000000000000000000000010000000000000000000000
000000000000000000000110000000000000000000100100000000
000000000000000000000100000000001001000000000000000000
000000000000000000000000010000000001000000100100000000
000000000000000000000010000000001001000000000000000000

.logic_tile 18 3
000000000000000000000000001101011110000011110000000000
000000000000000000000000001111110000101001010000000000
001000000000000000000000010111001100011010010101000000
100000000000000000000010000000011100011010010000000000
010000000000000000000110110000001100011110000000000000
110000000000000000000010000111001101101101000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000001001100000000000011010000011110000000010
000000000000000001100010100000010000000011110000000100
000000000000001000000010100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001100000000000011101011010010100000000
000000001000000000000000000011011001100101100001000000
110000000000000000000110000111100001001111000100000000
010000000000000000000010101101101111110000110001000000

.logic_tile 19 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000110000000000000000000000000000000
010000000000000000000010011011000000000010000000000000
000000000000000000000110000111101010000011110100000001
000000000000000000000100001101110000111100000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000001000011010010101010110000000
000000000000000000000000000001010000101010100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 20 3
000000100000001000000000010101001011010010110000000000
000000000000000001000010100000101111010010110000000000
001000000000001001100010110001011100000011110100000000
100000000000000001100010000011000000111100000001000000
010000000000001000000000010101001011011010010100000000
010000000000001001000010000000011111011010010001000000
000000000000000101100000001001100001001111000000000000
000000000000000000000000000011101111101001010000000000
000000000000000001100000001001111001110001100100000000
000000000000000000000000000101011000001101100001000000
000000000000001001100000001000011001011010010100000000
000000000000000011000000001111011100100101100001000000
000010100000000000000000000000001101001011010000000000
000001000000000000000000000001001100000111100000000000
010000000000000000000110011001111011010111100000000000
000000000000000000000011001001001000001111100000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
001000000000000000000000000011100000000000000110000000
100000000000000000000000000000100000000001000000100100
010000000000000001100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001100000000000010000000000000000000000000000000
000010100000000000000000000000000000010110100000000000
000000000000000000000000000101000000101001010000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000011000000000000000110000010
100000000000000000000000000000100000000001000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
000001000000001111100110011101001010010100000000000000
000000000000000001100010010001011010011000000000000000
001000000000001000000010100001101011000000100000000000
100000000000000011000010100000101001000000100000000000
010000100000000101000111001000001100101000000010000000
010001000100001111000010100011000000010100000011000000
000000000000000101000000001001011101010000100000000000
000000000000000000000010101101011110100010110000000000
000000000000000001100000000000000001000000100110000001
000000000000000000000000000000001110000000000010000001
000000000000001000000000010101011010001001000000000000
000000000000000001000011011001101100000101000000000000
000000000000000000000000011001000000000000000000000110
000000000000000000000010000011000000101001010000000000
000100000000001111000000010000000001111001110000000000
000100000000001011100010001111001111110110110000000000

.logic_tile 2 4
000001000000000000000110000000000000000000000000000000
000010100000100000000011100000000000000000000000000000
001000000000000001100110000000000000000000000000000000
100000000000000000000100000000000000000000000000000000
010000000000000000000000000001100000000000000000000000
010000000000000000000000000000100000000001000000000000
000000000000001101100000001000000000000000000101100001
000000000000000101000000000001000000000010000010000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000010110100001000000
000000000000001111000000001001000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101111101101100010000000001
000000000000000000000000000000001010101100010000100010

.logic_tile 3 4
000001100000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000000000000000000010100000000000000000000000000000
100000001110000000000100000000000000000000000000000000
110000000000000111000000000001100000000000000000000000
010000000000000000100000000000100000000001000000000000
000000000000100111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000010110000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 4 4
000000000000000101000111010000000000000000100100000000
000000000000000000000111010000001001000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110001000000000000000110000101100000000000000100000000
010000000000001101000010110000000000000001000000000000
000000001100000101000000000101111101010110100000000000
000000000000001101000000000101001010001111110000000000
000000000000001000000000000000000000000000100000000000
000000000010001001000010000000001100000000000000000000
000000000000001000000000000000001010011110000010000000
000000000000001001000000000001011011101101000000000000
000000000000000000000000000101000000000000000100000000
000000100000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000000000000

.logic_tile 5 4
000000000001011000000000010111000000000110000000100000
000000000010101101000011010000001000000110000010000001
001000000000000000000000000000000000000000100100000000
100000000000000000000000000000001111000000000000000000
010100000000000011100000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000010000000000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000000000000
000001000000000000000000000000000000000000000100000000
000000000000000000000010110101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000001110000011000011110000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 6 4
100000000000000000000000000001100000100110010000000001
000000000000000000000011100000101011100110010010000000
001000000000000000000111100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
010000000000000000000110100011000000000000000100000001
010000000000000000000100000000000000000001000001000000
000000000000000000000000000000001011001100000000000001
000000000000000000000000000000011001001100000011000000
000000000010001101100000000000000000000000000100000000
000000000000000001000000001111000000000010000000000000
000000000000000000000000010000001100000100000110000000
000001000000000000000011010000000000000000000001000000
000000000000000000000110001000000000000000000100000100
000000000000000000000000001011000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 4
100000000000001000000111010000011010000011110000100000
000000000000000101000011110000000000000011110001000001
001000000000000000000010101000000000010110100000000000
100000000000000000000100000101000000101001010010000001
010000000000000011100000000000000000000000000000000000
010000100000000101000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000010100000000000000000001001101000000011110000000000
000101000000000000000000000101110000101001010000000000
000000000000000000000000000101001110010010110000000000
000000000000000000000000000000001010010010110000000000
000000000000000001100000000000000000000000100100000101
000000000000000000100000000000001000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 4
000000000000100000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 9 4
000000000000000000000000000000000000000000000000000000
000000000000010000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
010000000000001011000000000000000000000000000000000000
000000000000010111000010000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
010000000000000000000110000111111010000011110110000000
110000000000000000000000000101110000111100000000000000

.logic_tile 10 4
000000000000000001100000000000000001001111000010100101
000000100001010000000010100000001010001111000000100000
001000000000001000000010101001111010101001010110000000
100000000000001001000000000101010000101010100000000000
110000000000000000000010101001011010111101010100000000
110000000000010000000010001101000000101000000000000000
000000000000000111000111100000000000000000000000000000
000000001110000001100010000000000000000000000000000000
000000000001010000000111000111101100000011000000000000
000000000000001101000000001101111100001001000000000000
000000000000000000000110000101100001100000010100000100
000000000000000000000000001101101101110110110010000000
000000000000000000000111011001111110000111100000000000
000000000000000000000110001111101001001111110000000000
000000100000001000000110110000011011101000110100000000
000001000100000101000010001111011011010100110000000001

.logic_tile 11 4
000010100000000101100000000000000000000000000000000000
000001000001000000000011100000000000000000000000000000
001000000000000000000110000000000000000000000000000000
100000000000000000000100000000000000000000000000000000
010110000000000001100000000000000000000000000000000000
010001000000000000100000000000000000000000000000000000
000000000000000000000000000000001011010010110000000000
000000000000000000000000000001001001100001110000000000
000000000001010000000000001000000000000000000100000000
000000000000100000000000001011000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 4
000000000000000000000110010000000000000000000000000000
000000000000000111000011110000000000000000000000000000
001000001100000000000000000000000000000000100100000000
100000000000000000000000000000001101000000000000000000
010000000000010001000000000000000000001111000100000000
010000000000100000000000000000001000001111000000000000
000000000000001000000000001000000000010110100100000000
000000000000001011000010011101000000101001010000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000101101000001101000000000000
000000000000000000000000001011011010000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 4
000010000000000101100110010101111100010100100000000000
000000000000000111000010001001011110101101010010000000
001000000000000001100010110101111100110110000000000000
100000000000000000000110100001011010111010000000000000
110000001011000011100111010000011100000011110100000000
110000000000100111000110000000000000000011110000000000
000000000110000101000000000000000000010110100100000000
000000000000000001100010111011000000101001010000000000
000000000110000001100010100101101010101001000000000000
000010001100000000000000000101111000010000000000000000
000000000000000101000110011000000000000000000100000000
000000000000000000000010001001000000000010000000000000
000000000000000101100111100001011000001001100000000000
000000000000000000100000000101101000010110110000000000
000000000000001000000000000001101011000101010000000000
000000000000000001000000000011111110000110100000000000

.logic_tile 14 4
000000000000000000000000010000000000000000000100000000
000000100000000000000011110011000000000010000000000000
001000000000010000000011100000000001001111000000000000
100000000000100000000000000000001011001111000000000000
010000000000000000000000000000000001000000100100000000
010000000000000000000000000000001011000000000000000000
000010000000000001000010000111100000010110100000000000
000000001100000000000011100000100000010110100000000000
000000100000101000000000000000001110000100000100000000
000010000001001011000000000000010000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000001010000000000000010000000001001111000000000000
000000000000000000000011000000001010001111000000000000
000000000000010001000010100000011110000100000100000000
000000000100000000100100000000000000000000000000000000

.logic_tile 15 4
000000000000001000000110011101011101101110000000000000
000000000000000111000010101001101000010100000000000000
001000000000011000000110010001000000000000000100000000
100000000000100001000011010000000000000001000000000000
110000000001011000000011110101011101101000010000000000
010000000000000101000010001101011010000000100000000000
000000000000001101100110111101011011010001100000000000
000000000000000101000010001101111101110001110000000000
000000000000001000000000010101111100001001000000000000
000000000110011011000010101001011011001010000000000000
000000001010010001100010000111001011101011100000000000
000000000000000000000000001001011001010110000000000000
000000001010000001100000010111000000000000000100000000
000000000000000000000011010000100000000001000000000000
000000000000000000000000000011000000000000000100000000
000000000001000000000000000000000000000001000000000000

.logic_tile 16 4
000000000000001000000010000000000000000000000000000000
000000000000000101000100000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
100000000000000101000010100000000000000000000000000000
010000000000001000000011100000011010000001010000000000
110000000110001001000000000011000000000010100001000000
000000000000001000000000000000000000000000100100000000
000000000000001111000000000000001001000000000000000000
000000000000000000000110100101101101101001000000000000
000010100000000011000000000001011001000001000000000000
000000000000000000000110001111100001001111000010000000
000000000000000000000000001011101111010110100000000000
000000000001010000000110000011111111011010010010000000
000001000000000000000000000000111111011010010000000100
000010000000001000000110101111011000010110100000000000
000001000000000101000011110111101010111100110000000000

.logic_tile 17 4
000000000000000001100010110111000000111001110001000000
000010100000000000000110100000101001111001110000000000
001000000000000000000011100001101010000000000000000000
100000000000001101000100001101001001000001000000000000
110001000010000101000000001001011110000000000010000000
010010000000000000100010111101010000101000000001000001
000000000000000000000010110000011000000010100000000000
000000000000000000000111101001000000000001010000000000
000010000000000001000000000011000000000000000100000000
000001000010000000000011110000000000000001000000000000
000000000000000111100000001000000001100000010010000100
000000000000000000100000000011001001010000100010000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000010000000001000000100100000000
000000001100000000000010100000001011000000000000000000

.logic_tile 18 4
000000000000000000000000010101000000010000100000000000
000000000000000101000011110000001001010000100010000000
001000000000000000000000010000000000000000000000000000
100000000000000000000011100000000000000000000000000000
010001000000001111100011001111000001010000100000000000
110010000000000111100000001001001111111001110010000101
000000000000000000000000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100011000000000000000000000000000000000000000000
000000000000000000000110101001000001001111000000000000
000000000000000000000000001011001011101001010000000000
000000000010001000000000000000011010000100000100000001
000001000000000001000000000000000000000000000001100000
000000000000000000000110000001001010010100000000000000
000000000000000000000000000000100000010100000001000010

.logic_tile 19 4
000000000000000000000000001101111110111101010100000000
000000000000000000000000000001110000010100000000000000
001000000000001000000000011101100001101001010100000000
100000000000000001000010101111101011100110010000000000
110000000000001000000110000111101011111001000100000000
000000000000000011000000000000001001111001000000000000
000000000000000001100110011000011011111001000100000000
000000000000000000000010101111001011110110000000000000
000000000000000000000000010101111110111101010100000000
000000000000000000000010001101110000010100000000000000
000000000000000000000000011001101110101000000100000000
000000000000000000000010001111100000111110100000000000
000000001000000001100000000111111010101001010100000000
000000000000000000000000001011110000010101010000000000
000000000000001000000000011011100001101001010100000000
000000000000000101000010101111101011100110010000000000

.logic_tile 20 4
100000000000000001100010100000000001000000100100000000
000000000000000000000000000000001011000000000000000010
001000000000000101000000001111000000010110100000000000
100000000000001101100000000001001001110000110000000000
010000000000000000000011000000000001000000100100000000
110000000000000000000100000000001101000000000000000000
000000000000000000000111100000000000000000000000000000
000010000000000000000111110000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000100000000000000000000000100000000001000000000000
000000000000000000000000000000001110000100000110000010
000000000000000000000011110000010000000000000000000000
000000000000000101100011110111000000000000000100000000
000000000000000000000111100000100000000001000000000000
000000000000000000000000011001100000010110100000000000
000000000000000000000010101111001000110000110000000000

.logic_tile 21 4
000000000000000101000000000001000001111001110000000000
000000000000000000000000000000001000111001110010000000
001000000000000000000000000111011110000011110100000000
100000000001001111000000001011000000111100000010000000
110000000010000101100000000011100000000000000000000000
010010000000000000000000000011000000010110100000000000
000000000001000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000110000000000000000000000000000000
000000000000000001000110000000000000000000000000000000
000000000100000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000111111010011010010100000000
000000000000000000000000000000011010011010010001000000
010000000000000101000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000011100000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 4
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 4
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000000000000110010000011010001100111100000000
100000000000000000000010000000011100110011000000000100
110000000000000000000110010101001000001100111100000000
010000000000000000000010000000100000110011000000000001
000000000000000000000110000101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000001100000011000001000001100110100000000
000000000000000000000010100011000000110011000000000000
000000000000001000000000001001111100000000000000000000
000000000000000001000000001001100000101000000000000000
000000000000000000000000000101001100000010100000000000
000000000000000000000000001101100000000000000000000000
110000000000000000000000000101100000010110100100000000
100000000000000000000000000000100000010110100000000001

.logic_tile 2 5
000000000000100101000000000001011001010110100000000000
000000000001011111100011110001001000001111110000000000
001000000000000001100000000101100000000000000100000000
100000000000001101100000000000100000000001000000000000
010101000000000000000010100111100000101001010000000010
010000100000000000000010111101100000111111110010000101
000000000000000101100010100000001100000100000100000000
000000001110000000000100000000000000000000000000000000
000000000000000000000000001000000000100000010010000000
000000001000000101000000000101001011010000100000100001
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000010000000000000000000010000000000000000100100000000
000001000000000000000011010000001000000000000000000000

.logic_tile 3 5
000000000000100101000010101001011000110000000000000000
000000000001000111100110100001101010111100110000000000
001000000000001101000010101000000001111001110010000000
100000001100000001100110110101001101110110110000000000
010000000000000101100110100111101100000010100000000000
010000000000000000000000000011111011000011000000000000
000000000000011101100110110000011001110000000000000000
000000000000000101000010100000011100110000000000000000
000000000000101000000110001001011010000000000000000000
000000000001000001000000001011110000010101010000000000
000000000000000101000110010001000000010110100100000100
000000000000000000000010000000000000010110100000000000
000000001100000000000110001001011001101000010000000000
000000000000000000000100001101011010110100000000000000
000000000000000000000010000111011110010100000000000010
000000000000000000000010000000110000010100000000000100

.logic_tile 4 5
000000000000000011100010110001011110110001100100000000
000000000000000000000011010011001011001110010000000000
001000000000000000000000000111100000010110100000000000
100001001100000000000010100000000000010110100000000000
110000001100000000000010000111001000011010010100000000
110000000000000000000010100000111001011010010000000000
000000000001000111100000000000000000010110100000000000
000000000000000000100000001011000000101001010000000000
000010100000001101000010100001011110010101010100000000
000001000000000001000100000000000000010101010000000000
000010000000000000000010101000000000010110100000000000
000000000000000000000100001011000000101001010000000000
000000000000000101000011110011001011010111100000000000
000000000000000000100110000111011001001111100000000000
010000000000001101000000001000000000010110100000000000
110000000000000001100010111111000000101001010000000000

.logic_tile 5 5
000000000000000111100010111000000000010110100000000000
000000000000000000100010001111000000101001010000000000
001000000000000101000110011000000001100000010000000000
100000000000001101100010101011001011010000100000000000
110000000000000101000110100001011111110001010000000000
010000000000000000000010110101101000010100110000000000
000000000000000000000010101011111011010011110000000000
000000000000000101000110110101111100101001110010000000
000000000000001001100000001101001000100000100000000000
000000000000001001000011111001111011000101000000000000
000000000000001001100110011001001100000110000000000000
000000000000001001000110000001101100000011000000000000
000000000000000000000000000101111100000010100000000000
000000000000000000000000000000110000000010100000000000
110000000000001101100010100111100001001111000100000000
010000000000000001100000000001001001110000110000100000

.logic_tile 6 5
000000000001000000000000010111100000000000001000000000
000000000000100000000010000000100000000000000000001000
001001000000000000000000010101011000001100111100000010
100010100000000000000010000000010000110011000010000000
110000001000000001100110000000001000001100111100000000
110000000000000000000000000000001001110011000001000000
000000000000001111000000000101001000001100111100000000
000000000000000001100000000000100000110011000000000000
000000000110000000000000000101101000001100110100000000
000000000110000000000000000000000000110011000000000000
000000000000000000000000001101001010000000000000000000
000000000000000000000000000101010000000010100000000000
000000000100000000000010000000011110000011110100000000
000000000000000000000000000000010000000011110000000000
010011001010000000000000011101000000010110100000000000
110010000000000000000010000101100000000000000000000000

.logic_tile 7 5
000001000110000000000000010000000000000000000000000000
000000100000000000000010000000000000000000000000000000
001000000000000101000110010001000001010110100000000000
100000000000001111000011010111101000110000110000000000
110000000000000001100000000001101110000011110100000000
110000000000000000000011101001000000111100000000000001
000000000000000001100111100000011011000000110000100011
000000000000000000000100000000011101000000110010000001
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000010000000011011011010010100000001
000000001010000000000000001101001001100101100000000000
000000001100001000000111000111100001001111000100000000
000000000000001101000100000101101001110000110000000001
010000000000000000000000010101011001001011010000000000
010000000000000000000010000000011111001011010000000000

.ramb_tile 8 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
001001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 5
000000000000000000000111100000011010101000000000000000
000000000000001101000010010111010000010100000000000000
001000000000000000000110000111100000000000000100000000
100000000000000000000000000000100000000001000000000000
010000000000000000000110011000000000000000000100000000
010000000000000000000010000011000000000010000000000000
000000000000001000000010100001011011000110100000000000
000000000000001001000110111101011110001111110000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000001000000110101000000000000000000100000000
000001000000000101000000001011000000000010000000000000
000000000000000001100000000101111000100000110000000000
000000000000000000000000000000011011100000110000000000
000000000000001000000111001111011011101000010000000000
000000000000000001000000001101011110111100110000000000

.logic_tile 10 5
000000000000000011100000011000000000010110100000000000
000000000000000000000010101101000000101001010000000000
001000000000010111000010110011011011010011110000000000
100000000000100000000010001111101011101001110010000000
110000000000000000000110000111000000010110100000000000
110010100000000000000110101001000000000000000000000000
000000000000101101100110011101101110010111100000000000
000000000000001001000110100001101000001011110000000000
000000000110000000000000010111101010000011110100000000
000000000000000000000010001101010000111100000000000000
000000000001010000000000000000000001001111000000000000
000010100000100000000000000000001010001111000000000000
000000000000000101000011100111101010000011110000000000
000000000000001101000110111101010000010110100000000000
110010000000001000000110001111111000000011110100000000
000000000000000001000000001001110000111100000000000000

.logic_tile 11 5
000000000110000000000110100001001101000011000000000000
000000000000000000000010111001111000000001010000000000
000000000000001101000010101101101101010000110000000000
000000001110001011100110110011101011100000010000000000
000001000110001000000010110101001101000011100000000000
000010000000001011000111010000101001000011100000000000
000000000100000101000110010000001010110000000000000000
000000000000001101100010000000011010110000000000000000
000000000000001001100110011001101110010110100000000100
000000001101000001000010111111110000111100000001000000
000000000000000001110010001011001111000110100000000000
000000000000000000000000000001111010001111110000000000
000001000000000000000010011011101011111001010000000000
000010000000000000000010001001111010111000100000000000
000000000000000000000010000111001011111001010000000000
000000000000000000000000000101111010111000100000000000

.logic_tile 12 5
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000001100011111001011111000000110010000000
100000000000000000000011101001111010110000000000000000
110010000001000111100000001000011000111001000100000000
110001000000000001100000001001001010110110000000100100
000000000000001111100000000101101010101001010100000001
000000000000001011100000000011000000010101010010000000
000000000000000011100111000000000000000000000000000000
000000000000010000100100000000000000000000000000000000
000000000000000000000000000101011000110100010100000000
000000000000000000000000000000011010110100010000000100
000000000000000000000011100001101101001100000000000100
000000000000000000000100001001111111110000000000000000
000000000000000000000010100000000000000000000000000000
000000000010000000000100000000000000000000000000000000

.logic_tile 13 5
000000100000000000000000000000001011000111100000000000
000000000000001101000000000101001100001011010000000000
001000000000000000000000000001000000110000110000000000
100000000000000000000000001011001100010110100000000000
110000000000000001100000001111111110010110100000000000
010000000000000111000000000101100000000011110000000000
000000000000000111100000000111101100000011110000000000
000000000000000000100000001111000000111100000000000000
000000000000001111000010101111000000101001010000000000
000000000000000001000111110111101100001111000000000000
000000000000000001000000001000000000000000000100000000
000000000000001101100000000011000000000010000000000000
000000000000000101100000000000000000010110100100000000
000000000000000000000010010111000000101001010000000000
000000000000101101000000000001000000001111000000000000
000000000000000001100010110011001101110000110000000000

.logic_tile 14 5
000000000000000101100110100001000000010110100000000000
000000000000000000000000000000100000010110100000000000
000000100001011000000000000011111000011010010000000000
000001000000000101000011100000001110011010010000000000
000000000000000101000011110000011110001011010000000000
000000000000000000100010101111001010000111100000000000
000000000000000011100000000011111010100101100000000000
000000000000001101100000000000101011100101100000000000
000000000000000000000000001001000000001111000010000000
000000000000000000000000001001001011110000110000000000
000000100001000101100000000011111010010110100000000000
000001000000100001000010001101100000000011110000000000
000000000111011000000010100111100000000000000000000000
000000001010000111000000000101000000111111110000000010
000010101010001000000000001000000001011001100000000000
000000000000000101000000000011001010100110010000000000

.logic_tile 15 5
000001000000001000000110100000000000000000001000000000
000010000000000101000000000000001100000000000000001000
000000000000000000000000000000001100001100111000000001
000000000001000000000000000000001110110011000000000000
000000101000000101100000000000001000001100111000000000
000000000000000000000000000000001111110011000000000001
000000000000001101100000000000001001001100111000000000
000000000000000101000000000000001010110011000000000000
000000000000000000000000000000001000001100111000000000
000001000000001101000000000000001000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000100000000110000001001000001100111000000000
000010100010010001000100000000100000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000000000110011000000000000

.logic_tile 16 5
000000000001000001100000001001000001001111000000000000
000000000001010000000000001101001110110000110000000000
001000000000000000000000011111000001001111000000000000
100000000000000000000011110111001011101001010000000000
110100000000000111100110100011000000011001100000000000
010001000000000000100011110000001011011001100000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000011100000010101111110000011110000000000
000001000000000000100011100111100000111100000000000000
000000000000000000000000000101011000110100010110000000
000000000000000000000000000000011011110100010001000100
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000101000000000101111110010001000000000000
000000000000001101100000000000101000010001000000000000

.logic_tile 17 5
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000000000000110000000011010001100111100000000
100000000000000000000000000000011100110011000001000000
110000000000000000000000000111001000001100111110000000
000000000000000000000000000000100000110011000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000001100110000111101000001100110100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000001111100000000000000001001111000110000000
110000000000000001000000000000001001001111000000000000

.logic_tile 18 5
000001000000000000000000000000011101010010110000000000
000000100000000000000000000101011010100001110000000000
001001000000000001100000001111000000001111000100000000
100000000000000000100000000001001110110000110000100000
110000000000000001100000000001101110010110100000000000
010000000000000000100000000111000000111100000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000001000000110000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000000001101101010000011110100000000
010000000000000000000000001011000000111100000000000100

.logic_tile 19 5
000000000000000000000010100101001000001011010000000000
000000000000000101000000000000111011001011010000000000
001000000000101001100110010111011001010010110000000000
100000000000000001000111010000011001010010110000000001
110000000000001000000110010000000000000000000000000000
010000000000000001000010100000000000000000000000000000
000000000001100111100000000101000000001111000100000000
000000000001010101000000001101101001110000110000100000
000000000000000000000000010000011000010101010000000000
000000000000000000000011010001000000101010100000000000
000000000000000000000000011011111000010101010100000000
000000000000000000000010000101101010110011000000000100
000000000000000101100000001101101010000011110100000000
000000000000000000000000001011000000111100000000000100
010000000000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000

.logic_tile 20 5
000000000000000001000000000000000000000000000000000000
000000000000000111000010100000000000000000000000000000
001000000000000000000000000001001101110001010100100000
100000000000000000000000000000111110110001010000000000
110000000000000000000000010101000000101001010100100000
100000000000000101000010000001001101011001100000000000
000001000000000001100000000011000000100000010100100000
000000100000000000000000000001101011110110110000000000
000000000000000000000110000000001011110100010100000000
000000000000000000000010001011001010111000100000000000
000001000000000000000000000000001100101000110100000000
000000100000000000000000001011011000010100110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000110010111000000000000001000000000
000000000000000000000010000000000000000000000000001000
001000000000001000000000000101000000000000001000000000
100000000000000001000000000000101001000000000000000000
110000000000000001000011010000001000001100110100000000
110000000000000000000010011101001001110011001000100001
000000000000000000000000000101000000001100110100000000
000000000000000000000000001001101110110011001000000000
000000000000000000000000000000001010111100110000000000
000000000000000000000010000000011101111100110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110100000000001111001110010000000
000000000000000101000000000101001000110110110000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000101000000000110000100000000
000000000000000000000010100000001001000110001000000000
001000000000000000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
110000001110001000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000000000000000010000000001000000100000000000
000000000000000000000010100000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000011100010101001001001100000010000000000
000000000000001101000110010101011100111101010000000000
001000000000000101000000000000000000000000000000000000
100000000000001101100010110000000000000000000000000000
010000000000101101000000000000000000000000000000000000
010000000000000001100010110000000000000000000000000000
000000000000000111000000000101001110000011110100000000
000000000000000000000000001111010000111100000000000010
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000010100000001001100000000001001101011010010100000000
000001000000001011000000000000001100011010010010000000
000000000000000000000110001101001011111001110000000000
000000000000000000000010010101011001101000000000100000
110000000000000111100000001001111010000110000000000000
110000000000000000100000000001001000001010000000100000

.logic_tile 2 6
000000000000000000000111101111011101000001000000000000
000010000000001101000110011001101110101011010000100001
001000000000001001100110010111011000110000000100000000
100000000000000001100011010011001011001111110000000000
010000000000000000000000000101001000011010010100000000
010000000000010101000010000000011101011010010000000000
000000000000000000000000000011000000010110100000000000
000000000000000000000000001001101010110000110000000000
000000001100000001100110011000001010010101010100000000
000000000000000000000010000001010000101010100000000000
000000000000100001100000001001001111010101100000000000
000000000001010111100000000001011110101001010000000000
000000000000000001000110010000000000000000000000000000
000000000000000000000111100000000000000000000000000000
110000000000001001100000001011100000001111000100000000
100000000000001001000000001001001101110000110000000000

.logic_tile 3 6
000000000000001000000000000000001110000100000000000000
000000000000001111000000000000010000000000000000000000
001000000000000000000110100001000000000000000100000000
100000000000000000000000000000000000000001000000000000
110000000000000000000110110111111000010010110000000000
010000000000100111000011110000111011010010110000000000
000000000000010000000000000000000000000000000100000000
000000000000100000000000000011000000000010000000000000
000000000000000101000000010000011100000100000100000000
000000000000000000100011000000000000000000000000000000
000000000000000111000000000000000000000000000100000000
000000000000000000100000000101000000000010000000000000
000000000100000000000111000000001010000100000100000000
000000000000000000000110100000010000000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000010000000100000000001000000000000

.logic_tile 4 6
000000000000000000000000010000000000001111000000000000
000000000000000000000010100000001010001111000010000000
001000000000001001100110000001011010001011010000000000
100000000000000101000010110000111011001011010000000000
110000000000000101100000001011000001001111000000000000
110010000000000000000010110101001001101001010000000000
000000000000000111000011111001101101010110100000000000
000000000000001101100010101001011111111100110000000001
000000000000000001100000010000000001001111000000000000
000000000000000000000010010000001000001111000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000001000000000011100101111000000010100000000000
000000000100000000000000000000100000000010100000000000
000000001100000000000000011000000000000000000100000000
000000000000000000000010000101000000000010000000000000

.logic_tile 5 6
000000000000000000000000000101000000000000001000000000
000000000000000101000000000000000000000000000000001000
000000000000000000000000000000011011001100111000000000
000000100000000000000000000000001100110011000000000000
000000000000001000000000000000001001111100001000000000
000000000000000101000000000000001100111100000000000000
000000000000001111100000000111000000000000001000000000
000000000000000101000000000000100000000000000000000000
000010100000000000000000000000001000001100111000000000
000010100000010000000000000000001110110011000000000000
000001000000000001100000000001001000001100111000000000
000010000000000111100000000000000000110011000000000000
000001000001010001100110000000001001001100111000000000
000010100000000000100100000000001111110011000000000000
000000000000000000000110000000001001001100111000000000
000000000000000000000100000000001010110011000000000000

.logic_tile 6 6
000000000000000000000011100001000001101001010000000000
000000000000001101000110001111101001011001100000000000
001000000000000000000000000011111010111001110010100001
100000000000000000000010100101011101101001110010100000
010001000000001000000111101000000000010110100000000000
010010000000000001000110100111000000101001010000000000
000000000000000101000010101101101111010000000000000000
000000000000000001000000001111101101101000000000000000
000000000000000000000110001000011010000111100000000000
000000000000000000000000001111001000001011010001000100
000000000000001000000111001000001110101000000000000000
000000000000000101000100001111000000010100000011000001
000000000000000001000111001101000001010000100000000000
000000000000000000000000001001101010000000000000000000
000000000000000001000010110101000000000000000110000000
000000000000000000000010000000100000000001000000000000

.logic_tile 7 6
000000000000001000000000000000001111111100110010100000
000000000000001011000010010000001101111100110010000110
001000000000000000000000000000000000010110100000000000
100000000000000000000000000101000000101001010000000000
010000000000000000000000000000000000000000100100000001
010000000010000111000000000000001000000000000000000000
000000100000000000000000000000011110000011110000000000
000001000000000000000010000000010000000011110000000000
000000001000000000000000000000000001010000100010000100
000000000000000001000000001111001101100000010000000000
000010100000000000000000010000001110000100000110000001
000001000000000000000011100000000000000000000000000000
000000001000000111100010000000000000000000100110000011
000000000000000001000000000000001100000000000000000010
000000000000000000000111000000000001000000100100000001
000000000000000000000100000000001011000000000000000000

.ramt_tile 8 6
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010100001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 6
000000000001010000000000000000000001000000100100000000
000000000000100000000000000000001001000000000000000000
001000000000000000000000010000000001000000100100000000
100000000000100111000011010000001110000000000000000010
110000000000000000000000000000000000000000100100000000
010000000000000000000000000000001100000000000000000000
000000000001001000000000000000000000000000000000000000
000000101000001011000011100000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000001100000011000011100000000000000000000000000000
000000100000000000000000001000000000000000000100000001
000001000000000000000000001101000000000010000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000111000000000101000000000010000000000000

.logic_tile 10 6
000000000110011101100110010001001010000011110100000000
000000000000100101000010100011110000111100000000000000
001000000000000101100010100000000000010110100000000000
100000001010000000000010100001000000101001010000000000
110000000000000000000000000000000001001111000000000000
110000000000000000000011100000001011001111000000000000
000000100000000000000110110001111111001011010000000000
000000000000000000000010100000111001001011010000000000
000000100000001000000000000000000000010110100000000000
000000000000000001000000000001000000101001010000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001011001111000000000000
000000000001010000000010000001100000010110100000000000
000000000000100000000000000000000000010110100000000000
110000000000000000000010000000001000000011110000000000
000000001000000000000000000000010000000011110000000000

.logic_tile 11 6
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000001000
000000000000000000000110100111101100001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000101100000010000001000001100111000000000
000000000000000000000010100000001010110011000000000000
000000000000001101100000010101101000001100111000000000
000000000000000101000010100000000000110011000000000000
000010100000001000000000000101001000001100111000000000
000001001100001001000000000000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000100001100000000000001001001100111000000000
000000000001000000100000000000001011110011000000000000

.logic_tile 12 6
000001001010000000000000000000000001000000001000000000
000000000100001101000010110000001001000000000000001000
000000000000000000000010100000011001001100111000000000
000000000000011101000110110000011001110011000000000000
000000000000000000000000010000001000001100111000000000
000000100000000000000011100000001000110011000000000000
000000000000000000000000000001101000001100111000000000
000000001100000000000000000000000000110011000000000000
000000000000000000000000000011101000001100111010000000
000000000000000000000000000000000000110011000000000000
000000000000000011100000000001001000001100111000000000
000000000000000000100000000000100000110011000000000000
000000000100000000000000000101001000001100111000000000
000000000000000011000000000000100000110011000010000000
000000000000000000000000000000001000101010100000000000
000000000000000000000000000111000000010101010010000000

.logic_tile 13 6
000000000000000000000111110111011000010110100000000000
000000000000000000000110101001000000000011110000000000
001000000000000101000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
110000000001100000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000000000000000001001000000001111000010100000
000010000000000000000000000001101110110000110000000000
000000000000000001000000010011000000000000000100000001
000000000000000000000011100000000000000001000000100000
000000000000000000000000000000000000011001100000000000
000000000000000000000000001001001111100110010010000000
000000000000001000000000000000000000000000000000000000
000000000000001011000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 6
000000100000001000000000011000000000010110100000000000
000001000000001111000010011011000000101001010000000000
001000000000000001100011100111011011100101100000100000
100000000000000000000000000000001001100101100000000000
010000000000000001100111100000001101001100110100000000
110000000000000000100100000000011101001100110000000000
000000000000000101000000001001000001101001010000000000
000000000000000000100010111101001000110000110000000000
000010100000000000000010000001111010100101100000000000
000001000000000000000100000000011000100101100000100000
000000100000000000000110001101101110101001010000000000
000001000000000001000010111001000000111100000000000000
000000000001010101000000000000011101000111100000000000
000001000000001101000011101001011111001011010010000000
110000000000000000000010100000001010111000010000000000
010000000000000000000000001111001110110100100010000000

.logic_tile 15 6
000000000000000111000010101011101000001100000000000001
000010001100000000000011101101001001000011000000010000
001000000000000000000110000101100001001111000000000000
100000000000001101000010111111001010010110100000000000
110010000000000000000110111011011000110000000100000000
110001000000000000000010101001111001111111000000000000
000000000001011101000110011000011000001011010000000000
000000000000100101000110101101001001000111100000000000
000001000000000000000011110001000001110000110000000000
000010100000000000000111101101001111001111000000100000
000000000000000001100110000101011110110100100000000000
000000000000000000100110000000111000110100100000100000
000000000000000000000010010111011101100010110100000000
000000000000000001000110011001111101111000100010000000
000000000110000000000010100001001100110100010100000000
000000000000000000000100000111111011100010110000000000

.logic_tile 16 6
000000000000000000000111110111101011111100010100000010
000000000000000101000110100000101110111100010010000000
001000000000000000000000010000011001111001010100000000
100000000000000101000010000101011111110110100010000100
110000000001011000000110101101100001101001010100000000
110000000000100101000010100001101101100110010000000000
000000000100000000000000010000011101111001010100000000
000000000000000000000010100101001111110110100000000000
000001000000000000000110010111100000111001110100000000
000010000001010000000010001011101000010000100000000000
000011100001011001110000000001011101101010010100000000
000001000000100001000010001101111110101001100000000000
000000000000000000000011000101001101111001010100000000
000010100000000000000100000000011101111001010000000001
000000000000001011000000000101011101110011110100000000
000000000000000111000010001001111100110000000000100000

.logic_tile 17 6
000000000000000000000000010011111110011010010100100000
000000000000000000000011110000101100011010010000000000
001000000000001000000110100101111000001011010000000000
100000000000000001010000000000001011001011010000000000
010000000000000000000000010000011000011010010100100000
010000000000000000000010101011011110100101100000000000
000000000001011001100000001011100000010110100000000000
000000000000100101000000000101101100110000110000000000
000000000000001001100000011000001011011010010100000000
000000000000010001000010000101011000100101100000100000
000001000000000000000110011000001101001011010000000000
000010100000000000000010001011001110000111100000000000
000000000000000101000000001101101100000011110100000000
000000000000000000100000001011000000111100000001000000
110000000000001001000000000111001101001011010000000000
110000000000000111100000000000011001001011010000000000

.logic_tile 18 6
000000000000000000000110000000000001000110000000000000
000000000000000000000010111001001110001001000000000000
001000000000001111100000001000000000000000000100000000
100000000000001111100000000011000000000010000000000000
010000000000000000000111110111000000000000000100000000
110000000000000000000010000000100000000001000000000000
000010100000000001100000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000001000000000001000001101101100010000000000
000000000000000111000010010101001000011100100010000000
000000000000000101000000000000011000110001010000000000
000000000000000000100000001001001011110010100010000000

.logic_tile 19 6
000000000000000001100000000000011110000100000100000001
000000000000001101100000000000010000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000101000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001100000001100000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000010100000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000000000000
010000000000100000000000010001001011011110000000000000
000000000000000000000010000000001100011110000000000000

.logic_tile 20 6
100000000000000000000000010101100000000000000100000000
000000000001010000000010010000000000000001000000000000
001000000000000111000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
110000000000000000000000000011101110101000000000000000
010000000001010000000011111001100000111101010000000000
000000000000001000000000001000000000000000000110000000
000000000000001011000000000001000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000001100000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000001011000000000000010000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000010101111001101101011010100000000
000000000000000000000011100011011000000001000010000000
001000000000001000000000001001011100010100000000000001
100000000000000001000011110101100000010110100000000000
110000000000001111100010110000000000000000000000000000
110000000000001001000010100000000000000000000000000000
000000000000000000000000000111101010000110100000000000
000000000000000001000000001001101010000000010000000000
000001000000000000000110001101001010010000110000000000
000010000000000000000000001001011011000000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000010000000000000000000000000000000
000010100000001011000000000000000000000000000000000000
000001000000000000000010100000000000000000000000000000
000000000001000000000100000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000111011100001011010000000000
000000000000000000000000000000001010001011010000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000101000000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000000000000000110001101101101011001100110000000
000000000000001101000010110101101011110011000000000000
000000000001001000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000000001100000000000001011011010010100000001
000000000000000000000000000111001100100101100000000000
000000000000000000000010000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
010000000000100000000000001011011010000011110100000001
000000000001010000000000000101010000111100000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 6
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001000000000000000
000000000000000000
000001111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000010100111000001010110100000000000
000000000000000000000000001011001100110000110000000000
001000000000000111110000000101101101011110000000000000
100000000000000000100000000000001110011110000000000000
010001000000000000000011100000001110000100000100000000
110010100000000000000100000000010000000000000000000000
000000000000000101000000010000000001000000100100000000
000000000000000000000011100000001000000000000000000000
000000000000001101000111010011000000000000000100000000
000000000000000001000110100000100000000001000000000000
000000000000001000000000000000000001000000100100000000
000000000000000101000000000000001011000000000000000000
000000001100000001100000010000000001000000100100000000
000000000000000101000011100000001110000000000000000000
000000000000000111100000000000001110011110000000000100
000000000000000101100000001001001100101101000000000000

.logic_tile 2 7
000000000000000000000110011001101001010000100000000000
000000000000001101000010000111111111010001110000000000
001000000000000011100011100101001010000011110100000000
100000000000000000100000001101010000111100000000000000
110000000000000001100010100000011110011010010100000000
110000000000000000000110110001001001100101100000000010
000000000000000011100111111011011011000000100000000000
000000000000000000100110000001111100101000010000000000
000000000000000000000110110000001010011110000000000000
000000000000000000000010101101011010101101000000000000
000000000000100101100110101101101110100000010000000000
000000000000010111000010010001101111010100000000000000
000000000000100101100111001011011101011001110000000000
000000000001010000000010000101111011000110100000000000
110000000000001001100110011101111101100110110000000000
010000000000000001000010101111111011100000110000000000

.logic_tile 3 7
000000000000000111100010100000001000001100110000000000
000000000000010000000100000000011110001100110000000000
001000000001010000000000000101100000010110100100000000
100000000000000000000000000000000000010110100000000000
110000000000000000000011100001000000010110100100000000
010000000010000000000100000000000000010110100000000000
000000000000010111000000000000000000000000100100000000
000000000000100000100000000000001111000000000000000000
000000000000000000000000000111100000010110100000000000
000000000000000000000011000000100000010110100000000000
000000000000000000010000000111100000010110100100000000
000000000000000000000000000000000000010110100000000000
000000000000000001000000000000011110000100000100000000
000000000000000000100010000000010000000000000000000000
000000001110000001000000000000001010000011110100000000
000000000000000000000010000000010000000011110000000000

.logic_tile 4 7
000001000000000000000111001000001100011010010100000000
000010100000000000000000001101001100100101100000000100
001000000000001011100000001101100000010110100000000000
100000000000001011000000000001001101110000110000000000
110000000000000101000011100000001110011010010100000000
110000000000001101000110101101011101100101100000000000
000001000000000001100010100000011100001011010000000000
000010100000000000000110111101001001000111100000000000
000000000010001001100110011001001010000011110100000000
000000000000000001000010010011110000111100000000000000
000000000000101000000000001000011010011010010100000000
000000000001000001000000000001001101100101100000000100
000000000000000000000111110111100001001111000100000000
000000001000100000000010000101101000110000110000000000
110000000000000000000110011111100000001111000100000001
100000000000000000000010001101101010110000110000000000

.logic_tile 5 7
000000000100000000000000010001101000001100111000000000
000000000000000000000010010000100000110011000010010000
000000000000010000000010100001101000001100111000000000
000000000000101101000111100000000000110011000001100000
000001000000000111000000010000001000001100111000000001
000000000000001101000011110000001001110011000000000000
000000000000001000000000000000001000001100111000000001
000000000000001011000000000000001011110011000010000000
000000000000000000000000000000001000001100111010000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000000001000001100111000000001
000000000000000000000000000000001010110011000000000000
000001000000000000000000000000001001001100111000000001
000000000000000000000000000000001001110011000000000000
000000000000000000000000001000001000101010100000000001
000000000000000000000000000101000000010101010000000000

.logic_tile 6 7
000000000000000000000011101000001100000111100000000000
000010000000000111000011101011001000001011010000000000
001000000000000000000000001111100000101001010000000000
100000000000000000000011000011101011001111000000000000
010000100000001011100000011000011111000111100000000000
010000000000000001100010000011001110001011010000000000
000000000000100000000000001001100000110000110000000000
000000000001000000000010111011101010001111000001100000
000000000000000001100110101011000000001111000000000000
000000000000000000000000001011001000110000110001000000
000000000000000101100110110000001111101101000000000000
000000000000000101000010101011011011011110000000000000
000000000000000000000011101000011111011010010000000000
000000000000001111000000000011001110100101100001100000
000000000000001001100010000101000000101001010110000000
000000000000000101000000000111001001011001100001000100

.logic_tile 7 7
000000000000000101000010100000000001000000001000000000
000000000000000000000000000000001001000000000000001000
000000000000000000000000000101111000001100111000000000
000001000000000000000010110000010000110011000000000000
000000000001001101000000000000001000001100111000000000
000000001000100111100000000000001010110011000000000000
000000000000000101000000000000001000001100111000000001
000000000000000000100011100000001001110011000000000000
000000000001010000000000000000001000001100111000000000
000010100000100000000010000000001101110011000000000000
000000000000000000000000000000001000001100111010000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000000000110011000000000000
000010000000000000000000000000001001110011000000000000
000000000000000000000000000000001011110011000000000000

.ramb_tile 8 7
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000110010000000000000000000000000000
000000000110000000000000000000000000000000
000000000001010000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000001110000011110000000000
000000101100000111000000000000010000000011110001000000
001000000000000000000000000101100001001111000000000001
100000000000000000000000000101101111110000110000000001
010010100000000000000110001011100000010110100000000000
110001000000001111000000001011100000000000000000000000
000000000000000000000111100000011110111101010000000000
000000000000000000000000000111010000111110100000000000
000000000000000000000000011111101010001100000000000000
000000000000000000000010001101101101000110000000000000
000000000000000000000111000000000000000000000000000000
000001000000000000000111110000000000000000000000000000
000010100000010000000000010000000000000000000110000000
000001000000000111000011010001000000000010000010000010
000000000000000000000010010101100001010110100000000000
000000000000000000000111000101101111110000110000000000

.logic_tile 10 7
000000000000000000000010100000011010000011110000000000
000000000000000101000011100000010000000011110000000000
001000000000000000000111000111100000010110100000000000
100000000000000000000000000000000000010110100000000000
010001000100000000000000000000000000000000000100000000
010010000000000000000000000001000000000010000000000000
000010100000000000000000000000001110000011110000000000
000001000000000000000011110000010000000011110000000000
000001000000000000000000000001011000001011010000000000
000000000000000000000000000000111000001011010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000111100110100000001000001100111000000000
000000000000000000100000000000001010110011000000010001
000010100000000000000010100000001000001100111000100000
000001000000000000000100000000001010110011000000000110
000000000000001101100000000001001000001100111010000000
000000000000000101000000000000100000110011000000100000
000000000001000000000000000000001000001100111000000000
000000000000100000000000000000001000110011000010000000
000010100000000000000000000000001001001100111000000000
000000000000000000000000000000001100110011000000000100
000100000000001000000000000000001001001100111000000010
000000000000001101000000000000001001110011000000000001
000000000000000000000000000111101000101010100000000010
000000000000000000000000000000000000101010100000000001
000000000001001000000000000000000000000000000000000000
000000000000101011000000000000000000000000000000000000

.logic_tile 12 7
100000100000000000000000000000000001001111000000000000
000001000000000000000000000000001001001111000000000000
001000000000000000000010100000011010000100000100000000
100000000000000000000110110000000000000000000000000000
110000000101010001100000001000000000010110100000000000
110000000000000000000000001111000000101001010000000000
000000000000000101000000000000000000000000000000000000
000010100000000000100010000000000000000000000000000000
000000000000000000000011100101100000010110100000000000
000000000000000000000100000000100000010110100000000000
000000000010000000000000000000000000001111000010000000
000000000000000000000000000000001101001111000010100000
000010000001010000000010000000000000001111000000000000
000001000000000000000000000000001010001111000000000000
000000000001010000000010000000000001001111000000000000
000000001010000000000000000000001001001111000000000000

.logic_tile 13 7
000000000000000101100000001000000001100000010010000000
000000000000000000000000001001001110010000100000000000
001000000000010000000010111111101010110000000100000000
100000000000100000000110001001111000001111110010100000
010000000000000000000010100000000001001111000000000000
100000000000000000000100000000001100001111000000000000
000000000000000000000000001101011110010111100000000000
000000000000001101000000001001111000001011110000000000
000010100000000000000000000111000000010110100000000000
000000000000000000000000000000000000010110100000100000
000000000000000000000000000101001111111000010000000000
000000000000001101000010110001101001110000000000000000
000000000000000001100110000001011000100101100000000000
000000000000000101100000001101011110001100110000000010
000010000000000101000010100111011101011010010100000100
000000000000000000000100000000111010011010010000000000

.logic_tile 14 7
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000001000
000000000000000000000000000000011000001100111000000000
000000000000000000000010110000011011110011000000000000
000000000000000000000000010000001000001100111000000000
000000000000000000000010100000001101110011000000000000
000000000001010000000010100000001000001100111000000000
000000001010100000000100000000001101110011000000000000
000000000000000000000010100000001001001100111000000000
000000000000000000000010100000001011110011000000000000
000010100000000101000000000000001001001100111000000000
000001000000000000100010110000001100110011000000000000
000000000000000000000000000000001001001100111000000000
000000001010000000000000000000001101110011000000000000
000000000000000000000000001000001000101010100000000000
000000000000001111000000000111000000010101010000000000

.logic_tile 15 7
000000000000000000000110110011011000010111100000000000
000000000010000000000010001011111001000111110000000000
001000000000011001100010101001101010101001010000000000
100000000000000101000000000001000000111100000000000000
110010100000000111100000000000000000011001100100000001
110000001010000000000000001001001101100110010000000000
000000000001010111100000000001001101110001100100100000
000000000000000000100000001011111001001110010000000000
000000000000000000000110011001100000110000110000000000
000000000110010011000010010001001010001111000000100010
000000000001010001000000000000001100101101000000000000
000000000000100000000000001001001111011110000000000000
000000000000000000000010001000011100010101010000000000
000010000000000000000010111111000000101010100000000000
010000000000000000000110000000001100011010010000000000
110000001110000000000000001111001001100101100000100000

.logic_tile 16 7
000000000110001101000110000001001110000011110100000001
000000000000000101000111101101100000111100000000000000
001000000000001101000110001101100000001111000000000000
100000000000000001000010100001001011101001010000000000
010000000000010000000010110101011001011010010100000000
010000000000101101000010000000101010011010010000000010
000000000000000001100000000000011001011010010100000000
000000000100000000000000001011011111100101100000100000
000000000000000000000110000001001011011010010100000001
000000000000000000000000000000001000011010010000000000
000000000010000000000000000001000001001111000000000000
000000000110000000000000001111001001101001010000000000
000000000000001000000000010001001110000011110000000000
000000000000000001000010011101100000101001010000000000
110000000000000111000000010001000001001111000100000000
110000000000000000100010001111001001110000110000100000

.logic_tile 17 7
000000100000001000000000000000000001000000001000000000
000001000000000111000000000000001011000000000000001000
000000000000000000000000000011011010001100111000000000
000000000000000000000000000000110000110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000010100000001001001100111000000000
000000000000000000000100000000001110110011000000000000
000000000000000101000000010000001001001100111000000000
000000000000010000000011000000001100110011000000000000
000000000000000001000000000111101000001100111000000000
000000000000001101100000000000000000110011000000000000
000000000000010000000000000011101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000111000000000001001000001100111000000000
000000000000000101000000000000000000110011000000000000

.logic_tile 18 7
000000000000000001100010100001001001111001010000000000
000000000000000101000110111101011000111000100000000000
001001000000001101000000000000000001000000100100000000
100000000000000101100010110000001111000000000000000000
110000000000000111100110110000000000000000000100000000
110000000000000000100010100101000000000010000000000000
000000000000101101100110010011100001100000010000000000
000000000001010101000010100111101110101001010000000000
000000001110000000000110010101011001000110000000000000
000000000000000000000010001001101011000011000000000000
000000000000100000000000010001011001001011010000000000
000000000001010000000010001011011011001111110000000000
000000000000001000000111101001011010010111100000000000
000000000000000001000100000101001101000111010000000000
000000000000001000000000010101000000101001010000000000
000000000000010001000011001001100000000000000000000000

.logic_tile 19 7
000001000000000000000011110001101100011010010100000000
000000100000000101000111110000011100011010010000100000
001000000000101101000010110000000000000000000000000000
100000000000000001000010000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000100000000000000000101011100011010010100000000
000000000000000000000010100000101001011010010010100000
000000000000001000000010001001111010000011110100000001
000000000000000001000000000001110000111100000000000000
000001000000001000000110000000000000000000000000000000
000010100000000101000000000000000000000000000000000000
000000000000000000000000001001111010000011110000000000
000000000000000000000000000001110000101001010000000000
010000000000000000000000000001011001011010010100000000
000000000000000000000000000000011101011010010000100000

.logic_tile 20 7
100000000000000000000000000000000001000000100100000000
000000001100000000000000000000001000000000000000000010
001000000000000000000110110000000000000000000000000000
100000000000001111000010100000000000000000000000000000
110000000110000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001101110000011110000000000
000000000000000000000010111001100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110001000000010000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000001100000100000000000000
000000000000000000000000000000010000000000000000000000

.logic_tile 21 7
000000000000000000000110000111111010010110100000000000
000000000000000000000000001111100000111100000000000000
001000000000000000000000010111111100101001010100000000
100000000000000000000011101011110000101010100000000000
010000000000000000000111001111001000101000000100000001
110000000000000000000100001011010000111101010000000000
000000001100001001100000000011101110101000000100000000
000000000000000101000000000111100000111110100000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000011111000101000000100000000
000000000000000000000010000111110000111110100000000000
000000000001001001100110100000000000000000000000000000
000000000000101001000000000000000000000000000000000000
000000000000000000000110000011111010111000100100000000
000000000000000000000011110000101101111000100000000000

.logic_tile 22 7
000000000000000001100010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000100000000
100000000000000000000000001011000000000010000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000001000000
000000000000000000000110010001000000000000000100000000
000000000000000000000011100000000000000001000000000000
000000000000001000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000011101000010101010000000000
000000000000000000000000000000110000010101010000000000
010000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000001
000000000000000000000000000000100000000001000001000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000011000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000010000000000000011000000000000000000100100000
000000000000001101000011001001000000000010000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000010010000000000000000000000000000
010000000000000000000000000000000001000000100100100000
010000000000000000000000000000001100000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000001011010011110000000000000
000000010000001001000000000000011111011110000000000000
000000010000000000000000000000011010000100000100000000
000000010000000000000010100000000000000000000000100000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 8
000000001100001000000110000001001011101001100100000000
000000000000001001000000000001101110101010010000000000
001000000001010001100000001101111011100010110100000000
100000000000000000000000001101011010110100010000100000
110010100000000101100010000011001110010111100000000000
010010000000000111100000001101101010001111010000000000
000000000000001111000110010101011011101001100100000000
000000000000000001000010000011001101101010010000000000
000000010000001101000111000001101111101010010100000000
000000010000010001000110000011011010011010100000100000
000000010000001101100010000011111100010101010000000000
000000010000000101000010100000010000010101010000000000
000110110000001000000000000111111100010101010000000000
000000010000000011000010100000000000010101010000000000
000000010000001101000000000011111100010010110000000000
000000010000001011000000000000101111010010110000000000

.logic_tile 3 8
000000000000110000000110100000000001000000001000000000
000000000000000000000100000000001000000000000000001000
000000000000000000000000000000011000001100111000000000
000000000100000101000000000000001001110011000000000000
000011000000000000000111100000001001001100111000000000
000010100000000000000100000000001110110011000000000000
000000000000000111100000010101001000001100111000000000
000000000000000000000011110000100000110011000000000000
000001010000000000000000000000001001001100111000000000
000010110000000000000000000000001100110011000000000000
000000010000001000000000000000001000001100111000000000
000000011010000101000000000000001110110011000000000000
000000010001010000000000000101101000001100111000000000
000000010000000111000000000000100000110011000000000000
000000010000010101100000000101101000001100111000000000
000000010000100000000000000000000000110011000000000000

.logic_tile 4 8
000100000000000101000000010000000001000000100100000000
000000001000000000000010000000001111000000000000000000
001000000000000000000000000000000000000000100100000000
100000000000000000000000000000001110000000000010100000
010110000000000001100111100000000000000000000100000000
110000000110000101000100000101000000000010000010100000
000000000000001000000000000001000000000000000110000001
000000000000001011000000000000100000000001000000000000
000000010000000101100000000000001110000011110000000000
000000011000100000000000000000010000000011110000000000
000000010000000000000000000000000000001111000000000000
000000010000000000000000000000001100001111000000000000
000000010001001000000000010001001011001011010000000000
000000010000000001000010100000001111001011010000000000
110000010000000000000110001000000000000000000100000000
100000010000000000000000000101000000000010000000000000

.logic_tile 5 8
000101001110001000000000000011100000010110100000000000
000000001100000101000000000000000000010110100000000000
001000000000000001100000001101111000000011110010000000
100000000000000000000010011111110000111100000000000000
110100000000001111000000011101001010000011110000000001
010000000100001111000010011111100000111100000000000000
000000000001010111000111111001000001001111000000000000
000000000000000000000110101101001101010110100000000000
000010110100000000000000000000011000000011110000000000
000000010000000000000011110000000000000011110000000000
000000010000000111100110010101000000000000000100000000
000000010000000000100110000000000000000001000010000001
000000010001000000000000000000000001000000100100000000
000000010000100000000000000000001010000000000000100000
000000010001010000000111010011100000010110100000000000
000000010000000000000110100000100000010110100000000000

.logic_tile 6 8
000000000001010001100110110000001110011010010001000000
000000000000001101100010011111001001100101100001000000
001001000000000000000000000001101011011010010100000000
100000001010001111000010110000101110011010010000000000
010010000000000001100010001111001000000011110100000000
110001000000100000000010110001110000111100000010000100
000000000000000000000000000001001100000011110100000000
000000000000001101000000001011000000111100000000000000
000000010000101000000110010011011010010101010100000000
000000011111001011000010100011101000110011000000000000
000000010000000000000110110011111110000011110100000000
000010010000000000000011111101100000111100000000000001
000000010000001000000110100000001110000111100000000000
000000010000000101000011111111001001001011010000000000
110000010000100001100010101011011110110001100010000001
100000010000001111000000001011111000001101100000000000

.logic_tile 7 8
100000000000110000000000010000000000000000100100000001
000000000001110000000011100000001111000000000000000000
001000000000000000000111100000011000000011110000000000
100000000000000000000110110000010000000011110000000000
010010000000000101000000011000000000000000000100000001
010001000000001101000010000101000000000010000000000000
000000000000000111000010100101011011101001010000000000
000000000000000000100100001101011101110000000000000000
000000010000000000000000000000000001000000100100000100
000000010000000000000000000000001101000000000000000000
000010010000000000000110000000000000010110100000000000
000001010000000000000010010101000000101001010000000000
000000010010000000000111000000000001001111000000000000
000000010100100000000100000000001011001111000000000000
000000010001000000000000001000000000000000000100000000
000000010000100000000000001001000000000010000000000010

.ramt_tile 8 8
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000001000000000000000000000000000000000
000000000110000000000000000000000000000000
000001000000100000000000000000000000000000
000000100000000000000000000000000000000000
000100000000100000000000000000000000000000
000100000001010000000000000000000000000000
000000011100000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010100000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 8
000010000000000000000000000000001110000011110100000000
000001000000000000000000000000000000000011110000000101
001000000000000000000000001101011010000011110000000000
100000000000000101000000001101010000111100000010100000
110000000000000111100000010000000000000000000000000000
010000000000000000000011110000000000000000000000000000
000000000000000000000010110000001011110000000000000000
000000000000000001000011100000001011110000000000000000
000000011000000000000110000000000001000000100100000010
000000010000000000000011110000001101000000000000000000
000000010000000000000000010001101110000010100000000000
000000010000000000000010000000010000000010100000000000
000010010000001000000110000101100000000000000100000000
000010110000000001000000000000000000000001000000000000
110000010000000111100000000001111110000111100010000010
000000011000000000100000001011001011000011000000000000

.logic_tile 10 8
000001000011011000000111000111101001001000010000000000
000010100000100111000010101001111010100001000000000000
001000000000000101100111001101111110001000010000000000
100000000000000101000100000001111011100001000000000000
010000000000000000000010010001011001000000110000000000
110000000000000000000111001001111101110000000000000000
000000000000101111000011111111111000010110100000000000
000000000001010101000110101101000000111100000000000000
000000010010000000000110001011011010000011110100000000
000010011010000000000000000011100000111100000000000000
000010110000001000000000001001111110000011110100000000
000000010000000001000011101101000000111100000000000000
000000010000000000000000000001011000010110100000000000
000000010000000000000000001001110000111100000000000000
110010011010000001100011100001011111001000010000000001
000000010000000000000110001101011000100001000000000000

.logic_tile 11 8
000000000000000000000111111101101110000110000000000000
000010000000000101000110100001011001000001000000000000
001000000000001011100000000011111010000000000000000000
100000000000001011000000000011001011001001010000000000
010000000000000000000011110000000000000000000000000000
110000000000000000000011110000000000000000000000000000
000000000001011111100000001001000001001111000000000000
000000000001001111000000000001001110110000110000000000
000000010000000001000000000011100000000000000100000000
000000010000000000000000000000100000000001000000000000
000000010000001000000111100000000000000000000000000000
000000010000000011010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000101000000000000000000000010110100000000000
000000010001000001000000001001000000101001010000000000

.logic_tile 12 8
100000001010000101100110100101001100110000100011000000
000000000000000001000000000001111011110000110000100000
001000000100000111100000001001111010010100000000000000
100000000000000000000011100101101010100000010000000000
110000000000001001100010011001001110000010100000000000
010000000000000111000110001011110000000011110000000000
000000000000000111100000001111011111101001000000000000
000000000000001001100011101101011010010000000000000000
000000010000001111000110000000001100000100000100000000
000010110000000001100010010000000000000000000000000000
000000010000010000000000010111101010101001000010000010
000000010000100000000011010000001000101001000000000101
000000010000000001000000010001100000000000000100000000
000010010000010000000010100000000000000001000000000000
000000010000000111000111100000001100000100000100000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 8
100000000010001000000010101000001001011110000000000000
000001001110010101000011110011011001101101000000000000
001000000000001101100000010000001110000011110000100000
100000000000001111000010100000010000000011110000000000
010000000000000000000010001011011100001100000000000000
010000000100000000000000001111111011110000000000000000
000010100000000000000000011000000000000000000100000000
000000000000000000000011110001000000000010000000000000
000000110000000011100010000011000000000000000100000000
000000010000000000100000000000000000000001000000100000
000000010000001000000010100001100000010110100000000000
000000010000000001000000000000000000010110100000000000
000000010110000000000010100000011010000011110000000000
000000010110000000000000000000010000000011110000000000
000000010000000000000110100001000000000000000100000000
000000010000000000000100000000000000000001000000000000

.logic_tile 14 8
000000000000000000000110001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
001000000000001000000000000111000000001111000000000000
100000000000101111000000001001101011110000110000100000
110000000000000101000000000101001000011110000000000000
010000000000001101000010100000111111011110000000000000
000000000001000000000000000111101010000111100000000000
000000000000100000000000000000101010000111100000000000
000000010000000000000010101000000000000000000100000000
000000011010000000000011010011000000000010000000000110
000010110000100000000000000101011110111100000000000000
000000010001001111000000000101010000000011110000000010
001000010000000000000010100000001100000011110000000000
000000010000000000000100000000010000000011110000000000
000000010000000011100010100111100000010110100000000000
000010010000000000100100000000000000010110100000000000

.logic_tile 15 8
000000000000000000000011110000000000000000100100100000
000000000000000000000111000000001011000000000000000001
001010000000000000000000000000011100000100000100000000
100001000000001101000000000000000000000000000000000100
010000000000000000000111100000000001001111000000000000
010000000000000000000000000000001000001111000000000000
000000000000000111000010100000011010000011110000000000
000000000000000000100100000000010000000011110000000000
000000010000000000000010100000000001001111000010000000
000000010000000000000000000000001111001111000000000000
000000010001110000000000000000000000010110100000000100
000000010000000001000000001011000000101001010000000000
001000010000000000000000000000000001000000100100000000
000000010000000000000000000000001010000000000000000000
000010010000000000000010100000000000000000100100000000
000001010010000000000000000000001001000000000000000100

.logic_tile 16 8
000000000000000000000010101001000001010110100000000000
000100000001010000000000000111101001110000110000000000
001000000000000001000000000101000000000000000100100000
100000001010000000100010100000100000000001000000000000
110000000110000000000111101000000000000000000110000000
010000000000000000000100001101000000000010000000000000
000000000010000000010111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000110000000000000000000011100000010110100000000000
000000011000000000000010000000100000010110100000000000
000000010000000000000010100000000001000000100100000000
000000010001000000000000000000001000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000010001000000000000000000000000000000000000
000000010110100000000000000000000000000000000000000000

.logic_tile 17 8
000000000100000111000000000011101000001100111000000000
000000000000000000100000000000000000110011000000010000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000100
000000000000001000000000000101001000001100111000000000
000000000000000111000000000000000000110011000000000100
000000000000000101000011100101101000001100111010000000
000000000000000000100010110000100000110011000000000000
000100010000000111000000000101101000001100111010000000
000010110000010000000010010000100000110011000000000000
000000010000000111000000010011001000001100111000000000
000000010000000000000011000000100000110011000000000001
000000010000010000000000000011001001011010010000000001
000000010001100000000000000000001101011010010000000000
000000010000000000000000000101100000010110100000000000
000010010000100000000000000000000000010110100000000000

.logic_tile 18 8
000000000000000101000000001001000001001111000000000000
000000000000000111100000000101001111110000110001000000
001000000000000000000000000000000000001111000000000000
100000000000000000000000000000001111001111000000000000
110000000001010000000000000000011010000100000100000000
010000000000101101000000000000010000000000000000000000
000000000000000101000010110001000000000000000100000000
000000000000000000000111010000000000000001000000000000
000000010000000000010000010000000000001111000000000000
000000010000001101000011100000001100001111000000000000
000000010000000101000000001111011010101000010000000000
000000010000000000100000000011011010111000000000000000
000000010000000001100000000111000000000000000100000000
000000010000000101100010110000000000000001000000000000
000000010000000000000110000101111110001011010000000000
000000010000000000000100000000011000001011010000000000

.logic_tile 19 8
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
001000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
110000000000001000000000000101001111110100010000000000
010000000000001111000000000000001000110100010000000000
000001000000100000000011100000001110000100000100000000
000000000000000000000000000000000000000000000000000010
000000010000000000000000010011100000000000000100000000
000000010000000000000011100000000000000001000000000000
000001010000000001000000000000000000000000000000000000
000010010000000000010000000000000000000000000000000000
000000010000001001000000000000000000000000000000000000
000000010000000001100000000000000000000000000000000000
000000010110100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000011000001100001011010010000000
000000000001000000000010010111001001000111100000000000
001000001110000000000000000001011110000011110100000000
100000000000000000000000000011100000111100000000000000
010000100000000000000111000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001110000000000000000000
000000010000000001100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
010000011110001101100000000000000000000000000000000000
100000010000000101000000000000000000000000000000000000

.logic_tile 21 8
000000000000000101000010100001011001011110000000000000
000000000000000000000011100000011100011110000000000000
001000000000000101000110000101000000001111000100000001
100000000000000000000000000101001001110000110000000000
010000000000001001100000011101011110000011110100000001
010000000000000001000010001101110000111100000000000000
000000000000000000000010111011101111100101100100000001
000000000000000000000011101101111000001100110000000000
000010010001000000000000000001011001011010010100000000
000001010000100000000000000000011100011010010000000000
000000010000001000000000010101000000010110100000000000
000000010000000001000010001001001010110000110000000000
000000010000110000000110000000011011001100110100000000
000000010101110000000000000000011101001100110000000010
010000011100000000000000010000011011010010110000000000
100000010000100000000010101101011111100001110000000000

.logic_tile 22 8
100000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000010100000000000000000000000000000
110000100000000000000110100000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000010000000011110111000000000010000000000000
000000010000100000000000000000000000000000000000000000
000000010001000000000011110000000000000000000000000000
000000010000000001100000001000000000000000000100000000
000000010000000000100000001101000000000010000000000000
000000010000000000000000000011101001010110100000000000
000000010000001101000000001101011001001111110000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000111100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000111011011110001010100000100
000000010000000000000000000000111000110001010000000000
000000010000000000000111000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 25 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000101000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000001000000000000101101110011010010100000000
000000000000000001000000000000111000011010010000100000
001000000000000001100000001101011010000011110100000000
100000000000000000000000000011000000111100000010000000
110000000000000001100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000101000000001111111100000011110000000000
000000000000000000000011100001100000101001010000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000001101100000010011111111011010010100000000
000000010000000101000010000000011000011010010010000000
000000010000000000000000010000011111001100110100000100
000000010000100000000010100000011101001100110000000010
110000010000000001000110000101101011001011010000000000
110000010000000000100010000000001100001011010000000000

.logic_tile 2 9
000000000000000001100110000001111011010010110000000000
000000000000000000000000000000011011010010110000000000
001010100000001001100110011101000001001111000000000000
100000000000000001100110011011101001110000110000000000
110010100000111101000010100001000001101001010100000000
110000000000000001000110110101101010011001100000000000
000000000000000111000010100001100000001111000000000000
000000000000000000100010110101101011110000110000000000
000000010001100000000000011111011100101001010100000000
000000010000100000000010000101000000111101010000000000
000000010000000001100110000101101100101000000100000000
000000010000000000000000000001010000111110100000000000
000000010000001000000010001111000001101001010100000000
000000011010000101000100000001001010111001110000000100
000000010000000000000000000001100000001111000000000000
000000010000000000000000000101101011010110100000000000

.logic_tile 3 9
000000000001000101000010100101001000000100100000000100
000000000000000111000010100001001011010010000000010100
001000000000000000000010100001000000011001100000000000
100000000100000000000000000000101110011001100000000000
110000000000001111100110000111001001000111100000000000
010000000000001111000011100000111110000111100000000000
000100000000011000000110101000011010010001000000000000
000000000000000111000000001001011101100010000000000000
000000010000000000000010110001000001011001100000000100
000000010000000000000111000000001111011001100000000000
000000010000000000000000000101001000111000010000000000
000000010000000000000000000000011110111000010000000000
000000010000001011100010100000001010100101100000000000
000000010000000101000010101111011110011010010000000100
000000010000000001100110100000000001000000100100000000
000000011100000000000000000000001010000000000000100000

.logic_tile 4 9
000000000000001000000000000011011010011010010000000000
000000000000001011000000000000101010011010010000000100
001000000000000000000110000111111000000011110000000000
100000000000000000000010111111110000101001010000000000
010000000000000001100111110011011000111000010010000000
110000000000000000000011000000011110111000010000000000
000000000000000000000000000000000000000000100110000000
000000000000001101000000000000001011000000000000000000
000001011100000101100010100000000000000000000110000000
000010110000000000000000000001000000000010000010000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000100001100000000000000000000000000000000000
000000110001010000100010100000000000000000000000000000
000000010000000000000110100001111110000011110000000000
000000010000000000000000001111110000111100000001000000

.logic_tile 5 9
000000000000100101000110000000000000000000000100000000
000000000001000000100100000101000000000010000011000000
001000000000001000000111000101111100101000000000000010
100000000000001001000000000000110000101000000000000000
010101001110000001100111110111011100101000000000000000
110000001110000000100110000000000000101000000000000001
000000000000000000000110001000000000000000000100000001
000000000000000000000100001001000000000010000010000000
000000011111010000000000000000001000000100000100000000
000000010000100000000000000000010000000000000010000000
000000010000000101110000010001100000000000000100000000
000000010000000000000010000000000000000001000010000000
000010010000000000000000000001001011100101100000000001
000000010000001101000000000000011110100101100000000000
000000010000000101000000000111100000010110100000000000
000000010000000000000000000001001011001111000000000000

.logic_tile 6 9
100000000001010101000000000101011000000011110000000000
000000000000100000000010100101100000101001010000000000
001000000010000101000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000100111100110111001001100000011110000000000
110000000001000000100110001011000000010110100000000000
000000000001010011100000000111100000010110100000000000
000000000000000101100000000000000000010110100000000000
000000011100000111100110001101100000000000000000000000
000010010001010000000100000101000000111111110000000000
000000010000000000000000010000001110000100000100000000
000000010000000000000010000000000000000000000000000000
000001010001000001000000000011000001001111000000000000
000010111010100000000000001001101111101001010000000000
000000010000000001100011100000000000000000000000000000
000000010000000000000100000000000000000000000000000000

.logic_tile 7 9
100000000000000000000000000000000000000000000100000000
000000000000000101000000001011000000000010000010000000
001000000001010000000000000000000000000000000100100000
100000000000100000000011101011000000000010000000000100
010000001010001000000111100101101100010100000000000000
110000000000000001000110100000100000010100000000000001
000000000000000000000010100001011111011110000000000000
000000000000000000000010110000001111011110000000000100
000001011100000001000010000000000000000000000000000000
000000110000000000100110000000000000000000000000000000
000010010000000001000000000111111010010111100000000000
000000010000000000000000001101111010001111010010000000
000000010000000000000000000000000001000000100100000000
000000010001000000000000000000001001000000000010000000
000000010010000001100110010000000001000000100100000000
000000010000000000000010000000001100000000000010000000

.ramb_tile 8 9
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000100000000000000000000000000000
000000010001010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000100000000000000000000000000000
000000010010010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 9
000000001110000111100011101101100000010110100000000000
000000000000000000100100000001001011110000110001000000
001000000001010111100010101101011111001100000000000000
100000000010100101100000001001001111110000000000000100
010000000000000111000110011001101111100101100100000000
100010100000000000000111101011001011001100110010000001
000000100001001000000111100000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000011000000000000000010000001111110000000001000001
000000010000000000000011100000011100110000000010000101
000000010000000000000000010111000000001111000000000000
000001010000100111000011101101101001010110100000000000
000010111010000000000111100000000000000000000000000000
000001011010001111000010000000000000000000000000000000
000000010000001011100000011011000000001111000100000001
000000010000000111000011000111101000110000110000000000

.logic_tile 10 9
000001000000000000000011101101101110010100000000000000
000000000000000000000000001001010000101001010000000000
001000000000000101000000000001100000000000000100000000
100000000010000101000010100000000000000001000000000000
010001000000000101000110110001100000000000000100000000
110010100001000000000111110000000000000001000000000000
000000000000000101100111100001100001001111000000000000
000000000000001101000111101111101010110000110000000001
000000011000000000000110101101011011001100000000000000
000000010000000000000000001011111011110000000000000000
000000010000000000000000011111011010001000010000000000
000000010000000000000011111101101110010010000010000000
000000010000101001000111110011001000000000100000000000
000000010001000011000010000101111110000000000000000000
000000010000000000000111010101111111001100000000000000
000001010010000000000111111101111111110000000000000000

.logic_tile 11 9
100100000100000001100010011111111001000001000000000000
000000000000000101000011011001101000001001000000000000
001010100000001111100110110101011011000000000000000000
100000000000000101100011110111011100001001010000000000
000000000000000111000111100111101010111111100100000000
000000000010001101000000000001001100111111110010000000
000000000000000000000011110001011101001000010000000000
000000000000000101000011101001101011010010000000000000
000010010000001001000000000000011101000011000000000000
000001010000000001000010000000011101000011000000000000
000000010001011011100110010101001111000001000000000000
000000010000000001110010000001101001000110000000000000
000000010110001001000000000011011010001101000000000000
000000010000001001000000000000001101001101000000000000
000000110000001000000000001000000000100000010000000000
000000010000000101000011110101001100010000100000000000

.logic_tile 12 9
000000000000001001000110100000011110000011110000100000
000000000000000111100100000000010000000011110000000000
001000000000001111100110000011100000001111000100000001
100000000000001011100000000001101010110000110000100000
010010100000001000000000000111101000000010100000000000
100000000000001001000000001011011100000001000000000000
000000000000100111000000000111011001000110000000000000
000000000000000101100000000111101001000001000000000000
000000010000001001000110111011011101010111100000000000
000010011000000111100011100111001111001011100000000000
000000010000001111000110100011111010111100000100000100
000000010000000101000010101011000000000011110000000000
000000010001011000000110000011111010100101100100000100
000000010000000101000100000000101000100101100000000000
000000010000001011100111000000011111110000000000000000
000000010000000111100110110000001000110000000000000000

.logic_tile 13 9
100000000000000000000000001101001010001000010000000000
000000000000000101000000001011101111010010000000000000
001000000000001000000000000000000000000000100100000000
100000000000000111000000000000001100000000000000000000
010000000000000000000111100101100000101001010000000000
110000000010000001000110001011101000001111000000000100
000000000000000111000000000101100000000000000100000000
000000000000000000000010110000000000000001000000000000
000000010000001111000000010011111110101001010000000000
000000010000000101100011010011100000111100000000000000
000001010000001000010110000011101110010110100000000000
000010110000001101000010011101010000111100000000000000
000000010000000101100010001000000000100000010001000000
000000010000000000000000000001001110010000100000000000
000000110000001000000000000000000001000000100100000000
000000010000001001000010000000001111000000000000000000

.logic_tile 14 9
000000000000000101100110100001000000100000010000000000
000000000000000101000000000000001111100000010001000000
001000100000000000000000000001001101011010010000000000
100000000000000000000000000000001011011010010000000000
110001100000000000000111100001011011111000010000000000
010010000000000000000100000000101100111000010010000000
000000000000001000000000010101000000000000000100000000
000000001100000101000010010000100000000001000000000000
000000010000000000000000000101100000001001000000000000
000000010000000111000010000001101100001111000000000000
000010010000101000000000000000000000000000000000000000
000000010001000101000000000000000000000000000000000000
000000010000000000000110100000011010110000000000000000
000000010000001011000000000000011000110000000000000000
000010010001000000000000001000000000000110000000000110
000000010010100001000000000111001110001001000001000010

.logic_tile 15 9
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000001000000111000000000000001111001100110000000000
110000000000001001000000000000001010001100110000000001
000000000000000001100000010000001010000100000100000000
000000000000000000100011100000000000000000000000000000
000000010100000000000000000000011010000100000100000000
000010110000000000010000000000010000000000000001000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000001000000011100000000000000000000000000000
000000010010000101000000000000000000000000000000000000
000000010000000000000000000000000000000000100100000000
000000010000000000000000000000001010000000000000100000

.logic_tile 16 9
000001000000000000000000000000011000000100000100000000
000000001000001101000010110000000000000000000000000001
001000001100000101000000000001000000000000000100000000
100000000000000000100010110000000000000001000001000100
010000000000000001000011100000000000000000000000000000
110000000000000101000100000000000000000000000000000000
000000000000000111000000000001000000000000000100000000
000000000000000000000000000000100000000001000000000100
000000010000000000000000000000001011011110000000000000
000000010000000000000000000101001010101101000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000001100000000000000100000000
000000010000000000000000000000100000000001000000000100

.logic_tile 17 9
000000000000000000000000000011000000000000000100000000
000000000000000101000000000000100000000001000000000000
001000000000000000000000010111000000010110100000100000
100000000000000000000011110000000000010110100000000000
110000000000000111000111100000000000000000100100000000
010000000000001101000100000000001011000000000000000000
000000000000000000000110000001011010011110000000000000
000000000000000000000100000000011010011110000000000000
000000010000000000000011011000001010011010010010000000
000000010000000000000011101101001000100101100010000000
000000010000000000000000010001100000000000000100000000
000010010000000000000011000000100000000001000000000000
000000010000000101000000000000000001001111000000000000
000000010100000000000000000000001101001111000000000000
000000010000100000000000000101000000000000000100000000
000000010000010000000000000000000000000001000000000000

.logic_tile 18 9
000000000000000111000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
001000000000000101000000010000000000000000100100000000
100000000000000000100010000000001000000000000000000000
110000000000001101000110010011111001010111100000000000
010001000000100101100010100111001011000111010000000000
000000000000001101100110101101101010010111100000000000
000000000000001011000000001011001101001011110000000000
000000110000000000000110101101011110111001010000000000
000000010000000000000010101101001110110100010000000000
000000010000000101100110101001101010010110000000000000
000000010000000000000000001111111011000100000000000000
000000010000000101100010000101011110101000000000000000
000000010000000000000000000000000000101000000000000000
000000010000001000000000010000001110000100000100000000
000000010000000101000010100000010000000000000000000000

.logic_tile 19 9
000000000000000000000111100011100000000000000000000000
000000000000000000000110010000000000000001000000000000
001000000000000111100000000000000000000000000100000000
100000000000000000000000001001000000000010000000000000
010000000000000001100110000000000000000000000000000000
010000000000000000100100000000000000000000000000000000
000000000000100111100111100000000001000000100100000000
000000000001000000100100000000001000000000000000000000
000000010000000000000000000000000000000000000100000000
000000111100000000000000001101000000000010000000000000
000000010000000101000000000101000000000000000100000000
000000010000000000000000000000000000000001000000000000
000001010000100000000000000000000001000000100100000000
000000111111010000000000000000001010000000000000000000
000000011110000000000000000101100000000000000100000000
000000010000000000000000000000100000000001000000000000

.logic_tile 20 9
100010000100000000000000010101100000000000000110000000
000001000000000000000011110000000000000001000000000000
001000000100001000000000010001011101010010110000000000
100000000000001011000011110000111100010010110000000000
110010000000001000000111100000000000000000000100000000
110000000000000111000100001101000000000010000010100000
000001000000001101000000000000011000000100000100000000
000000100000001111100010110000000000000000000000000000
000000110000000000000000001000001010010010110000000000
000001010000000000000000000101001110100001110000000000
000000010000001101100000011000011101011110000000000000
000010110000000001000010101101001110101101000000000000
000000010000000001100011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010001010000000000000000011000000100000100000000
000000010001100101000000000000010000000000000000000000

.logic_tile 21 9
000000000000000001100000000000011110111100110010000010
000000000000000000000010010000011011111100110000100100
001000000000000001100110000111011101010010110000000000
100000000000000000000000000000101001010010110000000000
010001000000000000000111100001011110000011110100000000
010000000000000000000100001011000000111100000001000000
000000000000000000000000000000011110011010010100000000
000000000000000000000000001011011111100101100001000000
000000010000000000000110010001100001001111000100000000
000000011010000000000010001111101100110000110001000000
000000010000001101100000011011000000010110100000000000
000000010000000001000010000111101000110000110000000000
000000010000000000000110111011111000000011110100000000
000000010000000000000010101011000000111100000000000100
110000010000001011100110100111100000001111000000000000
110000010000000101000011101111101101101001010000000000

.logic_tile 22 9
000000000000000000000110000001111110101100010100000001
000000000000000000000010000000001001101100010001000000
001001000000000001100000001111101000101001010100000000
100000000000000000000000000111010000101010100000000000
110000000000000000000000000000011110110100010100000000
010000000000001101000010111001001110111000100000000000
000000000000001101000000000000001001101000110100000000
000000000000000001000000001111011110010100110000000000
000000010000000000000000010001000001111001110100000000
000000010000000000000011001001101010100000010000000000
000001010000100000000000000101101001110001010100000000
000000010000000000000000000000011010110001010001000000
000000010000000001100000010000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010100000101100000000111011110010110100000000000
000000010000001111000000001101001010001111110000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000000000101000000000000000100000000
000000010000000111000000000000100000000001000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000100000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
010000010010000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110100000000000000000000000000000000000000000
000000010011000000000000000000000000000000000000000000

.ramb_tile 25 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 9
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000010010000000000000000000000000000
010000000000000000000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100001001111000000000000
000000000000000000000000001101101001010110100000000000
110000000000000111100000001001101010000011110100000000
110000000000000000000000001011110000111100000000000000

.logic_tile 2 10
000000000001010000000111100000000000000000100100000000
000000000000001001000000000000001110000000000010000000
001001000000000000000000000001000000000000000100000000
100010100000000000000000000000000000000001000010000000
110000000000000111100000001011001000111100000000100000
110000000000000000000000000011110000000011110000000000
000000000000000000000000000011100000110000110000100000
000000000000000000000000001001001101010110100000000000
000000000000000000000010000111011110111000010000000000
000000001010000000000000000000011010111000010000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000100001001001100011000111101110100101100000000000
000001000000100101000000000000101010100101100000100000
110000000000000000000000000000000000000000000000000000
100000000000000000000010010000000000000000000000000000

.logic_tile 3 10
000000000000000000000000000101101010111000010000000000
000000000000000000000011100000011111111000010000000000
001000000000000101000000010011101010101101110100000000
100000000000001101100010001011011110001000010000000000
010000000000000111100010100011101100101000110100000000
010000000000000000000111110000111010101000110000000011
000000000000001000000010000001101101100010110100000000
000000000000001011000110111011011110111000100000000001
000000000100000000000110111001101101110011110100000000
000000000010000000000111011101011001110000000000000000
000010100000001000000111000000000000000000000000000000
000001000000000011000110110000000000000000000000000000
000000000001001001100110100011011011101101110100000000
000010001010001011000000000111111111000100100000000000
000000000000001000000010000011100000010110100000000000
000000000000000001000000000000100000010110100000000010

.logic_tile 4 10
100000000000000101000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
001000000000000000000000000011100000110000110000000000
100000000000001111000000000001001101101001010000000000
010000000000001101000011100111101010111100000000100000
110000000000001111100010000111000000000011110000100000
000000000000001101000000010000001111111000010000000000
000000000000000101100010100101001110110100100000000000
000000000000000000000110100000011110000100000100000000
000000000000000000000000000000010000000000000000000000
000000000001001001100000001101100000010110100000000000
000000000000100001000000001101001111110000110000000000
000000000000000001100000000000001010000100000100000000
000000000000000000000010110000010000000000000010100000
000000000000001000000000001101000001001111000000000000
000000001110000101000010000011001010010110100000000000

.logic_tile 5 10
000100000010000000000010100000000000000000001000000000
000000000000100000000100000000001011000000000000001000
000000000000000000000010100111101010001100111000000000
000000000000001101000111110000110000110011000000000000
000010100000000000000110000000001000001100111000000000
000010000000000000000100000000001100110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000001000000001000000000000001001000001100111000000000
000000000000000101000000000000100000110011000000000000
000000000000000000000000000001101000001100111010000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000001000000
000000000000000000000110100000001001110011000000000000
000000000000001001000000000000001110110011000001000000

.logic_tile 6 10
100010000000000001100110000000000001001111000000000000
000001000000000000100110000000001110001111000000000000
001000000000000001100000001000001110111000010000000000
100000000000000000000011100001001111110100100000000000
010000001110000001000110000001001000101001010000000000
010010000000000000100000001101010000000011110000000000
000000000000000000000000000001100000000000000100100000
000000000000000000000000000000100000000001000000000000
000000000001010001100000000000000000000000000100000000
000000000000100000000000000101000000000010000001000000
000000000000000000000000010011100000000000000100000000
000000000000000000000010110000100000000001000000000100
000000000000000101000000011011011110101001010000000000
000000000000000000100010010111000000111100000000000000
000000000001011101000000000000001110000011110000000000
000000000000100111100000000000000000000011110000000000

.logic_tile 7 10
000000000000000000000000000000000001000000001000000000
000010000000000000000000000000001011000000000000001000
001000000000000000000010100101011010001100111100000010
100010000000000000000100000000010000110011000000000000
010000000000000001100111000000001000001100111100000010
110000001000000000000000000000001101110011000000000000
000000000001010000000111100000001000001100111100000000
000000000000100000000000000000001101110011000000000000
000000001000000000000110011000001000001100110100000000
000000000000000000000010000011000000110011000000000000
000010000000001001100000000101001100000010100000000000
000010100000000001000000001011010000000000000000000000
000001000000000000000000001011100001000000000000000000
000000000000100000000000001101001100100000010010000000
110100000000000000000000000000000001001111000000000000
000100000000000000000000000000001001001111000000000010

.ramt_tile 8 10
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000111010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 10
000000001000000111000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
001000000000100101000010100111011011001000010000000000
100000000001010000000000001011101101010010000010000000
010000000110000001000010001011011101000000110000000000
110000000000000000000000000101011110110000000000000000
000000000000000001100111011011101101000100000000000000
000000000000000000000011000111011000101001000000000000
000001000000000111100010011011000000010110100000000000
000010001110000000100011011111000000000000000000000000
000000000000000000000010001011011100000011110000000000
000000000000001001000000000001100000010110100000000000
000000000000000111000011100001011001011111110000000000
000010000000000000000000000111011011001111100001000000
000000000001001011000010000000000001000000100100000100
000000000000100001000000000000001011000000000000000000

.logic_tile 10 10
000001000000000101000011111111011001001000010000000000
000010000000000000000010000111101100100001000000000000
001010100000001011100000000001011000001100000000000000
100001000000011111100011100001111001110000000000000000
110000000000000101000111100101000000000110000000000000
010000000000000101000110100000001111000110000000000000
000000000000001000000000001000000000100000010000000000
000000000001010001000010100101001011010000100000000000
000000100000001000000000010000000000000000100100000000
000000001110000111000011110000001011000000000000100000
000000000000001000000000000111001010000110100000000100
000000000000001011000000001001101010000011010000000000
000000000001010000000110010111101000001000010000000000
000000000001010000000011001001011010100001000000000000
000000000000000001100000011001101101001001000001000001
000000000000000001100011011111001011000010000011000001

.logic_tile 11 10
100000000000000101100000010111001010101000000000000000
000000001010000111000011110000010000101000000000000000
001000000000001101000111001101111111000000000000000000
100000000000000001000010101001011100100000000000000000
110001000000001111100011111001111100101001110010000000
110011001010000101000011101011011010010110100011000100
000000001000000111000010101101111001000110100000000000
000000000000000101000011101101111111001011000000000000
000000000000000000000110000101111010001000010000000000
000000000000000000010100000111101000010010000000000000
000000000000000001100010010011111000000010100000000000
000000000000000001000111010001001110000001000000000000
000000000000000111100111001000000000000000000100000000
000000101000000001100000000111000000000010000000000100
000000001110000101000110100101001000000010000000000000
000000000000000000000010001011111010000011000001000000

.logic_tile 12 10
100100000000001101100110000001001110110110100100100000
000000001010001111000010100000001101110110100000000000
001000000001010101000000001011011011111100000000000000
100010000000001111000011110111001010110100000000000010
000000000000000001000010100101001001100000000000000000
000000000000000000000011101001111001000000000000000000
000000001110001001000000010101011111000110100000000000
000000000110000001100011111011001000001111110000000000
000001000000000111100010011011001101000000010000000000
000000000000001111100011001011101000000001110000000000
000000000010001000000111110111000000010110100000000000
000000000000000101000011010000100000010110100000100000
000000000000001000000011111000001110011111110100000000
000000000001010101000010001111011011101111110010000000
000000000000001001000010101001011101000010000000000000
000000000000001111000100001101001101000011000000000000

.logic_tile 13 10
100010000000000001100010101001111100000011110000000000
000000000100000000100100000111000000111100000000000000
001000000000001101000110000000011000000100000100100000
100000000000001111000111100000010000000000000000000110
110000000111001001000000000101101010000100000000000000
010000001100100001000000000101001111010100100001000000
000000000000000000000000001000011111001011010000000000
000000000000001111000000000001001100000111100000000000
000000000000010000010000001000000000100000010000000000
000000000000000000000011100001001010010000100000000000
000000000000000101100000000111011101001000000000000000
000000000000000001000000000001101010001110000001000000
000010100000000000000011100001000000000000000100000000
000011000000000000000000000000100000000001000000000100
000000100000000101100000001000000000000000000000000000
000001000000000000100000001001000000000010000000000000

.logic_tile 14 10
000000000000000000000010100000000000000000100100000000
000000001000000111000000000000001000000000000000000000
001010100000001000000000000101100000000000000100000000
100001000000000001000010100000000000000001000000000100
010000000000001000000011100000000000000000000000000000
110000000000000011000000000000000000000000000000000000
000000000000000001000000000000011110000100000100000000
000000000000000101000010000000000000000000000010000100
000000000000000000000000001101011010000110100000000000
000000000000000000000010001001001101000111000000000000
000001000000000000000000000000000000000000000100000000
000010001100000000000000000111000000000010000000000000
000000100000010000000000001101101000000011110000000000
000001000000100001000000000001110000111100000000000010
000000000000000001000000001001101100100101100000000000
000000001100000000000000000101111010110011000001000000

.logic_tile 15 10
000000000000000000000000000000000001000000100100000000
000000000000000000000010010000001010000000000000000000
001000000000001001100000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
010000000000000001100000000000000000000000000000000000
010000001100000000100000000000000000000000000000000000
000000000000100111100011111001111100000000110000000000
000000000001000000100011001101001101000010100000000000
000000000000000001000110000011000000000110000000000000
000000001110000000000100000000001010000110000000000000
000000100000001000000000000001100001001111000000000000
000001000000000001000000001011001011101001010000000000
000000000000000000000000000000000001000000100100000100
000000000000000000000000000000001011000000000000000000
000000101000000000000000001101000000001111000000000000
000000000110000000000000000001001100110000110010000000

.logic_tile 16 10
000000000000001101000010100101100000001111000100000000
000000000000000001100110110001001010110000110000000000
001000000000001000000000010000000000000000000000000000
100000000000000001000011000000000000000000000000000000
010000000000000101000111100001011100000011110100000000
110000000000000000100000001011110000111100000000000000
000000001100000111100000010111101000010101010000000000
000000000000000101000010000000010000010101010000000000
000000001010000000000000010001011010011110000000000000
000000000000000000000010000000001000011110000000000000
000000000000000000000110001011001110001100110100000000
000000000000000000000000001011111001010101010000000000
000000000000000000000110001101100001001111000100000000
000000000000000000000000001001101000110000110000000000
010001000000000001100000001001111000010110100000000000
110010100000000000000000001101100000111100000000000000

.logic_tile 17 10
000010100000000101000011100000000000000000000100000000
000000000000000000100100000101000000000010000000000000
001000000000000000000000001011000000001111000000000000
100000000000000000000000001111101000110000110001000000
110010100000000101100010110101101010011010010000000000
110001001000000000100011010000111011011010010001000000
000000000000000000000000010000000000000000000100100000
000000000000000000000010000111000000000010000000000000
000000000000000000000000010000011100000011110000000000
000000000000000000000010100000000000000011110000100000
000000000000000101100000001101000000001111000000000000
000000000000000000010000001101101011101001010001000000
000000000000000000000110100001000000000000000100000000
000000000000000001000000000000100000000001000000000000
000000000000000000000000010000000000001111000000000000
000000000000000000000011000000001000001111000000100000

.logic_tile 18 10
000000000000000000000010000000000001001111000000100000
000000000010000000000010010000001011001111000000000000
001000000000000101000000000000000000000000100100000000
100000000000000101000000000000001001000000000000000000
010000000000000000000000000111111101000011100000000000
010000001000000000000010100000111011000011100000000000
000000000000001001100011100011000000000000000000000000
000000000000001111100000000000000000000001000000000000
000000000000000000000000001011111111111001010000000000
000000000000000101000000001101011010111000100000000000
000000000000001001100110001000000000000000000100000000
000000000000010001000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000010000000000000010011111001001000000000000000
000000000000000000000010101101001000101001010000000000

.logic_tile 19 10
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000
110000000000000000000011100101000000000000000000000000
110000000000001101000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000101000000001111000000001111000000000000
000000001110000000000000000011101011010110100000000000
001000000000000101000000010011000000001111000100000000
100000000000000000000010001011001100110000110000000100
110000000000000111100110000011001100000011110000000000
010000000000000000100000000011010000010110100000000000
000000000000000001100000000101011100000011110100000000
000000000000000101000000001111100000111100000001000000
000000000000001001100110100001101111001011010000000000
000000000110000001000010110000001111001011010000000000
000000000000001000000000000101101010011010010100000000
000000000000000001000000000000001000011010010000000000
000000000000001000000000011111111010000011110110000000
000000000000000101000010101001000000111100000000000000
110010000000101111100110001111100000001111000101000000
110000000001000101000000000001101110110000110000000000

.logic_tile 21 10
000101000000000000000000000101100001101001010100000000
000000000000000000000000001111001010100110010000000000
001001000000000000000000000111011011110001010100000000
100000100000000000000000000000101011110001010000000000
010000000000101000000111111111000000111001110100000000
110000000001001001000010000101001111100000010000000000
000000001110001011100000010101101110111101010100000000
000000000000000001100010001101010000010100000000000000
000000000000000001100110001000001011111001000100000000
000000000000000000000000001111001010110110000000000000
000000000000000001100000000101101110110100010100000000
000000000000000000000000000000011101110100010000000000
000000000000001000000110001011100000111001110100000000
000000000000010001000100000101001111100000010000000000
000001000001110000000110000111011010110001010100000000
000010100001110000000100000000101100110001010000000000

.logic_tile 22 10
000000000000000000000000000111011000010101010100000000
000000000000000000000000000000000000010101010010000000
001000000000000001100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
110000000000010101000000000111011000110001100100000000
110000000000000000000000001011001010001110010001000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000001000000111100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000011000011010010100000000
100000000000000000000010100111011100100101100000000000
110000000000000000000000001111001100000011110000000010
110000000000000000000000001001000000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000101100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001010100000000000000011000000000000000000000000000000
100000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000010000010011100000000000000100000000
000000000000000000000011000000100000000001000010000010
000000000000000000000110000001000001111001110000000101
000000000000000000000100000000101001111001110001000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 11
000100000000000101000000000000000000000000100100000001
000000000010000000000011100000001011000000000000000000
001100000000001000000000000000011000000100000110000000
100000000000000111000000000000000000000000000000000000
010000000000000001000111100001001011010111100000000000
010000000000000000100010111111011111001111100000000000
000000000000000000010000000111000001011001100000000000
000000000110000000000010010000001011011001100000000000
000000000000000000000010100111100001011001100000000000
000000001100000000000010100000001100011001100000000000
000000000000001000000111001000000000011001100000000000
000000001000000011000000001011001101100110010000000000
000000000000000101000110100000000000011001100000000000
000000000000000000000000001011001010100110010000000000
000000000000000000000110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 4 11
000000001100000000000000011011001110000011110100000000
000000000000000111000010101101100000111100000000000010
001000000000001000000110000101011011011010010100000000
100000000000001011000000000000001110011010010000000010
110000000000000001100110011011001110000011110000000000
010000000000000000000010001101100000010110100000000000
000000000000000101000010110001001010010101010100000001
000000000000000000000010000000010000010101010000000000
000010000000000001110110011101000000001111000100000000
000000000000000000100111010011101111110000110000000010
000000000000001001100000001000001001011010010100000001
000000000000000001000000000011011111100101100000000000
000000000000001101000011110111011010011010010100000000
000000000100000001000010010000111110011010010000000110
010000000000001000000000011001001010110001100100000000
010000000000001001000010011001011100001110010000100000

.logic_tile 5 11
100000000000000001000000000000000001000000100000000000
000000000000000000100000000000001100000000000000000000
001000000000000000000000000111000000000000000100000000
100000000000000000000011110000000000000001000000000000
010000000000000000000011110001000000000000000100000000
110000000000000000000010000000000000000001000000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001011001111000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000001011000000101001010000000000
000010000000001000000000000000000000000000000100000000
000001000000001001000010000111000000000010000010000000
000000000001100101000000000000000001000000100100000000
000010100000001001000000000000001001000000000000000000
000000000000000000000000010000000001001111000000000000
000000000000000000000010000000001111001111000000000000

.logic_tile 6 11
000000000000000101000010110001001101100101100100000000
000000000000000000000010100000001011100101100010000000
001000000100000011100111011000011000100101100100000000
100000000000000000100110101101011010011010010010000010
010000001010001101100000001101011100111100000100000001
100010100000000101000010100101110000000011110000000000
000010100001110001000111100001100001101001010000000000
000001000000100101000110100101101011110000110000000000
000001000000000111000110000001000001001111000100000000
000000100111000000100010001011101101110000110000000001
000000000000000000000110100001000001110000110101000000
000000000000000000000010001011101010001111000010000000
000000000000000000000000000001111000100101100100000000
000000000000100000000000000000011010100101100000000110
000000000000000000000000000001000001101001010010000000
000000000000000000000000001011101010110000110000000000

.logic_tile 7 11
100000000001001000000010101111011000101001010000000000
000000000000101111000000001101100000111100000010000000
001010000000001011100000001000000001010000100000000000
100001000000000111000000000011001011100000010010000000
010000000000000000000011101000000000010000100010000010
110010000000000000000100000001001111100000010000000000
000000100000000001000110000101111101000001110000000000
000001000000000101000011101001011010001011110000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000100000100001000000001011000000001001000000000101
000001000001010000000010000011101101101111010010000000
000000000000000000000010010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000010000000000000000000000001000000000000000100000000
000000000000010000000000000000000000000001000000000000

.ramb_tile 8 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000010100000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000100111100010111101000001000110000000000000
000000000000000000000010000101101001000000000010000000
001010000000000111100000010101011100000111100000000000
100001000000000000100010011001111000000011000000000000
110000001111100000000110001000000000000000000110000000
010000001010100000000010100111000000000010000001100000
000000000000000001000010010000000001100000010000000000
000000000000000000000011000011001111010000100000000000
000001000000000111100000000101111000001000010000000000
000010100000000000100011111111101110010010000010000000
000011000000000111100000010001000000010110100001000000
000011000000000000000011100000100000010110100000000000
000000000010010011000111111011101111010111100000000000
000000100000100000000011011101011111001011100010000000
000000000000000001100010010000001010000010100000000000
000000000000000000000011001001010000000001010010000000

.logic_tile 10 11
000010100001010001100111011001001000000100000000000000
000001000000100000000010000001011011010110000000000000
000000000000000000000000000000000000000110000000000000
000000000000100111000000000101001110001001000000000000
000000000010000000000110001001000000010110100000000000
000000001010100001000100000001101011110000110000000000
000000100000100101000000000001001100001100000000000000
000000000000111111000000000101111110110000000000000000
000010000000001111000000000111001010101000000000000000
000000000000001001000011100000000000101000000000000000
000000000000000000000011101001001100001000010000000000
000000000000000000000111101011101010010010000000000000
000000000100011000000000001011011011001100000000000000
000000001111011001000000001011001010110000000010000000
000000000000000000000000000011111011000000110000000000
000000000001010000000000000011101101110000000000000000

.logic_tile 11 11
000000000000000000000010110101101111001100000000000000
000000001010000111000010000111111101110000000000000000
000000000000000011100111001011111011000001000000000000
000000000000000000100100000001011010000001010000000000
000000000000001011100111100011001010001001000000000000
000000000000001101000011110101101011100000000000000000
000000000000000001000110111111011101000000110000000000
000000000000000111000011111101011101110000000010000000
000010000011011000000010100101111111000010100000000000
000000000000000111000110000011011010000001000000000000
000000000000001000000111010001001100011010010000000000
000000000000001011000111100000011001011010010010000000
000000000000000111100000001000000001100000010000000000
000000001100000000000011110111001111010000100000000000
000000000000100001100010010101001001011111110000000000
000000000001010000000110001101011001000011110000000000

.logic_tile 12 11
100000000000001101100000001001011000000001000000000000
000000001000000101000010010101011000001001000000000000
001000000000001001000110000001001111111110110000000000
100000000000000101100111000111111111101001110000000000
000010100000001000000000001001111110111111100100000000
000000001010100001000010000001001110111111110010000000
000000000000000111100110010011101100111100100000000000
000000000000000000000011100101111111111100000011000000
000000000000000001100000011011001111110000000000000000
000000001110001101000011101101011100111000000000100000
000000001100000011000111111011011100010000100010000000
000000000000000111000010000011001111010000000010000011
000010000000001101100111001011100001001001000000000000
000001000000001111000010000111101001010110100000000000
000000001000001111000111101111101110010110000000000000
000000000001000111000110001101111011000010000000000000

.logic_tile 13 11
100000000110000000000000011101100000101001010000000000
000010100000001111000010000001100000000000000000000000
001000000000001000000110010001101101000010000000000000
100000000000001111000110000111111111000000000000000000
110000000000000111000110001011011100000101010000000000
110000000000000111100010110101101000000110100000000000
000000000000001011100110010001011010110000100010000000
000000000000000111100010011101111010010000100001000001
000000000000000000000110110101111001000100000000000000
000000000000000000000010100101011101101000010001000000
000000000000000011100110110101000000000000000100000000
000000000000000000100011000000100000000001000000100000
000000000010001000000011010000011101110000000000000000
000000000000000001000111100000011110110000000000000000
000000100000000101000110101111101010100011110000000000
000001000000000000000011110011101111010001010000000000

.logic_tile 14 11
100000000000000000000111101000000000000000000100100000
000000001000000101000100000001000000000010000000000000
001000000000000000000000000000001010110000000000000000
100000000000000111000000000000011010110000000000000000
110000000000001000000011100001001111000000110000000000
110000000000001001000000000111111110110000000000000000
000000100001011001100111100111011010001100000000000000
000001000000100011000100001001011111110000000000000000
000000000000000000000110000011011011001100000000000000
000000001010000000000100000001101010000110000000000000
000000000000000000000000000101000000000110000000000000
000000000000000000000000000000101010000110000000000000
000000000000000001000010000011011010000011110000000000
000000000000000000000011100001100000101001010000000000
000000000000000101000000000001000001001111000000000000
000000000000000000000000001011001010110000110000000000

.logic_tile 15 11
100000000000000000000000000000001100000100000100000100
000000001110000000000000000000010000000000000000000101
001001000000100001100000010000000000000000000000000000
100000000001000000000010100000000000000000000000000000
110010000000000000000010100000011010000100000100100000
110000000000000101000000000000000000000000000000000100
000001000001001111000010001101011111101100100000000000
000010100000101011000010001101111000010011010000000100
000000000000000000000111101101111000010110100000000000
000000000000000000000110001111101011000011000000000000
000000000000000000000000000101101100101000000000000000
000000000000000000000000000000010000101000000000000000
000000000001010000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000010000001111010011010010000000000
000000000001000000000000000000111010011010010000000000

.logic_tile 16 11
000010100000100000000010100000000000000000000000000000
000001000001010000000111110000000000000000000000000000
001000001110001000000000001000011000111100010100000100
100000000000000011000000000101001101111100100000000000
010000001000000001000000001000001100111001010100000000
010000000000000000000000000001011111110110100000000000
000010100000101001100000001001100000101001010100000000
000001000001001011100000001011001101111001110000000000
000000000010000000000010000111101100111101010000000011
000000000000000000000000000000110000111101010000100001
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001000000000000000101101010000011110000000000
000000100000000000000010001001000000101001010000000000

.logic_tile 17 11
000000000000000000000010110001001010011110000000000000
000000000000000000000111110000111110011110000000000000
001000000000000000000000000011100000000000000100000000
100000000000000000000000000000000000000001000000000000
010000000000001000000000010101000001001111000001000000
010000001010000001000010011011001010110000110001000000
000000000000000101000000000000011100000100000100100000
000000000000000000100000000000010000000000000000000100
000000000000000101000000000000000000001111000000000000
000000000000000000000010100000001101001111000000100000
000000000000000000000000000000000000000000000000000000
000010000000000001000010010000000000000000000000000000
000000000000000001100000000011000000010110100000000000
000000000000000000000000000000000000010110100000100000
000000000000000101000000000111100000010110100000000000
000000000000000000000000000000000000010110100000100000

.logic_tile 18 11
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000100000
000000000000010000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 19 11
000000000000000000000000010101101100101000000000100001
000000000000000000000011100000000000101000000000000000
001000000000001101000000001101000001010000100000000000
100000000000000001100000000001001011000000000000000000
010000000000000101000110001111001101010000100010000000
010000000000000000100000000001101100100010110000000100
000000000000001000000000000011100001001001000000000000
000000000000000001000010110000001010001001000000000100
000000100000001001100000010000000000000000100110000001
000000000000000001000010100000001101000000000010000000
000000000000000000000000000011001010111101010000000000
000000000000000001000000000000010000111101010010000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000001100000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
010000000000000000000000000000011010000011110010000000
010000001100000000000010100000000000000011110010000011
000000000000001001100000001000000000000000000000000000
000000000000000101100000000001000000000010000000000000
000000000000000000000000001000001011011010010100000000
000000000000000000000000000011011010100101100000000100
000000000000001000000000001000000001111001110010000001
000000000000000001000000001111001010110110110000000001
000010000000000000000000001101000001001111000000000000
000000000000000000000000000011101010101001010000000000
010001000000000000000000000000000000000000000000000000
010100100000000000000010000000000000000000000000000000

.logic_tile 21 11
000010000000001101000000001000000001011001100000000000
000001000000000001000000000011001011100110010000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000010100000000000000000000000000000
010000000000000000000010010011111011010010110000000000
110000000000000000000010000000111001010010110000000000
000000000000000011100010100000001100000100000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000001001001010011001100100000000
000000000000001101000000000111011000110011000001000000
000000000000001000010110000000011110011010010100000000
000000000000000001000000001101001000100101100000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001100000001001100001001111000100000000
110000000000000000000000001101101101110000110000100000

.logic_tile 22 11
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010010100000000000000110111000001011011010010100000000
110001000000000000000010001101011111100101100001000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101000001010110100000000000
000000000000000000000000001101101111110000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000101000000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000101101010101000110100000000
000000000000000000000000000000101111101000110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
000100000000000011100011100000000000000000000000000000
000000001010000000000010100000000000000000000000000000
001000100000000000000000000000001010000100000100000000
100001000000000000000000000000010000000000000010000010
110000000000000000000111100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000001
000000000000000000000000000000001000000000000010000000
000000000000001000000111100000000000000000100100000000
000000000000001101000111110000001100000000000010100000
000000000000000000000000000000000000000000000101000000
000000000000000000000000001001000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000001000011110000000000010
000000000000000000000000001011011001101101000000000000

.logic_tile 2 12
000000000100001111100000010000000000000000000000000000
000000000100001111100011000000000000000000000000000000
001000000000000011100000000000000000000000000110000000
100000000000001101100000000001000000000010000000000000
010000000001010101000000000000000000000000100100000001
010000000000001101100000000000001000000000000010000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000100000000000000000001101011001100001010000000000
000000001010000000000000000011001000111010100000000000
000001000000000000000000001101011101010111100000000000
000000100000000001000010110101011000100010010000100000
000010100000000000000000000000001110000100000100000000
000000000000000001000000000000000000000000000010000000
000000000000001000000000001000000000000000000100000000
000000000000001101000000000111000000000010000000100000

.logic_tile 3 12
000000000000010000000110001011100001010110100000000000
000000000000001101000010111001001101001111000000000000
001000000000100001100110001001000001101001010000000000
100000000001000000000010110111101000001111000000000000
110010000000000000000000001000000000011001100100100000
010000000000000000000011101111001110100110010000000010
000000000000010011100000000001000001010110100000000000
000000001010000000100000001111001001001111000000000010
000000000000000101100010101000000000100000010000000000
000000000000000000000011101111001110010000100000100000
000000000000001101000000010000001110001011010000000000
000000000000000001100010101001011011000111100000100000
000000000000000011100110111011100001110000110000000000
000000000000000000100010101001001101001111000000000100
010000000000001000000010100011100000101001010000000000
110000000000000101000000000011001101110000110000000001

.logic_tile 4 12
000001000000000000000000000000000001000000001000000000
000000000110000000000011100000001110000000000000001000
000000000000000000000111110101011110001100111000000000
000000000000000000000011100000100000110011000000000000
000000001100000000000111100111001000001100111000000000
000000000000000000000110000000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000010100000001111110011000000000000
000000000000000101100010000001001000001100111000000000
000000000000000000000000000000100000110011000000000000

.logic_tile 5 12
000000001001010111000000010000000000000000000000000000
000000000001000000000011100000000000000000000000000000
000000000000000000000000000011100000001111000000000000
000000000000000000000000001111001000010110100000000000
000000000000100111100000000000000000001111000000100000
000010100000010000000000000000001001001111000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000010110100000000000
000011001011001001000000000101000000101001010000100000
000000000000001000000000000000001100000011110000000000
000000000000001001000000000000000000000011110000000000
000001001000000000000000010000000000000000000000000000
000010000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 12
000000001100000000000000000000000000000000000000000000
000010100000000111000000000000000000000000000000000000
001000000000000011100000000101011111001001110000000100
100000000000000000110000000000111000001001110011000101
110000100000000000000111100000000000000000100100000001
110000000000000000000000000000001000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 12
100001000000110001100000011001001100000000110010000000
000000101001010000000011001011001011110000000000000000
001000000000100001000011110001101100001011010000000000
100000000001010000100011000000101011001011010000000000
010000000001000111000111110111011101010111100000000000
010000000000100000000111110101001011111111010000000000
000001000000000000000011100011111110001100000000000000
000000100000000000000100000001101100110000000010000000
000000000100001111000000000111100000100000010000000000
000000000000001101100000000000101110100000010010000000
000001000000000001000000010000000001000000100100000100
000000100000001111000011010000001001000000000000100110
000000000000101111000111010000011110000010100001000000
000000000001001001100010000111010000000001010000000000
000000000000000111000000011111011100111001010000000000
000000000000000000000011010001101111010000000000000000

.ramt_tile 8 12
000000000110000000000000000000000000000000
000010100000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010101110000000000000000000000000000000
000001000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 12
000000000100000111000000010001001110000111110000000000
000000000000000111000011111011001110101111110010000000
001000000000000111000000000001001011001001000000000000
100000000000000000100000001101001010000011000000000000
110000000000000101000000001111011011010111100000000001
110000000001000011000011011011111011001011100000000000
000000001000001111100011111001011100001100000000000000
000000000000000001000011101111101010001001000000000000
000001000100001011000000001001100000010110100000000000
000010000000001101000011110101000000000000000000000000
000000000000001000000000000001001010000000110000000000
000000000000100111000010011101001100110000000000000000
000000001010100011100111100000011001110000000000000000
000010000000000111000011110000001010110000000000000000
110000000000000000000000010000001100000100000100000000
000001000000000000000010110000000000000000000000000010

.logic_tile 10 12
000001001011010001100010101101000000010110100000000000
000000100100010111000000000001000000000000000000000000
000000000000000000000010011111011000000000000000000000
000000000000000101000110001001111001000010000000000000
000000000000000111000011101111101100010110100000000000
000000000000000101000000000101000000111100000000000000
000000000001001011000010111111001101011101100000000000
000000000000001111100111000101011111010100100000000000
000001000111011001100111111101101011000110100000000000
000000100000100011100111110001101110000111000000000000
000001000000000000000000000001001100000001000001000000
000000100000000000000000000001001101000110000000000000
000000000001000001000010101111101101000000110000000000
000000001010110001100110000101001011110000000000000000
000000001100000001000000000101001010011111100000000000
000000000000000001000010010111011111011111010000000000

.logic_tile 11 12
000010100100001000000111110011111010000000000000000000
000000000000000101000110100111001010000000100000000000
000000001100001111000110100001001111110000000000000000
000000000000000101000000001001011000001100000000000000
000001100000000011000011111101101110001000010010000000
000011000000000000000011110111111001100001000000000000
000000000000001000000010010001100000001111000000000000
000000000000000111000011110011001011101001010000000000
000000000010000101100110100111011101001100000000000000
000000000000000000100010011001111110110000000000000000
000000000000000001100010100001001101001100000000000000
000000000000100000100100001001011000110000000000000000
000000101111010011100011111111101110110111110010000000
000000000000000001000011101101001011110001110000000000
000000000000000111100000000111000001000000000000000000
000000000000000001000000001011001001010000100000000010

.logic_tile 12 12
000000100000001011100011111011101001010111100000000000
000000000000100001100111011111011100000111010000000000
000010000000001101100011100101001011010111100000000000
000001000000000101000011101111101111000111010000000000
000001000000000001000010011111111001000010000000000000
000010100110000111100011111011001000000000000000000000
000001000000001001100011110101101111110110110000000000
000000100000000001000011100001111101110101110000000000
000010000000000001100111000101011010010111100000000000
000000000000000000000000001001111110000111010000000000
000000000000001001000010000001111111000110100000000000
000000000000000111100110000111101001001111110000000000
000000001010100011100010001011011010100000000000000000
000010101010011111000011110101001000000000000000000010
000000000000001001000010010111101000000110100000000000
000000000000000101100011010101011101001111110000000100

.logic_tile 13 12
000010000001001111000011101011011110100001000000000000
000001000000000111000000001111101101001000010000000000
001000000000010000000000000000001010100101100100000000
100000000000100000000011111111001011011010010000000100
010000000000010011100010110111001000010001010000000000
100000000000000001000111010111011000010011110000000000
000000000000000000000000001000001100000010000000000000
000000000000000000000011111111001000000001000000000000
000000000000011000000010000111111101000000110000000000
000000101100010101000010001011011110110000000000000000
000010100000000001000110110000001010111000010000000000
000001000000000000000011111111001011110100100000000000
000010100000011001100000011101011100001000010000000000
000000000000100011000011101001001011100001000000000000
000000000000000101100110111101011101001100000000000000
000000000000000001000010000011111011110000000000000000

.logic_tile 14 12
100010000000000000000110001011111010100001000000000000
000000000000000000000111101001011111001000010000000000
001000000000000000000000011101001110100001000000000000
100000000000000111000011011101111110001000010000000000
110000100000000101000111010000001100000100000110000000
010000000110000000000111010000000000000000000000000000
000000000001000001000110000001011010101011110001000000
000000000000100101000111101011111111011111100000000000
000000000001010101010011000000001000110000000010000000
000000000000000101100011100000011100110000000000000000
000000000000000001100010001101111111000000000010000000
000000000000000000000100001011011111000100000010000000
000000100000001000000110110101011011000110100000000000
000001000000000011000010100101101000000111000000000000
000000000000000000000010000101000001000110000000000000
000001000000000000000110010000001010000110000000000000

.logic_tile 15 12
100000000000000111100010101011011000010110100000000000
000000001100000000000100001111110000111100000000000000
001000000000000000000110011101001010110011000000000001
100000000000000111000110100101011010100110010000000000
000000000001010011100010001011011000000011110000000000
000000000010000001100000001111110000111100000000000000
000000100110000011000010100001111000111100000000000000
000001000000000101000000000111100000010110100000000000
000010000000000000000010010101100000001111000010000000
000000000000000000000010001101001010110000110000000100
000000000000000000000110001111011100001000000010000001
000000000000000000000011100111111000000000000001000000
000001000000000000000011100011101001101111000100000000
000000000000000111000000000000111010101111000000000010
000000000000001000000110101011011011111000110000000000
000000000100001011000011100111111111100100010000000000

.logic_tile 16 12
000000000001000000000110010000000000000000000100000000
000000000000000000000111000011000000000010000000000000
001000000000000000000011100011011100000110100000000000
100000000000000000000000001101111110001011000000000000
010000000000000000000011110001000000000000000000000000
010000000000001101000111100000100000000001000000000000
000000000000000000000111000101000000000000000110000000
000000000000000000000000000000100000000001000000000000
000010001010000001100000010111000000000000000100000000
000010100010000001000010100000100000000001000000000100
000000000000000000000000010011101100100100110000000100
000000000000000000000010101101111110011011000000000000
000000000000001000000000001101001100000011110000000000
000000000000000101000010001101000000111100000010000000
000000000000000000000000001000000000000000000100000000
000001000000000000000000001001000000000010000000000000

.logic_tile 17 12
000000000001000000000000010000000000000000100100000000
000000000000000000000011000000001111000000000000000000
001000000000000001100000000000000001000000100000000000
100000000000000000000000000000001100000000000000000000
010000000000000000000111100001101110101000000000000000
010000000000000101000000000000010000101000000000000000
000000000000000111100000000000001010000100000100100000
000000000000000000000000000000010000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000100000000010100000000000000000000000000000
000000000000000101100000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010001101010000001010000000000
000000000000000000000010101011000000000011110000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
001000000000000000000000001000000000000000000100000000
100000000000000000000000001111000000000010000001000000
110000100000000000000000000000000001000000100100000000
010001000000000000000000000000001100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000100110000000
000000000000000011000000000000001100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000

.logic_tile 19 12
000000000100000000000110010000000001000000001000000000
000000000000000000000010000000001110000000000000001000
001000000000001000000000000000011110001100111100000001
100000000000000001000000000000001100110011000000000000
010000000000000000000110000000001000001100111100000000
110001000000000000000100000000001001110011000000000001
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000100000000001100000001000001000001100110100000000
000000000000000000000000000001000000110011000000000000
000000001110000000000000000111100000010110100100000000
000000000000000111000000000000000000010110100000000001
000010100000000000000000001000001000000001000000000000
000000000000000000000000000001011001000010000000000000
110000000000000001100000000001100000000110000000000000
010000000000000000000000000000001001000110000000000000

.logic_tile 20 12
000000000000000000000011101011011111000001100010100001
000000001110000000000100001101011010000001010001000000
001000000000000101000111000101100000010000100000000001
100000100000001101100110110000001001010000100000100000
110000000000000000000000000001100000000000000100000100
010010100000000000000000000000100000000001000000000010
000000000000000101100010101111000000101001010000000000
000010000000000000100100001111000000111111110010000000
000010000000000001000000000000000000000000000000000000
000001000110000000000010000000000000000000000000000000
000000000000000001100000001001111000000001010000000000
000000000000000000000000000001010000000000000000000000
000000000000000001100000001000011100101000000000000101
000000000000000000000000000101000000010100000001000000
000000000000000000000000010000000000000000000000000000
000010000000000000000010000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000100100000000
110000000000000000000000000000001101000000000000000000
000000000000000000000000001000001110011110000000000000
000000000000000000000000000111001111101101000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000001000000000000000000100000100
000000000000010000000000001111000000000010000000000000
000010000000000101100011010000001110000100000100000000
000000000000000000000010000000010000000000000000000000
010000000000001000000000010000000000000000000000000000
100000000001000101000010000000000000000000000000000000

.logic_tile 22 12
000000100000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000001100000000000011001011110000000000000
100000000000000101100000001001001000101101000000000000
010000000000000000000111110001100000000000000000000000
110000000000000000000010100000000000000001000000000000
000000000000000000000000000001100001001111000110000000
000000000000000000000000001001001000110000110000000000
000000000000000000000000000000001011011010010110000000
000000000000000000000000000111011100100101100000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000100001100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000111100101
100000000000000000000000001111000000000010000000000000
110000000000000000000000000000000000001111000000000001
110000000000000000000000000000001110001111000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100111110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
000000000000000000000111101011101011010111100000000001
000000000000000000000000001111101010010101000000000000
001000000000000000000010100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000000000001001100000000111000001010110100000000000
000000000000000111000000001111101001110000110000000100
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000110101000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000011100000011110000100000100000000
000000000000000000000010010000010000000000000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000010101001000000000010000000000000

.logic_tile 2 13
000000000001010000000010110000000000000000000100000000
000000000000001101000110001101000000000010000000000000
001000000000000011100000010001100000000000000100000000
100000000000000000100011100000100000000001000000000000
110000001111001001000110000000000001000000100100000000
010000000000100111000000000000001010000000000000000000
000000000000000001110111101101100001110000110000000000
000000000000000000000011100001101101001111000000000010
000000000000001000000000000000000000000000100100000000
000000001010000101000010000000001000000000000000100000
000000000000000000000110101011100000110000110000000000
000000000000000000000010001101101001001111000000000000
000001000000000000000000000000000000000000000100000000
000010100000000000000000000011000000000010000000000000
000000000000000000000000011101001000101001000000000000
000000000000000000000010001111011010111001100000000000

.logic_tile 3 13
000010000000100000000110000011011010000011110000000000
000010000001011111000000000111110000111100000000000010
001000000000000000000110000001001010101101110100100001
100000000000000000000100001101001001000100100001000000
010000000000000101000111000011111011100101100000100000
110000000000000101000010000000001110100101100001000000
000000000000000001100000011000011010010101010000000000
000000000000001111100011101111000000101010100000000000
000000000000000000000010100001101010010001000000000000
000000000000001101000000000000101100010001000000000000
000000000000000101000000001000001100011010010000000000
000000000000000000100000001001001010100101100000000000
000000000000000101100000000000011111111000010000000000
000000000000100000000000000101011010110100100000000000
000000000000000101000000000000001111100001110000000000
000000000000000000000010111011001011010010110000000000

.logic_tile 4 13
100000000000001101000000001001101001000100100000000000
000000000000000011100000001101001000010010000000010000
001000000000001111100011110111111010010110100000000000
100000000000000101000010001101000000111100000000000000
110000000000000001100000000101100000010110100000000000
110000000000000000100010110001001010110000110000000100
000000000000001001100111000101111110011010010000100000
000000000000000011000000000000001011011010010001000000
000000000000001000000000001000000000010110100000000000
000000000110000101000000001001000000101001010000000000
000000000000000000000000010011101100010110100000000000
000000000000000000000010100001100000000011110000000000
000000000000000000000111000000011000000100000100000000
000000001010000000000100000000010000000000000000000000
000000000000000101100000000011101100111100000000000000
000000000000000000000000000001100000000011110001000000

.logic_tile 5 13
100000000000000001100000000001000000000000000100000000
000000000000000000100000000000000000000001000001000000
001000000000000000000000010000000000000000000000000000
100000000001010000000010100000000000000000000000000000
010000000010000000000111100000000001001111000000000000
110000001110000000000000000000001100001111000000000000
000000000000001000000000000000011100000100000100000000
000000000000000001000000000000010000000000000001000001
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000010000000000000000000100000000
000000000000000001000011000111000000000010000000000001
000010000000000000000000000000011011110000000000000000
000000000110000001000000000000001001110000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 6 13
000001100000001000000000000000000001000000100100000000
000011000110000001000011110000001101000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000001100000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000111010000000000000000000001000000100100000000
000000001010000000000000000000001011000000000000000000
000010000000000000000000010000000000000000000000000000
000001000000010000000010000000000000000000000000000000
000000000000000000000010000000000000000000100100000000
000001000010000000000000000000001001000000000000000000
110000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 7 13
000000000000000000000000010000000000000000000000000000
000010000001000000000011000000000000000000000000000000
001000000000000000000111100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000010000101011111101011100000000001
110000001010011101000000001111001100101001000000000000
001000000111010000000000001001000000001111000100000000
000000001110100000000000001001101101110000110010000000
000000000100100000000110000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000001000000000000001000001001111000000000000
000000000000101011000000001011101001101001010000000000
000000000000000000000010000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001001111000000000000000000000000000000000000

.ramb_tile 8 13
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 13
000000000000100011100111010111100000000000000100000001
000010100001010000000011000000100000000001000000000000
001000000000000000000011100011101111001100000000000000
100000000000001001000010101001111100110000000000000000
010000000000000101000111001011111100001000010000000000
010000001100001101000000001011101011100001000010000000
000000000000000000000010000111111100000000110000000000
000000000000000000000000000101101101110000000000000000
000000001010001000000010101000000000010110100000000001
000000000110010001000000000011000000101001010000000000
000001000000000111000110111001111110001000010000000000
000000100000000001000010001001011010100001000000000000
000001000000100000000010000001011111000110100000000000
000000000101000001000100000101001001000011100000000000
000000000000100000000110000101101100001011010000000000
000000000001010111000011110000101110001011010000000000

.logic_tile 10 13
100010100000000011100010010011000001000110000000000000
000000100000001001100111110000001101000110000000000000
001000000000100101100111111101101011001100000000000000
100000000000001001000110001101101111000110000000000000
010001100010000111000000000000001110000100000100000000
010011101100100001000000000000000000000000000001100000
000000000000100011100111001001111010000000000000000000
000000000001000000100011100011101010001001010000000100
000010101000100001100110001000001100000010100000000000
000000000001000111100100000111010000000001010000000000
000000000000000001100000010011011110010110100001000000
000000000000000001100010010001001101000011000000000000
000000001100001001000000000001111001000000100000000000
000000000000001011100000000111101100000000110000000000
000001000000000001000000000001011001000000010000000000
000000100000000001100010111001001110000000000000100010

.logic_tile 11 13
000000000000001111100111110111011000001100000000000000
000000000001000101100011110001111001110000000010000000
000000000000000111100110110101001111000000110000000000
000000000000000011000011100111111100110000000000000000
000010001110010111100010101011101000000011110010000000
000000000000100000100011110011110000111100000000000000
000000000000001101100111100001111111001100000000000000
000000001110000101000111101101101010110000000000000000
000010100000000111100110101101101010110000000000000000
000001001100000000000100001001011010000000110000000000
000000000000011101000010001001101110000000010000000000
000000000000101001000000001101001101000010100000000000
000000000000101001100111100001001110001000010000000000
000000000000011101000011110001011001100001000000000000
000000001000100011100000001101111010110000000000000000
000000000001010000000000000001101100000000110000000001

.logic_tile 12 13
100000100000000111000110001011111001111111100100000001
000001000110000111000010100001111001101111010000000000
001000000000001101100011101101011100110111110100000000
100000000000000001000110110001101110111111110010000000
000000100000001101000110000001011110100000000000000000
000001000000100011100110110000101100100000000000000010
000000000000001001000011101011011100010111100000000000
000000001100000101100100000011111101000111010000000000
000000100000001001100111000101001011000000000000000000
000001000100000111100011011001101110000100000000000000
000000000000001111100010001001001110001000010000000000
000100000000000101100110011111011000100001000000000000
000010100001000000000110010111000001011111100100000000
000000000110101101000110100101101111111111110010000000
000000000000000011100110111101111010000010000000000000
000000000000000101100011110101101100001001000010000000

.logic_tile 13 13
100000000000001011000111101101011000000000000000000000
000000000000000111000110111101101010000001000001000000
001000000000000101100000010001001110001000000000000010
100000000000000000000011011101111010101001010001000000
010001100000000001100111001101101110000010000000000000
110010001100000101100111101001001100000011000000000000
000000000001000001100010101111100000010110100000000000
000000000001011111000000001011001000110000110000000000
000010100000001000000011101111101000111111000000000000
000001001010000101000010001111111000101001000000000000
000000000000000001000111101011011110001000010000000000
000000000000000000100100000011101000010010000000000000
000000000001010001100011110000000000000000100100000000
000010000100101111000110100000001110000000000000000001
000000000110000111100111010001011010000010000000000000
000000000000000000000110101011001111000011000000000000

.logic_tile 14 13
000001000000000000000000011111011101000000110000000000
000010100000000000000011101111101010110000000000000000
001000000001011101000000010111111000101001010000000000
100000000000100011000010101101010000111100000000000000
010000000000000001100000000000011001001100000000000000
100000000000000000100010100000001100001100000000000000
000000000000001001100011111101001000000011100000000000
000000000001000011100011101101011110000010000000100000
000000000000000111100000001101000001110000110100000000
000000000100000001000000000111101001001111000010000001
000000000000001011100000000111011000101001010000000000
000000000000000101000000000011100000111100000000000000
000000000100000000000010011011101111110111010010000000
000000000000000101000010101101011111001000100000000000
000000000000000001100110101011001110111100000100000000
000001000000000000100000000101010000000011110000100000

.logic_tile 15 13
000000000000001000000111100111101110000000000010000000
000000000000001001000100001011011111000010000001100011
000000000000000111100000010011011000001100000000000000
000000000000000000000010001101011001110000000001000000
000000000000000011100000010101000001001111000000000000
000000000000000101100010010001001101101001010000000000
000000100000001000000000001111101100010000000000000000
000000000000001001000000000111011100101000000000000000
000000000000000011100000010001111110100101100000000000
000000001110000101000011000000011010100101100000000000
000000000000000000000000010001011100000011110000000000
000000000000000000000011010101010000111100000001000000
000000000000000000000111010111101110000000000010100001
000000000000000000000111011011011111000000100000000000
000000100000000101100000010000000001000000100000000000
000000000000000111000010010000001010000000000000000000

.logic_tile 16 13
000000000000000101000110110000000000000000000100000000
000000000001000000000111111001000000000010000000000000
001000000000000000000110000000000000100000010000000000
100000000000000000000000001001001101010000100000000000
110000000000000001100000000001000000001111000000000000
110000000000000000100000000101001100101001010000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000001000000010110000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000001000000000000000000000000001100011010010000000000
000000000000000000000000001011011001100101100001000000
000000000000000000000111000001011000000000110000000000
000000000010010000000000000101011100000010100000000000
000001000000000000000000000000000000000110000000000000
000000000000000000000000001011001001001001000000000000

.logic_tile 17 13
000000000000000000000010111000000000010110100100000000
000000000000000000000111111111000000101001010010000000
001000000000000000000011110000000001001111000100000000
100000000000000000000111110000001110001111000000000000
010000000000000101000000000111000000010110100100000000
010000000000000000100000000000000000010110100000000000
000000000000000000000000001000000000000000000100000000
000000001010000000000000001001000000000010000000000000
000000000010000000000000000000000001000000100100000000
000000000010000000000000000000001001000000000010000000
000000000000000111000000000000000000001111000000000000
000000000000000000000000000000001001001111000000100000
000000000000000000000000000000011100000011110100000000
000000000000000111000000000000000000000011110000000000
000000000000001000000011100101000000010110100000000000
000000000000001011000000000000000000010110100000000010

.logic_tile 18 13
000000000000001000000110101000000000000000000100000000
000000000000000101000000001111000000000010000000000000
001000000000001000000110011011001100000111110000000000
100000000000000111000010000101011001001010100000000000
010000000000000101100111110101111001111000110000000000
110000000000000000000110100101011000011000100000000000
000000000000001111100000010000000000000000000000000000
000000000000001111100010100000000000000000000000000000
000000100000001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000001000001010000000000001101111001000111110000000000
000010000000100000000000000101011011001010100000000000
000000000000000000000000000101101011111000110000000000
000000000000000000000000000001011000011000100000000000
000000000000000001000010000111100000010110100100000000
000000000000000000100100000000000000010110100000000000

.logic_tile 19 13
000000000000001101000011100000000000000000100101000000
000000000000000111100010010000001000000000000000000000
001000000000000101100010111011011001110110010000100000
100000000000000000000010000011011001110110100000000000
010000000001000101100110000001000000000000000100000001
010000000100101101000010100000100000000001000000000000
000000000000000101000011100101101110101000010000000000
000000000000000000000010000111011011001000000000000000
000000000000000000000000000000011000111001000000000000
000000000000001101000000000101001110110110000000000000
000000000110000001100000000101000001010000100000000000
000000000000000000000000000001101011000000000000000000
000000000000000101100010111101101010000010100000000000
000000000000001101000111101101100000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000010000010

.logic_tile 20 13
000000000000010001100000000000000001000000001000000000
000000000000100000000000000000001001000000000000001000
001000000000001000000000010000011000001100111100000000
100000000000000101000010000000011000110011000000000000
010010000000000000000111000000001000001100111100000000
110000000000000000000100000000001101110011000001000000
000000000000001000000000000000001000001100111100000000
000000000000010001000000000000001101110011000000000000
000000000000000000000110010101101000001100110100000000
000000000000000000000010000000000000110011000000000000
000000000100000000000000000111001100000010000000000000
000000000000000000000000000000111000000010000000000000
000000000000000000000110000000000001001111000100000000
000000000000000000000000000000001001001111000001000000
010000000000000111100000000001111111000001110000000000
100000000000000000000000001011001010001011110000000000

.logic_tile 21 13
000000000000000000000000010111100001001111000100000000
000000000000000000000011100011001000110000110001000000
001000000000100001100110001000011011001011010000000000
100000000000001101000000001001011000000111100000000000
010000000000000000000010100000011010011010010100000000
010000000000000000000000001011011011100101100001000000
000000000000000101000010100101001101001011010000000000
000000000000000000000110100000111011001011010000000000
000000000000001000000000011000011110010010110000000000
000000000000000001000010000101011111100001110000000000
000001000000000000000000001101100001001111000100000000
000000000000000000000000001001101000110000110000100000
000000001110000000000110000111100001001111000110000000
000000000000000000000000001111101010110000110000000000
010000000100001000000000011001101100000011110000000000
100000000000000001000010000111000000010110100000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000111110001000001110000110000000000
000001000000000111000011101101101001101001010000000000
001000000000000000000110010000000000000000000000000000
100000000000001111000111110000000000000000000000000000
110000000000000000000110011101000001101001010000000000
110000000000001111000011110101101110110000110000000000
000000000000000111000000000001101101111000010000000000
000000000000000000100010000000011111111000010000000000
000000001100000000000000010101100000011001100100000101
000000000000000000000010000000101000011001100000100000
000000000000000000000000001001000000101001010000000000
000000000000000111000000001001101010110000110000000000
000000000000000000000111101000011110100101100000000000
000000000000100000000100000001011101011010010000000000
110000000000000001100000000000000000000000000000000000
010000001010000000000010000000000000000000000000000000

.logic_tile 3 14
000000000000001000000000010111011000111000110100000000
000000000000001001000011110000111000111000110000000000
001000000000000101000110000000001101111000100100000000
100000000000000000000000001111001000110100010000000010
010000000100000001100000000111000000101001010100000000
010001000000000000000000000001101111110110110000000000
000000000000000000000000000001000000101001010100000000
000000000000000000000000001111001110111001110000000000
000000000000000000000000000111000000101001010100000000
000000001010000001000000000001101010110110110000000000
000001000000000001100000001001000000101001010100000000
000010100000000000000000000111001111111001110000000000
000000000000001000000110000011101110101001010100000000
000001000000000001000011100001010000111110100000000000
000000000000001000000000011001000000101001010100000000
000000000000000001000010001111001111111001110000000000

.logic_tile 4 14
000001000000000000000111100000000001000000001000000000
000000000000000000000100000000001000000000000000001000
000000000000000000000000000001111000001100111000000000
000000000000000101000010110000100000110011000000000000
000001000000000000000000000000001001001100111000000000
000000100000000000000000000000001101110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000111101000001100111010000000
000000000000000000000000000000000000110011000000000000
000000000000000000000010110000001001001100111000000000
000000000000000000000010100000001101110011000001000000
000000000100000101100000000000001001001100111010000000
000000000000000000000000000000001110110011000000000000
000000000000000001000000000000001000101010100000000000
000000000000000101000000001001000000010101010011000000

.logic_tile 5 14
100000000000000000000011101000001111011110000000000000
000000000000000000000000001001011110101101000000000000
001000000000000000000000010000011010000011110000000000
100000000000000000000011100000010000000011110000000000
010000000000000000000010100000000000000000000000000000
110000000000010000000100000000000000000000000000000000
000000000000001001000110000011100000010110100000100000
000000000000000001000000000000100000010110100000000000
000000000001010000000000001000000000000000000100000001
000000000110000000000010000101000000000010000000000000
000000000000000000000000000000001100000100000100000001
000000000000000000000010100000010000000000000000000000
000000000010000000000000010000011010000011110000000000
000000000100000000000010010000000000000011110000000000
000000000000000101000000000000000000000000000100000000
000000000000000000100000001001000000000010000000000001

.logic_tile 6 14
000000000000000000000000001101011001000100010100000000
000000000100000000000000001101111100110111010010000000
001000000000000001100110010000011010011010010100000000
100000000000000000100010000011001010100101100010000000
110000000000000000000000010101100000000000000000000000
010000000000100101000010000011000000111111110000000000
000000000000000001100010100000000000000000000000000000
000000000001010101000010100000000000000000000000000000
000000000010011001100000010011001011010010110000000000
000000000000000001000011110000001010010010110000000000
000000000000001000000000001000011001001011010000000000
000000000000000001000000000001011011000111100000000000
000000000000000000000000000001111011011010010100000000
000000000000000000000000000000011001011010010010000000
110000001000100000000000001011111010000011110100000000
000000001111000000000000001001010000111100000010000000

.logic_tile 7 14
000000000100000001100011110101111010011001110000000000
000000000000000000000011011011101110000110100000000000
001000000000000011100010101111011100011111110000000000
100000000000001101100100001011001001001011110000000000
010010000000000111000010110011100000000000000100000000
010000000000000000100111000000000000000001000011000000
000000000000001111000000010000001110000100000110000001
000000000000000011100011100000010000000000000000000000
000000000000000000000111100101011001111000010010000000
000000000000000000000011100000101110111000010010000000
000000000101001111100111000101101010110100000000000000
000000100000101011000100000001001111111100000000000010
000010101110100001000010011000000000000000000110000000
000000001111000000100011101111000000000010000010000000
000001000000000101000111101101011000011100100000000000
000000100000000000100100001001101101001100000000000010

.ramt_tile 8 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000110100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 14
000000000110001000000011100000000001000000100100000000
000000001010001111000111100000001011000000000000000000
001000000000000011100000000001001111010111100000000000
100000000000000000100011111111111101000111010000000000
010000000000001000000011100101000001100000010010000000
110000101111000001000000000000001100100000010000000000
000000000001000000000111000111100000000000000110000000
000000000000001101000000000000100000000001000000000000
000000000000000000000000001101111000111001110000000000
000010101110000000000000001001001000101001110011100001
000000000000001000000011100000011110000100000100000000
000000000000000111000000000000000000000000000010000000
000000000000000000000111010101000001000110000000000000
000010001110000000000011100000001100000110000000000000
000000000000110111100111100000000000000000100100000000
000000000000100000000000000000001001000000000010000000

.logic_tile 10 14
000000000000001101100111111111011011010111100000000000
000000001100000001000010001011001010000111010000000000
001000100001011101100111100111101101100101100100000000
100001000000100111000000000000001011100101100000000000
010000000001011111100011100001111110001000010000000000
100000000000101111100110011111001101010010000000000000
000001001011011001000111001111101110000001000000000000
000010000000001111000110001111101111000000000010100000
000000000000001001100000011011101010111110000000000000
000000000010001011100010100101101011111111010001000000
000000000000001001100011100101011011010111100000000000
000000001000000101000010001101011001001011100000000000
000000000000011001000010100001011101100000000000000000
000000000000100011000010000001001100000000000000000010
000001001100000111100010000001101000000000000000000000
000000000000001111100010001001011100000001000000000001

.logic_tile 11 14
000100000000100001100010100001101110001000010000000000
000100000110010000000110001101111101010010000000000000
000000000000001111100011100111011100000110100000000000
000000000000001011000110101011001100001011000000000000
000000000000000001100110111000011110010010110000000000
000000000100101111000011101011011010100001110000000000
000000000000000000000000010011101011001100000000000000
000000000000000000000011100001111111110000000000000000
000000100110000101000010011001111010010111100000000000
000011000110000000100010000001011001001011100000000000
000001000000001000000000000111111000000001000000000000
000010100000001111000010111101111010000001010000000001
000000100001000001100000011000000000000110000000000000
000000001110100000100011100011001110001001000000000000
000000000000000000000110111011101010000000110000000000
000000000000000000000011101111101001110000000000000000

.logic_tile 12 14
100000000000100001100110100001000000000000000100000000
000000001000010001100011100000000000000001000001000000
001000000000000111000010110001111110000001000000000000
100000000000001111000111111111001001001001000000000000
110000100011000111000011101101011010001000010000000000
110010000000100000000011111011111010010010000000000000
000000000000000101100110111101001000001100000000000000
000000000000000111100010101101011011110000000000000000
000000000000000000000110000111111110000001000000000000
000000000000000000000100000001101001000001010000100000
000000000000000000000000001111101011000000010010000000
000000000000000000000011110101111000000000000000100000
000010100000010111100111010011011001010100000000000000
000000000000110001100110010111111001000100000000000000
000000000000001001100010011101111010000001000000000000
000000000000000111000010100111011110000010100000000000

.logic_tile 13 14
100010101011000001100110100000000000000000100100000001
000001001010101111000010000000001011000000000000000000
001000000001010111000000001111011100010111100000000000
100000000000010000100011110011111110001011100000000000
010000100000000011100010111011011111110000110000000000
010000000001000000000111011001111110010000110000000000
000000001110000000000111011101101101101111110000000000
000000000000000001000111011011101010101101010000000000
000000000000010001000110001001011011000000000000000000
000000101111100111100000001111011100001001010000000000
000000000000001001000110100001011000000100000000000000
000000000000100101000011101001011100000000000000000000
000000000000001000000010000111111001111111100000000000
000000000000000011000000000011001101111110000000000000
000000000000001011100110000000001010101000000000000000
000000000000010101000011111101000000010100000000000000

.logic_tile 14 14
000000000000000101000000001101101111111110110000000000
000000000000000111000010110001011100111100010000000000
001001000000011101100000000000001001011010010100000000
100010100000001001000000000101011110100101100001000000
010000000000000001000010010001001100101001010000000001
100000000110001101000010011111010000111100000000000000
000001000000001101000000010101011011111000010000000000
000000000000000111000011010000001011111000010000000000
000010100000000000000111100000011011100101100100000000
000000000000000000000000000101011010011010010000000000
000000000000000000000000000101011111010000110000000000
000000000000000111000000000000101000010000110000000000
000000000000000000000011100111001010011010010000000000
000000000000001111000111100000011000011010010000000000
000000000000101101100000000000001110100101100100000000
000000000000000011100000000001011101011010010001000000

.logic_tile 15 14
000000000000000000000111110001011011110011000001000000
000000000000000000000111101001101110010101010000000000
001001100000000000000000000001011110000011110001000000
100001000000100000000000001001100000111100000001000000
010000000000000000000000000011111111110101000100000000
100000000000000000000010001111101111000101110001100000
000000001100101000000000000000000000000000000000000000
000000000001010111000000000000000000000000000000000000
000000000000001000000011100011001010000000110010000000
000000000000000101000100000011111110110000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000100000101100010100000000000000000000000000000
000000000000001101000100000000000000000000000000000000

.logic_tile 16 14
000000000000000101000000001001000000010110100000000000
000000000000100000000010011001000000000000000000000000
001001000000000000000011100000000000000000000000000000
100000000000000000000110100000000000000000000000000000
010000000000000000000010010000000000000000000000000000
010000001110000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101011001000110100010000000
000000000000000000000000000001111001000111000000000000

.logic_tile 17 14
000101000000000101000000000001001010101001010000000000
000100000000000000100000000011010000111100000000100000
001000000000000000000000000000000000000000100100000000
100000000010000000000000000000001010000000000001000000
110000000000000111100011100101111110010101010000000000
110000000000001111000011100000010000010101010001000000
000001000000001000000000000101000000000000000100000000
000000000000000111000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000100000000
000010000000010000000000001101000000000010000000100000
000000000000000000000000010000000000011001100000000000
000000000000000000000010001101001000100110010000000000

.logic_tile 18 14
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000010000000000000000000000
001000000000000000000011110000000000000000000000000000
100000000000000000000111110000000000000000000000000000
010010100000000000000010000001100000000000000100000000
110000000000000000000000000000100000000001000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000000000000
000010100010000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000011100111001000000000000000000100000000
000000000000000000000100001111000000000010000000000000
000000000000001000000000000000001110000100000100000000
000000000000000111000011100000000000000000000000000000
000000000000000000000000010000011000000100000100000000
000000000000000000000011010000010000000000000000000000

.logic_tile 19 14
000010100000100000000000001011111010001000000000000000
000000000000000000000000001011001111001110000000000000
001000000000000101100000011101101111000000010000000000
100000000000000000000010100011111000000001110000000000
010000000000010000000111010000000000000000000000000000
110000000000000000000010100000000000000000000000000000
000000000000001000000110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000001000111010001101111101000000000000000
000000000000000000000010001101111100011000000000100000
000000000000000000000010000000011100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000010100000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000011100000000111100000000000000100000000
110000000000000000100000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000

.logic_tile 21 14
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000010000000110000111101001001011010000000000
100000000000100000000000000000011100001011010010000000
010010000000000000000111000001100000000000000100000000
110000000000000000000111100000100000000001000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010111000000000000000100000000
000000001000000000000010000000100000000001000000000000
010000000000000101100000001000000000000000000100000000
100000000000000000000000000101000000000010000000000000

.logic_tile 22 14
000000000000000000000011110101100000011001100000000000
000000000000000000000010000000101001011001100000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000001011000000010110101001010000100010100000000
010000000000000001000110101111011110110111010001000000
000000000000000000000000010111001110011010010101000000
000000000000000000000010100000011011011010010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000101000000001111000000000000
000000000000000000000000001111101001101001010000000000
000000000000000001100110010000000000000000000000000000
000000000000000000100010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000101100000000111000001001111000100000000
100000000000000000000000000111001000110000110001000000
010000000000100000000011110101001101011010010101000000
110000000000010000000010000000111010011010010000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000001100110010000000001000000001000000000
000000000000000000000010000000001010000000000000001000
001000000000001000000000000000011010001100111100000000
100000000000000001000000000000001000110011000000000000
110000000000000101000010100000001000001100111100000000
110000000000000000100100000000001001110011000000000000
000000000000000001100000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100110100000000
000000000000000000000000000000001000110011000000000000
000000000000000101100000000101100000010110100100000000
000000000000000000000000000000000000010110100000000000
000000000000000000000111100000001001000000010000000000
000000000000000000000000000101011000000000100000000000
110000000000000001000000000001101011000011100000000000
110000000000000000000000001001011100000011000000000000

.logic_tile 2 15
000000000000000111000000000001000000000000000000000000
000000000000000000000010011011000000101001010010000001
001000000000000000000110110000000000000000000000000000
100000000000000000000010100000000000000000000000000000
010000000000000111000000000000000000000000100100000000
010000000000000000000000000000001110000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000010100000000011100000000000000001000000100100000000
000001000000000000100000000000001100000000000000000000
000000000000000001000000010001101111000101010000000110
000000000000000000000011000101111001000110100000100100
000000000000000000000000000001101100101000000000000000
000000000000000000000000000000110000101000000000000110

.logic_tile 3 15
000000000000000001100010110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000001000000000010001100001010110100000000000
100000000000000001000010000101001100110000110000000000
110000000000000000000110000001001001011101110100000000
010000000000000101000010101101011001100010000000000001
000000000000000000000010100001000000011001100000000000
000000000000000000000000000000101011011001100000000000
000000000000000000000000001011101010000011110100000000
000000000000000000000011000001000000111100000010000000
000000000001010001100110001000011010010010110000000000
000000001010100000000000001011011111100001110000000000
000000000001000000000000011001001000000011110100000000
000000000000000000000010101001010000111100000010000000
110000000000100001000000000101100001001111000100000000
110000000001010000000000001111101101110000110000000001

.logic_tile 4 15
000000000000001000000110000001011110000011110100000000
000000000000000001000000000001110000111100000010000000
001000000000000001100000001000011100010010110000000000
100000000000000000100000001011001010100001110000000000
110000000000001000000000000111101000010110100000000000
110000000000001001000000000001110000111100000000000000
000000000000001111000000001111000001001111000000000000
000000000000001011000000000011001110101001010000000000
000000000100000001100000000111111100000011110100000000
000001000000000000100000000111000000111100000010000000
000000000000001001100110001000011110011010010100000000
000000000000001001100000000101001100100101100000000010
000001000000000001100111000000011000000011110000000000
000000000000100000000000000000000000000011110000000000
010000000000001001100000010011100001001111000100000000
110000000000000001000010010101001101110000110000000001

.logic_tile 5 15
000000000000000000000000000000000000000000100100000000
000000000000000000000011100000001010000000000010000110
001000000000000000000000000000000000001111000000000000
100000000000001101000000000000001110001111000000000000
010000000100100001100000010111001010010101010100000000
010000000000001101000010000000010000010101010000100100
000000000000000000000000000000011001000000010010000000
000000000000000000000000001011001100000000100001000011
000000000000000111000010100000000000001111000000000000
000000000000100000000100000000001110001111000000000000
000010100000000101000000000000000000100000010000000001
000001000000000000100000000011001010010000100010000010
000000000000001001000000001011101100101000000010000011
000010000000000001000010000001010000000000000000100100
110000000000000111000000000000000000001111000000000000
110000000000000000000000000000001111001111000000000000

.logic_tile 6 15
100000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000100000000000000000000000000000000000000000000
110000000000000101100000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000010000000000001111100000000000000000000000
000001000000001001000000000011000000010110100000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000011100011101000000000000000000100000000
000000000100001101100100000101000000000010000000000010
000000000000100000000000000000000000000000100100000000
000000000000010000000000000000001010000000000000000000
000000000001010101000000001011100001000000000010000000
000000000000000000100010001111001101100000010000000010

.logic_tile 7 15
000000000000000111100010100011011010100101100100000000
000000000000101101000111110000111001100101100010000000
001000000000000101000010100000001001111000010010000000
100000000000010000100110111011011011110100100000000000
010000000000001001100000011101000001110000110100000000
100000000000000011000011101101001010001111000010000000
000000000000000101100111010111011000101000010000000000
000000000000001101000010101001111100001000000000000000
000000000000000011000010000011111000100010010000000000
000000000000100000000000000001011110101011010000000000
000001000000000001100010001111001110011100000000000000
000010000000000000000000000101011000011101010000000000
000001000010100011000011001011100000110000110101000000
000000001110010000000000000111101010001111000000000000
000000000000000011100000000111001111000001110000000000
000000000000000000000000001101011000000000100000000000

.ramb_tile 8 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 15
100000000010001001000000001000001100111000010000000000
000010100100000111100000000111011100110100100000000000
001000000000000000000000010001000000100000010010100101
100000000000000000000011110000001000100000010000000001
010000000000010000000111100000000000000000000000000000
110000000000101111000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000111010101001011000000010000000000
000010100010010111000111110111011100000010110000000000
000000000000101101000110100000011000000100000110000000
000000000001010011000000000000010000000000000000000000
000000000000000001000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000001000000001000001101111000010000000000
000000000000000000000000000011011101110100100000000000

.logic_tile 10 15
000000000000100000000000001000001110010100000010000001
000000000000010000000011110101010000101000000011000001
001000000000001111100000001000000000000000000100000000
100000000000001111000000001111000000000010000001000000
010000000110000111000000000000000000000000000000000000
010000000010000000000000000000000000000000000000000000
000000000000010111100000000011100000000000000100100000
000000000000001111100000000000000000000001000000000000
000000000001000000000111000011011000101011110001000000
000000000000000101000000000101100000111100000000000000
000000000000000000000000000101011000000100000000000001
000000000000001111000000000111001101000000010000100000
000000000000001000000000010000011010000100000100000000
000000000000000011000011010000000000000000000000100000
000010100000000000000000010011000000000000000000000000
000001000000000000000011110000000000000001000000000000

.logic_tile 11 15
100000000000000101000000001011011100001000000000000000
000000000100000001100011100011001100010100000000000001
001000000000000000000011100000000001000000100100100000
100000000000000011000000000000001110000000000000000000
010000100000000101100000000011001110000111110000000000
010001001000101001000000000001001110011111110000000100
000001000001000000000000000000000000010000100010100100
000010101000000000000000000101001110100000010000000011
000000000000000001100010001111011000010111100000000000
000000000010101001100000000001011000110111110000000000
000010100000101001100000000001101110000110100000000000
000001000000010101000000000001001101001111110000000000
000000000001101111000000000000000000010110100000000010
000000001000000111100000000101000000101001010000000000
000000000000001101000000000111100000000000000100000001
000000000000001101000000000000000000000001000000000001

.logic_tile 12 15
000000000000000000000000011111100000000000000000000000
000000000100000000000010000001001001010000100010000000
001000100000001000000111000101000000110000110100100000
100000000000000101000110111101001110001111000000000100
010010001010000101100010000011011101111111100000000000
100000001110001001000010110011001011111110000000000000
000000000001001000000010010101000000110000110100000010
000000000000100111000111110111001011101001010000000000
000010100000011101100000000101001100000110100000000000
000000000000000011000000000111001011001111110000000000
000000000000000111100000001001100001110000110100000100
000000000000000000100000000101101111001111000000000001
000000100001011111100000000101111111110100100100000100
000001100000000101000000000000011001110100100000000000
000000000000001011100111101111111111000110100000000000
000000000001001011100010001101101001001111110000000000

.logic_tile 13 15
000010000001011000000110011011000000101001010000000000
000000000000101001000110001011101001110000110000000000
001000000000101111100110100011101000111100000100000000
100000000001001111000100001011110000000011110000000000
010001100000010111000010101001001010101001010000000000
100011100000100101000100000011100000111100000000000000
000000000000000001100010111101101011000110100011000000
000000000000000000100110011001001000000101010001000100
000000000000010000000010101101001000111100000110000000
000000000000000000000100000011010000000011110000000000
000000000000000111100000001000001111011010010100000000
000000000000001101000011101111001110100101100000000001
000001000000001101000000000101111101010000100000000000
000010001010001011000000000001101000110000010000000000
000000000000000000000000010101011010100101100100000000
000000000000000111000010100000111110100101100000100000

.logic_tile 14 15
100000100000000000000010101001011101010110100000000000
000001000000000000000110110001111010001111110000000000
001000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
010000000000000000000111010011000000000000000100000000
110000000000000000000110000000000000000001000000000000
000000000000000101000000010000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000001100000000001000000001000000000000000000100000000
000001001010000000100000001111000000000010000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001001000000000000111001010001011010000000000
000000000000100001000000000000011001001011010000000000
000001000000000000000010001000000000000000000100000000
000000100000000000000000001101000000000010000000000000

.logic_tile 15 15
100000000001010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
001000000010100000000000000000000000000000000000000000
100000000001010000000000000000000000000000000000000000
010010000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000001000000100100000001
000000100001000000000000000000001110000000000000000000
000000000001000000000000000111100000000000000100000100
000000000100100000000000000000100000000001000000000010
000000001110000000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000

.logic_tile 16 15
000000000001000000000000000011100000101001010000000000
000000000000000000000000000101000000000000000010000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000001100000000100000000000000000000000000000000000
000000000000000000000010100000011010000011110000000000
000000000000000000000100000000010000000011110000000000
000000000000000000000000000011100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000101000000000000000000010110100000000000
000000000000000000100000000111000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 15
000001000000000000000110100000000001000000001000000000
000010000000000000000000000000001000000000000000001000
000000000000001101000000010101011000001100111000000000
000000000000000101100010100000100000110011000000000000
000000000010100000000011100000001001001100111000000000
000000000001000000000000000000001001110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000001101000000000000100000110011000000000000
000000100000000000000000000001001000001100111000000000
000001000100001101000010110000100000110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000

.logic_tile 18 15
000000000000001111100110111011001101111011010100000000
000000000000000111100010101101101000100001000011000000
001000000000001000000110000000001101001100110000000000
100000000000000001000000000000011010001100110000000000
010000000000000000000011110000001001001100110000000000
110000001010000001000010000000011111001100110000000000
000000000000001111000010001001011010101010010100000000
000000000000000101100000001001011011101001100010000001
000000100000000001100110000001101001001011010000000000
000000000000001111000010110000111111001011010000000000
000000000000000000000110000000001000010101010000000000
000000000000000000000100000001010000101010100010000000
000000000001001000000000000101011101110100010101000000
000000000000101001000000000011011010100010110010000000
000000000000000000000010100000001000000111100000000000
000000000000000000000100000111011000001011010000000000

.logic_tile 19 15
000000100000000000000000000011100000000000001000000000
000000000000010000000011110000100000000000000000001000
001000000000000000000000000101011110001100111100000000
100000000000000000000000000000010000110011000000000000
010000000000000001100000010101001000001100111100000000
010000000000000000000010000000100000110011000000000000
000000000000000001000011100111001000001100111100000000
000000000000000000000100000000100000110011000000000000
000000000000000000000000000111101000001100110100000000
000000001000000000000000000000000000110011000000000000
000010000000000000000110001000001110000010100000000000
000001001100000000000000000111010000000001010010000000
000000000000000000000110001000000001100000010000000000
000000000000000000000000000111001011010000100011100100
010000000000001101100110000000000001001111000100000000
110000000000000001000000000000001101001111000000000000

.logic_tile 20 15
000000000000100001100110101111001110110100010100000000
000000000000000011100010101001101000010001110011000000
001000000000001000000110111101001101001100010000000000
100000000000000101000011110101011001011100110000000000
010000000001000101100111010001101010001010100000000000
110000000000100000000110101001111110011110100000000000
000000000000000000000110000101101111000000100000000000
000000000000000101000000001101111110101001010000000000
000000000000000000000000010001100000010110100000000000
000000000000000000000010000101100000000000000000000000
000000000000001000000000000001111100000000000000000000
000000000000000001000010011001001011001000000000000000
000000000001101001000010011001000001001111000000000000
000000000000111111000011101111001101101001010000000010
000000000000001000000010101001001011000100000000000000
000000000000000001000100001001101010011100000000000000

.logic_tile 21 15
000000001000000000000110111000000000001001000001000000
000000000000000000000010000011001001000110000000000000
001000000000000001100000010000000000000000000000000000
100001000000000111000010000000000000000000000000000000
110000000000000101100000001000000001010000100000000000
010000000000000000000000000101001110100000010000000000
000000000000000101100000001000000000000000000000000000
000000000000000000000011100001000000000010000000000000
000000000000000000000000000101111100010101010100000000
000000000000000000000011110000100000010101010011000000
000000000000000001000000000001111110000001010000000000
000000000000000001000000000000000000000001010000000000
000000000000000000000010110001001110101110100000000000
000000000000000000000011101111111010101101010000000000
110000000000000101100000000001011001110001110011000110
110000000000000000000000000000111000110001110000000000

.logic_tile 22 15
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000001000000110000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
010000000000000000000011000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001000000000001000011100001011010000000000
000000000000000101000011101001001110000111100000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000001000000110100000000001000000100100000000
000000000000000101000000000000001011000000000001000110
000000000000000101100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000001001101111010110100000000000
000000000000000000000000001011001010001111110000000000

.logic_tile 23 15
000000000000000001100000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001000000000000000000000000000000000011001100100000000
100000000000000000000000000001001110100110010000000001
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001011100110100000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000010000000000000000000001101111100000011110100000001
000001000000000000000000001101000000111100000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
010000000000100000000110000111011110110101000100000000
110000000000000000000000000001011110000101110000100000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010110000000000

.logic_tile 1 16
000000000000000101000000001001100000010110100000000000
000000000000000000000010101001001001011001100000000000
001000000000000001100000010001011010000010000000000000
100000000000001101100010000000101000000010000000000000
110000000000000111000010111011011010000011000000000000
110000000000000000000010010111001011000010000000000000
000000000000000101000110001101111010010000100000000000
000000000000000101000000000111101111100000100000000000
000010000000001001100000000001001010101011110000000000
000000000000000001000000000011010000000010100000000000
000000000001010000000000000001100000000000000100000000
000100000000000000000000000000000000000001000000000000
000000000000000000000010010000000000000000100100000000
000000000100000000000110000000001010000000000000000000
000000000001011001100000000001011000000001010000000000
000000000000000001000000000001111011000111010000000000

.logic_tile 2 16
000000000000000000000000010000000001000000001000000000
000000000000000101000010000000001111000000000000001000
001000000000000000000010100111011110001100111100000000
100000000000000000000000000000010000110011000000000000
110000000000000000000110000000001000001100111100000000
010000000110000000000000000000001001110011000000000000
000000000000010000000000000101001000001100111100000000
000000000000100000000000000000100000110011000000000000
000000100001010000000000011000001000001100110100000000
000001000110000000000011010011000000110011000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010100000000001100000000001100000111001110000000010
000000000000000000000000000000101000111001110000000000
110010000000000111000110000000011110000011110100000000
110001000000000000100000000000010000000011110000000000

.logic_tile 3 16
000000000000000111000000011001011110001011000000000000
000000000000000000000011101111011101001001000000000000
000000000000000000000000000011111110001100110000000000
000000000000001101000000001111010000110011000000000000
000010100000000001100000010000011010001100110000000000
000000000000000000000011100000001010110011000000000000
000010000000010000000000000101011001000111100000000000
000001000000001101000000001101001101101101000000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000110101011001001000010000000000000
000000000000000101000000001011011111001011000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000010100000000000000111000000000000000000000000000000
000000000000000000000110010000000000000000000000000000

.logic_tile 4 16
000010000000000101100111100111100000000000001000000000
000000000000000000000010110000000000000000000000001000
000000000000000101000000000000000001000000001000000000
000000000000000000100000000000001101000000000000000000
000000000000010000000110101101101000010010100000000000
000000000000000000000010111011101011100000000000000000
000010100000100101100000011101111100111101010010000000
000001000001000000000010001101010000101001010010000000
000000000001000000000000000001011010111000100000000000
000000000000100000000000000000011110111000100000000000
000000000000001000000111000011111100010110100000000100
000000000000000001000111101101011001101001100010000000
000000000000000101100000001001111110010111110000000000
000000000000010000000000000111010000000010100000000000
000000000000000011100000001001000000101001010000000000
000000000000001101100010101101101001100110010000000000

.logic_tile 5 16
000000000000000101000000000001000000000000000100000101
000000000000000000000010110000000000000001000000000000
001000000000000000000010100101101001000111010000000000
100000000000000000000100000000111100000111010001000000
110000000000000011100011110101000000000000000001100001
110000000000000101100010101101001010000110000000000000
000000000000000000000010000111100000010110100000100000
000000000000000000000100000000000000010110100000000000
000000001110000001100000000101001101101001110000000000
000010001010000000000000000000101111101001110010000000
000000000000001011100000001000001000101000000000000000
000000000000001101000000001001010000010100000000000000
000000000000000000000010100000001010100000000000000010
000000000000000000000100001101001010010000000000000010
110000000000000101000111000101001010010000000001000000
010000000000000000000100000000011010010000000010000000

.logic_tile 6 16
000000000000001000000111011111011110000011110100000000
000000000000001011000011001001100000111100000010000010
001000000000000001100000001000011100011010010000000000
100000000000000000000010011111011010100101100000000010
010000000000000011100000010101111000101001010000000000
100010000010001101000010000101100000111100000000000000
000000000000000000000011111101000001110000110100000000
000000000001000000000011001101001000001111000000000010
000000000000000000000000001101000000101001010000000000
000000001000000000000000001101101001110000110010000000
000000000000000000000000000001011110101001010000000000
000000000000000000000010001001000000111100000000000000
000000000100000000000000001001000000110000110100000000
000000000110000000000010010111101000001111000010000010
000000000000001001000000000001011010111100000100000000
000000100000000011000010101101110000000011110010000010

.logic_tile 7 16
000000000000100000000000000011100000000000000100000000
000000000001000000000000000000000000000001000000000000
001000000001010000000000000000001100000011110000000000
100000000000100000000000000000010000000011110000000000
110000000000000101100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000000000000000000000111100000010110100100000000
000010000000000000000000000000100000010110100000000010
000000100001000000000111010111100000000000000100000000
000001000000100000000111010000100000000001000000000000
000000000000000101000000000000000000001111000100000000
000000000000000000100000000000001101001111000000000000
000100000000010011100011000000000000001111000100000000
000100000000100000100000000000001010001111000000000000
000000000000000000000010100111000000000000000100000000
000000000000000000000110110000000000000001000000000000

.ramt_tile 8 16
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011100000000000000000000000000000000000
000011000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000

.logic_tile 9 16
000001000100001101000111100001011010000000000010000000
000000001100000111000111000001100000000001010001100000
001000000000000101100010100000001000110100100100000000
100000000000001111100000000101011100111000010001000001
010010000000000000000010101001000000101001010000000000
100001000100000101000100000101000000000000000000100001
000000000000001011100000001101000001110000110100000000
000000000000001111100000000111101100001111000010000000
000000001000000101100000010001100000010110100011000000
000000000101000000000010100000000000010110100001000000
000000000000000111100000000001101101100101100100000001
000000000000000000100000000000011001100101100010000000
000001000001100000000000000000011001100001110100000000
000010000000110000000000001011011000010010110000100001
000000000000000000000000000000001000100101100100000000
000000000000000101000000000101011100011010010010000000

.logic_tile 10 16
100010000000000000000110011101111010000101010000000000
000001000000000000000111110001101011001001010011100011
001000000000011001000000010000001110000100000100000000
100000000000100001100011010000000000000000000000000010
010000000000000111000111000000000000000000000100000000
010000001110000000100000000011000000000010000000100000
000000000000001111100110000001101111001001010000000000
000000000000000111000011110000111011001001010000000000
000001000001000001100000000111001101010000110000000000
000010001000000101100000000000001011010000110000000000
000000001110000000000000000000011100000100000110000000
000000000000100101000000000000000000000000000000100000
000010000000000101000010000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000100000000000000101011011000001000000000000
000000100001010000000000001001001000001001000000000000

.logic_tile 11 16
100000000000000101000011100000000001000000100100000000
000101000001000000100111110000001000000000000000100000
001000001010000000000111100101011110010000000010100000
100000000000001101000100001111111001000000000000000010
010000000000000000000111100000011110000011110010000000
010000000000001101000000000000000000000011110011000000
000000100000001000000000000000000000000000100101000100
000000000000001011000000000000001000000000000000000000
000000000000000111000011100001101100010111100000000000
000000001110000111000000000011111110000111010000000000
000000000000000000000000011011111100011101010000000000
000000000000000001000011000101101100000110100000000000
000000000000000001100000000101000000000000000110000000
000000000110000000000010010000000000000001000000000100
000000000000001101100010000111100000000000000100000000
000000000000001101000100000000000000000001000010000000

.logic_tile 12 16
100000000001000111100110000001000001000110000010000001
000000000001110000000100000101001101000000000011100110
001000000000001101100000011001101111100111010000000100
100000000000001111000010010001011010010010100000000000
010000000000000011100111110000001110000100000100000000
110000000001010000100111010000000000000000000000000100
000000000000001001100000000000000001000000100100100000
000000000000001011000010110000001110000000000000000000
000000000000000101000000000000001000000100000100000000
000000000110000000100000000000010000000000000000100000
000000000001001000000000011001111100000100000010000000
000000000000000111000011111101101011000000000000000000
000011000001110000000111000000001100000100000100000010
000011000000111101000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000010001101000000000000000000000001000000100100

.logic_tile 13 16
100010100000000000000000011111101111110110110000000000
000001000000000000000011100001111111110101110000000010
001000000000000000000011110000011010000100000110000000
100000000000000101000110010000000000000000000000000001
010000000001011000000010100000000000000000100100000001
010000000100011111000010110000001011000000000010000001
000000100000000101100111100000001100000100000100000000
000000000000000000000000000000010000000000000010000000
000000001010000000000000011001101010010100000010000010
000000000000000000000011001101100000000000000000100001
000010100000000000000000000000011011000000100000000000
000000000000000000000000000101011001000000010010100011
000000000000010101100000000101011001001000000000000010
000000100000000000000010000000011011001000000000000101
000000000000000000000010000111011000100001110000000000
000000000000000000000010010000011011100001110000000000

.logic_tile 14 16
100000100001010000000000000000000001001111000000000000
000001000000100000000010100000001000001111000000100000
001000000100000000000000000000000000000000000100000000
100000000000000101000000001111000000000010000000000000
010000000000000000000111000000011110000100000100100000
110000000000000000000100000000000000000000000000000000
000000000000000011100010100000001100000100000100000000
000000000000000000000000000000010000000000000000000010
000010100000000000000000000000000001000000100100000001
000001000000000000000010000000001101000000000010000000
000000000000000000000000000101100000000000000100000000
000000000000000000000010000000000000000001000000000010
000000000000000000000000010000000000010110100000000000
000100100000000000000011001001000000101001010000000000
000000001110000000000000000101100000010110100000000000
000000000000000001000000000000100000010110100000000000

.logic_tile 15 16
100000000000000000000110111001101000111000010000000000
000010100000000000000010101111011110110000000000000000
001000000000000101100000010000001010011010010000000001
100000000000000000000010001011001011100101100000000000
110001000000000101100000010111001110000111100000000000
010010000000000000000010000000101001000111100000000000
000001000000000000000000000011111001000111100000000000
000010100000000000000000000000011111000111100000000000
000010100000001000000010110111001110011010010010000000
000001000000000011000111100000101001011010010010000000
000001000000000000000000000111011111110000000010000000
000010000000001101000000001001011000001111110010000000
000010000000001101000000000011001010100001110000000000
000000000000000001100010110000111010100001110000000000
000000000000100000000110000000001100000100000100000000
000010000001000000000111110000000000000000000000000000

.logic_tile 16 16
000001000000000000000110100111111001011010010000000000
000000100000000000000000000000111100011010010000000010
000000000000000000000011100000001101100101100010000000
000000000000000000000100001111011100011010010001000000
000000000000000000000000000101101101011010010000000000
000000000000000000000000000000111010011010010000000010
000000000000000011100111010000000000000000000000000000
000000000000000000100110100000000000000000000000000000
000010101000001000000111111001111110010110100000000000
000001000000000111000111000011110000000011110000000000
000000000000000001100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000010000000000001000001000100001110000000000
000000000000100000000010111101011100010010110000000000
000000000000000000000000010011011010011010010000000000
000000000000000000000010000000011001011010010000000010

.logic_tile 17 16
000000000000001000000000001001101000000100100000000000
000000000000000111000000000111001110100001000000010000
000000000000000001100010101000001010010001000000000000
000000000000000111000000001001011111100010000000000000
000000000000101000000010100111101101100101100000000000
000000000000010111000100000000111011100101100000000010
000000000000001111100011101101000000001111000000000000
000000000000000101000100001001101111110000110000000000
000010100110100011100111000000011011100101100000000000
000011100000010000100100000001001000011010010000100000
000010000000000101000000000001100001010110100000000000
000001000000000000100000000101001010001111000000100000
000000000000000001100000011011101100101001010000000000
000000100000000000000010100101000000111100000000000000
000000000000000001000000011000011010100101100000000000
000000000000000000000010000011001100011010010000000010

.logic_tile 18 16
000001000000000001100011010001100000001111000100100000
000010000000000000000110100111001100110000110000000000
001000000000000111100000001001000001001111000000000000
100000000000000000000010110101101110010110100000000000
110000000000000000000110000000001101001011010000000000
110010100000000000000000001101001101000111100000000000
000000000001010011000000000111111110000011110000000000
000000000000100101000000000001100000010110100000000000
000000100000001101000000000000001000000100000000000000
000010100000000001100000000000010000000000000000000000
000000001110001001100000010011111001011010010100000000
000000000000000101000010010000011100011010010000100000
000000000000000101100010001000000001011001100000000000
000000000000000000000100001111001110100110010000000000
010000000000001001100010100101011100011010010000000000
110000000000001001100100000000111100011010010000000000

.logic_tile 19 16
000000000000000001100000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
001000000000000101000110111111100000101001010100000000
100000000000000000100010011001101111100110010000000000
010000000000001101100010010111111110101011110000000000
110000000000000101000010001001011110010001110000000000
000000000001000000000000010000000000010110100011000000
000000000000000000000010101111000000101001010010000001
000000000000011111100000001001001010000011110000000000
000000001100101001000010111001000000010110100000000000
000000000000000000000000000000001101011100100000000001
000000000000000000000000001101011000101100010000000010
000000000000000101100000000011001110111101010000000100
000000001100000000000011100000010000111101010011000011
000000000000001000000110010011001011111011010100000000
000000000000000101000010101111001011100001000000000010

.logic_tile 20 16
000000000000000000000000011000000000000000000100000000
000000000000000000000010001111000000000010000000000000
001000000000000000000011101001001010101001000000000000
100000000000000000000000000111101110101011010000000000
110010100000000111000000001011111000100100100000000000
110001000000000000000000000101111010101000010000000000
000000000000000001100000000000011100000100000100000000
000000000000000000000010110000010000000000000000000000
000000000000001000000110000101101100000001010000000000
000000000000000001000011000000110000000001010000000000
000000000000000000000110000011000000000000000100000000
000000000000001101000010110000100000000001000000000000
000000000000001000000011101000000000000000000100000000
000000000000000001000100000011000000000010000000000000
000000000000000000000010111000001101010011100000000000
000000000000000001000110001111001110100011010000000000

.logic_tile 21 16
100000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
001001000000000000000000000111100000000000000100000000
100000000000000000000000000000000000000001000000000000
010000000000000000000111100000000000000000000000000000
110000000010000000000100000000000000000000000000000000
001000000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000000100000
000000100000000000000000000000000001000000100000000000
000000000000000000000000000000001101000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000010000001011000000000000000000000000000000000000000
000001000000101101000000000000000000000000000000000000
000000000000000011100000000000000000000000000100000000
000000000000000000100000000111000000000010000000000000

.logic_tile 22 16
000010100000000101100000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000100110000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000110000000000001000000100100000000
000000000000100000000100000000001011000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 17
000000000000000000
000000000000000000
000000111000000000
000000001000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 17
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110010000000000000000000000111100000000000000100100000
010000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100111000000000000000100000000
000000000000000000000110000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000001001000000000000100000000001000000000010
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000

.logic_tile 2 17
000000000001010101000010100101101111000000000000000101
000000000000001101000110101101001111100000000000000100
000000000000000000000010100001000001111001110000000000
000000000000001101000000001101001011100000010000000000
000000000000000101000010100001101101000001010000000000
000000000000001101000010100101101000001001000000000000
000000000000000000000010101101111110100001010000000000
000000000000000101000010111111111001110011110000000000
000000000000000001100110010101101011111110100000000000
000000000000000000000010001101001111011100000000000000
000001000001000000000000001011001010000010000000000000
000010000000100000000000000101111101000001010000000000
000000100000000000000000001001011010111111000000000000
000001000010000001000000000001011001110110000000000000
000000000000000000000110010000011010000010000000000000
000000000000000000000010000001011011000001000000000000

.logic_tile 3 17
100010100000000000000000000111100000000000001000000000
000000000000010000000011000000000000000000000000001000
001000000000001101100010110011100001000000001000000000
100000000000000101000111100000001001000000000000000000
010000000000000000000000000000001000111100001000100000
010000000000000000000000000000000000111100000000000000
000000000000000000000111001101111001010000100000000100
000000000000000000000000000001101100111000100001000010
000000000000000000000000010000000000010110100000000000
000000001010000000000011001011000000101001010000000100
000000000000001001000000000001100000000000000100000000
000000000000000101100010010000100000000001000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000000000000
000000000000001000000000011000000000000000000100000000
000000000000000001000011011111000000000010000000000000

.logic_tile 4 17
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000001000000000000000000001000000001000000000
100000000000000011000000000000001111000000000000000000
110010000000100000000000001000001001110010100000000000
110001001010000000000000001111001100110000000000000000
000000000000000000000000010000011100000100000000000000
000000000000000000000010000000010000000000000000000000
000000000000000000000000000000000000000010000001000000
000000000000000000000000000000000000000000000000000010
000000000000001000000000000111100000010110100111000000
000000000000000101000010100000000000010110100010000010
000000000001000000000011001101100000001100110111000001
000000000000000000000000000111100000110011000010000010
010000000000100001100110001000011111010000000000000000
010000000001010000000010111101001111010110000000000000

.logic_tile 5 17
000001000001000000000000010000000001000000001000000000
000000000000000000000010000000001101000000000000001000
001000000000001101000000010101100000000000001000000000
100000000000001011000011000000100000000000000000000000
110000000000001000000000000000001000001100110100000000
010000000000001011000000001001000000110011000011000000
000000000000000000000110000001111000001000000001000000
000000000000000000000000000000101010001000000000100001
000000100000000000000000001111000000000110000000000000
000001000000000000000011111101101001101111010000000000
000000000000000000000000011011100000101001010000000000
000000000000000000000010000001100000000000000000000000
000000001110000000000000001000000000010110100110000000
000000000000000000000010001011000000101001010000000110
110000000000000001100000000101111100001100110100000000
110000000000000000000000000000110000110011000010000001

.logic_tile 6 17
100000000000001000000000001000011001110100100000000000
000000000000000001000000001101011110111000010000000000
001000000000000000000011110000000000010110100000000000
100000000000000000000011001101000000101001010000000000
110001000000001000000010100011111011100101100010000000
110000100000001111000110110000001111100101100000000100
000001000000001000000010100000011000000100000100000001
000000000000010001000100000000010000000000000000000000
000000000110100101000110100101000001010110100000000000
000010000001000000000000000001001101001111000000000000
000000000000000001000000010101111111011010010000000000
000000000000000000000010100000101001011010010000000000
000010101010000000000111000011001100011010010000000000
000010100000000000000000000000101011011010010000100000
000000000000000101100110101111100001010110100010000000
000000000000000000000000000101101100001111000000000000

.logic_tile 7 17
000000001000001101100000000000000000000000001000000000
000010101100000111000010110000001010000000000000001000
000000000000000000000010100001001010001100111000000000
000000000000000000000100000000100000110011000000000000
000000100000001101000010000001101000001100111000000000
000000000000001111000000000000100000110011000000000000
000000000000001000000000000000001000001100111000000000
000000000000000111000000000000001000110011000000000000
000000000000000000000000000101001000001100111000000000
000000001110000000000000000000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000101001000101010100000000000
000000000000000000000000000000100000101010100000000000

.ramb_tile 8 17
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001111000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 17
100010000100000000000011100011100000010110100000000000
000001000000000000000100000000000000010110100001000000
001000000000000000000000000000000001000000100100000000
100000000000000000000011100000001101000000000011000100
010010101000001000000111100001000000010110100000000000
110000001100001001000000000000100000010110100001000000
000000000000100000000000000000000000000000000100100001
000000000000010000000000000101000000000010000000000000
000000001110000000000000000111000000010110100000000000
000000000000000000000000000000000000010110100001000000
000000000000000101100010000111100000010110100000000000
000000000000000000000100000000100000010110100000000100
000000001001101000000110001000000000000000000100000000
000000000011010101000000001001000000000010000000100000
000000000000001001000010101111011110101001010000000000
000000000000000101100000000111100000111100000000000000

.logic_tile 10 17
100010100110000000000000001000000000000000000100000000
000001000001010101000011100111000000000010000000000000
001000000000000000000000000000001110000100000100000000
100000000000000000000000000000000000000000000001000100
010010101010000111100000000000001100000100000100000000
010001000000000000100000000000000000000000000000000100
000000100000000000000000001101000000001111000000000000
000000000000000001000000000011001101011001100000000000
000001000000000011100111100000000000000000000100000100
000010000000000000100000000001000000000010000000000000
000000000000000111100111000000000001000000100100000000
000000000000000000000100000000001101000000000000000100
000000000110101101100000000000001110000100000100000000
000000001101000101000000000000000000000000000000000110
000000000000000011100000001000000000000000000100000000
000000000000000000000000000101000000000010000010000000

.logic_tile 11 17
100000000000001101000011110111001101011100100000000101
000000001100001111000011011001011011001100000000000000
001000000000000001100111110111001011001000000000000000
100000000000000101100010000101101010101001010010000000
110000000000001011100110111111101101000110100000000000
010000000000001011100011110011001111001111110000000000
000000000000000101000111100001111000100000000000000000
000000000000000001100010001101011111000000000000100000
000010100000000111000110011101111000010111000010000000
000001000000000000100111100101111011000011000000000000
000000000000001000000011110011111101010111100000000000
000000000000000101000111010001011101000111010000000000
000000000000001000000010110111101001010111100000000000
000000000000001011000110000001111110000111010000000000
000000000000001101000010101000000000000000000110000000
000000000000000011100010010001000000000010000000100000

.logic_tile 12 17
100010100001000000000000011011001011010111100000000000
000001001100000001000011010111011101001011100000000000
001000000000000001100000001000000000000000000110000000
100000000000000000000000000101000000000010000000000001
110000000000001101100010100000000000000000000100000000
110000000000000101000111100101000000000010000000000001
000000000000011000000010001011101101100000000000000000
000000000000100101000110110001001011000000000000100000
000000000000101001100111110111101111000000010000000000
000000000000010001100011011011101011000000000001100000
000000000000000111000000001001001001010111100000000000
000001000000000001000010010011011110000111010000000000
000000000000001000000010000011011100010000110000000000
000000000000001011000100000000101011010000110000000000
000000000001001101000000010000000000000000000100000000
000000000000000001000011000101000000000010000010000001

.logic_tile 13 17
100010100000000000000010100000000000000000000110000000
000000000000000000000010011011000000000010000000000000
001000000000000000000010101000000000000000000100000000
100000000000000000000000000011000000000010000000000000
110000000000000000000000000000011100000100000100000000
110000000000000000000010000000010000000000000000100000
000000000001000101000111000011100000010110100000000000
000000000000000000100100000000000000010110100000000000
000000000000000000000010100000000001000000100100000000
000000001010000000000011110000001011000000000000100000
000000000000001001100010000001011010000110100000000000
000000000000000001100000001011101011001111110001000000
000000000001000000000011010111000000010110100000000000
000000000100000000000010000000100000010110100000000000
000000000000000000000000000000011101111000010000000000
000000000000000000000000001001001001110100100000000000

.logic_tile 14 17
000000000000000000000000000000000001000000001000000000
000100000001011101000000000000001011000000000000001000
000000000000000011100000000000011011001100111000000000
000000000000000000000010100000011000110011000000000000
000000000000001101000110100000001001001100111000000000
000000000000000101100000000000001001110011000000000000
000000000000100000000010110000001001001100111000000000
000000000001010000000010100000001011110011000000000000
000100000110100000000000000000001000001100111010000000
000100001111000000000000000000001011110011000000000000
000000000000000000000000000101001000001100111010000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001000001100111000000000
000000001100000000000000000000001000110011000010000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001010110011000010000000

.logic_tile 15 17
000000000000000000000000001101111110101001010000000000
000000000000001101000000000011110000111100000000000000
001000000000000000000010100101001100111000010000000000
100000000000000111000100000000111011111000010000000000
010000000000000000000010001001100000101001010000000000
100000000000000000000010111101100000000000000000000000
000000000000000101000010101000011101100101100100000000
000000000000000000100010111101001111011010010000100000
000000000000000000000000010000011110111000010000000000
000100000000000000000010000111001000110100100000000000
000000000000001000000000000001001111100101100100000000
000000000000000001000000000000001110100101100000000010
000000000110001001100000000101000000110000110100000000
000000000001010001000000001011101011001111000001000000
000000000000001000000000010101111000100101100110000000
000000000000000101000010100000001110100101100000000000

.logic_tile 16 17
100010000000010000000111010111001011001011010000000000
000101000000100000000010100000111000001011010000000000
001000000000001000000000001101000000001111000000000001
100000000000000001000000001101101110110000110000000001
110000000000000101000010100001000000010110100000000000
110100000000000000100110111001101010001111000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000010000000001000000100100000000
000000000001000000000011000000001100000000000000000000
000000000000000000000000000000001011110100100000000000
000000000000000001000000000111011011111000010000000000
000000000000001000000010010000000000000000000100000000
000000000000000001000110001011000000000010000000000000
000000000000000000000000000001100000001111000000000001
000000000000000000000000001101001111110000110000100000

.logic_tile 17 17
000000000000000000000000000000011111111000010000000000
000000001100000101000000001011011101110100100000000000
001000000000000000000000001000001110100101100000000000
100000000000000000000010101011011010011010010000000010
010000001100001000000111110000001100111000110100000000
110000000000000001000110000011011000110100110000000000
000000000000001000000000000111000001110000110000000000
000000000000000001000000000101101101101001010000000010
000000000000000000000110110000001010111001010100000000
000000000000000001000011100001011100110110100000000000
000000000000000111100010110001001101111001010100000000
000000000000000000100110000000001010111001010000000000
000010100000000000000111101000011101111000010000000000
000001000000000000000000000111001001110100100000000000
000000000000000101000000001011011100111100000000000000
000000000000000000100010111111110000000011110000000010

.logic_tile 18 17
000000000000000000000000000000000000010110100010000101
000000000000000000000010011111000000101001010000000100
001000000000001101000000010001100000111001110100000000
100000000000001001000010001101101110110000110000000000
010000000010100001100000000000000000001001000000000000
010000000000010000100011110011001111000110000000000100
000000000000000000000000000111100000101001010100000000
000000000000000000000000000111101011110110110000000000
000000001000001000000110000101001110111100010100000000
000000000000000111000100000000101110111100010000000000
000000000000001000000000000001111001001011010000000000
000000000000000001000000000000011000001011010000000000
000000000000001001100011100101001100110100010100000000
000000000000001001000000000000111010110100010000000000
000000000000000000000110000000011100111001010100000000
000000000000000000000000000111001011110110100000000000

.logic_tile 19 17
100000000000001111100011110000000000000000000000000000
000000000000001111100111110000000000000000000000000000
001000000000000000000000000101111100001000000001100100
100000000000000000000000000001011001000000000000100010
010000000000000000000000000001000001000110000000000000
010000000000000000000000000000101010000110000000000000
000000000000000111000000000000000000001111000000000000
000000000000000000100000000000001101001111000000000000
000000000000000000000110100000000000000000000100000000
000000000000000111000000000001000000000010000000000000
000000000000001000000000010011111010100001010000000000
000000000000001001000010100001101001010110100000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 17
100000000000000000000000010111100000000000001000000000
000000000000000011000010000000000000000000000000001000
001000000000000000000000000001000001000000001000000000
100000000000001111000000000000001101000000000000000000
010000000000000000000011110101001000001100111100000000
110000001000000011000011100000001001110011000000000000
000000000000001011100000000111001000001100111100000000
000000000000000111100000000000101010110011000000000000
000001000000100000000000000101001001001100111100000000
000010100001010000000000000000001100110011001000000000
000000000000001000000110000111101000001100110100000000
000000100000000001000000000000001010110011001000000000
000000000000000000000110001101101010000010100000000000
000000001000000000000000000001010000000000000000000000
010000000000001001100000001001000001001100110100000000
110000000000001011000000001011001110110011000000000000

.logic_tile 21 17
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000111100110000000000000000000000000000000
100000000000000101100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000000001000011011011010010100000000
010000000000000000000000000001011001100101100000100000

.logic_tile 22 17
000000000000000001100000010111100000000000001000000000
000000000000000000000011110000100000000000000000001000
001000000000101000000000000000011100001100111100000000
100000000000000111000000000000011000110011000001000000
010000000000000000000110000111001000001100111110000000
010000000000000000000000000000100000110011000001000000
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000100000110011000001000000
000000000000000000000000000111101000001100110100000000
000000000000000000000000000000000000110011000001000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000010111100000010110100110000000
000000000000000000000010000000100000010110100000000000
010000000000001000000000010000000000000000000000000000
010000000000000001000010000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000000000000011110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000010000000011110
000001110000011000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000010110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 18
000000000000000001100000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
001000000000001000000000000000011010001100111100000000
100000000000000001000000000000011000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000001100010100111001000001100111100000000
000000000000000000000100000000100000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000000000110010101101000001100111100000000
000000000000000000000010000000000000110011000000000010
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000

.logic_tile 2 18
000000000000000101100111000001100000000000000100000000
000000000000000000000110110000000000000001000000000000
001000000000001001100110010001011011100000000000000000
100000000000000101100110011101101101000000000000000000
110000000000000000000110110001011111000010000000000000
010000000000000000000010001101011111000000000000000000
000000000000000101000110111000000000000000000100000000
000000000000000000100010101001000000000010000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000011110000001110000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000010000000000001000010110001111011000010000000000000
000000000000000000000110101001011011000000000000000000

.logic_tile 3 18
000000000000000101000000000000001110111101010000100100
000000000000000001100000000001010000111110100010100100
001000000000000101000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
000000000001010101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000011101100111101010000000000
000000000000000000000000000000000000111101010000000100
000000000000001111000000000011001110010100000000000000
000000000000001001000000000000000000010100000000000010
000010100000001000000000000000000001100110010000000000
000001000000000001000000000001001000011001100000100000
000000000000000000000000001000011110110100110100000100
000000000000001001000011100111011010111000110010000010
000000000000000101100000010101100000010110100000000000
000000000000000000000010000000000000010110100000000010

.logic_tile 4 18
000000000000100000000000000001100000000000001000000000
000000000001010000000011110000000000000000000000001000
001000000000000101000000010000000001000000001000000000
100000000000010000000010100000001011000000000000000000
010000000000000000000000000000001000001100110110000000
010000000000000000000010111011000000110011000010100011
000000000000000001100000000000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000000000000000000000010111011001010000001010000000010
000000000000000000000010001001110000101001010000100000
000000000000001000000000000000011010000100000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 5 18
000001000000000000000011101000000000111001110000000100
000000100000000000010000001101001110110110110000000000
001000000001010111000010101000000001101111010000000000
100000000000100000000100000001001001011111100000000000
010000000000000011100010001001000000010000100111100100
110000000000000000000000001101101010011111100000000000
000000000000000101000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000010110100000000000
000000000000000000000000000000100000010110100010100000
000000000000000001000000001101011101111000100000000000
000000000000000001000000001001001110100000010000000000
000000000000000001100000000111111001011101010000000000
000000000000000000000000000101011100101101010001000100
110000000000000101000000000000011011000011000000000000
110000000000000111000000000000001100000011000000000000

.logic_tile 6 18
100000000000100001100110011001011100101001010000000000
000000000001000111100111001011001011110000000000000000
001000000000001000000000000000001110101101000000000000
100000000000000111000000001001001101011110000000000000
010010100100000000000010110000000000000000100100100000
010001000000000000000010010000001000000000000000000000
000000000000001000000000000000011100000111100000000000
000000000000001001000000001101001110001011010000000000
000000000000000001100110000001011101110001100000000000
000000001110000000000000001101001101001101100000100010
000000000000001101100000010000011100011010010000000001
000000000000000101000010100111001011100101100000000010
000000000000001101100000000101101101011010010000000001
000000000000100001000000000000001000011010010000000000
000000000000000000000000001000011000000111100000000000
000000000000000000000000000101001100001011010000000000

.logic_tile 7 18
100000100000000000000000010011000000110000110000000000
000000000110000000000010100111101001010110100010000000
001000000000000000000000000000000000000000000100000000
100000000000001101000000000111000000000010000000100000
110010100000001101000000000000000000010110100000000000
010001000001011011100010000101000000101001010000000000
000000000000001000000000011000011001010010110000100000
000000000000000001000011100101001011100001110000000000
000000000000000001000110010101000000000000000100000000
000000000000000000000011000000000000000001000010000000
000000000000000000000000000000000000000000100110000000
000000000000000000000000000000001100000000000000000000
000000001100000001100000000000001010000100000100000000
000000000000000001000000000000010000000000000010000000
000000000000000000000000000001100000010110100000000000
000000000000000000000000000000000000010110100000000000

.ramt_tile 8 18
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 18
000000000000001111000000010001011111110101000100000000
000000000000001001000010011011001010000101110000000101
001000000100000011100010100101111110111000010000000000
100000000000000000100010100000111011111000010000000000
010001000000100000000000001000001011100101100110000000
100010000010010001000010001101011111011010010000000100
000000000000000111000110000101101101010111100000000000
000000000000000000100100000001011110001111010001000000
000000000000001000000000010001101010111100000100000000
000000000000000111000011101001100000000011110000000100
000000000000000000000000000001011000100101100100000100
000000000000000000000000000000011110100101100000100000
000000000000000000000110000001100000001111000100000000
000000000000001111000000000011001111110000110000100100
000000000000001000000110000001011000101001010000000000
000000000000000111000000000111010000111100000000000000

.logic_tile 10 18
100000000000000000000111001101101000010111110000000000
000010100001000000000111111011111010011111100000000000
001000000000001000000000000000000000000000000000000000
100000000000001001000000000000000000000000000000000000
010001000000000101000000000000000000000000000000000000
010000100000001111100010100000000000000000000000000000
000000000000001011100000010111101100101001010000000000
000000000000000101000011100101101110000110100000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000110011000000000000000000000000000
000000000000000000000111010101000000000010000000000000
000000000000001000000000000101011101111000010000000000
000000000000000101000000000000111010111000010000000000
000000000000000000000011100000011000000100000100000000
000000000001000000000100000000000000000000000000000000

.logic_tile 11 18
100000000000000000000000000111101100101011110000000000
000100000000000101000011111111101110011111100000000000
001000000000000000000000010101000000000000000100100000
100000000000000101000011100000000000000001000000000000
110001000000010101000000001000000000000000000100000000
010010100000100000000010000001000000000010000000100000
000000000000000101000010110001000000000000000110000000
000000000000100000000111010000000000000001000000000000
000000100000000001000000001111011101100000000000000000
000000000000000000000010010101111011000000000000100000
000000000010000001000110010000011100011100000000000000
000000000000000000000010000111011011101100000000000000
000000000000000101000011101011111111000100000000000000
000000000000001101000110101001001110001100000000000000
000000000000000111100110101111101000000110100000000000
000000000000000001000010011101111100001111110000000000

.logic_tile 12 18
100000000000100011100010100011111111000110100000000000
000001001111010000000111111111101110001111110000000010
001000000000001000000011100000000000000000000100000000
100000000000000001000000000011000000000010000001000001
010010101100000000000011111101001101110110110000000000
010001000000000111000011000111011101111010110000100000
000000000000000111000010100111011000000100000000000000
000000000000000000000110001101101000001100000000000000
000000000000000001100011101011011011101011110000000000
000000000000000000100000001011111011011111100000000000
000000000000001000000110010000011100000100000100000000
000000000000001001000011100000000000000000000000000010
000000000000000101000010100001001111010111100000000000
000000000000000001000110000111101011001011100000000000
000000000000000101000000001101011010000000000000000000
000000000000000101000000001001101111000000010001100000

.logic_tile 13 18
100000000000000111100111010000000000000000100100000000
000000000000000000100011100000001100000000000000000000
001000000000000111100000000111000000000000000100000000
100000000000000000100000000000000000000001000000000000
010000000000001101000111101011000000101001010000000000
010000000000000001000111100111101010110000110000000000
000000000000000000000111100000000000010110100000000000
000000000000000000000100000101000000101001010010000000
000000000000100000000010000001000000000000000100000000
000000000001000111000000000000100000000001000000000000
000000000000000000000000000101011011000000000010000000
000000000000000000000000001101111000000010000000100000
000000001110000011000000000001000000000000000100000000
000000000000000000000000000000000000000001000010100000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 18
000000000000000101100000000000001100000011110000000000
000000000000000000000000000000000000000011110000000000
001000000000001011100000000000000000010110100000000000
100000000000000101100000000001000000101001010000000000
010000000000000001000111000001011100100101100100000000
100000000000000000000100000000011010100101100001000000
000000000000000001100000000001101111100101100100000000
000000000000000000000000000000011000100101100000100000
000000000000000001100000001011000000110000110110000000
000000000000000000100000000101001011001111000000100000
000000000000000000000110000101000001101001010000000000
000000000000000000000100000001001101110000110000000000
000000000000000000000110100000011001111000010000000000
000000001100000000000000001111001000110100100000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000000000000011110010000000

.logic_tile 15 18
100000000000000011100111110000001110000100000100000000
000000000000000101100011000000000000000000000000000000
001000000000000000000000010000011000000011110000000000
100000000000000000000010000000010000000011110000000000
110000000000001000000000000000000000000000000100000000
010000001010000011000000001001000000000010000000000000
000000000000000000000000001001000000101001010000000000
000000000000000000000000000011001000110000110000000000
000000000000000000000000010011100000010110100000000000
000000000000000000000011100000000000010110100000000000
000000000000000001100010000000000000000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000001000000000000011100000000000000100000000
000000000001010111000000000000100000000001000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000

.logic_tile 16 18
000000000000000101100000000101000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000001000000000000000011011001100111000100000
000000000000000101000000000000001011110011000000000000
000000000110000000000000000000001001001100111000000000
000000000000001101000000000000001101110011000000000000
000000000000000011100000000000001000001100111000000000
000000000000001111100010110000001000110011000000000000
000000000000000000000111100000001001001100111000000000
000000000000000000000100000000001000110011000000000010
000001000000100000000000000000001001001100111000000000
000010100001010000000010110000001111110011000000000010
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000001110000000000000011000001000101010100000000000
000000000000000000000011100101000000010101010000000000

.logic_tile 17 18
000000000000000000000110000101111100000011110100100000
000000000000000000000100000011000000111100000000000000
001000000000001101000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
010000000000000000000111100111001000000011110100100000
110000000000000000000010101011110000111100000000000000
000000000000000001000110000000011100011010010100000000
000000000000000101100000001011011011100101100000000010
000000000000001000000110011000011000010101010000000000
000000000000000001000010001101000000101010100000000000
000000000000000001100000010011100000001111000000000000
000000000000000000000010001011101011101001010000000000
000000000000000000000000010001001110010110100000000000
000000000000000000000010101011110000111100000000000000
010000000000000000000000001001101101011101110100000000
110000000000000000000000000011001010010001000000100000

.logic_tile 18 18
000000000000001001100110000001100000001111000100000100
000000000000000001100000000101001000110000110000000000
001000000000000101000000001001001010000011110000000000
100000000000000101000000000001000000010110100000000000
110000000000000101000000001111101000010110100000000000
110000000000000000000010101101110000111100000000000000
000000000000000001100010101001100000010110100000000000
000000000000000000100000000011001100110000110000000000
000000000000000001100000000001001010111101010000000000
000000000000000000000000000000010000111101010000000000
000000000000000001100000000000011001011010010100000000
000000000000000000000000000011001100100101100000100000
000000000000000000000010000111101001011010010100000000
000000000000000000000000000000111011011010010000100000
110000000000000011100000010101100000010110100000000000
110000000000000000000010001101000000000000000000100000

.logic_tile 19 18
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000001100110000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000001000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 18
000000100000001101000000000001000000000000001000000000
000000000000000101100000000000000000000000000000001000
000000000000000000000000010001000000000000001000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000000101000000000000001101000000000000000000
000000100000000000000110000000000001000000001000000000
000000000000000000000100000000001111000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000110000001100000010110100000000000
000000000000000000000000000000000000010110100000000000

.logic_tile 21 18
100000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010001000000000
001000000000000000000000010000011010010111110010000000
100000000000000000000010100111000000101011110000100000
110000000000000000000000001111001111010001100000000000
010000000000000000000000001001011010110001110000000000
000000000000000001100000000000000000001111000000000000
000000000000000000000000000000001110001111000000000010
000000000000000000000000011111001110000010000010000010
000000000000000000000010100101101110001001000000000010
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000001001000000001111001111001000000000000100
000000000000000001000010000101101001101100000010000000
110000000000100111100110000101100000010000100000000000
110000000000000000000000000000001110010000100000000000

.logic_tile 22 18
100000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100010000000000000000000000000000000000000000000000000
010000000000001111000110000111100001000110000000000000
110000000000000101000000001001001011101001010000000000
000000000000000101100110000101100000000000000000000000
000000000000000000010000000000100000000001000000000000
000000000000000000000000000011100000000000000000000000
000000000000000000000000000101000000010110100000000000
000000000000000001100000000000000001000000100100000000
000000000000000000000000000000001110000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000101100000000110000000000000
000000000000000001000000000000001010000110000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 18
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 19
000000000000000001100000010000001000001100111100000000
000000000000000000010010000000001100110011000000010000
001000000000000001100000000000001000001100111100000000
100000000000000000000000000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000110010111001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000001000000000000111101000001100111100000000
000000000000000001000000000000000000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000110000101101000001100110100000000
000000000000000000000000000000100000110011000000000000
000000000000001000000000000000011010000011110100000000
000000000000000001000000000000010000000011110000000000

.logic_tile 2 19
000000000000000101100111010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000001000000110011011111000101101110100000100
100000000000000111000010100111101110000100100000000000
110000000000001000000110101101101111000100000000000000
110000000000000101000000000101011001000000000000000000
000000000000001101100010001101111100101001010100000000
000000000000000101000000001001110000111101010000100000
000000000000000000000110001000001101111001010100000000
000000000000000000000000001101011101110110100000000000
000000000000000000000000010101001000000010000000000000
000000000000000000000011000001111010000000000000000000
000000000000000000000010011000001001111000110100000000
000000000000000001000110011011011011110100110000100000
000000000000000000000000010011111011111100010100000000
000000000000000001000010000000111111111100010000100000

.logic_tile 3 19
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000100100100001
100000000000000000000000000000001010000000000011000000
010000000000001000000000000000000000000000000000000000
010000000000000011000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000110000000
000000000000000101000000000000010000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 4 19
000000000000001000000110001000011110101010100000000000
000000000000000001000000001111000000010101010010000000
001000000000000101100000000001001101000010000000000001
100000000000000000000000000000011011000010000000000000
010000000001000101100010000000000001100000010000000000
110000000000000000000000000011001011010000100000000000
000000000000000011100110011111100001000110000000000000
000000000000000000000111101111101110000000000000000000
000000000000001000000000010000000000000000000100000000
000000000000000101000010000011000000000010000000000000
000000000000001000000000010000001110010100000000000000
000000000000000001000010101001010000101000000000000001
000000000000000000000110101001011010000110000000000000
000000000000000000000000000011111101000100000001000000
010000000000001000000110011011101010101000000100000000
110000000000000001000010010001100000101001011000000000

.logic_tile 5 19
000000000000010000000110110000011011000000110000000000
000000000000100000000010000000001011000000110000000000
001000000100000101000010100101101110111100110000000000
100000000000000101000000001111011001110100110001100000
010010100000100000000000000000011000000100000000000000
010001000000010000000000000000000000000000000000000000
000000000000001111000110101000011110101100000000000000
000000000000000101100000001001001110011100000000000000
000000000001010000000000000111001001111100000000000000
000000000000100000000000001111111010111100100000000000
000000000000000000000000000101101111111111000000000000
000000000000000000000000001111011010010111000000000000
000000000000101000000110101101100000000000000000000000
000000001101010001000011111101000000101001010000000010
000000000000000001100000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 19
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000000111000010100000000000000000000000000000
010000000000000000000111000000000001001111000100000000
110000000000000000000100000000001001001111000000000010
000000000000001000000000011001100000101001010000000000
000000000000001011000010101101000000000000000001000000
000000001100000001100000000101100000010110100100000000
000000000000000000100000000000000000010110100000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 19
100000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000001000000000000000000100000000
100000000000000000000000000011000000000010000001000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000001011000000000010000000000000
000000000000000001000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 19
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 19
000010000000100101000000010000000000000000000000000000
000001000000010000000011010000000000000000000000000000
001000001000000000000000000000001000111000010000000000
100000000000000000000000001101011000110100100000000000
010000000000000000000000000000000000000000000000000000
100000001110000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001001010100101100100000000
000000000000000000000000000000011001100101100000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 19
000000000000000101100000010101111110111100000110000000
000000000000000000000010011101010000000011110000000000
001001000000000000000010100101000000110000110100000000
100000000000000000000010100001001011101001010000000010
010000000000000001100110010000000000000000000000000000
100000000000000000100111010000000000000000000000000000
000000000000001000000000000000001010100101100100000000
000000000000000011000000000001001011011010010000000000
000000000000100000000000000101111110100001110100000000
000000000001000000000000000000011011100001110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000011000111000010000000000
000000000000000000000000001001011001110100100000000000
000000000000000000000000010001101001100101100100000000
000000000000000000000010000000111001100101100001000010

.logic_tile 11 19
000000000000000000000110100101111000011111110000000000
000001000010001001000000000001001111001111100000000000
000000000000001111100000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000001001000000000010000000000000
000000000000000000000110101101001110000001010000000000
000000000000000000000000000011000000000000000000100000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000010101100111100000000000000000000000000000
000000000000100111000000000000000000000000000000000000
000000000000000000000000000111011000010111100000000000
000000000000000000000000001101001101001011100000000000

.logic_tile 12 19
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000000000000000000011100111100001110000110100000000
100000000000000000000100001101001100101001010000000000
010000000000000000000011110111011111010111100000000000
100000000000000000000110011011001101001011100000000000
000000000000000111000000000101101011000000000000000100
000000000000000000100000000001011001000000010000100000
000000100001000000000000010111101111110111110000000000
000000001000000000000010101111111111110010110000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000001000000111010000000000000000000000000000
000000000010000101000110100000000000000000000000000000
000000000000001011100111101000011110100101100100000000
000000000000000101000011000011001011011010010000000000

.logic_tile 13 19
000000000000000000000111001101011010000010000000100101
000000000000000101000111111001001001000000000001000000
001000001010001000000011110001111000000100000000100000
100000000000000111000011101101101010000000000001000111
010000000000011011100110000001100000101001010100000000
100000000000101111000011110101101011001111000000000000
000000000000001000000000011001000000101001010000000000
000000000000000111000010011101001001110000110000000000
000000000000000000000000001101001011000100000010000000
000000000010000000000000001001101000000000000000100010
000000000000000000000000000101001011100101100100000000
000000000000000000000000000000011001100101100000000000
000000000000000000000000000101101000100101100100000000
000000000000000000000000000000111000100101100000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 19
000000000000000000000000000001100000000000000110000000
000000000000000000000000000000100000000001000000000000
001000000000000000000111100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
010000000000000000000011100111101111100000000000000100
110000000000000000000100001111011110000000000010100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 15 19
000000000000000000000000000011100000000000001000000000
000000000000000101000000000000000000000000000000001000
001000000000000000000000000000000001000000001000000000
100000000000000000000000000000001010000000000000000000
010000100000000000000011110101001000001100111100100000
110000000000000000000110000000100000110011000001100101
000000000000001000000000000111001000001100110100100000
000000000000000001000000000000100000110011000001100001
000000000000000000000000000101111100001100110100000000
000000000000000000000000000000000000110011000001100001
000000000000001001100000000000000001001111000110000000
000000000000001111000000000000001100001111000001100000
000000000000000000000110000000000000001111000000000000
000000000000000000000000000000001000001111000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 16 19
000000000000000000000000000000000001001111000000100000
000000000000000000000000000000001111001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001011000000101001010000000000
000001000000000000000110000000000000000000000000000000
000010000000000000000100000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000011000000000000000100000101
100000000000000000000000000000000000000001000011000001
010000000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001000000000000000000001000000100000000000
000000000000001001000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000001111111101000000100000000000
000000000000000000000000001011001111000000000000000000
001000000000000000000000001000001010101010100001000000
100000000000000000000010111101010000010101010010100000
110000001000001000000010100000000000000000000000000000
110000000000000001000100000000000000000000000000000000
000001000000000000000000001101011000010010100000000000
000000000000001111000010110101111010000010100001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010101100000010101000000000000000100000000
000000000000100000000010100000100000000001000010000000
000000000000000000000111000000001011001111100010000000
000000000000000000000000001101001001001111010000000000
000000100000001000000110101101000000111111110010000000
000000000000000101000000001101100000101001010000000000

.logic_tile 19 19
000000000000000001100000010000000001000000001000000000
000000000000000000000010000000001001000000000000001000
001000000000000000000000000000011000001100111100000000
100000000000000000000010110000011000110011000000000000
110000000000000000000000000000001000001100111100000000
010000000000000000000000000000001001110011000000000000
000000000000000011000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000010000000001100110011000000000000
000000000000001001100000010000001001001100111100000000
000000000000000001000010000000001100110011000000000000
000000000000000000000000000000001001001100110100000000
000000000000000000000000000000001101110011000000000000
010000000000000000000000000001011000000010000000000000
110000000000000000000000000001111101000000000000000000

.logic_tile 20 19
100000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001000000000000000000000000000011100000011110000000000
100000000000000000000000000000010000000011110000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000001100000100000100000000
000000001110000000000000000000000000000000000000100000
110000000000000111100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 20
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 20
000000000000100000000110000000000000000000000000000000
000000000001010000000110010000000000000000000000000000
001000000000001000000110000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
010000000000000011100111011101100000000000000000000000
010000000000000000000110000001100000111111110000000000
000000000000001111000110010000001010011010010100100000
000000000000001001100111101001001101100101100000000000
000000000000000000000110001101011010000100010100000010
000000000000000000000000000111101011110111010000000000
000000000000000000000000001111101010000011110100000000
000000000000000000000000000101010000111100000000100000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000001100000000101101111011010010100000000
110000000000000000000000000000111001011010010000100000

.logic_tile 2 20
000000000000000000000010100001000000010110100010100100
000000000000000000000100000000100000010110100000000010
001000000000000111000111100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000101000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000001101001011110101000100000000
000000000000000000000000001001011000000101110000000010
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 3 20
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
001000000100000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000001010000011110000000000
010000000000000000000010110000010000000011110000000010
000000000000000000000000000011101110111000110100000000
000000000000000000000000000000011101111000110001000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 20
000000000000000000000000000000011110000100000100100100
000000000000000000000000000000000000000000000001100010
001000000000000000000010110000000000000000000000000000
100000000000000000000010010000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000001001000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000011000000011110000000000
000000000000000000000100000000010000000011110000100000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 5 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000000100000

.logic_tile 6 20
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000000000000
010000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000001001000010010000000000000000000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000001011000000000010000010100100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 20
000000000000000000000111110000000000000000000000000000
000000000000000000000110100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000010000000

.ramt_tile 8 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 20
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 20
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000001110000000000000000101001011001101000000000000
000000000000000000000010011101011101101110010000000001
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000110010000000000000000000000000000
010000000000000101000011100000000000000000000000000000
000000000000000000000010101101100000010110100100000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000001010000000000000000000000001001001000100000000
000000000000000000000000001101001101000110000000000000
110000000000000111000000000011101010010111100000000000
110000000000000111000000001101111010010101000000100000

.logic_tile 19 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000111100000010110100100000000
000000000000000000000000000000100000010110100000000000
010000000000000000000000010000000000000000000000000000
010000000000000000000010000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000000101000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 21
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000100100100100
110000000000000000000000000000001001000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 6 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 7 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 8 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 25 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 25
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 6 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 8 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 25 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 25
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 30
000000000000000000
000000000000000000
000000000000000000
001000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 30
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000

.logic_tile 17 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 33
000000000000000010
000000000000001000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 33
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 33
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 33
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000001111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 18 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 26 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 30 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 1 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 2 CLK$SB_IO_IN_$glb_clk
.sym 3 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O_$glb_sr
.sym 4 fft_block.start_calc_$glb_ce
.sym 5 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 6 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O[2]_$glb_ce
.sym 7 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 8 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]_$glb_ce
.sym 178 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 179 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 180 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 181 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 182 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 183 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 184 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2_SB_LUT4_O_I3[2]
.sym 291 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 292 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[2]
.sym 293 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2_SB_LUT4_I2_O[0]
.sym 294 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[1]
.sym 295 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 296 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O[1]
.sym 297 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2_SB_LUT4_I2_O[1]
.sym 298 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 308 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 316 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 406 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 407 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 408 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 410 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[0]
.sym 411 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 412 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 442 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 445 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2_SB_LUT4_I2_O[0]
.sym 471 fft_block.start_calc
.sym 484 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2_SB_LUT4_I2_O[0]
.sym 519 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 522 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[2]
.sym 526 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 633 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 634 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 635 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 637 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 638 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 640 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 667 fft_block.start_calc
.sym 691 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 747 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 749 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 752 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 753 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 767 fft_block.reg_stage.w_input_regs[63]
.sym 795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 802 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 825 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 861 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 862 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 864 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 866 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 867 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 868 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 981 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 982 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 1090 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 1091 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 1138 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 1204 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 1206 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 1207 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 1208 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 1210 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 1222 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 1245 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 1317 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 1320 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 1322 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 1323 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 1324 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 1326 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 1356 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 1373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 1440 fft_block.w_fft_in[8]
.sym 1464 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 1546 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 1547 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 1548 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 1549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 1550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 1551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[0]
.sym 1552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[1]
.sym 1588 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 1658 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 1659 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_I1[1]
.sym 1660 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 1661 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3[3]
.sym 1662 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 1663 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 1664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 1665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[0]
.sym 1705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 1742 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 1770 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 1774 fft_block.reg_stage.w_c_reg[27]
.sym 1776 fft_block.reg_stage.w_c_reg[24]
.sym 1778 fft_block.reg_stage.w_c_reg[31]
.sym 1795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 1797 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 1847 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 1856 fft_block.start_calc
.sym 1873 fft_block.start_calc
.sym 1887 count[1]
.sym 1888 count[2]
.sym 1889 count[3]
.sym 1890 count[4]
.sym 1891 count[5]
.sym 1892 count[6]
.sym 1893 count[7]
.sym 1913 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 1921 fft_block.start_calc
.sym 1941 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 1942 fft_block.reg_stage.w_c_in[7]
.sym 2000 count[8]
.sym 2001 count[9]
.sym 2002 count[10]
.sym 2003 count[11]
.sym 2004 count[12]
.sym 2005 count[13]
.sym 2006 count[14]
.sym 2007 count[0]
.sym 2025 fft_block.reg_stage.w_cps_in[8]
.sym 2044 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 2116 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 2117 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 2118 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 2119 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 2121 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 2264 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 2283 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[14]
.sym 3334 CLK$SB_IO_IN
.sym 3339 CLK$SB_IO_IN
.sym 3722 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2_SB_LUT4_I2_O[1]
.sym 3727 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 3771 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 3775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 3944 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 3949 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 4060 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 4065 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 4084 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 4088 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 4091 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 4094 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 4113 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 4115 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 4125 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 4128 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 4131 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 4133 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 4137 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 4138 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 4143 $nextpnr_ICESTORM_LC_22$O
.sym 4145 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 4149 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 4152 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 4153 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 4155 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 4157 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 4159 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 4161 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 4163 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 4165 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 4170 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 4171 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 4175 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 4177 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 4183 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 4187 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 4188 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 4189 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 4190 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 4191 CLK$SB_IO_IN_$glb_clk
.sym 4192 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 4195 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 4196 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 4198 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 4200 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 4209 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 4210 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 4215 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 4217 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 4223 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 4229 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[2]
.sym 4231 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 4237 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2_SB_LUT4_I2_O[1]
.sym 4238 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 4240 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 4246 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 4247 fft_block.start_calc
.sym 4248 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 4249 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[1]
.sym 4250 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 4252 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 4253 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2_SB_LUT4_O_I3[2]
.sym 4254 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 4255 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 4256 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 4257 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 4259 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 4260 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 4263 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[2]
.sym 4266 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 4268 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 4272 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2_SB_LUT4_I2_O[0]
.sym 4274 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[2]
.sym 4275 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 4276 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2_SB_LUT4_I2_O[1]
.sym 4279 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 4280 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 4281 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 4282 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 4286 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 4287 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2_SB_LUT4_O_I3[2]
.sym 4288 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 4291 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 4294 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[2]
.sym 4297 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 4298 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 4299 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[2]
.sym 4300 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 4305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 4309 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[1]
.sym 4310 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 4311 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[2]
.sym 4312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 4315 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 4316 fft_block.start_calc
.sym 4321 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2_SB_LUT4_I2_O[0]
.sym 4323 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2_SB_LUT4_I2_O[1]
.sym 4325 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 4326 CLK$SB_IO_IN_$glb_clk
.sym 4328 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4329 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[3]
.sym 4330 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 4331 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[4]
.sym 4332 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 4333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[0]
.sym 4334 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[2]
.sym 4335 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[1]
.sym 4337 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 4338 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 4340 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 4346 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2_SB_LUT4_I2_O[0]
.sym 4350 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 4354 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 4356 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 4357 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 4365 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 4367 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2_SB_LUT4_I2_O[1]
.sym 4369 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 4387 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 4388 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 4391 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 4392 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 4396 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 4398 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 4399 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 4401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 4413 $nextpnr_ICESTORM_LC_32$O
.sym 4415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 4419 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 4422 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 4423 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 4425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 4427 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 4429 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 4431 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 4433 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 4435 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 4438 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 4441 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 4444 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 4445 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 4447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 4450 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 4451 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 4453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 4457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 4460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 4461 CLK$SB_IO_IN_$glb_clk
.sym 4462 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 4463 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 4464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[1]
.sym 4465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 4466 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4467 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 4468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[1]
.sym 4470 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 4487 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 4488 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 4489 fft_block.start_calc
.sym 4494 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2_SB_LUT4_I2_O[0]
.sym 4495 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 4496 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 4498 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 4499 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 4509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 4516 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 4518 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 4519 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 4520 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 4521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 4522 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 4524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 4525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4526 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 4529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 4532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 4536 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 4537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 4542 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 4543 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 4545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 4549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 4550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 4551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 4552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 4567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 4568 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4570 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 4580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 4582 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 4585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 4586 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 4587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 4588 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 4591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 4592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 4593 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 4594 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 4595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 4596 CLK$SB_IO_IN_$glb_clk
.sym 4597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 4598 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_I0[0]
.sym 4599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 4600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 4601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 4602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 4604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 4605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[2]
.sym 4610 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[3]
.sym 4612 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 4617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 4618 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 4624 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 4626 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 4627 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 4628 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 4630 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 4631 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 4633 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 4638 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 4641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[3]
.sym 4644 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4654 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 4656 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 4662 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2_SB_LUT4_I2_O[1]
.sym 4664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 4665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 4667 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 4669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 4670 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 4671 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4675 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 4676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 4679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 4680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 4684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 4685 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 4686 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4691 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 4692 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 4693 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4699 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 4704 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 4709 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 4716 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 4722 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 4726 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 4728 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 4729 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4730 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2_SB_LUT4_I2_O[1]
.sym 4731 CLK$SB_IO_IN_$glb_clk
.sym 4733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 4734 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 4735 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 4737 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 4738 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 4739 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 4740 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 4743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4747 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 4750 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2_SB_LUT4_I2_O[1]
.sym 4758 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 4760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 4762 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 4763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 4764 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 4765 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 4767 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 4786 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 4788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2_SB_LUT4_I2_O[1]
.sym 4792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 4798 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 4801 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4806 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 4812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 4819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 4833 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 4850 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 4851 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 4852 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4858 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 4865 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2_SB_LUT4_I2_O[1]
.sym 4866 CLK$SB_IO_IN_$glb_clk
.sym 4868 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 4869 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 4870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 4871 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 4872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 4873 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 4874 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 4875 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 4881 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 4892 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 4897 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 4904 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 4912 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 4913 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 4921 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 4926 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 4930 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 4934 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4935 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4939 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 4941 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 4942 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 4943 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 4947 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 4950 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 4951 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 4952 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4955 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4956 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 4957 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 4960 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 4961 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 4963 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4972 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 4973 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4975 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 4985 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 4986 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 4987 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4992 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 4993 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 4997 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4998 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 4999 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 5000 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 5001 CLK$SB_IO_IN_$glb_clk
.sym 5002 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 5003 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[14]
.sym 5004 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 5005 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 5006 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 5007 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 5009 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 5014 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5017 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 5018 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 5019 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 5027 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 5029 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 5030 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2_SB_LUT4_I2_O[0]
.sym 5031 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 5033 fft_block.start_calc
.sym 5034 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 5035 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 5036 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 5038 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 5046 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 5058 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 5062 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 5067 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5079 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 5085 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 5125 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5126 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 5127 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 5131 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 5132 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 5134 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5135 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 5136 CLK$SB_IO_IN_$glb_clk
.sym 5137 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 5142 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 5143 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 5144 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 5163 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 5164 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 5165 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 5166 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 5168 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 5171 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 5173 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 5181 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[3]
.sym 5197 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5208 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 5215 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 5218 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 5220 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 5230 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 5232 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 5233 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5236 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5237 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 5239 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 5270 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 5271 CLK$SB_IO_IN_$glb_clk
.sym 5272 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 5274 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 5275 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 5277 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_2_O[3]
.sym 5278 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 5279 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 5280 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 5286 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 5298 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 5302 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 5303 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 5304 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 5306 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 5307 fft_block.reg_stage.w_input_regs[39]
.sym 5327 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 5328 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5329 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 5337 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 5342 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 5344 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 5345 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 5368 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 5379 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 5385 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 5389 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 5401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 5403 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 5404 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 5406 CLK$SB_IO_IN_$glb_clk
.sym 5408 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 5409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 5410 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 5411 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 5412 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 5413 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 5414 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 5415 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[3]
.sym 5419 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 5421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 5422 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 5423 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 5424 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 5426 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[14]
.sym 5427 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 5428 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 5429 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 5430 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 5433 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 5436 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 5445 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 5446 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 5451 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 5455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 5464 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 5468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5469 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 5472 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[3]
.sym 5473 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 5474 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 5484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[3]
.sym 5487 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 5488 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 5491 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 5492 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 5494 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 5495 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[3]
.sym 5496 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 5497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 5512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 5513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 5514 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 5533 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 5536 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 5540 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[3]
.sym 5541 CLK$SB_IO_IN_$glb_clk
.sym 5543 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 5545 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 5546 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 5547 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 5548 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 5549 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 5557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 5558 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 5559 fft_block.reg_stage.w_input_regs[36]
.sym 5560 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 5567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 5572 fft_block.start_calc
.sym 5573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 5574 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 5575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 5576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 5581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 5584 fft_block.reg_stage.w_c_reg[27]
.sym 5678 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 5680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 5683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 5684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 5685 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 5693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 5699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 5705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 5706 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 5707 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 5709 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 5710 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 5713 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 5732 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 5733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 5734 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 5735 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 5740 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_I1[1]
.sym 5742 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3[3]
.sym 5744 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5752 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 5758 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 5760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 5763 $nextpnr_ICESTORM_LC_38$O
.sym 5766 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 5772 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 5773 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 5778 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 5779 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 5781 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 5784 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 5785 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 5790 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 5791 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 5795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_I1[1]
.sym 5802 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 5803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 5806 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 5807 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 5808 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 5809 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3[3]
.sym 5810 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 5811 CLK$SB_IO_IN_$glb_clk
.sym 5812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 5814 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 5815 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 5816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 5817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 5819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 5820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5838 fft_block.reg_stage.w_c_reg[31]
.sym 5845 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 5847 count[5]
.sym 5848 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 5867 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 5868 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 5870 fft_block.reg_stage.w_c_reg[24]
.sym 5871 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 5872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 5875 fft_block.reg_stage.w_c_reg[27]
.sym 5876 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 5877 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 5878 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 5879 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5881 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[0]
.sym 5882 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 5883 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_I1[1]
.sym 5892 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 5893 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 5894 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 5895 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 5899 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 5900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 5901 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 5906 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 5907 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 5908 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5911 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 5912 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_I1[1]
.sym 5913 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 5914 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 5917 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 5918 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[0]
.sym 5919 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 5920 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5923 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 5924 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 5926 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 5930 fft_block.reg_stage.w_c_reg[24]
.sym 5937 fft_block.reg_stage.w_c_reg[27]
.sym 5941 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 5942 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 5943 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 5944 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 5945 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 5946 CLK$SB_IO_IN_$glb_clk
.sym 5948 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 5949 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 5950 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[1]
.sym 5951 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[0]
.sym 5952 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[1]
.sym 5953 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[0]
.sym 5954 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 5955 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 5974 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 5979 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 5981 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 5984 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5991 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 5993 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 5994 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 5995 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 6019 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 6020 fft_block.reg_stage.w_c_in[7]
.sym 6025 fft_block.reg_stage.w_c_in[0]
.sym 6029 fft_block.reg_stage.w_c_in[3]
.sym 6047 fft_block.reg_stage.w_c_in[3]
.sym 6059 fft_block.reg_stage.w_c_in[0]
.sym 6071 fft_block.reg_stage.w_c_in[7]
.sym 6080 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 6081 CLK$SB_IO_IN_$glb_clk
.sym 6083 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 6084 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 6085 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 6086 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 6087 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 6089 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 6090 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 6107 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 6108 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 6109 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 6111 fft_block.reg_stage.w_c_in[0]
.sym 6115 fft_block.reg_stage.w_c_in[3]
.sym 6116 fft_block.start_calc
.sym 6117 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 6121 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 6137 count[1]
.sym 6140 count[4]
.sym 6149 count[5]
.sym 6151 count[0]
.sym 6154 count[2]
.sym 6158 count[6]
.sym 6159 count[7]
.sym 6163 count[3]
.sym 6168 $nextpnr_ICESTORM_LC_43$O
.sym 6171 count[0]
.sym 6174 count_SB_CARRY_CI_CO[2]
.sym 6177 count[1]
.sym 6178 count[0]
.sym 6180 count_SB_CARRY_CI_CO[3]
.sym 6183 count[2]
.sym 6184 count_SB_CARRY_CI_CO[2]
.sym 6186 count_SB_CARRY_CI_CO[4]
.sym 6188 count[3]
.sym 6190 count_SB_CARRY_CI_CO[3]
.sym 6192 count_SB_CARRY_CI_CO[5]
.sym 6195 count[4]
.sym 6196 count_SB_CARRY_CI_CO[4]
.sym 6198 count_SB_CARRY_CI_CO[6]
.sym 6200 count[5]
.sym 6202 count_SB_CARRY_CI_CO[5]
.sym 6204 count_SB_CARRY_CI_CO[7]
.sym 6207 count[6]
.sym 6208 count_SB_CARRY_CI_CO[6]
.sym 6210 count_SB_CARRY_CI_CO[8]
.sym 6213 count[7]
.sym 6214 count_SB_CARRY_CI_CO[7]
.sym 6216 CLK$SB_IO_IN_$glb_clk
.sym 6219 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 6220 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 6221 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 6222 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 6223 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 6224 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 6225 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 6249 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 6251 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 6266 count_SB_CARRY_CI_CO[8]
.sym 6272 count[9]
.sym 6273 count[10]
.sym 6276 count[13]
.sym 6285 count[14]
.sym 6286 count[0]
.sym 6287 count[8]
.sym 6298 count[11]
.sym 6299 count[12]
.sym 6303 count_SB_CARRY_CI_CO[9]
.sym 6306 count[8]
.sym 6307 count_SB_CARRY_CI_CO[8]
.sym 6309 count_SB_CARRY_CI_CO[10]
.sym 6312 count[9]
.sym 6313 count_SB_CARRY_CI_CO[9]
.sym 6315 count_SB_CARRY_CI_CO[11]
.sym 6318 count[10]
.sym 6319 count_SB_CARRY_CI_CO[10]
.sym 6321 count_SB_CARRY_CI_CO[12]
.sym 6323 count[11]
.sym 6325 count_SB_CARRY_CI_CO[11]
.sym 6327 count_SB_CARRY_CI_CO[13]
.sym 6329 count[12]
.sym 6331 count_SB_CARRY_CI_CO[12]
.sym 6333 count_SB_CARRY_CI_CO[14]
.sym 6336 count[13]
.sym 6337 count_SB_CARRY_CI_CO[13]
.sym 6341 count[14]
.sym 6343 count_SB_CARRY_CI_CO[14]
.sym 6349 count[0]
.sym 6351 CLK$SB_IO_IN_$glb_clk
.sym 6353 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 6356 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 6366 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 6367 fft_block.stage[0]
.sym 6369 fft_block.stage[1]
.sym 6376 fft_block.state_SB_DFFESR_Q_E
.sym 6385 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 6408 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 6409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 6410 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 6413 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 6415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 6417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 6418 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 6419 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 6420 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[14]
.sym 6421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 6425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 6433 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6435 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 6451 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 6452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[14]
.sym 6457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 6459 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 6460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6463 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 6464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 6465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 6466 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 6469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 6470 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 6472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 6482 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 6483 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 6484 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 6486 CLK$SB_IO_IN_$glb_clk
.sym 6487 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 6491 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 6504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 6507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 6508 fft_block.start_calc_SB_DFFE_Q_E
.sym 8349 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 8350 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 8351 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 8352 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 8353 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 8354 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 8355 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 8356 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 8397 fft_block.reg_stage.w_cps_reg[35]
.sym 8404 fft_block.reg_stage.w_c_reg[25]
.sym 8406 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 8408 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 8411 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 8508 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 8509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 8515 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 8516 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 8519 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 8523 fft_block.reg_stage.w_cps_reg[34]
.sym 8528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 8535 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 8536 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 8541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 8543 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 8556 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 8562 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 8563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 8564 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 8580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 8594 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 8624 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 8625 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8626 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 8628 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 8629 CLK$SB_IO_IN_$glb_clk
.sym 8630 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 8633 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 8636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 8642 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 8648 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 8654 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 8658 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 8659 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 8661 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 8674 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 8675 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 8677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 8679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 8684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 8685 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O[1]
.sym 8692 fft_block.start_calc
.sym 8718 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 8723 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 8735 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 8748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O[1]
.sym 8749 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 8750 fft_block.start_calc
.sym 8751 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 8752 CLK$SB_IO_IN_$glb_clk
.sym 8754 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 8755 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 8756 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 8757 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 8758 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 8759 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 8760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 8761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 8766 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 8770 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8774 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 8782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 8783 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 8785 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 8795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 8796 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[1]
.sym 8797 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 8799 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 8800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 8805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 8806 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 8808 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[0]
.sym 8810 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 8811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 8825 fft_block.start_calc
.sym 8828 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 8829 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[1]
.sym 8830 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 8831 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 8835 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 8840 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 8841 fft_block.start_calc
.sym 8849 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 8852 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[0]
.sym 8854 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 8861 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 8867 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 8872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[1]
.sym 8874 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 8875 CLK$SB_IO_IN_$glb_clk
.sym 8877 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 8878 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[0]
.sym 8879 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8880 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[2]
.sym 8881 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[6]
.sym 8882 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[3]
.sym 8883 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[5]
.sym 8884 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[1]
.sym 8885 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 8888 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 8889 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 8891 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 8893 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 8894 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 8895 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 8898 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 8900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 8901 fft_block.reg_stage.w_c_reg[25]
.sym 8902 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 8903 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 8904 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 8906 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 8907 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 8909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 8911 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 8912 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 8918 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_I0[0]
.sym 8920 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 8921 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 8922 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 8923 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 8924 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 8925 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 8926 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8928 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 8935 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[1]
.sym 8936 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 8937 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8938 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 8939 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[0]
.sym 8943 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 8944 fft_block.start_calc
.sym 8945 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 8946 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 8947 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[1]
.sym 8951 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 8952 fft_block.start_calc
.sym 8953 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[1]
.sym 8954 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[0]
.sym 8957 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[1]
.sym 8958 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 8959 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 8960 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 8964 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8965 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 8966 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 8969 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 8970 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 8971 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8975 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 8978 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 8981 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 8982 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_I0[0]
.sym 8983 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 8984 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 8993 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 8994 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 8995 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8997 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 8998 CLK$SB_IO_IN_$glb_clk
.sym 8999 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 9000 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9001 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 9002 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 9003 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 9004 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9005 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 9006 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 9007 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 9012 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 9019 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 9021 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 9024 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 9027 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9028 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 9041 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 9043 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 9044 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 9046 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 9048 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 9050 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 9051 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9052 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 9054 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 9055 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 9056 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 9059 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 9060 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 9061 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 9062 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 9063 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 9064 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 9066 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 9067 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 9068 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 9069 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9070 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 9071 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 9072 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[2]
.sym 9074 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 9075 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 9076 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[2]
.sym 9077 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 9080 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9081 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 9083 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 9086 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 9088 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 9089 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9092 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 9093 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 9094 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 9095 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 9098 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 9100 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 9101 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9104 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 9105 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 9106 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 9107 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 9110 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 9111 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 9112 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 9113 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 9116 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 9117 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 9118 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 9119 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 9120 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 9121 CLK$SB_IO_IN_$glb_clk
.sym 9122 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 9124 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 9125 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 9126 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[3]
.sym 9127 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 9128 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 9129 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 9130 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 9138 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 9142 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 9149 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 9151 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 9153 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 9157 fft_block.reg_stage.w_input_regs[55]
.sym 9158 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 9164 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9167 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 9169 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 9172 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 9173 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 9175 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 9176 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 9177 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 9178 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 9179 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 9180 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 9181 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9182 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 9183 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 9184 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 9185 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 9186 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 9187 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9188 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 9190 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 9192 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 9193 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9197 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9198 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 9199 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9200 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 9203 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 9204 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 9205 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 9206 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 9209 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 9210 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 9211 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 9212 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 9215 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9216 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 9217 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9218 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 9221 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 9222 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 9223 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 9224 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 9228 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 9230 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 9234 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 9236 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 9240 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 9241 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 9242 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 9243 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 9244 CLK$SB_IO_IN_$glb_clk
.sym 9246 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 9247 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9248 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 9249 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9250 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9251 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9252 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 9253 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 9254 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9255 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 9256 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 9257 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 9258 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 9259 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 9261 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 9263 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 9266 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 9268 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 9270 fft_block.reg_stage.w_input_regs[53]
.sym 9273 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 9274 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 9275 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 9276 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 9278 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 9279 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 9288 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9290 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9291 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 9292 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 9293 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 9294 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 9295 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 9296 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 9297 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 9298 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 9300 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 9301 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 9302 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 9305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 9308 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 9310 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 9311 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 9314 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 9321 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 9322 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 9323 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 9326 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 9327 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 9328 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 9332 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 9333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9334 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 9338 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 9339 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 9340 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 9344 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 9345 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 9347 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 9350 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9351 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 9353 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 9356 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 9357 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 9358 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 9362 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 9363 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 9364 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 9366 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 9367 CLK$SB_IO_IN_$glb_clk
.sym 9369 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9370 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 9371 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 9372 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 9373 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 9375 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 9376 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 9380 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 9381 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 9382 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 9388 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 9391 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 9393 fft_block.reg_stage.w_c_reg[25]
.sym 9395 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 9396 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 9397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9398 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 9399 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 9400 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 9402 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 9403 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 9404 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 9410 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 9413 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 9419 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 9429 fft_block.reg_stage.w_input_regs[55]
.sym 9430 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9434 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9435 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 9437 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 9440 fft_block.reg_stage.w_input_regs[54]
.sym 9445 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 9450 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 9455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9456 fft_block.reg_stage.w_input_regs[55]
.sym 9458 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 9461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 9462 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9463 fft_block.reg_stage.w_input_regs[55]
.sym 9468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 9470 fft_block.reg_stage.w_input_regs[54]
.sym 9480 fft_block.reg_stage.w_input_regs[54]
.sym 9481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 9482 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9489 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 9490 CLK$SB_IO_IN_$glb_clk
.sym 9491 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 9492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 9493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 9494 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9495 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9496 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 9497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 9498 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 9504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[14]
.sym 9507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 9508 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 9515 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 9516 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 9517 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 9518 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 9519 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 9520 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 9521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 9522 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 9525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 9526 fft_block.reg_stage.w_input_regs[54]
.sym 9527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[3]
.sym 9534 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 9535 fft_block.start_calc
.sym 9540 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 9551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 9556 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 9591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 9597 fft_block.start_calc
.sym 9598 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 9603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 9612 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 9613 CLK$SB_IO_IN_$glb_clk
.sym 9615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 9618 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 9619 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 9620 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 9621 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9622 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9628 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 9634 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 9636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 9637 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 9641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 9644 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 9646 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 9647 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 9656 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 9657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[14]
.sym 9658 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2_SB_LUT4_I2_O[0]
.sym 9660 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 9661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 9664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 9665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 9668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_2_O[3]
.sym 9676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 9678 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 9680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 9684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 9695 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[14]
.sym 9703 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 9713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 9714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 9715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 9716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 9719 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_2_O[3]
.sym 9720 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 9721 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 9722 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 9728 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 9731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 9735 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2_SB_LUT4_I2_O[0]
.sym 9736 CLK$SB_IO_IN_$glb_clk
.sym 9738 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 9739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 9740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 9741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9742 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9751 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 9756 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 9767 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 9768 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 9772 fft_block.reg_stage.w_input_regs[38]
.sym 9779 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 9781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 9782 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 9785 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 9787 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 9788 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 9790 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 9792 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 9793 fft_block.reg_stage.w_input_regs[39]
.sym 9794 fft_block.reg_stage.w_input_regs[36]
.sym 9795 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 9797 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[3]
.sym 9801 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 9802 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9809 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 9812 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 9819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 9826 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 9830 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 9831 fft_block.reg_stage.w_input_regs[36]
.sym 9832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 9842 fft_block.reg_stage.w_input_regs[39]
.sym 9843 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 9844 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9848 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 9854 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 9855 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 9856 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 9857 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 9858 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[3]
.sym 9859 CLK$SB_IO_IN_$glb_clk
.sym 9861 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 9862 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 9863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[14]
.sym 9864 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 9865 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 9866 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 9867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 9868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 9878 fft_block.reg_stage.w_input_regs[35]
.sym 9879 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 9883 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 9884 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 9885 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 9887 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 9888 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 9889 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9890 fft_block.reg_stage.w_c_reg[25]
.sym 9902 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 9904 fft_block.reg_stage.w_input_regs[36]
.sym 9905 fft_block.reg_stage.w_input_regs[39]
.sym 9906 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 9908 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 9909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9910 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 9912 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 9913 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9915 fft_block.reg_stage.w_input_regs[37]
.sym 9916 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 9920 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9922 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 9929 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 9931 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9932 fft_block.reg_stage.w_input_regs[38]
.sym 9935 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9936 fft_block.reg_stage.w_input_regs[39]
.sym 9937 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 9947 fft_block.reg_stage.w_input_regs[37]
.sym 9948 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 9949 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9954 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 9955 fft_block.reg_stage.w_input_regs[38]
.sym 9956 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9960 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 9961 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 9965 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9966 fft_block.reg_stage.w_input_regs[36]
.sym 9967 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 9971 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 9973 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9974 fft_block.reg_stage.w_input_regs[38]
.sym 9981 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 9982 CLK$SB_IO_IN_$glb_clk
.sym 9983 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 9985 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 9986 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[14]
.sym 9987 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 9988 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 9989 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9990 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 9991 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 9996 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 9998 fft_block.reg_stage.w_input_regs[36]
.sym 9999 fft_block.reg_stage.w_input_regs[39]
.sym 10002 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 10003 fft_block.reg_stage.w_input_regs[37]
.sym 10005 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 10009 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 10013 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2[10]
.sym 10014 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 10016 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 10026 fft_block.start_calc
.sym 10027 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 10031 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[0]
.sym 10032 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[1]
.sym 10034 fft_block.start_calc
.sym 10043 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 10046 fft_block.reg_stage.w_c_reg[31]
.sym 10050 fft_block.reg_stage.w_c_reg[25]
.sym 10051 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 10058 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 10059 fft_block.start_calc
.sym 10072 fft_block.reg_stage.w_c_reg[25]
.sym 10090 fft_block.reg_stage.w_c_reg[31]
.sym 10094 fft_block.start_calc
.sym 10095 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[1]
.sym 10096 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[0]
.sym 10097 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 10101 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[0]
.sym 10103 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 10104 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 10105 CLK$SB_IO_IN_$glb_clk
.sym 10107 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 10108 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 10109 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 10110 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 10112 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3[2]
.sym 10119 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 10120 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 10124 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 10129 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 10132 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 10135 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 10136 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 10142 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 10148 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 10150 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 10155 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 10159 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 10166 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 10168 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 10173 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 10177 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 10179 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 10180 $nextpnr_ICESTORM_LC_25$O
.sym 10183 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 10186 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 10188 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 10190 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 10192 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 10195 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 10196 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 10198 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 10200 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 10202 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 10205 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 10208 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 10218 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 10219 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 10226 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 10227 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 10228 CLK$SB_IO_IN_$glb_clk
.sym 10229 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 10232 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2[10]
.sym 10233 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 10234 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 10235 fft_block.reg_stage.w_c_reg[23]
.sym 10236 fft_block.reg_stage.w_c_reg[19]
.sym 10237 fft_block.reg_stage.w_c_reg[16]
.sym 10239 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 10249 fft_block.reg_stage.w_c_in[0]
.sym 10253 fft_block.reg_stage.w_c_in[3]
.sym 10255 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 10257 fft_block.stage[0]
.sym 10258 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 10260 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 10263 fft_block.reg_stage.w_c_reg[17]
.sym 10271 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 10272 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 10273 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 10274 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 10275 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 10278 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 10279 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 10280 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 10281 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 10282 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 10283 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 10285 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 10286 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 10288 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 10289 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[1]
.sym 10290 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[0]
.sym 10295 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 10301 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 10302 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 10304 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 10305 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 10306 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 10307 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 10310 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 10311 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 10312 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 10316 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 10317 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 10318 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 10319 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 10322 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 10323 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 10324 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 10325 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 10328 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 10329 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 10330 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 10331 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 10334 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 10335 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[1]
.sym 10336 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[0]
.sym 10337 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 10340 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 10341 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 10342 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 10343 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 10346 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 10348 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 10349 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 10353 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 10356 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 10357 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 10358 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 10359 insert_data
.sym 10360 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 10361 fft_block.counter_N[1]
.sym 10366 addr_count[2]
.sym 10369 fft_block.counter_N[0]
.sym 10370 fft_block.reg_stage.w_c_in[7]
.sym 10371 fft_block.counter_N[1]
.sym 10372 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 10377 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 10379 fft_block.reg_stage.w_c_in[0]
.sym 10381 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 10383 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 10385 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 10386 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 10395 count[1]
.sym 10396 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 10397 count[5]
.sym 10398 count[4]
.sym 10399 fft_block.reg_stage.w_c_reg[23]
.sym 10400 fft_block.reg_stage.w_c_reg[19]
.sym 10401 fft_block.reg_stage.w_c_reg[16]
.sym 10404 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 10405 count[3]
.sym 10407 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 10408 count[6]
.sym 10409 count[7]
.sym 10412 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 10417 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 10423 fft_block.reg_stage.w_c_reg[17]
.sym 10424 insert_data
.sym 10425 count[0]
.sym 10428 fft_block.reg_stage.w_c_reg[23]
.sym 10433 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 10434 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 10435 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 10436 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 10439 count[3]
.sym 10440 count[1]
.sym 10441 count[0]
.sym 10442 insert_data
.sym 10445 fft_block.reg_stage.w_c_reg[16]
.sym 10453 fft_block.reg_stage.w_c_reg[17]
.sym 10463 fft_block.reg_stage.w_c_reg[19]
.sym 10469 count[5]
.sym 10470 count[4]
.sym 10471 count[6]
.sym 10472 count[7]
.sym 10473 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 10474 CLK$SB_IO_IN_$glb_clk
.sym 10477 fft_block.stage[0]
.sym 10481 fft_block.stage[1]
.sym 10489 insert_data
.sym 10499 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 10502 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 10505 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 10506 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 10508 insert_data
.sym 10518 count[9]
.sym 10519 count[10]
.sym 10520 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 10521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 10523 count[14]
.sym 10524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 10525 count[8]
.sym 10528 count[11]
.sym 10529 count[12]
.sym 10530 count[13]
.sym 10532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 10536 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 10539 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 10541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 10543 count[2]
.sym 10544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 10545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 10547 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 10556 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 10557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 10558 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 10559 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 10562 count[13]
.sym 10563 count[12]
.sym 10564 count[14]
.sym 10565 count[2]
.sym 10568 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 10569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 10571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 10574 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 10576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 10577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 10580 count[9]
.sym 10581 count[11]
.sym 10582 count[8]
.sym 10583 count[10]
.sym 10586 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 10588 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 10589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 10593 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 10594 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 10595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 10596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 10597 CLK$SB_IO_IN_$glb_clk
.sym 10601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 10602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[14]
.sym 10630 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 10631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 10643 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 10645 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 10647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 10649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 10651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 10660 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 10667 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 10674 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 10691 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 10692 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 10693 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 10694 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 10719 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 10720 CLK$SB_IO_IN_$glb_clk
.sym 10721 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 10724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 10744 fft_block.start_calc
.sym 10771 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 10790 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 10814 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 10842 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 10843 CLK$SB_IO_IN_$glb_clk
.sym 12298 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 12299 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 12301 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12302 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12303 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 12304 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 12314 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 12319 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 12321 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 12426 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[6]
.sym 12427 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[4]
.sym 12428 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12429 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 12430 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 12431 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[14]
.sym 12432 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 12433 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 12439 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 12445 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 12447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 12468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 12471 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 12483 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 12486 fft_block.start_calc
.sym 12487 fft_block.reg_stage.w_c_reg[25]
.sym 12491 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 12492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[4]
.sym 12505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 12506 fft_block.reg_stage.w_cps_reg[35]
.sym 12507 fft_block.reg_stage.w_cps_reg[31]
.sym 12509 fft_block.reg_stage.w_cps_reg[34]
.sym 12514 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 12515 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 12516 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 12518 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 12519 fft_block.reg_stage.w_c_reg[25]
.sym 12520 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 12522 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 12527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 12529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 12530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 12536 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 12538 fft_block.reg_stage.w_c_reg[25]
.sym 12539 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 12543 fft_block.reg_stage.w_cps_reg[31]
.sym 12544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 12545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 12548 fft_block.reg_stage.w_cps_reg[31]
.sym 12549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 12550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 12554 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 12555 fft_block.reg_stage.w_cps_reg[34]
.sym 12557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 12560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 12562 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 12563 fft_block.reg_stage.w_cps_reg[35]
.sym 12566 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 12568 fft_block.reg_stage.w_cps_reg[35]
.sym 12569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 12572 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 12574 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 12575 fft_block.reg_stage.w_cps_reg[35]
.sym 12579 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 12580 fft_block.reg_stage.w_cps_reg[35]
.sym 12581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 12582 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 12583 CLK$SB_IO_IN_$glb_clk
.sym 12585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 12586 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 12587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 12588 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 12589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 12590 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 12591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 12592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[14]
.sym 12597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 12599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 12602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 12603 fft_block.reg_stage.w_cps_reg[31]
.sym 12605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 12606 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 12609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 12614 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 12616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 12620 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 12630 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 12636 fft_block.reg_stage.w_cps_reg[27]
.sym 12637 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 12641 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 12644 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 12647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12651 fft_block.start_calc
.sym 12653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 12659 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 12666 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 12667 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 12684 fft_block.reg_stage.w_cps_reg[27]
.sym 12702 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 12704 fft_block.start_calc
.sym 12705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 12706 CLK$SB_IO_IN_$glb_clk
.sym 12707 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 12708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[4]
.sym 12710 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[0]
.sym 12711 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12712 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 12713 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12714 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[1]
.sym 12715 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[5]
.sym 12722 fft_block.reg_stage.w_cps_reg[27]
.sym 12728 fft_block.reg_stage.w_cps_reg[35]
.sym 12742 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[4]
.sym 12743 fft_block.start_calc
.sym 12756 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 12758 fft_block.reg_stage.w_cms_reg[27]
.sym 12762 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 12767 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 12795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 12815 fft_block.reg_stage.w_cms_reg[27]
.sym 12828 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 12829 CLK$SB_IO_IN_$glb_clk
.sym 12830 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 12831 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[1]
.sym 12832 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 12833 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[2]
.sym 12834 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[2]
.sym 12835 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 12836 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 12837 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[1]
.sym 12838 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 12843 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 12844 fft_block.reg_stage.w_cms_reg[27]
.sym 12847 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 12848 fft_block.reg_stage.w_cms_in[7]
.sym 12852 fft_block.reg_stage.w_c_reg[25]
.sym 12857 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 12859 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 12862 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 12865 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 12866 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 12872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 12873 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[0]
.sym 12874 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 12875 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[2]
.sym 12876 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 12877 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[3]
.sym 12878 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[5]
.sym 12879 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[1]
.sym 12881 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[3]
.sym 12883 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[4]
.sym 12884 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 12885 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[0]
.sym 12886 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[2]
.sym 12887 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[1]
.sym 12888 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 12891 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 12893 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[5]
.sym 12894 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 12895 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 12899 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 12902 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[4]
.sym 12903 fft_block.start_calc
.sym 12905 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 12906 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[2]
.sym 12907 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[3]
.sym 12908 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[3]
.sym 12911 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 12913 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 12917 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 12918 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[4]
.sym 12919 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[4]
.sym 12920 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 12925 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[5]
.sym 12926 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[5]
.sym 12929 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 12930 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[2]
.sym 12932 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[2]
.sym 12936 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 12941 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[1]
.sym 12942 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[0]
.sym 12943 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[0]
.sym 12944 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[1]
.sym 12948 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 12950 fft_block.start_calc
.sym 12951 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 12952 CLK$SB_IO_IN_$glb_clk
.sym 12954 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 12955 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12956 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12957 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 12958 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 12959 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[5]
.sym 12960 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 12961 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[6]
.sym 12967 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 12968 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 12970 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 12976 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 12978 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 12980 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 12983 fft_block.start_calc
.sym 12984 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 12987 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 12988 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 12995 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 13002 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 13003 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 13005 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 13006 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13012 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 13013 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 13016 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 13021 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 13022 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 13025 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 13031 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 13035 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 13041 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 13042 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13043 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 13046 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 13055 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 13058 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 13067 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 13071 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 13074 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 13075 CLK$SB_IO_IN_$glb_clk
.sym 13077 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 13078 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13079 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 13080 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13081 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 13082 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 13083 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 13084 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 13088 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 13091 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 13096 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 13098 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 13101 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 13102 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 13104 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 13105 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 13107 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 13108 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 13109 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 13110 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 13119 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 13121 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[3]
.sym 13129 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 13131 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 13136 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 13143 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 13144 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 13147 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13148 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 13153 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 13154 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[3]
.sym 13158 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 13164 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 13171 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 13176 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 13182 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13190 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 13196 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 13197 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 13198 CLK$SB_IO_IN_$glb_clk
.sym 13200 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 13201 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 13202 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 13203 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 13204 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 13205 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 13206 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13207 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 13212 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 13214 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 13215 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 13216 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 13217 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 13219 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 13223 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 13228 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 13229 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 13235 fft_block.start_calc
.sym 13244 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13245 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13252 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 13254 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 13255 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 13261 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 13265 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 13270 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 13273 $nextpnr_ICESTORM_LC_35$O
.sym 13276 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13279 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 13282 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13283 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13285 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 13288 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 13289 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 13291 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 13293 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 13295 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 13297 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 13300 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 13301 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 13303 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 13306 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 13307 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 13309 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 13311 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 13313 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 13315 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 13317 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 13319 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 13323 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 13324 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13325 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13326 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 13327 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 13330 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 13333 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 13338 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 13339 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 13340 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 13343 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 13347 fft_block.reg_stage.w_input_regs[50]
.sym 13350 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 13354 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 13355 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 13356 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 13358 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13359 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 13364 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 13365 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 13366 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 13367 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[3]
.sym 13371 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 13372 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 13373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13374 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 13375 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13376 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 13379 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 13382 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 13383 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 13388 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 13389 fft_block.reg_stage.w_input_regs[53]
.sym 13390 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 13391 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13393 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13395 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 13397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 13398 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 13399 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13400 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 13404 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 13405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 13410 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 13411 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13412 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[3]
.sym 13415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 13417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 13418 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 13422 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 13423 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 13428 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13429 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 13430 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 13433 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13435 fft_block.reg_stage.w_input_regs[53]
.sym 13436 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 13441 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 13443 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 13444 CLK$SB_IO_IN_$glb_clk
.sym 13446 fft_block.reg_stage.w_input_regs[48]
.sym 13447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 13449 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13450 fft_block.reg_stage.w_input_regs[51]
.sym 13451 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13452 fft_block.reg_stage.w_input_regs[50]
.sym 13453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 13460 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[3]
.sym 13461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 13468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 13469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13470 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 13472 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 13474 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 13475 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 13476 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 13479 fft_block.start_calc
.sym 13489 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 13491 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 13492 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 13493 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 13496 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 13497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 13498 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 13499 fft_block.reg_stage.w_input_regs[53]
.sym 13501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 13502 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 13505 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 13506 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 13507 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 13509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 13510 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 13511 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 13512 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 13514 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13515 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 13518 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13521 fft_block.reg_stage.w_input_regs[53]
.sym 13522 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 13526 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 13527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 13528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 13529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 13533 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 13534 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 13535 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 13538 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 13539 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 13540 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 13541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 13544 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 13545 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 13546 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 13547 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 13556 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 13557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 13558 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13559 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 13563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 13566 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 13567 CLK$SB_IO_IN_$glb_clk
.sym 13569 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 13570 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 13571 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13572 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 13573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 13574 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 13575 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 13576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 13581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 13582 fft_block.reg_stage.w_input_regs[50]
.sym 13585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 13588 fft_block.reg_stage.w_input_regs[52]
.sym 13589 fft_block.reg_stage.w_input_regs[55]
.sym 13590 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 13592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 13593 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 13594 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 13596 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 13598 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 13599 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 13600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 13604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 13611 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 13612 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 13614 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 13619 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 13620 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 13621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 13624 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 13628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 13629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 13630 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 13633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 13635 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 13637 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 13638 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 13641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 13645 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 13652 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 13655 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 13656 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 13657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 13658 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 13662 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 13663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 13668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 13669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 13673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 13675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 13679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 13681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 13689 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 13690 CLK$SB_IO_IN_$glb_clk
.sym 13693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 13694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 13695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 13696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 13697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 13698 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 13699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 13703 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 13707 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 13714 fft_block.reg_stage.w_input_regs[53]
.sym 13718 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 13723 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 13725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 13727 fft_block.w_fft_in[0]
.sym 13733 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 13735 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 13736 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 13738 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 13739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 13746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 13750 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 13751 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 13752 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 13753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 13754 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 13755 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 13758 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 13759 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 13760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 13761 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 13764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 13766 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13767 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 13768 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 13772 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 13773 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 13774 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 13778 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 13780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 13784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 13785 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 13786 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13790 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 13792 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 13796 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 13798 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 13799 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 13802 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13803 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 13804 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 13808 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 13809 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 13810 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 13812 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 13813 CLK$SB_IO_IN_$glb_clk
.sym 13814 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 13815 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 13816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13818 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 13819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13821 fft_block.reg_stage.w_input_regs[96]
.sym 13822 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 13831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 13832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 13835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13846 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 13849 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 13850 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13856 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 13859 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 13863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 13864 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13865 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13866 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 13867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 13868 fft_block.reg_stage.w_input_regs[37]
.sym 13869 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 13870 fft_block.reg_stage.w_input_regs[35]
.sym 13872 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 13875 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 13877 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13881 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13885 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 13886 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 13889 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13890 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 13892 fft_block.reg_stage.w_input_regs[35]
.sym 13895 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 13896 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 13897 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 13898 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13902 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13903 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 13904 fft_block.reg_stage.w_input_regs[37]
.sym 13907 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 13910 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 13914 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 13915 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 13916 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13919 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 13921 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13922 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 13925 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13927 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 13928 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 13931 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 13933 fft_block.reg_stage.w_input_regs[35]
.sym 13934 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13935 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 13936 CLK$SB_IO_IN_$glb_clk
.sym 13939 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 13940 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 13941 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 13942 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 13943 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 13944 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 13945 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 13950 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 13953 fft_block.reg_stage.w_input_regs[54]
.sym 13954 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 13956 fft_block.reg_stage.w_input_regs[37]
.sym 13960 fft_block.reg_stage.w_input_regs[33]
.sym 13962 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13963 fft_block.start_calc
.sym 13966 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 13971 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 13979 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 13981 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 13984 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 13986 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 13988 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 13995 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 14000 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 14003 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 14005 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 14006 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 14007 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 14009 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 14013 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 14014 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 14015 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 14018 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 14020 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 14021 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 14024 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 14025 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 14026 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 14030 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 14031 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 14032 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 14036 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 14037 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 14038 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 14042 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 14043 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 14044 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 14048 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 14049 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 14051 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 14054 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 14055 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 14056 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 14058 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 14059 CLK$SB_IO_IN_$glb_clk
.sym 14061 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 14062 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14063 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14064 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14065 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 14066 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 14067 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 14068 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 14078 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 14079 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 14081 fft_block.reg_stage.w_input_regs[103]
.sym 14082 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 14084 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 14087 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 14090 fft_block.fill_regs_SB_DFFE_Q_D
.sym 14091 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 14095 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 14103 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 14104 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[14]
.sym 14105 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 14106 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 14108 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 14110 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 14112 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[14]
.sym 14113 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 14117 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 14120 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 14123 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14125 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 14128 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14131 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 14141 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 14142 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 14143 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14147 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 14148 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 14149 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 14150 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 14154 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[14]
.sym 14155 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[14]
.sym 14159 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 14160 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14162 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 14165 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 14167 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14168 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 14171 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 14172 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 14174 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 14177 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14178 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 14179 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 14181 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 14182 CLK$SB_IO_IN_$glb_clk
.sym 14183 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 14186 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3[2]
.sym 14187 fft_block.reg_stage.w_index_out[2]
.sym 14188 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0[0]
.sym 14189 fft_block.reg_stage.w_index_out[1]
.sym 14190 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 14191 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 14200 fft_block.reg_stage.w_c_reg[17]
.sym 14202 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 14204 fft_block.reg_stage.w_input_regs[38]
.sym 14206 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 14209 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[14]
.sym 14216 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 14217 fft_block.counter_N_SB_DFFESR_Q_E
.sym 14219 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 14226 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2[10]
.sym 14227 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3[0]
.sym 14229 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 14234 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 14235 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3[0]
.sym 14237 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 14241 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 14243 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 14245 $PACKER_VCC_NET
.sym 14248 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 14251 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 14255 fft_block.stage[1]
.sym 14256 fft_block.stage[0]
.sym 14258 fft_block.stage[0]
.sym 14259 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2[10]
.sym 14260 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 14261 fft_block.stage[1]
.sym 14264 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 14265 $PACKER_VCC_NET
.sym 14267 fft_block.stage[0]
.sym 14272 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 14273 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 14276 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3[0]
.sym 14277 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 14278 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 14279 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 14288 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 14289 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 14290 fft_block.stage[1]
.sym 14291 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3[0]
.sym 14309 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0[1]
.sym 14310 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 14311 $PACKER_VCC_NET
.sym 14312 fft_block.counter_N[0]
.sym 14313 fft_block.counter_N[1]
.sym 14314 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 14321 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3[0]
.sym 14322 fft_block.reg_stage.w_index_out[2]
.sym 14324 fft_block.reg_stage.w_c_in[0]
.sym 14332 insert_data
.sym 14334 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 14335 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O[2]
.sym 14337 fft_block.reg_stage.w_index_out[1]
.sym 14339 fft_block.counter_N[2]
.sym 14341 fft_block.stage[1]
.sym 14350 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 14352 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[1]
.sym 14353 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[0]
.sym 14354 fft_block.reg_stage.w_c_in[7]
.sym 14355 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 14363 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 14366 fft_block.stage[0]
.sym 14368 $PACKER_VCC_NET
.sym 14369 fft_block.start_calc
.sym 14370 fft_block.reg_stage.w_c_in[3]
.sym 14376 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 14378 fft_block.reg_stage.w_c_in[0]
.sym 14380 $nextpnr_ICESTORM_LC_44$O
.sym 14382 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 14386 $nextpnr_ICESTORM_LC_45$I3
.sym 14388 $PACKER_VCC_NET
.sym 14389 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 14396 $nextpnr_ICESTORM_LC_45$I3
.sym 14399 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[0]
.sym 14400 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 14401 fft_block.start_calc
.sym 14402 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[1]
.sym 14405 fft_block.stage[0]
.sym 14412 fft_block.reg_stage.w_c_in[7]
.sym 14419 fft_block.reg_stage.w_c_in[3]
.sym 14423 fft_block.reg_stage.w_c_in[0]
.sym 14427 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 14428 CLK$SB_IO_IN_$glb_clk
.sym 14432 fft_block.counter_N[2]
.sym 14434 fft_block.counter_N_SB_DFFESR_Q_E
.sym 14435 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 14439 fft_block.counter_N[0]
.sym 14443 fft_block.counter_N[1]
.sym 14446 insert_data
.sym 14448 addr_count[0]
.sym 14455 fft_block.start_calc
.sym 14456 fft_block.reg_stage.w_c_in[3]
.sym 14458 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 14461 fft_block.stage[0]
.sym 14471 fft_block.start_calc
.sym 14472 fft_block.stage[0]
.sym 14476 fft_block.stage[1]
.sym 14480 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 14484 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 14487 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 14488 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 14491 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 14495 fft_block.start_calc
.sym 14497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 14500 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 14501 insert_data
.sym 14504 fft_block.start_calc
.sym 14507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 14523 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 14525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 14529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 14531 fft_block.start_calc
.sym 14534 fft_block.stage[0]
.sym 14536 fft_block.stage[1]
.sym 14540 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 14542 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 14543 insert_data
.sym 14547 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 14551 CLK$SB_IO_IN_$glb_clk
.sym 14553 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O[2]
.sym 14554 fft_block.start_calc_SB_DFFE_Q_E
.sym 14555 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O[0]
.sym 14556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 14557 fft_block.state[1]
.sym 14558 fft_block.fill_regs_SB_DFFE_Q_E
.sym 14559 fft_block.state_SB_DFFESR_Q_E
.sym 14560 fft_block.state[0]
.sym 14565 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 14576 fft_block.counter_N[2]
.sym 14577 fft_block.fill_regs_SB_DFFE_Q_D
.sym 14581 fft_block.start_calc
.sym 14596 fft_block.sel_in_SB_DFFE_Q_E
.sym 14602 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 14609 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 14614 fft_block.stage_SB_DFFESR_Q_R
.sym 14635 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 14660 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 14673 fft_block.sel_in_SB_DFFE_Q_E
.sym 14674 CLK$SB_IO_IN_$glb_clk
.sym 14675 fft_block.stage_SB_DFFESR_Q_R
.sym 14676 fft_block.start_calc
.sym 14680 fft_block.stage_SB_DFFESR_Q_R
.sym 14682 fft_block.fill_regs_SB_DFFE_Q_D
.sym 14690 fft_block.sel_in_SB_DFFE_Q_E
.sym 14692 fft_block.stage[0]
.sym 14693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O[1]
.sym 14719 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 14727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 14736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 14737 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 14744 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 14765 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 14769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 14770 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 14771 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 14796 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 14797 CLK$SB_IO_IN_$glb_clk
.sym 14803 fft_block.fill_regs
.sym 14815 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 14842 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 14851 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 14887 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 14919 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 14920 CLK$SB_IO_IN_$glb_clk
.sym 16390 fft_block.start_calc
.sym 16417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 16419 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 16421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 16427 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16429 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 16434 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16437 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16440 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 16442 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 16444 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16445 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 16446 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 16447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 16448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 16450 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 16451 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 16452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 16458 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 16459 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 16470 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 16471 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16474 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 16475 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 16477 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 16482 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 16483 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16486 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 16487 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16489 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 16492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 16493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 16494 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16496 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 16497 CLK$SB_IO_IN_$glb_clk
.sym 16498 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 16504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16508 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16509 fft_block.reg_stage.w_cps_reg[31]
.sym 16510 fft_block.reg_stage.w_cps_reg[34]
.sym 16541 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 16557 fft_block.reg_stage.w_cps_in[0]
.sym 16558 fft_block.reg_stage.w_cps_in[4]
.sym 16559 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[14]
.sym 16560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 16563 fft_block.reg_stage.w_cps_in[8]
.sym 16565 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 16566 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[6]
.sym 16569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2_SB_LUT4_I2_O[0]
.sym 16581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 16582 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 16583 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 16584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 16586 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 16587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 16588 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 16589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[4]
.sym 16590 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 16592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 16593 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 16594 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[6]
.sym 16597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 16602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 16605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16606 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 16611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 16613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[6]
.sym 16614 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 16616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16620 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 16622 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[4]
.sym 16625 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16626 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 16627 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[4]
.sym 16632 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 16633 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16634 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 16637 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 16638 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16640 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 16643 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 16644 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 16645 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 16646 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 16649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 16650 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 16651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 16655 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 16657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16658 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 16659 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 16660 CLK$SB_IO_IN_$glb_clk
.sym 16661 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 16663 fft_block.reg_stage.w_cps_reg[27]
.sym 16665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16669 fft_block.reg_stage.w_cps_reg[35]
.sym 16676 fft_block.reg_stage.w_cps_in[7]
.sym 16679 fft_block.start_calc
.sym 16682 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 16684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 16688 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 16705 fft_block.reg_stage.w_c_reg[25]
.sym 16707 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 16709 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 16710 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[14]
.sym 16716 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[14]
.sym 16721 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 16726 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 16728 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 16730 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 16731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 16732 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 16733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 16734 fft_block.reg_stage.w_cps_reg[35]
.sym 16739 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 16742 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 16743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 16745 fft_block.reg_stage.w_c_reg[25]
.sym 16749 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 16750 fft_block.reg_stage.w_cps_reg[35]
.sym 16751 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 16755 fft_block.reg_stage.w_c_reg[25]
.sym 16756 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 16757 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 16761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[14]
.sym 16762 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[14]
.sym 16767 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 16768 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 16769 fft_block.reg_stage.w_c_reg[25]
.sym 16772 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 16773 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 16774 fft_block.reg_stage.w_cps_reg[35]
.sym 16779 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 16780 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 16781 fft_block.reg_stage.w_cps_reg[35]
.sym 16782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 16783 CLK$SB_IO_IN_$glb_clk
.sym 16785 fft_block.reg_stage.w_cps_in[4]
.sym 16786 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[3]
.sym 16788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[2]
.sym 16789 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[6]
.sym 16804 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 16808 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 16811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 16816 fft_block.reg_stage.w_cps_in[8]
.sym 16819 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 16827 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 16828 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[4]
.sym 16829 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 16834 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[1]
.sym 16836 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[2]
.sym 16837 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16838 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 16839 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 16842 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 16844 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2_SB_LUT4_I2_O[0]
.sym 16846 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 16861 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[4]
.sym 16872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 16877 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[1]
.sym 16878 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 16879 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 16880 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 16885 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 16889 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 16891 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[2]
.sym 16892 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16896 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[1]
.sym 16903 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 16905 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2_SB_LUT4_I2_O[0]
.sym 16906 CLK$SB_IO_IN_$glb_clk
.sym 16908 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 16909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 16910 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 16911 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 16912 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 16913 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 16914 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 16915 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 16924 fft_block.reg_stage.w_c_reg[25]
.sym 16925 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 16931 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2_SB_LUT4_I2_O[0]
.sym 16950 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 16951 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 16952 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16955 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[1]
.sym 16959 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[0]
.sym 16960 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 16962 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 16965 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[1]
.sym 16966 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[1]
.sym 16968 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[2]
.sym 16972 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[1]
.sym 16974 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[0]
.sym 16975 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[2]
.sym 16976 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 16977 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 16978 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[3]
.sym 16979 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[5]
.sym 16982 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[1]
.sym 16983 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 16984 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 16985 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 16989 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[3]
.sym 16995 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[2]
.sym 16996 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 16997 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17000 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[2]
.sym 17007 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 17009 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 17012 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[1]
.sym 17018 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[0]
.sym 17019 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[1]
.sym 17020 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[1]
.sym 17021 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[0]
.sym 17024 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[5]
.sym 17028 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 17029 CLK$SB_IO_IN_$glb_clk
.sym 17030 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 17032 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[1]
.sym 17033 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 17035 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[3]
.sym 17036 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[4]
.sym 17037 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[5]
.sym 17038 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[6]
.sym 17044 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 17049 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 17055 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 17057 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[14]
.sym 17060 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 17061 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 17062 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 17063 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 17065 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 17074 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17076 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[6]
.sym 17077 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[5]
.sym 17078 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 17079 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[6]
.sym 17081 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[0]
.sym 17082 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 17084 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 17085 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 17086 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[5]
.sym 17087 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 17089 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17090 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 17099 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 17102 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 17107 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[0]
.sym 17112 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17113 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 17114 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 17117 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 17118 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17119 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 17123 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[6]
.sym 17124 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[6]
.sym 17125 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 17126 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 17131 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[6]
.sym 17136 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 17142 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[5]
.sym 17144 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[5]
.sym 17147 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 17151 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 17152 CLK$SB_IO_IN_$glb_clk
.sym 17154 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 17155 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 17156 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 17157 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 17158 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 17159 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 17160 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 17161 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 17166 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 17171 fft_block.start_calc
.sym 17173 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 17174 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[4]
.sym 17178 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 17181 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 17183 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 17184 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 17186 $PACKER_VCC_NET
.sym 17187 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 17189 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 17198 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 17199 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 17200 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 17203 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 17204 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17205 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17206 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 17208 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 17209 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17210 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 17211 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 17212 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17213 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17214 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17215 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 17221 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 17222 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 17225 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 17226 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 17228 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 17230 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 17231 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17234 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 17235 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 17236 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17240 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 17242 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17243 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 17246 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17248 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 17249 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 17252 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 17253 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 17255 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17258 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 17260 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17261 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 17264 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17265 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 17266 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 17270 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17271 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 17272 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 17274 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 17275 CLK$SB_IO_IN_$glb_clk
.sym 17276 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 17277 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 17278 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 17279 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 17280 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17281 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 17282 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 17283 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 17284 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 17289 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 17291 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 17292 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 17294 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 17297 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 17298 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 17303 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 17304 fft_block.w_fft_in[2]
.sym 17312 fft_block.reg_stage.w_cps_in[8]
.sym 17319 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17320 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 17326 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 17327 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 17329 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 17330 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 17335 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 17342 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 17344 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 17349 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 17353 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 17359 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 17363 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 17370 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 17378 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 17383 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 17388 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17389 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 17390 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 17393 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 17397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 17398 CLK$SB_IO_IN_$glb_clk
.sym 17399 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 17400 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 17401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 17402 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 17403 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 17404 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 17405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[14]
.sym 17406 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 17407 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 17408 fft_block.start_calc
.sym 17411 fft_block.start_calc
.sym 17413 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 17414 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 17416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 17418 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 17419 fft_block.reg_stage.w_input_regs[61]
.sym 17420 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 17421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 17422 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17424 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 17426 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 17427 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 17432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 17434 fft_block.w_fft_in[3]
.sym 17441 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 17447 fft_block.reg_stage.w_input_regs[50]
.sym 17448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 17450 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 17451 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 17452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 17453 fft_block.reg_stage.w_input_regs[51]
.sym 17458 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 17460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 17466 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 17467 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 17472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 17475 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 17476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 17477 fft_block.reg_stage.w_input_regs[51]
.sym 17480 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 17481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 17483 fft_block.reg_stage.w_input_regs[50]
.sym 17487 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 17488 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 17489 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 17494 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 17498 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 17516 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 17517 fft_block.reg_stage.w_input_regs[50]
.sym 17519 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 17520 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 17521 CLK$SB_IO_IN_$glb_clk
.sym 17524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 17525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 17526 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 17527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 17528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 17529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 17530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 17538 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 17543 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 17544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 17545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 17546 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 17548 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 17550 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 17551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 17552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 17553 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 17554 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 17556 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 17557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[14]
.sym 17558 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 17565 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 17568 fft_block.w_fft_in[0]
.sym 17572 fft_block.reg_stage.w_input_regs[52]
.sym 17573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 17574 fft_block.w_fft_in[2]
.sym 17575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 17576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 17577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 17578 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 17583 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 17584 fft_block.reg_stage.w_input_regs[51]
.sym 17585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 17590 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 17594 fft_block.w_fft_in[3]
.sym 17599 fft_block.w_fft_in[0]
.sym 17603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 17604 fft_block.reg_stage.w_input_regs[51]
.sym 17605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 17609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 17610 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 17612 fft_block.reg_stage.w_input_regs[52]
.sym 17615 fft_block.reg_stage.w_input_regs[52]
.sym 17617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 17618 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 17624 fft_block.w_fft_in[3]
.sym 17627 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 17628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 17629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17636 fft_block.w_fft_in[2]
.sym 17639 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17640 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 17641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 17643 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 17644 CLK$SB_IO_IN_$glb_clk
.sym 17646 fft_block.reg_stage.w_input_regs[51]
.sym 17647 fft_block.reg_stage.w_input_regs[113]
.sym 17648 fft_block.reg_stage.w_input_regs[116]
.sym 17649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 17650 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 17651 fft_block.reg_stage.w_input_regs[114]
.sym 17652 fft_block.reg_stage.w_input_regs[115]
.sym 17653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 17657 fft_block.counter_N_SB_DFFESR_Q_E
.sym 17664 fft_block.w_fft_in[0]
.sym 17672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 17675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 17678 $PACKER_VCC_NET
.sym 17681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 17687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 17689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17691 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 17694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 17696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 17697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17698 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 17700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 17702 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 17705 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 17706 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 17707 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 17708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 17711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 17712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 17714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 17715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 17717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 17720 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17721 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 17723 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 17727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 17728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 17729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17732 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17733 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 17735 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 17739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 17741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 17744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 17745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 17750 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 17752 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 17753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 17758 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17759 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 17762 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 17763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 17764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 17765 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 17766 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 17767 CLK$SB_IO_IN_$glb_clk
.sym 17768 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 17770 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17771 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 17773 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 17774 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17782 fft_block.reg_stage.w_input_regs[50]
.sym 17789 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17799 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 17800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 17802 fft_block.counter_N[1]
.sym 17804 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 17812 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 17816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 17817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 17820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 17821 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17836 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 17839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17841 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 17842 $nextpnr_ICESTORM_LC_42$O
.sym 17845 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17848 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 17850 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17852 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17854 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 17856 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 17858 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 17860 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 17863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 17864 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 17866 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 17868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 17870 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 17872 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 17874 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 17876 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 17878 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 17881 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 17882 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 17884 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 17886 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 17888 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 17892 fft_block.reg_stage.w_input_regs[33]
.sym 17894 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 17895 fft_block.reg_stage.w_input_regs[35]
.sym 17896 fft_block.reg_stage.w_input_regs[32]
.sym 17897 fft_block.reg_stage.w_input_regs[34]
.sym 17898 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 17904 fft_block.start_calc
.sym 17906 fft_block.w_fft_in[1]
.sym 17910 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 17923 fft_block.w_fft_in[3]
.sym 17925 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 17926 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 17928 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 17933 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 17934 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 17937 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17938 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 17939 fft_block.reg_stage.w_input_regs[96]
.sym 17940 fft_block.w_fft_in[0]
.sym 17942 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17943 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 17945 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 17946 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 17948 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 17949 fft_block.reg_stage.w_input_regs[33]
.sym 17955 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 17960 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 17962 fft_block.reg_stage.w_input_regs[34]
.sym 17966 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 17967 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 17968 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17969 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 17972 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 17973 fft_block.reg_stage.w_input_regs[34]
.sym 17975 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 17978 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 17979 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 17980 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17985 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 17986 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 17987 fft_block.reg_stage.w_input_regs[34]
.sym 17990 fft_block.reg_stage.w_input_regs[96]
.sym 17996 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 17997 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 17999 fft_block.reg_stage.w_input_regs[33]
.sym 18005 fft_block.w_fft_in[0]
.sym 18008 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 18009 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 18011 fft_block.reg_stage.w_input_regs[33]
.sym 18012 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18013 CLK$SB_IO_IN_$glb_clk
.sym 18015 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18016 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 18018 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 18019 fft_block.reg_stage.w_input_regs[98]
.sym 18020 fft_block.reg_stage.w_input_regs[97]
.sym 18021 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 18022 fft_block.reg_stage.w_input_regs[99]
.sym 18039 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18044 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 18045 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 18046 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 18047 fft_block.reg_stage.w_c_map_addr[1]
.sym 18059 fft_block.reg_stage.w_input_regs[103]
.sym 18060 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18062 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 18078 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 18079 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 18081 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 18084 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 18085 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 18088 $nextpnr_ICESTORM_LC_27$O
.sym 18091 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18094 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 18096 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 18098 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18100 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 18103 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 18104 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 18106 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 18108 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 18110 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 18112 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 18114 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 18116 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 18118 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 18121 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 18122 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 18124 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 18127 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 18128 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 18131 fft_block.reg_stage.w_input_regs[103]
.sym 18134 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 18138 fft_block.reg_stage.w_c_map_addr[0]
.sym 18139 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 18140 fft_block.reg_stage.w_c_map_addr[1]
.sym 18141 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18142 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 18143 fft_block.reg_stage.w_c_in[7]
.sym 18144 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18145 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 18150 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[14]
.sym 18151 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 18152 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 18155 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 18165 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 18167 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18169 fft_block.reg_stage.w_we_c_map
.sym 18170 $PACKER_VCC_NET
.sym 18171 fft_block.reg_stage.w_c_map_addr[0]
.sym 18172 fft_block.counter_N[0]
.sym 18179 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 18182 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18184 fft_block.reg_stage.w_input_regs[97]
.sym 18187 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18191 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18192 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 18196 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 18199 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 18200 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 18202 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 18204 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18206 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 18207 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 18208 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 18209 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 18212 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 18213 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18215 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 18218 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 18220 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18221 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 18224 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 18225 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 18227 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18230 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 18231 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18232 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 18236 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18237 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 18239 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 18242 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18244 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 18245 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 18251 fft_block.reg_stage.w_input_regs[97]
.sym 18254 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18255 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 18256 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 18258 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 18259 CLK$SB_IO_IN_$glb_clk
.sym 18260 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 18261 fft_block.reg_stage.c_map.stage_data[0]
.sym 18262 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3[0]
.sym 18263 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 18264 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 18265 fft_block.reg_stage.w_index_out[0]
.sym 18266 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[0]
.sym 18267 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 18268 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 18273 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 18276 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18281 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 18282 fft_block.reg_stage.w_index_out[1]
.sym 18283 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 18284 fft_block.counter_N[2]
.sym 18285 fft_block.reg_stage.w_c_map_addr[1]
.sym 18286 fft_block.counter_N[1]
.sym 18289 fft_block.counter_N[2]
.sym 18290 fft_block.reg_stage.w_cps_in[8]
.sym 18294 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 18295 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 18296 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 18303 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 18304 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0[1]
.sym 18305 fft_block.stage[0]
.sym 18307 fft_block.counter_N[0]
.sym 18312 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0[1]
.sym 18313 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 18315 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3[2]
.sym 18316 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 18322 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0[0]
.sym 18324 fft_block.stage[1]
.sym 18325 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 18327 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3[0]
.sym 18330 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 18331 insert_data
.sym 18332 addr_count[0]
.sym 18334 $nextpnr_ICESTORM_LC_9$O
.sym 18336 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 18340 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 18343 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 18347 fft_block.stage[1]
.sym 18348 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 18349 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 18350 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 18353 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 18354 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3[2]
.sym 18356 fft_block.stage[1]
.sym 18360 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 18361 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3[0]
.sym 18362 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 18365 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0[1]
.sym 18366 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0[0]
.sym 18367 fft_block.stage[0]
.sym 18368 fft_block.stage[1]
.sym 18371 insert_data
.sym 18372 fft_block.counter_N[0]
.sym 18374 addr_count[0]
.sym 18377 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 18378 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0[1]
.sym 18379 fft_block.stage[0]
.sym 18386 addr_count[2]
.sym 18387 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 18388 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 18389 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 18390 addr_count[0]
.sym 18391 addr_count[1]
.sym 18393 fft_block.reg_stage.w_input_regs[63]
.sym 18398 fft_block.reg_stage.w_index_out[1]
.sym 18399 fft_block.stage[0]
.sym 18401 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 18404 fft_block.reg_stage.w_index_out[2]
.sym 18407 fft_block.reg_stage.w_c_in[3]
.sym 18408 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 18410 fft_block.state_SB_DFFESR_Q_E
.sym 18411 fft_block.stage[1]
.sym 18412 fft_block.counter_N[1]
.sym 18413 addr_count[0]
.sym 18415 fft_block.reg_stage.w_c_map_addr[0]
.sym 18417 fft_block.stage[1]
.sym 18419 fft_block.stage[0]
.sym 18429 fft_block.fill_regs_SB_DFFE_Q_D
.sym 18439 fft_block.counter_N[1]
.sym 18445 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 18447 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 18452 fft_block.counter_N_SB_DFFESR_Q_E
.sym 18454 fft_block.counter_N[0]
.sym 18455 insert_data
.sym 18456 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 18457 $nextpnr_ICESTORM_LC_10$O
.sym 18459 insert_data
.sym 18463 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 18466 insert_data
.sym 18470 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 18472 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 18473 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 18479 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 18489 fft_block.counter_N[0]
.sym 18494 fft_block.counter_N[0]
.sym 18495 fft_block.counter_N[1]
.sym 18500 fft_block.counter_N[1]
.sym 18502 insert_data
.sym 18503 fft_block.counter_N[0]
.sym 18504 fft_block.counter_N_SB_DFFESR_Q_E
.sym 18505 CLK$SB_IO_IN_$glb_clk
.sym 18506 fft_block.fill_regs_SB_DFFE_Q_D
.sym 18507 fft_block.reg_stage.c_map.stage_data_SB_DFFESR_Q_R
.sym 18508 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 18509 fft_block.reg_stage.w_cps_in[8]
.sym 18511 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 18512 fft_block.reg_stage.c_map.state_SB_DFFE_Q_E
.sym 18513 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 18514 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 18515 $PACKER_VCC_NET
.sym 18521 fft_block.counter_N[0]
.sym 18524 addr_count[1]
.sym 18526 fft_block.start_calc
.sym 18527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 18531 fft_block.start_calc
.sym 18536 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 18537 fft_block.sel_in_SB_DFFE_Q_E
.sym 18538 fft_block.start_calc_SB_DFFE_Q_E
.sym 18550 fft_block.counter_N_SB_DFFESR_Q_E
.sym 18553 fft_block.counter_N[0]
.sym 18554 insert_data
.sym 18558 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O[0]
.sym 18561 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 18562 fft_block.counter_N[1]
.sym 18566 fft_block.counter_N[2]
.sym 18567 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 18568 fft_block.fill_regs_SB_DFFE_Q_D
.sym 18580 $nextpnr_ICESTORM_LC_5$O
.sym 18582 fft_block.counter_N[0]
.sym 18586 fft_block.counter_N_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 18589 fft_block.counter_N[1]
.sym 18593 fft_block.counter_N[2]
.sym 18596 fft_block.counter_N_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 18605 insert_data
.sym 18606 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 18608 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O[0]
.sym 18614 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 18627 fft_block.counter_N_SB_DFFESR_Q_E
.sym 18628 CLK$SB_IO_IN_$glb_clk
.sym 18629 fft_block.fill_regs_SB_DFFE_Q_D
.sym 18630 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 18631 fft_block.sel_in_SB_DFFE_Q_E
.sym 18632 fft_block.reg_stage.c_map.state_SB_DFFE_Q_E
.sym 18633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 18634 fft_block.fft_finish_SB_DFFE_Q_E
.sym 18635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 18636 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 18637 fft_block.reg_stage.c_map.state[0]
.sym 18646 fft_block.counter_N_SB_DFFESR_Q_E
.sym 18648 fft_block.counter_N[2]
.sym 18653 fft_block.reg_stage.w_cps_in[8]
.sym 18655 fft_block.counter_N[2]
.sym 18656 fft_block.reg_stage.w_we_c_map
.sym 18662 fft_block.fill_regs
.sym 18671 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O[2]
.sym 18674 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 18676 fft_block.stage[1]
.sym 18680 fft_block.stage[0]
.sym 18682 fft_block.state_SB_DFFESR_Q_E
.sym 18684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O[2]
.sym 18685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O[1]
.sym 18686 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 18687 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 18689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O[0]
.sym 18691 fft_block.state[1]
.sym 18693 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 18698 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 18699 fft_block.state[1]
.sym 18701 insert_data
.sym 18702 fft_block.state[0]
.sym 18704 fft_block.state[0]
.sym 18707 fft_block.state[1]
.sym 18711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O[2]
.sym 18712 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O[1]
.sym 18713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O[0]
.sym 18716 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 18718 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 18722 insert_data
.sym 18723 fft_block.state[0]
.sym 18724 fft_block.state[1]
.sym 18728 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 18734 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 18737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 18740 fft_block.state[1]
.sym 18741 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 18742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O[0]
.sym 18743 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O[1]
.sym 18746 fft_block.stage[1]
.sym 18747 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 18749 fft_block.stage[0]
.sym 18750 fft_block.state_SB_DFFESR_Q_E
.sym 18751 CLK$SB_IO_IN_$glb_clk
.sym 18752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O[2]
.sym 18760 fft_block.reg_stage.w_we_c_map
.sym 18765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O[2]
.sym 18780 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 18784 fft_block.fill_regs_SB_DFFE_Q_E
.sym 18800 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 18801 fft_block.state[0]
.sym 18821 fft_block.start_calc_SB_DFFE_Q_E
.sym 18822 fft_block.stage_SB_DFFESR_Q_R
.sym 18830 fft_block.stage_SB_DFFESR_Q_R
.sym 18851 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 18866 fft_block.state[0]
.sym 18873 fft_block.start_calc_SB_DFFE_Q_E
.sym 18874 CLK$SB_IO_IN_$glb_clk
.sym 18923 fft_block.fill_regs_SB_DFFE_Q_D
.sym 18944 fft_block.fill_regs_SB_DFFE_Q_E
.sym 18976 fft_block.fill_regs_SB_DFFE_Q_D
.sym 18996 fft_block.fill_regs_SB_DFFE_Q_E
.sym 18997 CLK$SB_IO_IN_$glb_clk
.sym 20422 CLK$SB_IO_IN
.sym 20453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 20454 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 20455 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 20458 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[14]
.sym 20459 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 20465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20467 fft_block.reg_stage.w_cps_in[8]
.sym 20471 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 20580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20582 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 20583 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 20584 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 20585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 20586 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 20587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 20624 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 20635 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 20645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 20659 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 20660 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 20664 fft_block.reg_stage.w_cps_in[7]
.sym 20665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[6]
.sym 20667 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20672 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 20673 fft_block.reg_stage.w_cps_in[4]
.sym 20679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20681 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 20683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 20687 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 20696 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 20697 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20698 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 20703 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[6]
.sym 20704 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 20720 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20722 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 20723 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 20728 fft_block.reg_stage.w_cps_in[4]
.sym 20734 fft_block.reg_stage.w_cps_in[7]
.sym 20736 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 20737 CLK$SB_IO_IN_$glb_clk
.sym 20740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 20741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 20742 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 20754 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 20755 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 20756 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 20759 fft_block.reg_stage.w_cps_in[8]
.sym 20766 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 20769 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 20771 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 20780 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 20782 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 20784 fft_block.reg_stage.w_cps_in[0]
.sym 20793 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20799 fft_block.reg_stage.w_cps_in[8]
.sym 20810 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 20822 fft_block.reg_stage.w_cps_in[0]
.sym 20832 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 20833 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 20834 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20857 fft_block.reg_stage.w_cps_in[8]
.sym 20859 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 20860 CLK$SB_IO_IN_$glb_clk
.sym 20862 fft_block.reg_stage.w_c_in[1]
.sym 20864 fft_block.reg_stage.w_cms_reg[27]
.sym 20865 fft_block.reg_stage.w_cms_in[7]
.sym 20866 fft_block.reg_stage.w_cms_reg[34]
.sym 20867 fft_block.reg_stage.w_c_reg[25]
.sym 20868 fft_block.reg_stage.w_cms_reg[28]
.sym 20889 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 20894 fft_block.reg_stage.w_cps_in[4]
.sym 20903 fft_block.reg_stage.c_map.stage_data[0]
.sym 20905 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2_SB_LUT4_I2_O[0]
.sym 20912 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[6]
.sym 20921 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[2]
.sym 20927 fft_block.reg_stage.w_cps_in[8]
.sym 20929 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 20937 fft_block.reg_stage.w_cps_in[8]
.sym 20938 fft_block.reg_stage.c_map.stage_data[0]
.sym 20944 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 20957 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[2]
.sym 20960 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[6]
.sym 20982 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2_SB_LUT4_I2_O[0]
.sym 20983 CLK$SB_IO_IN_$glb_clk
.sym 20986 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 20987 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 20988 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 20989 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 20990 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1_SB_LUT4_O_1_I3[2]
.sym 20991 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 20992 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 20993 fft_block.reg_stage.c_map.stage_data[0]
.sym 20996 fft_block.reg_stage.c_map.stage_data[0]
.sym 20997 fft_block.reg_stage.w_cps_in[4]
.sym 20999 fft_block.reg_stage.w_cps_in[8]
.sym 21005 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 21007 fft_block.reg_stage.w_cps_in[0]
.sym 21011 fft_block.reg_stage.w_cms_in[1]
.sym 21015 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 21017 fft_block.reg_stage.w_cms_reg[28]
.sym 21027 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 21028 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 21029 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[2]
.sym 21030 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[3]
.sym 21031 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[4]
.sym 21032 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[1]
.sym 21033 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 21035 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[3]
.sym 21036 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 21037 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[2]
.sym 21038 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[6]
.sym 21040 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[5]
.sym 21041 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[6]
.sym 21042 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[4]
.sym 21043 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 21044 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 21046 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 21047 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 21048 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 21049 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[5]
.sym 21054 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 21055 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21057 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[4]
.sym 21059 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[4]
.sym 21065 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[5]
.sym 21067 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[5]
.sym 21071 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[3]
.sym 21072 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[2]
.sym 21073 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[3]
.sym 21074 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 21077 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[6]
.sym 21078 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 21079 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 21080 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[6]
.sym 21083 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[1]
.sym 21084 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 21085 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[2]
.sym 21086 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[2]
.sym 21089 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[4]
.sym 21090 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 21091 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 21092 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[4]
.sym 21096 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[5]
.sym 21098 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[5]
.sym 21101 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 21102 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21103 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 21105 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 21106 CLK$SB_IO_IN_$glb_clk
.sym 21107 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 21108 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[1]
.sym 21109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 21110 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 21111 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[2]
.sym 21112 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 21113 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 21114 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[2]
.sym 21115 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[4]
.sym 21128 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 21132 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 21133 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 21134 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 21135 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 21136 fft_block.reg_stage.w_input_regs[62]
.sym 21138 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 21139 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 21141 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 21142 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 21143 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 21149 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 21157 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 21161 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 21162 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 21169 $PACKER_VCC_NET
.sym 21170 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21174 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 21176 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[2]
.sym 21180 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 21181 $nextpnr_ICESTORM_LC_11$O
.sym 21183 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 21187 $nextpnr_ICESTORM_LC_12$I3
.sym 21190 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21191 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 21193 $nextpnr_ICESTORM_LC_12$COUT
.sym 21196 $PACKER_VCC_NET
.sym 21197 $nextpnr_ICESTORM_LC_12$I3
.sym 21199 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 21201 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[2]
.sym 21205 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 21208 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 21209 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 21211 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 21213 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 21215 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 21217 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 21220 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 21221 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 21223 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 21226 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 21227 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 21231 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 21232 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21233 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21234 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 21235 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 21236 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21237 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 21238 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 21241 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 21242 fft_block.reg_stage.c_map.stage_data_SB_DFFESR_Q_R
.sym 21243 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[3]
.sym 21247 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 21248 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 21249 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 21251 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 21252 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 21253 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 21254 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 21257 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 21258 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 21259 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 21261 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 21262 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 21263 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 21264 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 21265 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 21266 fft_block.reg_stage.c_map.stage_data[0]
.sym 21267 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 21274 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 21276 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 21278 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 21279 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 21280 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 21281 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 21282 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 21284 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 21304 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 21306 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 21308 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 21310 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 21312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 21314 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 21316 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 21319 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 21320 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 21322 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 21325 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 21326 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 21328 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 21331 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 21332 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 21334 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 21337 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 21338 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 21340 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 21343 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 21344 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 21347 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 21350 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 21354 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21355 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 21356 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 21357 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 21358 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[14]
.sym 21359 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 21360 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21361 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 21366 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 21367 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 21370 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 21371 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 21374 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 21377 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 21379 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[14]
.sym 21385 fft_block.reg_stage.w_input_regs[59]
.sym 21387 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 21389 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 21395 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 21400 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 21401 fft_block.reg_stage.w_input_regs[59]
.sym 21403 fft_block.reg_stage.w_input_regs[61]
.sym 21404 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 21405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21408 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 21409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21410 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 21413 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 21416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 21417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 21418 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 21425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21426 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 21429 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 21434 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21435 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 21437 fft_block.reg_stage.w_input_regs[59]
.sym 21440 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 21441 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21443 fft_block.reg_stage.w_input_regs[61]
.sym 21446 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 21448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 21455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 21459 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 21466 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 21471 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 21474 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 21475 CLK$SB_IO_IN_$glb_clk
.sym 21477 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 21479 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21480 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 21482 fft_block.reg_stage.w_input_regs[112]
.sym 21483 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21485 fft_block.reg_stage.w_cps_in[8]
.sym 21488 fft_block.reg_stage.w_cps_in[8]
.sym 21489 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 21490 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 21491 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 21498 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 21501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 21505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 21507 fft_block.reg_stage.w_c_in[7]
.sym 21508 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 21511 fft_block.w_fft_in[11]
.sym 21519 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 21521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 21522 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[14]
.sym 21525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 21527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 21528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 21529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 21533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 21539 fft_block.reg_stage.w_input_regs[112]
.sym 21540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 21542 fft_block.reg_stage.w_input_regs[48]
.sym 21547 fft_block.reg_stage.w_input_regs[49]
.sym 21551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 21558 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 21560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 21564 fft_block.reg_stage.w_input_regs[48]
.sym 21566 fft_block.reg_stage.w_input_regs[112]
.sym 21569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 21578 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 21582 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[14]
.sym 21588 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 21589 fft_block.reg_stage.w_input_regs[49]
.sym 21590 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 21593 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 21594 fft_block.reg_stage.w_input_regs[49]
.sym 21595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 21597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 21598 CLK$SB_IO_IN_$glb_clk
.sym 21600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 21601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21603 fft_block.reg_stage.w_input_regs[59]
.sym 21604 fft_block.reg_stage.w_input_regs[52]
.sym 21605 fft_block.reg_stage.w_input_regs[49]
.sym 21606 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21608 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21612 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 21614 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[14]
.sym 21616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 21617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 21618 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 21620 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 21621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 21622 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 21624 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 21625 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 21626 fft_block.reg_stage.w_input_regs[118]
.sym 21627 fft_block.reg_stage.w_input_regs[49]
.sym 21631 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 21644 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 21645 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 21647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 21648 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 21652 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 21669 fft_block.reg_stage.w_input_regs[119]
.sym 21672 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21673 $nextpnr_ICESTORM_LC_33$O
.sym 21676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 21681 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21685 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 21688 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 21689 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 21691 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 21694 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 21695 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 21697 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 21699 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 21701 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 21703 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 21705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 21707 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 21709 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 21712 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 21713 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 21718 fft_block.reg_stage.w_input_regs[119]
.sym 21719 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 21723 w_fft_out[49]
.sym 21724 w_fft_out[50]
.sym 21725 w_fft_out[59]
.sym 21726 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21727 w_fft_out[58]
.sym 21728 w_fft_out[51]
.sym 21729 w_fft_out[48]
.sym 21730 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21734 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 21736 fft_block.counter_N[1]
.sym 21739 fft_block.w_fft_in[2]
.sym 21740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 21743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 21747 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21748 fft_block.sel_in
.sym 21749 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 21751 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 21752 w_fft_out[48]
.sym 21753 fft_block.reg_stage.c_map.stage_data[0]
.sym 21755 fft_block.reg_stage.w_input_regs[119]
.sym 21756 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 21758 fft_block.w_fft_in[4]
.sym 21765 fft_block.w_fft_in[4]
.sym 21770 fft_block.w_fft_in[3]
.sym 21774 fft_block.reg_stage.w_input_regs[116]
.sym 21775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21784 fft_block.reg_stage.w_input_regs[51]
.sym 21786 fft_block.reg_stage.w_input_regs[118]
.sym 21788 fft_block.w_fft_in[2]
.sym 21789 fft_block.w_fft_in[1]
.sym 21794 fft_block.reg_stage.w_input_regs[115]
.sym 21799 fft_block.reg_stage.w_input_regs[51]
.sym 21804 fft_block.w_fft_in[1]
.sym 21810 fft_block.w_fft_in[4]
.sym 21817 fft_block.reg_stage.w_input_regs[116]
.sym 21821 fft_block.reg_stage.w_input_regs[118]
.sym 21827 fft_block.w_fft_in[2]
.sym 21835 fft_block.w_fft_in[3]
.sym 21841 fft_block.reg_stage.w_input_regs[115]
.sym 21843 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21844 CLK$SB_IO_IN_$glb_clk
.sym 21847 fft_block.w_fft_in[1]
.sym 21848 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 21855 w_fft_out[51]
.sym 21860 fft_block.reg_stage.w_input_regs[114]
.sym 21861 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 21866 fft_block.w_fft_in[3]
.sym 21869 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 21870 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 21874 fft_block.w_fft_in[2]
.sym 21879 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 21880 fft_block.w_fft_in[0]
.sym 21881 fft_block.w_fft_in[1]
.sym 21888 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 21889 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 21896 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 21903 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 21907 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 21913 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21926 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21927 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 21928 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 21934 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 21944 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 21953 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 21969 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 21973 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[14]
.sym 21975 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 21976 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 21977 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 21982 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 21983 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 21985 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 21986 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 21987 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1_SB_LUT4_O_I0[0]
.sym 21988 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 21989 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21991 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 21992 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 21993 fft_block.reg_stage.w_c_map_addr[0]
.sym 21995 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 21997 fft_block.w_fft_in[11]
.sym 21999 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 22003 fft_block.reg_stage.w_c_in[7]
.sym 22011 fft_block.w_fft_in[1]
.sym 22016 fft_block.reg_stage.w_input_regs[96]
.sym 22021 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22022 fft_block.reg_stage.w_input_regs[32]
.sym 22030 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 22032 fft_block.w_fft_in[3]
.sym 22034 fft_block.w_fft_in[2]
.sym 22040 fft_block.w_fft_in[0]
.sym 22044 fft_block.w_fft_in[1]
.sym 22057 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 22064 fft_block.w_fft_in[3]
.sym 22068 fft_block.w_fft_in[0]
.sym 22073 fft_block.w_fft_in[2]
.sym 22081 fft_block.reg_stage.w_input_regs[96]
.sym 22082 fft_block.reg_stage.w_input_regs[32]
.sym 22089 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22090 CLK$SB_IO_IN_$glb_clk
.sym 22092 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[14]
.sym 22093 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 22094 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 22096 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22097 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22098 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 22099 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 22100 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 22107 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22110 fft_block.counter_N[0]
.sym 22112 fft_block.reg_stage.w_input_regs[36]
.sym 22116 fft_block.reg_stage.w_input_regs[98]
.sym 22118 fft_block.reg_stage.w_input_regs[97]
.sym 22119 fft_block.reg_stage.w_input_regs[35]
.sym 22121 fft_block.reg_stage.w_input_regs[100]
.sym 22122 fft_block.reg_stage.w_input_regs[101]
.sym 22123 fft_block.reg_stage.w_input_regs[34]
.sym 22125 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 22126 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1[0]
.sym 22127 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 22136 fft_block.w_fft_in[3]
.sym 22139 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 22144 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 22145 fft_block.reg_stage.w_input_regs[98]
.sym 22146 fft_block.w_fft_in[2]
.sym 22148 fft_block.reg_stage.w_input_regs[99]
.sym 22151 fft_block.w_fft_in[1]
.sym 22155 fft_block.reg_stage.w_input_regs[117]
.sym 22159 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22162 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 22166 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 22168 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 22169 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22175 fft_block.reg_stage.w_input_regs[99]
.sym 22185 fft_block.reg_stage.w_input_regs[117]
.sym 22190 fft_block.w_fft_in[2]
.sym 22199 fft_block.w_fft_in[1]
.sym 22205 fft_block.reg_stage.w_input_regs[98]
.sym 22208 fft_block.w_fft_in[3]
.sym 22212 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 22213 CLK$SB_IO_IN_$glb_clk
.sym 22218 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1[0]
.sym 22220 fft_block.reg_stage.w_input_regs[125]
.sym 22221 fft_block.reg_stage.w_input_regs[117]
.sym 22222 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22227 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22228 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 22229 fft_block.counter_N[2]
.sym 22230 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 22232 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 22233 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 22234 fft_block.counter_N[1]
.sym 22240 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 22241 fft_block.reg_stage.w_c_in[7]
.sym 22243 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 22244 fft_block.reg_stage.c_map.stage_data[0]
.sym 22246 fft_block.w_fft_in[8]
.sym 22247 fft_block.sel_in
.sym 22248 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 22250 fft_block.reg_stage.w_input_regs[99]
.sym 22258 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 22260 fft_block.reg_stage.w_index_out[0]
.sym 22264 fft_block.reg_stage.c_map.stage_data[0]
.sym 22265 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 22266 fft_block.reg_stage.w_c_map_addr[1]
.sym 22273 fft_block.reg_stage.w_cps_in[8]
.sym 22275 fft_block.reg_stage.w_index_out[2]
.sym 22277 fft_block.reg_stage.w_index_out[1]
.sym 22280 fft_block.reg_stage.w_c_map_addr[0]
.sym 22281 fft_block.reg_stage.w_input_regs[100]
.sym 22282 fft_block.reg_stage.w_input_regs[101]
.sym 22285 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 22291 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 22297 fft_block.reg_stage.w_c_map_addr[0]
.sym 22302 fft_block.reg_stage.w_c_map_addr[0]
.sym 22304 fft_block.reg_stage.w_c_map_addr[1]
.sym 22307 fft_block.reg_stage.w_index_out[2]
.sym 22309 fft_block.reg_stage.w_index_out[1]
.sym 22310 fft_block.reg_stage.w_index_out[0]
.sym 22315 fft_block.reg_stage.w_input_regs[100]
.sym 22319 fft_block.reg_stage.w_cps_in[8]
.sym 22321 fft_block.reg_stage.c_map.stage_data[0]
.sym 22325 fft_block.reg_stage.w_index_out[0]
.sym 22326 fft_block.reg_stage.w_index_out[1]
.sym 22328 fft_block.reg_stage.w_index_out[2]
.sym 22333 fft_block.reg_stage.w_input_regs[101]
.sym 22335 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 22336 CLK$SB_IO_IN_$glb_clk
.sym 22337 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 22338 w_fft_out[42]
.sym 22339 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 22340 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22341 w_fft_out[33]
.sym 22342 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22343 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22344 w_fft_out[32]
.sym 22345 w_fft_out[34]
.sym 22346 w_fft_out[53]
.sym 22350 fft_block.reg_stage.w_c_map_addr[0]
.sym 22352 fft_block.reg_stage.w_c_in[7]
.sym 22356 addr_count[0]
.sym 22357 fft_block.counter_N[1]
.sym 22360 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 22361 addr_count[0]
.sym 22362 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 22363 addr_count[0]
.sym 22364 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 22365 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 22367 fft_block.reg_stage.w_input_regs[107]
.sym 22368 insert_data
.sym 22371 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 22372 fft_block.reg_stage.w_input_regs[39]
.sym 22373 fft_block.reg_stage.w_input_regs[45]
.sym 22380 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 22381 addr_count[2]
.sym 22386 addr_count[1]
.sym 22387 fft_block.reg_stage.w_c_map_addr[0]
.sym 22388 fft_block.reg_stage.w_c_map_addr[1]
.sym 22389 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3[2]
.sym 22390 fft_block.reg_stage.w_we_c_map
.sym 22394 insert_data
.sym 22396 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3[0]
.sym 22399 fft_block.reg_stage.c_map.stage_data_SB_DFFESR_Q_R
.sym 22400 fft_block.counter_N[2]
.sym 22406 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 22408 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 22410 fft_block.stage[1]
.sym 22413 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 22419 insert_data
.sym 22420 fft_block.counter_N[2]
.sym 22421 addr_count[2]
.sym 22424 fft_block.reg_stage.w_we_c_map
.sym 22425 fft_block.reg_stage.w_c_map_addr[0]
.sym 22426 fft_block.reg_stage.w_c_map_addr[1]
.sym 22431 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 22437 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3[2]
.sym 22438 fft_block.stage[1]
.sym 22439 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3[0]
.sym 22442 addr_count[1]
.sym 22445 addr_count[2]
.sym 22448 fft_block.reg_stage.w_we_c_map
.sym 22450 fft_block.reg_stage.w_c_map_addr[1]
.sym 22451 fft_block.reg_stage.w_c_map_addr[0]
.sym 22455 fft_block.reg_stage.w_c_map_addr[1]
.sym 22456 fft_block.reg_stage.w_c_map_addr[0]
.sym 22457 fft_block.reg_stage.w_we_c_map
.sym 22458 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 22459 CLK$SB_IO_IN_$glb_clk
.sym 22460 fft_block.reg_stage.c_map.stage_data_SB_DFFESR_Q_R
.sym 22461 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22462 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 22463 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 22464 fft_block.reg_stage.w_input_regs[104]
.sym 22465 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 22466 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 22467 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 22468 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 22474 w_fft_out[32]
.sym 22478 w_fft_out[34]
.sym 22481 fft_block.start_calc
.sym 22482 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 22483 fft_block.reg_stage.w_index_out[0]
.sym 22485 fft_block.reg_stage.w_c_map_addr[0]
.sym 22486 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 22487 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 22489 fft_block.w_fft_in[11]
.sym 22491 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 22495 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 22504 addr_count[2]
.sym 22506 fft_block.reg_stage.w_c_map_addr[1]
.sym 22507 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[0]
.sym 22508 fft_block.reg_stage.w_we_c_map
.sym 22510 fft_block.reg_stage.w_c_map_addr[0]
.sym 22517 addr_count[1]
.sym 22520 insert_data
.sym 22524 addr_count[0]
.sym 22528 insert_data
.sym 22531 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 22534 $nextpnr_ICESTORM_LC_0$O
.sym 22537 addr_count[0]
.sym 22540 addr_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 22542 addr_count[1]
.sym 22547 addr_count[2]
.sym 22550 addr_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 22554 fft_block.reg_stage.w_we_c_map
.sym 22555 fft_block.reg_stage.w_c_map_addr[0]
.sym 22556 fft_block.reg_stage.w_c_map_addr[1]
.sym 22559 addr_count[1]
.sym 22560 insert_data
.sym 22561 addr_count[2]
.sym 22565 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[0]
.sym 22566 addr_count[0]
.sym 22571 addr_count[0]
.sym 22578 addr_count[1]
.sym 22580 addr_count[0]
.sym 22581 insert_data
.sym 22582 CLK$SB_IO_IN_$glb_clk
.sym 22583 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 22584 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 22585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22586 fft_block.reg_stage.w_input_regs[107]
.sym 22587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22588 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 22589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22590 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 22591 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22596 fft_block.counter_N[2]
.sym 22598 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 22602 addr_count[2]
.sym 22603 fft_block.reg_stage.w_input_regs[46]
.sym 22607 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 22608 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 22609 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 22611 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 22619 addr_count[1]
.sym 22628 fft_block.reg_stage.w_c_map_addr[0]
.sym 22630 fft_block.stage[1]
.sym 22632 fft_block.reg_stage.c_map.state[0]
.sym 22634 fft_block.reg_stage.w_c_map_addr[1]
.sym 22636 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 22638 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 22640 fft_block.stage[0]
.sym 22645 fft_block.reg_stage.w_c_map_addr[0]
.sym 22646 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 22650 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 22653 fft_block.fill_regs
.sym 22654 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 22658 fft_block.stage[0]
.sym 22660 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 22664 fft_block.stage[1]
.sym 22666 fft_block.reg_stage.c_map.state[0]
.sym 22670 fft_block.stage[0]
.sym 22671 fft_block.reg_stage.w_c_map_addr[0]
.sym 22672 fft_block.reg_stage.w_c_map_addr[1]
.sym 22683 fft_block.reg_stage.c_map.state[0]
.sym 22688 fft_block.reg_stage.c_map.state[0]
.sym 22689 fft_block.reg_stage.w_c_map_addr[1]
.sym 22690 fft_block.fill_regs
.sym 22691 fft_block.reg_stage.w_c_map_addr[0]
.sym 22694 fft_block.reg_stage.w_c_map_addr[1]
.sym 22695 fft_block.fill_regs
.sym 22696 fft_block.reg_stage.w_c_map_addr[0]
.sym 22697 fft_block.reg_stage.c_map.state[0]
.sym 22702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 22703 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 22704 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 22705 CLK$SB_IO_IN_$glb_clk
.sym 22706 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 22709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 22710 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O[1]
.sym 22711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 22712 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 22719 fft_block.counter_N[1]
.sym 22720 fft_block.reg_stage.w_input_regs[44]
.sym 22723 fft_block.reg_stage.w_input_regs[40]
.sym 22729 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 22731 fft_block.sel_in
.sym 22750 fft_block.reg_stage.c_map.state_SB_DFFE_Q_E
.sym 22751 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 22752 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 22753 fft_block.reg_stage.c_map.state_SB_DFFE_Q_E
.sym 22755 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 22760 fft_block.state[1]
.sym 22761 fft_block.stage[1]
.sym 22763 fft_block.state[0]
.sym 22772 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 22774 fft_block.stage[0]
.sym 22775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O[1]
.sym 22777 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 22783 fft_block.state[0]
.sym 22784 fft_block.state[1]
.sym 22787 fft_block.stage[0]
.sym 22788 fft_block.stage[1]
.sym 22789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 22790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O[1]
.sym 22796 fft_block.reg_stage.c_map.state_SB_DFFE_Q_E
.sym 22799 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 22801 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 22802 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 22805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O[1]
.sym 22806 fft_block.stage[0]
.sym 22807 fft_block.stage[1]
.sym 22808 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 22811 fft_block.stage[0]
.sym 22812 fft_block.stage[1]
.sym 22813 fft_block.state[1]
.sym 22814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O[1]
.sym 22817 fft_block.state[0]
.sym 22818 fft_block.state[1]
.sym 22826 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 22827 fft_block.reg_stage.c_map.state_SB_DFFE_Q_E
.sym 22828 CLK$SB_IO_IN_$glb_clk
.sym 22832 fft_block.fft_finish_SB_DFFE_Q_E
.sym 22836 fft_block.sel_in
.sym 22842 fft_block.reg_stage.w_input_regs[106]
.sym 22843 fft_block.w_calc_finish
.sym 22844 fft_block.reg_stage.w_input_regs[105]
.sym 22845 fft_block.counter_N[1]
.sym 22849 fft_block.stage[1]
.sym 22859 fft_block.sel_in
.sym 22889 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 22891 fft_block.fill_regs
.sym 22947 fft_block.fill_regs
.sym 22950 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 22951 CLK$SB_IO_IN_$glb_clk
.sym 22966 fft_block.sel_in
.sym 22974 fft_block.sel_in_SB_DFFE_Q_E
.sym 24531 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 24532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 24533 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 24534 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 24536 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 24563 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 24574 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 24579 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 24580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 24590 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 24594 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 24596 fft_block.reg_stage.w_cps_reg[26]
.sym 24597 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 24598 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 24610 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 24611 fft_block.reg_stage.w_cps_reg[26]
.sym 24612 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 24616 fft_block.reg_stage.w_cps_reg[26]
.sym 24617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 24619 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 24623 fft_block.reg_stage.w_cps_reg[26]
.sym 24624 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 24625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 24640 fft_block.reg_stage.w_cps_reg[26]
.sym 24641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 24643 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 24646 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 24648 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 24649 fft_block.reg_stage.w_cps_reg[26]
.sym 24650 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 24651 CLK$SB_IO_IN_$glb_clk
.sym 24657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 24658 fft_block.reg_stage.w_cps_reg[26]
.sym 24660 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 24661 fft_block.reg_stage.w_cps_reg[18]
.sym 24662 fft_block.reg_stage.w_cps_reg[22]
.sym 24663 fft_block.reg_stage.w_cps_reg[25]
.sym 24667 fft_block.w_fft_in[1]
.sym 24687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 24691 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 24696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 24698 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 24700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 24707 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 24711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 24712 fft_block.reg_stage.w_cps_in[0]
.sym 24713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 24719 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 24736 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 24737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24738 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 24740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[14]
.sym 24742 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 24744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 24745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 24747 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 24753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 24755 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 24756 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 24757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 24760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 24768 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 24769 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 24770 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24779 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 24780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 24782 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24785 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24786 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 24787 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 24791 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[14]
.sym 24792 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 24797 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 24799 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24800 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 24803 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 24804 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 24806 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 24809 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 24810 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 24811 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 24812 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 24813 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 24814 CLK$SB_IO_IN_$glb_clk
.sym 24815 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 24816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24820 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 24822 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 24826 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 24830 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 24832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 24835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 24839 fft_block.reg_stage.w_cps_in[4]
.sym 24840 fft_block.reg_stage.w_c_reg[17]
.sym 24841 fft_block.reg_stage.w_cms_reg[28]
.sym 24845 fft_block.reg_stage.w_c_in[1]
.sym 24847 fft_block.reg_stage.w_cps_in[7]
.sym 24849 fft_block.reg_stage.w_cms_reg[27]
.sym 24851 fft_block.reg_stage.w_cms_in[7]
.sym 24859 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 24861 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 24867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 24868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 24870 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 24871 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 24874 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 24877 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 24881 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24885 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24887 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24896 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24897 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 24898 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 24902 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 24903 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 24905 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24908 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 24909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 24910 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24915 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 24916 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 24917 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24936 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 24937 CLK$SB_IO_IN_$glb_clk
.sym 24938 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 24939 fft_block.reg_stage.w_cps_in[0]
.sym 24940 fft_block.reg_stage.w_cms_in[0]
.sym 24943 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24944 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24945 fft_block.reg_stage.w_c_reg[17]
.sym 24955 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 24957 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 24961 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 24964 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 24965 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 24968 fft_block.reg_stage.w_input_regs[63]
.sym 24969 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 24970 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 24972 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 24973 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24982 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 24987 fft_block.reg_stage.w_cps_in[8]
.sym 24991 fft_block.reg_stage.c_map.stage_data[0]
.sym 24996 fft_block.reg_stage.w_c_in[1]
.sym 24997 fft_block.reg_stage.w_cms_in[0]
.sym 25002 fft_block.reg_stage.w_cms_in[1]
.sym 25007 fft_block.reg_stage.w_cms_in[7]
.sym 25014 fft_block.reg_stage.w_cps_in[8]
.sym 25015 fft_block.reg_stage.c_map.stage_data[0]
.sym 25026 fft_block.reg_stage.w_cms_in[0]
.sym 25033 fft_block.reg_stage.w_cps_in[8]
.sym 25034 fft_block.reg_stage.c_map.stage_data[0]
.sym 25037 fft_block.reg_stage.w_cms_in[7]
.sym 25046 fft_block.reg_stage.w_c_in[1]
.sym 25049 fft_block.reg_stage.w_cms_in[1]
.sym 25059 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 25060 CLK$SB_IO_IN_$glb_clk
.sym 25063 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25064 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 25065 fft_block.reg_stage.w_cps_in[7]
.sym 25067 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 25068 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 25069 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25074 fft_block.reg_stage.w_c_in[1]
.sym 25082 fft_block.reg_stage.w_cms_in[7]
.sym 25083 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 25090 fft_block.reg_stage.w_input_regs[125]
.sym 25091 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 25093 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 25094 fft_block.reg_stage.w_c_reg[17]
.sym 25095 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 25096 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 25105 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 25109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 25112 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 25114 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 25115 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 25116 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 25130 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 25133 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 25135 $nextpnr_ICESTORM_LC_17$O
.sym 25137 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 25141 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 25143 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 25145 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 25147 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 25150 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 25151 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 25153 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 25155 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 25157 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 25161 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 25163 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 25166 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 25167 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 25169 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 25175 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 25178 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 25179 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 25182 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 25183 CLK$SB_IO_IN_$glb_clk
.sym 25184 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 25185 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 25186 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 25187 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 25188 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 25189 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[3]
.sym 25190 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 25191 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 25192 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 25199 fft_block.reg_stage.c_map.stage_data[0]
.sym 25201 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 25203 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 25204 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 25205 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 25206 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 25211 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 25212 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 25218 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 25219 fft_block.reg_stage.w_input_regs[127]
.sym 25220 fft_block.reg_stage.w_input_regs[61]
.sym 25226 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 25228 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 25229 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 25232 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 25234 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[1]
.sym 25236 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 25237 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 25238 fft_block.reg_stage.w_input_regs[63]
.sym 25239 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1_SB_LUT4_O_1_I3[2]
.sym 25241 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 25245 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[2]
.sym 25246 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[3]
.sym 25249 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 25251 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 25253 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 25255 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 25256 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[2]
.sym 25257 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 25259 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 25260 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 25261 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 25265 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[1]
.sym 25266 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[3]
.sym 25267 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[2]
.sym 25268 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 25271 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 25277 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[2]
.sym 25278 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 25279 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 25280 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 25283 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 25285 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 25286 fft_block.reg_stage.w_input_regs[63]
.sym 25289 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[2]
.sym 25292 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 25295 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 25296 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 25297 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1_SB_LUT4_O_1_I3[2]
.sym 25302 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 25305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 25306 CLK$SB_IO_IN_$glb_clk
.sym 25309 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 25310 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 25311 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 25312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 25313 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 25314 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 25315 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 25322 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 25324 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 25325 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 25327 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 25335 fft_block.reg_stage.w_input_regs[123]
.sym 25336 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[3]
.sym 25338 fft_block.reg_stage.w_c_in[1]
.sym 25339 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 25349 fft_block.reg_stage.w_input_regs[62]
.sym 25351 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 25352 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 25355 fft_block.reg_stage.w_input_regs[63]
.sym 25357 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 25358 fft_block.reg_stage.w_cms_reg[28]
.sym 25359 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25363 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25366 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25368 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 25369 fft_block.reg_stage.w_input_regs[60]
.sym 25370 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 25371 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 25372 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 25373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 25376 fft_block.reg_stage.w_input_regs[59]
.sym 25377 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 25378 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25380 fft_block.reg_stage.w_input_regs[61]
.sym 25382 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 25384 fft_block.reg_stage.w_input_regs[62]
.sym 25385 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25388 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 25389 fft_block.reg_stage.w_input_regs[61]
.sym 25390 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25394 fft_block.reg_stage.w_input_regs[60]
.sym 25396 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 25400 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 25401 fft_block.reg_stage.w_input_regs[63]
.sym 25402 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 25406 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 25407 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25408 fft_block.reg_stage.w_input_regs[62]
.sym 25412 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 25414 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25415 fft_block.reg_stage.w_input_regs[59]
.sym 25418 fft_block.reg_stage.w_input_regs[60]
.sym 25420 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 25424 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 25425 fft_block.reg_stage.w_cms_reg[28]
.sym 25426 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 25428 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 25429 CLK$SB_IO_IN_$glb_clk
.sym 25431 fft_block.reg_stage.w_input_regs[58]
.sym 25432 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25433 fft_block.reg_stage.w_input_regs[57]
.sym 25434 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 25435 fft_block.reg_stage.w_input_regs[60]
.sym 25436 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25437 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25438 fft_block.reg_stage.w_input_regs[56]
.sym 25443 fft_block.reg_stage.w_c_in[7]
.sym 25445 fft_block.reg_stage.w_cms_in[1]
.sym 25457 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 25460 fft_block.w_fft_in[0]
.sym 25461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 25462 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 25465 fft_block.w_fft_in[10]
.sym 25472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 25473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 25474 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 25475 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 25478 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 25482 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25483 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 25484 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 25488 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 25490 fft_block.reg_stage.w_input_regs[57]
.sym 25491 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 25494 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 25495 fft_block.reg_stage.w_input_regs[56]
.sym 25496 fft_block.reg_stage.w_input_regs[58]
.sym 25498 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 25499 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 25500 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 25501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 25503 fft_block.reg_stage.w_input_regs[120]
.sym 25505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 25507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 25508 fft_block.reg_stage.w_input_regs[58]
.sym 25512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 25514 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 25517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 25518 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 25520 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 25524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 25526 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 25529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 25530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 25531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 25532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 25535 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25536 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 25538 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 25541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 25543 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 25544 fft_block.reg_stage.w_input_regs[58]
.sym 25547 fft_block.reg_stage.w_input_regs[56]
.sym 25548 fft_block.reg_stage.w_input_regs[57]
.sym 25549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 25550 fft_block.reg_stage.w_input_regs[120]
.sym 25551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 25552 CLK$SB_IO_IN_$glb_clk
.sym 25553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 25554 fft_block.reg_stage.w_input_regs[121]
.sym 25555 fft_block.reg_stage.w_input_regs[123]
.sym 25556 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[2]
.sym 25557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25559 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25560 fft_block.reg_stage.w_input_regs[122]
.sym 25561 fft_block.reg_stage.w_input_regs[120]
.sym 25568 fft_block.w_fft_in[8]
.sym 25572 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 25573 fft_block.reg_stage.w_input_regs[62]
.sym 25576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 25579 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 25580 w_fft_out[50]
.sym 25581 fft_block.reg_stage.w_input_regs[125]
.sym 25582 fft_block.reg_stage.w_input_regs[60]
.sym 25585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 25586 fft_block.reg_stage.w_c_reg[17]
.sym 25589 fft_block.reg_stage.w_input_regs[123]
.sym 25596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 25597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 25600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 25604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 25605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25606 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[14]
.sym 25608 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[14]
.sym 25612 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 25614 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25620 fft_block.w_fft_in[0]
.sym 25624 fft_block.reg_stage.w_input_regs[112]
.sym 25626 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 25628 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 25629 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25631 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 25640 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25641 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 25643 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 25647 fft_block.reg_stage.w_input_regs[112]
.sym 25652 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[14]
.sym 25653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[14]
.sym 25661 fft_block.w_fft_in[0]
.sym 25664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 25665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25666 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 25674 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25675 CLK$SB_IO_IN_$glb_clk
.sym 25678 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 25679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 25680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 25681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 25682 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 25683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 25684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 25690 fft_block.reg_stage.w_input_regs[122]
.sym 25694 fft_block.reg_stage.w_input_regs[120]
.sym 25696 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 25697 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25698 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 25699 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 25700 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 25701 fft_block.w_fft_in[4]
.sym 25702 w_fft_out[48]
.sym 25703 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25704 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 25710 w_fft_out[59]
.sym 25711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 25712 fft_block.reg_stage.w_input_regs[61]
.sym 25719 fft_block.reg_stage.w_input_regs[123]
.sym 25720 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25721 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25723 fft_block.reg_stage.w_input_regs[49]
.sym 25724 fft_block.w_fft_in[11]
.sym 25727 fft_block.w_fft_in[4]
.sym 25729 fft_block.reg_stage.w_input_regs[59]
.sym 25735 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25740 fft_block.w_fft_in[1]
.sym 25743 fft_block.reg_stage.w_input_regs[113]
.sym 25744 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 25746 fft_block.reg_stage.w_input_regs[50]
.sym 25747 fft_block.reg_stage.w_input_regs[114]
.sym 25753 fft_block.reg_stage.w_input_regs[114]
.sym 25757 fft_block.reg_stage.w_input_regs[49]
.sym 25759 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 25760 fft_block.reg_stage.w_input_regs[113]
.sym 25763 fft_block.reg_stage.w_input_regs[59]
.sym 25764 fft_block.reg_stage.w_input_regs[123]
.sym 25766 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25770 fft_block.w_fft_in[11]
.sym 25775 fft_block.w_fft_in[4]
.sym 25782 fft_block.w_fft_in[1]
.sym 25787 fft_block.reg_stage.w_input_regs[114]
.sym 25788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25790 fft_block.reg_stage.w_input_regs[50]
.sym 25796 fft_block.reg_stage.w_input_regs[113]
.sym 25797 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25798 CLK$SB_IO_IN_$glb_clk
.sym 25800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25801 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 25802 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 25803 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 25805 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 25807 fft_block.reg_stage.w_input_regs[124]
.sym 25813 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 25816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 25817 fft_block.w_fft_in[1]
.sym 25818 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 25819 fft_block.w_fft_in[0]
.sym 25823 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 25827 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25829 fft_block.counter_N[1]
.sym 25831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 25833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 25835 fft_block.w_fft_in[13]
.sym 25842 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25843 fft_block.reg_stage.w_input_regs[116]
.sym 25844 fft_block.reg_stage.w_input_regs[59]
.sym 25846 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 25847 fft_block.reg_stage.w_input_regs[115]
.sym 25848 fft_block.reg_stage.w_input_regs[49]
.sym 25849 fft_block.reg_stage.w_input_regs[51]
.sym 25850 fft_block.reg_stage.w_input_regs[113]
.sym 25851 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25853 fft_block.reg_stage.w_input_regs[52]
.sym 25854 fft_block.reg_stage.w_input_regs[60]
.sym 25855 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25856 fft_block.reg_stage.w_input_regs[114]
.sym 25858 fft_block.reg_stage.w_input_regs[50]
.sym 25859 fft_block.reg_stage.w_input_regs[123]
.sym 25860 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25863 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25864 fft_block.reg_stage.w_input_regs[124]
.sym 25875 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25876 fft_block.reg_stage.w_input_regs[114]
.sym 25877 fft_block.reg_stage.w_input_regs[50]
.sym 25880 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25882 fft_block.reg_stage.w_input_regs[51]
.sym 25883 fft_block.reg_stage.w_input_regs[115]
.sym 25886 fft_block.reg_stage.w_input_regs[60]
.sym 25887 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25889 fft_block.reg_stage.w_input_regs[124]
.sym 25892 fft_block.reg_stage.w_input_regs[51]
.sym 25893 fft_block.reg_stage.w_input_regs[115]
.sym 25894 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25898 fft_block.reg_stage.w_input_regs[123]
.sym 25899 fft_block.reg_stage.w_input_regs[59]
.sym 25900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25904 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25905 fft_block.reg_stage.w_input_regs[116]
.sym 25906 fft_block.reg_stage.w_input_regs[52]
.sym 25911 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 25912 fft_block.reg_stage.w_input_regs[113]
.sym 25913 fft_block.reg_stage.w_input_regs[49]
.sym 25916 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25917 fft_block.reg_stage.w_input_regs[116]
.sym 25918 fft_block.reg_stage.w_input_regs[52]
.sym 25920 fft_block.start_calc_$glb_ce
.sym 25921 CLK$SB_IO_IN_$glb_clk
.sym 25923 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 25924 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O_SB_LUT4_O_I0[0]
.sym 25925 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1_SB_LUT4_O_I0[1]
.sym 25926 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[2]
.sym 25927 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_I2[1]
.sym 25928 fft_block.reg_stage.w_input_regs[61]
.sym 25929 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 25930 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1[1]
.sym 25935 w_fft_out[49]
.sym 25936 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 25937 w_fft_out[51]
.sym 25938 fft_block.w_fft_in[11]
.sym 25939 w_fft_out[50]
.sym 25940 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 25941 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 25942 fft_block.w_fft_in[12]
.sym 25943 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 25945 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 25946 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 25949 fft_block.counter_N[2]
.sym 25950 fft_block.reg_stage.w_input_regs[61]
.sym 25951 fft_block.w_fft_in[10]
.sym 25952 w_fft_out[58]
.sym 25953 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 25954 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 25955 fft_block.sel_in
.sym 25957 fft_block.w_fft_in[1]
.sym 25958 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 25964 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 25969 fft_block.sel_in
.sym 25975 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1[0]
.sym 25991 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 25995 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1[1]
.sym 26004 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1[0]
.sym 26005 fft_block.sel_in
.sym 26006 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1[1]
.sym 26011 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 26043 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 26044 CLK$SB_IO_IN_$glb_clk
.sym 26048 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[0]
.sym 26049 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 26051 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26058 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 26059 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 26060 fft_block.reg_stage.w_input_regs[118]
.sym 26061 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1[0]
.sym 26062 fft_block.w_fft_in[1]
.sym 26064 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 26065 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 26066 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 26067 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 26071 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26072 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 26073 fft_block.reg_stage.w_input_regs[53]
.sym 26076 fft_block.reg_stage.w_input_regs[61]
.sym 26077 w_fft_out[50]
.sym 26078 fft_block.reg_stage.w_c_reg[17]
.sym 26079 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 26080 fft_block.reg_stage.w_input_regs[125]
.sym 26081 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26087 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 26089 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 26102 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 26109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 26114 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 26122 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 26146 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 26158 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 26163 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 26166 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 26167 CLK$SB_IO_IN_$glb_clk
.sym 26168 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 26169 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 26170 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1[1]
.sym 26171 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 26172 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 26173 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26174 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[2]
.sym 26175 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 26176 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_I0[0]
.sym 26181 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 26185 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 26187 w_fft_out[48]
.sym 26188 fft_block.w_fft_in[4]
.sym 26189 fft_block.w_fft_in[8]
.sym 26190 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 26192 fft_block.reg_stage.w_input_regs[119]
.sym 26193 w_fft_out[42]
.sym 26195 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 26196 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 26199 w_fft_out[33]
.sym 26200 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 26202 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 26203 fft_block.reg_stage.w_index_out[2]
.sym 26215 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26216 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 26217 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 26218 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 26220 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 26222 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[14]
.sym 26223 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26224 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 26225 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 26226 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[14]
.sym 26227 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 26228 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 26230 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26243 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 26244 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 26245 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26246 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 26249 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 26251 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 26252 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26255 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[14]
.sym 26256 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[14]
.sym 26268 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 26269 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26270 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 26273 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26275 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 26276 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 26280 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26281 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 26282 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 26285 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 26286 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26288 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 26289 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 26290 CLK$SB_IO_IN_$glb_clk
.sym 26291 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 26292 w_fft_out[52]
.sym 26293 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26294 w_fft_out[60]
.sym 26295 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 26296 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[2]
.sym 26297 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 26298 w_fft_out[53]
.sym 26299 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 26304 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[14]
.sym 26305 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 26306 fft_block.reg_stage.w_input_regs[36]
.sym 26307 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 26308 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 26309 w_fft_out[26]
.sym 26310 fft_block.reg_stage.w_input_regs[45]
.sym 26311 fft_block.w_fft_in[2]
.sym 26313 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26315 fft_block.reg_stage.w_input_regs[37]
.sym 26316 fft_block.counter_N[1]
.sym 26317 w_fft_out[32]
.sym 26318 fft_block.reg_stage.w_input_regs[46]
.sym 26319 w_fft_out[34]
.sym 26320 fft_block.reg_stage.w_input_regs[54]
.sym 26321 fft_block.w_fft_in[13]
.sym 26322 fft_block.counter_N[1]
.sym 26325 fft_block.reg_stage.w_input_regs[33]
.sym 26342 fft_block.w_fft_in[5]
.sym 26345 fft_block.w_fft_in[13]
.sym 26351 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26353 fft_block.reg_stage.w_index_out[0]
.sym 26354 addr_count[0]
.sym 26356 fft_block.reg_stage.w_index_out[1]
.sym 26362 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[0]
.sym 26363 fft_block.reg_stage.w_index_out[2]
.sym 26384 addr_count[0]
.sym 26385 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[0]
.sym 26396 fft_block.w_fft_in[13]
.sym 26404 fft_block.w_fft_in[5]
.sym 26408 fft_block.reg_stage.w_index_out[2]
.sym 26409 fft_block.reg_stage.w_index_out[0]
.sym 26410 fft_block.reg_stage.w_index_out[1]
.sym 26412 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26413 CLK$SB_IO_IN_$glb_clk
.sym 26415 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 26416 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26418 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 26419 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 26420 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 26421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 26422 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 26424 fft_block.w_fft_in[5]
.sym 26428 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 26430 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 26436 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26439 fft_block.sel_in
.sym 26440 fft_block.reg_stage.w_input_regs[47]
.sym 26441 fft_block.counter_N[2]
.sym 26446 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26447 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 26448 fft_block.w_fft_in[10]
.sym 26449 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 26450 fft_block.reg_stage.w_input_regs[104]
.sym 26456 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 26458 fft_block.reg_stage.w_input_regs[35]
.sym 26459 fft_block.reg_stage.w_input_regs[97]
.sym 26461 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26462 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26464 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26465 fft_block.reg_stage.w_input_regs[98]
.sym 26466 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26470 fft_block.reg_stage.w_input_regs[34]
.sym 26471 fft_block.reg_stage.w_input_regs[99]
.sym 26478 fft_block.reg_stage.w_input_regs[46]
.sym 26482 fft_block.reg_stage.w_input_regs[43]
.sym 26484 fft_block.reg_stage.w_input_regs[107]
.sym 26485 fft_block.reg_stage.w_input_regs[33]
.sym 26486 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 26489 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26490 fft_block.reg_stage.w_input_regs[43]
.sym 26492 fft_block.reg_stage.w_input_regs[107]
.sym 26495 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 26497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26498 fft_block.reg_stage.w_input_regs[46]
.sym 26501 fft_block.reg_stage.w_input_regs[98]
.sym 26502 fft_block.reg_stage.w_input_regs[34]
.sym 26504 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26507 fft_block.reg_stage.w_input_regs[34]
.sym 26508 fft_block.reg_stage.w_input_regs[98]
.sym 26509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26513 fft_block.reg_stage.w_input_regs[99]
.sym 26514 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26515 fft_block.reg_stage.w_input_regs[35]
.sym 26519 fft_block.reg_stage.w_input_regs[97]
.sym 26520 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 26522 fft_block.reg_stage.w_input_regs[33]
.sym 26525 fft_block.reg_stage.w_input_regs[33]
.sym 26526 fft_block.reg_stage.w_input_regs[97]
.sym 26527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 26531 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26532 fft_block.reg_stage.w_input_regs[35]
.sym 26534 fft_block.reg_stage.w_input_regs[99]
.sym 26535 fft_block.start_calc_$glb_ce
.sym 26536 CLK$SB_IO_IN_$glb_clk
.sym 26539 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 26540 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 26541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 26542 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 26543 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 26544 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 26545 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 26550 w_fft_out[42]
.sym 26552 addr_count[1]
.sym 26553 fft_block.reg_stage.w_input_regs[100]
.sym 26555 addr_count[1]
.sym 26557 fft_block.reg_stage.w_c_in[0]
.sym 26559 fft_block.reg_stage.w_input_regs[101]
.sym 26560 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26561 fft_block.reg_stage.w_c_in[3]
.sym 26566 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 26568 fft_block.reg_stage.w_input_regs[43]
.sym 26570 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 26579 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26585 fft_block.w_fft_in[8]
.sym 26586 fft_block.reg_stage.w_input_regs[45]
.sym 26587 fft_block.reg_stage.w_input_regs[46]
.sym 26589 fft_block.reg_stage.w_input_regs[107]
.sym 26590 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26591 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 26594 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26596 fft_block.reg_stage.w_input_regs[43]
.sym 26598 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 26600 fft_block.reg_stage.w_input_regs[47]
.sym 26601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 26606 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26608 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 26610 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 26612 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26614 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 26615 fft_block.reg_stage.w_input_regs[45]
.sym 26618 fft_block.reg_stage.w_input_regs[107]
.sym 26625 fft_block.reg_stage.w_input_regs[47]
.sym 26626 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 26627 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 26633 fft_block.w_fft_in[8]
.sym 26636 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26637 fft_block.reg_stage.w_input_regs[46]
.sym 26638 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 26643 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26644 fft_block.reg_stage.w_input_regs[45]
.sym 26645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 26649 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 26650 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26651 fft_block.reg_stage.w_input_regs[43]
.sym 26654 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 26655 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 26656 fft_block.reg_stage.w_input_regs[47]
.sym 26658 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26659 CLK$SB_IO_IN_$glb_clk
.sym 26661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26662 fft_block.reg_stage.w_input_regs[43]
.sym 26663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 26664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26665 fft_block.reg_stage.w_input_regs[42]
.sym 26666 fft_block.reg_stage.w_input_regs[40]
.sym 26667 fft_block.reg_stage.w_input_regs[41]
.sym 26668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 26674 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 26675 fft_block.counter_N[0]
.sym 26678 fft_block.reg_stage.w_c_in[7]
.sym 26680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 26681 fft_block.sel_in
.sym 26682 fft_block.counter_N[1]
.sym 26683 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 26684 addr_count[2]
.sym 26687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 26688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 26689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 26702 fft_block.w_fft_in[11]
.sym 26703 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 26704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26705 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 26706 fft_block.reg_stage.w_input_regs[44]
.sym 26712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 26713 fft_block.reg_stage.w_input_regs[104]
.sym 26714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 26719 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26721 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26722 fft_block.reg_stage.w_input_regs[42]
.sym 26723 fft_block.reg_stage.w_input_regs[40]
.sym 26724 fft_block.reg_stage.w_input_regs[41]
.sym 26726 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 26727 fft_block.reg_stage.w_input_regs[43]
.sym 26735 fft_block.reg_stage.w_input_regs[41]
.sym 26736 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 26737 fft_block.reg_stage.w_input_regs[104]
.sym 26738 fft_block.reg_stage.w_input_regs[40]
.sym 26741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 26743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26744 fft_block.reg_stage.w_input_regs[43]
.sym 26749 fft_block.w_fft_in[11]
.sym 26753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 26755 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 26756 fft_block.reg_stage.w_input_regs[42]
.sym 26759 fft_block.reg_stage.w_input_regs[104]
.sym 26760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 26761 fft_block.reg_stage.w_input_regs[41]
.sym 26762 fft_block.reg_stage.w_input_regs[40]
.sym 26765 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 26767 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 26768 fft_block.reg_stage.w_input_regs[42]
.sym 26772 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 26773 fft_block.reg_stage.w_input_regs[44]
.sym 26774 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26777 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 26779 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26780 fft_block.reg_stage.w_input_regs[44]
.sym 26781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26782 CLK$SB_IO_IN_$glb_clk
.sym 26785 fft_block.reg_stage.w_input_regs[105]
.sym 26788 fft_block.reg_stage.w_input_regs[106]
.sym 26797 fft_block.reg_stage.w_input_regs[41]
.sym 26799 fft_block.reg_stage.w_input_regs[39]
.sym 26800 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26801 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26802 fft_block.sel_in
.sym 26829 fft_block.w_calc_finish
.sym 26831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 26836 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 26837 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 26839 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 26842 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 26872 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 26876 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 26877 fft_block.w_calc_finish
.sym 26883 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 26888 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 26904 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 26905 CLK$SB_IO_IN_$glb_clk
.sym 26914 w_start_spi
.sym 26919 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 26928 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26935 fft_block.sel_in
.sym 26950 fft_block.sel_in_SB_DFFE_Q_E
.sym 26968 fft_block.fft_finish_SB_DFFE_Q_E
.sym 26970 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 26993 fft_block.fft_finish_SB_DFFE_Q_E
.sym 27017 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 27027 fft_block.sel_in_SB_DFFE_Q_E
.sym 27028 CLK$SB_IO_IN_$glb_clk
.sym 27047 w_start_spi
.sym 27050 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 28630 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 28631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 28634 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 28636 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 28649 fft_block.reg_stage.w_cps_reg[26]
.sym 28650 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 28652 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 28657 fft_block.reg_stage.w_c_reg[17]
.sym 28661 fft_block.reg_stage.w_cps_reg[22]
.sym 28662 fft_block.reg_stage.w_cps_reg[25]
.sym 28666 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 28669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 28672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 28675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 28679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 28694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 28695 fft_block.reg_stage.w_c_reg[17]
.sym 28696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 28699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 28700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 28701 fft_block.reg_stage.w_cps_reg[26]
.sym 28706 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 28707 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 28708 fft_block.reg_stage.w_cps_reg[25]
.sym 28711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 28712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 28714 fft_block.reg_stage.w_cps_reg[22]
.sym 28723 fft_block.reg_stage.w_cps_reg[26]
.sym 28724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 28725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 28727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 28728 CLK$SB_IO_IN_$glb_clk
.sym 28747 fft_block.reg_stage.w_c_reg[17]
.sym 28762 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 28777 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 28788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 28811 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 28815 fft_block.reg_stage.w_cps_in[4]
.sym 28827 fft_block.reg_stage.w_cps_in[0]
.sym 28830 fft_block.reg_stage.w_cps_in[7]
.sym 28833 fft_block.start_calc
.sym 28834 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 28838 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 28841 fft_block.reg_stage.w_cps_in[8]
.sym 28846 fft_block.start_calc
.sym 28847 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 28850 fft_block.reg_stage.w_cps_in[8]
.sym 28863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 28870 fft_block.reg_stage.w_cps_in[0]
.sym 28877 fft_block.reg_stage.w_cps_in[4]
.sym 28883 fft_block.reg_stage.w_cps_in[7]
.sym 28890 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 28891 CLK$SB_IO_IN_$glb_clk
.sym 28905 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 28907 fft_block.reg_stage.w_cps_reg[22]
.sym 28909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 28912 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28915 fft_block.reg_stage.w_cps_reg[18]
.sym 28917 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 28924 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 28936 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 28940 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 28944 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 28945 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 28952 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 28954 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 28956 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28960 fft_block.reg_stage.w_cms_reg[27]
.sym 28962 fft_block.reg_stage.w_cms_reg[34]
.sym 28967 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 28968 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 28969 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28991 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 28993 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 28994 fft_block.reg_stage.w_cms_reg[34]
.sym 29003 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 29005 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 29006 fft_block.reg_stage.w_cms_reg[27]
.sym 29013 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 29014 CLK$SB_IO_IN_$glb_clk
.sym 29031 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 29032 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 29038 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 29040 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 29043 fft_block.reg_stage.w_cps_in[8]
.sym 29044 fft_block.reg_stage.w_c_reg[17]
.sym 29047 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 29048 fft_block.reg_stage.w_cps_in[0]
.sym 29049 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 29050 fft_block.reg_stage.w_cms_in[0]
.sym 29051 fft_block.reg_stage.w_cps_in[7]
.sym 29057 fft_block.reg_stage.w_c_in[1]
.sym 29059 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 29060 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 29064 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29065 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29066 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 29069 fft_block.reg_stage.c_map.stage_data[0]
.sym 29070 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 29082 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 29093 fft_block.reg_stage.c_map.stage_data[0]
.sym 29096 fft_block.reg_stage.c_map.stage_data[0]
.sym 29114 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 29115 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29117 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 29121 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 29122 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29123 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 29128 fft_block.reg_stage.w_c_in[1]
.sym 29136 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 29137 CLK$SB_IO_IN_$glb_clk
.sym 29149 fft_block.reg_stage.w_cps_in[7]
.sym 29155 fft_block.reg_stage.w_cms_in[0]
.sym 29156 fft_block.reg_stage.w_cms_in[7]
.sym 29159 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 29164 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 29165 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 29167 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 29170 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 29172 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 29174 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 29182 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 29184 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 29185 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29186 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 29187 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29189 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29190 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 29193 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 29195 fft_block.reg_stage.c_map.stage_data[0]
.sym 29203 fft_block.reg_stage.w_cps_in[8]
.sym 29204 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 29207 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 29210 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 29219 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 29220 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 29221 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29225 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 29226 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29228 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 29233 fft_block.reg_stage.w_cps_in[8]
.sym 29234 fft_block.reg_stage.c_map.stage_data[0]
.sym 29243 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 29245 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29246 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 29249 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29250 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 29251 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 29256 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29257 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 29258 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 29259 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 29260 CLK$SB_IO_IN_$glb_clk
.sym 29261 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 29274 fft_block.reg_stage.w_cms_reg[28]
.sym 29275 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 29276 fft_block.reg_stage.w_cms_in[7]
.sym 29280 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 29282 fft_block.reg_stage.w_cps_in[7]
.sym 29283 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 29284 fft_block.reg_stage.w_cms_reg[27]
.sym 29287 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 29288 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 29289 fft_block.reg_stage.w_cps_in[7]
.sym 29290 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 29292 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 29294 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2_SB_LUT4_I2_O[0]
.sym 29295 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 29297 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 29303 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 29305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2_SB_LUT4_I2_O[0]
.sym 29311 fft_block.reg_stage.w_input_regs[125]
.sym 29317 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 29319 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 29325 fft_block.start_calc
.sym 29327 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 29328 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 29330 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 29334 fft_block.reg_stage.w_input_regs[123]
.sym 29338 fft_block.start_calc
.sym 29339 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 29342 fft_block.reg_stage.w_input_regs[125]
.sym 29350 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 29357 fft_block.reg_stage.w_input_regs[123]
.sym 29360 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 29362 fft_block.start_calc
.sym 29369 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 29374 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 29380 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 29382 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2_SB_LUT4_I2_O[0]
.sym 29383 CLK$SB_IO_IN_$glb_clk
.sym 29397 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 29399 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 29400 fft_block.reg_stage.w_input_regs[63]
.sym 29406 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 29411 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 29412 fft_block.reg_stage.w_input_regs[56]
.sym 29414 fft_block.reg_stage.w_input_regs[58]
.sym 29418 fft_block.reg_stage.w_input_regs[57]
.sym 29420 fft_block.w_fft_in[9]
.sym 29427 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 29429 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 29432 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29434 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 29435 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 29439 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 29440 fft_block.reg_stage.w_input_regs[127]
.sym 29444 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 29458 $nextpnr_ICESTORM_LC_28$O
.sym 29461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 29466 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 29468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29470 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 29473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 29474 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 29476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 29479 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 29480 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 29482 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 29485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 29486 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 29488 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 29491 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 29492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 29494 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 29496 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 29498 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 29503 fft_block.reg_stage.w_input_regs[127]
.sym 29504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 29518 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 29526 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 29528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 29530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 29533 fft_block.w_fft_in[8]
.sym 29542 fft_block.reg_stage.w_cps_in[8]
.sym 29551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 29555 fft_block.reg_stage.w_input_regs[122]
.sym 29556 fft_block.w_fft_in[8]
.sym 29557 fft_block.reg_stage.w_input_regs[121]
.sym 29558 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 29559 fft_block.reg_stage.w_input_regs[57]
.sym 29562 fft_block.w_fft_in[9]
.sym 29564 fft_block.reg_stage.w_input_regs[120]
.sym 29571 fft_block.w_fft_in[12]
.sym 29572 fft_block.reg_stage.w_input_regs[56]
.sym 29576 fft_block.w_fft_in[10]
.sym 29584 fft_block.w_fft_in[10]
.sym 29591 fft_block.reg_stage.w_input_regs[122]
.sym 29594 fft_block.w_fft_in[9]
.sym 29600 fft_block.reg_stage.w_input_regs[57]
.sym 29601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 29602 fft_block.reg_stage.w_input_regs[56]
.sym 29603 fft_block.reg_stage.w_input_regs[120]
.sym 29608 fft_block.w_fft_in[12]
.sym 29612 fft_block.reg_stage.w_input_regs[121]
.sym 29620 fft_block.reg_stage.w_input_regs[120]
.sym 29624 fft_block.w_fft_in[8]
.sym 29628 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 29629 CLK$SB_IO_IN_$glb_clk
.sym 29642 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 29645 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 29646 fft_block.reg_stage.w_input_regs[127]
.sym 29647 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 29650 fft_block.w_fft_in[9]
.sym 29651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 29657 fft_block.w_fft_in[12]
.sym 29658 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 29659 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_I0[0]
.sym 29662 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 29663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 29664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 29665 fft_block.w_fft_in[11]
.sym 29672 fft_block.reg_stage.w_input_regs[58]
.sym 29678 fft_block.w_fft_in[10]
.sym 29680 fft_block.reg_stage.w_input_regs[121]
.sym 29682 fft_block.reg_stage.w_input_regs[57]
.sym 29683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 29686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 29687 fft_block.reg_stage.w_input_regs[56]
.sym 29689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 29690 fft_block.w_fft_in[9]
.sym 29691 fft_block.w_fft_in[11]
.sym 29693 fft_block.w_fft_in[8]
.sym 29701 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29702 fft_block.reg_stage.w_input_regs[122]
.sym 29703 fft_block.reg_stage.w_input_regs[120]
.sym 29705 fft_block.w_fft_in[9]
.sym 29711 fft_block.w_fft_in[11]
.sym 29718 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 29720 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 29724 fft_block.reg_stage.w_input_regs[58]
.sym 29725 fft_block.reg_stage.w_input_regs[122]
.sym 29726 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29735 fft_block.reg_stage.w_input_regs[57]
.sym 29736 fft_block.reg_stage.w_input_regs[120]
.sym 29737 fft_block.reg_stage.w_input_regs[121]
.sym 29738 fft_block.reg_stage.w_input_regs[56]
.sym 29743 fft_block.w_fft_in[10]
.sym 29749 fft_block.w_fft_in[8]
.sym 29751 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 29752 CLK$SB_IO_IN_$glb_clk
.sym 29765 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 29766 fft_block.reg_stage.w_input_regs[121]
.sym 29768 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 29772 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 29774 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 29775 fft_block.reg_stage.w_c_in[1]
.sym 29776 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29778 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 29779 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[2]
.sym 29780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 29782 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 29785 fft_block.start_calc
.sym 29788 fft_block.reg_stage.w_input_regs[61]
.sym 29802 fft_block.reg_stage.w_input_regs[124]
.sym 29804 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 29806 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 29810 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 29813 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 29814 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 29815 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 29816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 29827 $nextpnr_ICESTORM_LC_20$O
.sym 29830 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 29833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 29835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 29837 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 29839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 29842 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 29843 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 29845 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 29848 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 29849 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 29852 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 29855 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 29858 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 29859 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 29861 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 29864 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 29865 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 29866 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 29872 fft_block.reg_stage.w_input_regs[124]
.sym 29874 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 29875 CLK$SB_IO_IN_$glb_clk
.sym 29876 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 29886 fft_block.w_fft_in[10]
.sym 29887 fft_block.w_fft_in[10]
.sym 29889 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 29891 fft_block.reg_stage.w_input_regs[55]
.sym 29892 fft_block.w_fft_in[10]
.sym 29895 fft_block.w_fft_in[0]
.sym 29898 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 29900 fft_block.sel_in
.sym 29902 fft_block.counter_N[0]
.sym 29903 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 29918 fft_block.w_fft_in[12]
.sym 29921 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 29922 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 29923 fft_block.reg_stage.w_input_regs[60]
.sym 29929 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 29930 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 29931 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_I0[0]
.sym 29932 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 29933 fft_block.reg_stage.w_input_regs[124]
.sym 29936 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 29937 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 29939 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[2]
.sym 29940 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 29944 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29945 fft_block.start_calc
.sym 29951 fft_block.reg_stage.w_input_regs[124]
.sym 29952 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29954 fft_block.reg_stage.w_input_regs[60]
.sym 29957 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[2]
.sym 29959 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 29963 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 29965 fft_block.start_calc
.sym 29969 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 29970 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_I0[0]
.sym 29971 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 29972 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 29981 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[2]
.sym 29982 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 29983 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 29994 fft_block.w_fft_in[12]
.sym 29997 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 29998 CLK$SB_IO_IN_$glb_clk
.sym 30012 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30014 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 30015 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 30016 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 30017 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 30024 fft_block.w_fft_in[8]
.sym 30026 fft_block.reg_stage.w_cps_in[8]
.sym 30028 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1_SB_LUT4_O_I0[2]
.sym 30031 w_fft_out[10]
.sym 30033 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[0]
.sym 30034 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[2]
.sym 30042 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O_SB_LUT4_O_I0[0]
.sym 30043 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 30046 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1_SB_LUT4_O_I0[2]
.sym 30047 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 30048 fft_block.w_fft_in[13]
.sym 30050 fft_block.counter_N[1]
.sym 30051 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 30052 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 30056 w_fft_out[33]
.sym 30057 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 30058 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 30061 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1_SB_LUT4_O_I0[0]
.sym 30062 fft_block.counter_N[0]
.sym 30063 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 30065 w_fft_out[49]
.sym 30066 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 30067 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1_SB_LUT4_O_I0[1]
.sym 30068 fft_block.counter_N[2]
.sym 30070 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 30071 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 30074 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 30075 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O_SB_LUT4_O_I0[0]
.sym 30076 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 30077 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 30081 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 30082 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 30083 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 30086 fft_block.counter_N[1]
.sym 30087 w_fft_out[49]
.sym 30088 w_fft_out[33]
.sym 30089 fft_block.counter_N[0]
.sym 30092 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O_SB_LUT4_O_I0[0]
.sym 30093 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 30094 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 30095 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 30099 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 30100 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 30106 fft_block.w_fft_in[13]
.sym 30110 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 30113 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 30116 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1_SB_LUT4_O_I0[2]
.sym 30117 fft_block.counter_N[2]
.sym 30118 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1_SB_LUT4_O_I0[1]
.sym 30119 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1_SB_LUT4_O_I0[0]
.sym 30120 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 30121 CLK$SB_IO_IN_$glb_clk
.sym 30132 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 30135 w_fft_out[48]
.sym 30136 fft_block.w_fft_in[4]
.sym 30138 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 30139 w_fft_out[59]
.sym 30143 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[2]
.sym 30144 w_fft_out[33]
.sym 30145 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_I2[1]
.sym 30150 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_I0[0]
.sym 30151 fft_block.w_fft_in[11]
.sym 30154 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 30157 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30158 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 30166 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30171 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 30172 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 30175 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 30183 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 30184 w_fft_out[42]
.sym 30191 w_fft_out[10]
.sym 30192 fft_block.counter_N[0]
.sym 30209 w_fft_out[10]
.sym 30210 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 30211 w_fft_out[42]
.sym 30212 fft_block.counter_N[0]
.sym 30215 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 30216 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30217 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 30227 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 30228 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30229 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 30243 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 30244 CLK$SB_IO_IN_$glb_clk
.sym 30245 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 30258 fft_block.counter_N[1]
.sym 30259 fft_block.reg_stage.w_input_regs[37]
.sym 30260 fft_block.w_fft_in[13]
.sym 30261 fft_block.reg_stage.w_input_regs[54]
.sym 30262 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 30265 w_fft_out[32]
.sym 30266 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 30267 fft_block.counter_N[1]
.sym 30268 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 30273 fft_block.reg_stage.w_input_regs[118]
.sym 30276 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 30278 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 30288 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1[1]
.sym 30289 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 30290 w_fft_out[50]
.sym 30291 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[2]
.sym 30292 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30294 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 30296 fft_block.sel_in
.sym 30297 fft_block.reg_stage.w_input_regs[61]
.sym 30298 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 30299 w_fft_out[58]
.sym 30300 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1[2]
.sym 30301 w_fft_out[26]
.sym 30305 fft_block.counter_N[1]
.sym 30306 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 30307 fft_block.counter_N[1]
.sym 30308 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[14]
.sym 30310 w_fft_out[34]
.sym 30312 fft_block.counter_N[0]
.sym 30313 fft_block.counter_N[2]
.sym 30314 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 30316 fft_block.reg_stage.w_input_regs[125]
.sym 30318 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 30320 fft_block.counter_N[1]
.sym 30321 w_fft_out[26]
.sym 30322 fft_block.counter_N[0]
.sym 30323 w_fft_out[58]
.sym 30326 w_fft_out[34]
.sym 30327 fft_block.counter_N[0]
.sym 30328 w_fft_out[50]
.sym 30329 fft_block.counter_N[1]
.sym 30333 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[14]
.sym 30341 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 30345 fft_block.reg_stage.w_input_regs[61]
.sym 30346 fft_block.reg_stage.w_input_regs[125]
.sym 30347 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30350 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1[1]
.sym 30351 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1[2]
.sym 30352 fft_block.counter_N[2]
.sym 30353 fft_block.sel_in
.sym 30356 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 30362 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 30363 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 30364 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 30365 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[2]
.sym 30366 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 30367 CLK$SB_IO_IN_$glb_clk
.sym 30382 fft_block.sel_in
.sym 30383 w_fft_out[58]
.sym 30384 fft_block.w_fft_in[1]
.sym 30387 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 30388 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1[2]
.sym 30389 fft_block.reg_stage.w_input_regs[103]
.sym 30391 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30395 fft_block.reg_stage.w_input_regs[111]
.sym 30398 fft_block.counter_N[0]
.sym 30410 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 30411 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 30412 fft_block.reg_stage.w_input_regs[53]
.sym 30413 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 30415 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 30416 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 30417 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 30418 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30419 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30420 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 30422 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 30423 fft_block.reg_stage.w_input_regs[125]
.sym 30424 fft_block.reg_stage.w_input_regs[117]
.sym 30425 fft_block.reg_stage.w_input_regs[61]
.sym 30427 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 30429 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30431 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 30433 fft_block.reg_stage.w_input_regs[118]
.sym 30435 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 30437 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 30439 fft_block.reg_stage.w_input_regs[54]
.sym 30444 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30445 fft_block.reg_stage.w_input_regs[53]
.sym 30446 fft_block.reg_stage.w_input_regs[117]
.sym 30449 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30451 fft_block.reg_stage.w_input_regs[117]
.sym 30452 fft_block.reg_stage.w_input_regs[53]
.sym 30455 fft_block.reg_stage.w_input_regs[61]
.sym 30456 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30457 fft_block.reg_stage.w_input_regs[125]
.sym 30461 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 30462 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 30463 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 30464 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 30467 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 30468 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 30469 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 30470 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 30473 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 30474 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 30475 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 30476 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 30479 fft_block.reg_stage.w_input_regs[54]
.sym 30480 fft_block.reg_stage.w_input_regs[118]
.sym 30481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30485 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 30486 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 30487 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 30488 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 30489 fft_block.start_calc_$glb_ce
.sym 30490 CLK$SB_IO_IN_$glb_clk
.sym 30504 w_fft_out[52]
.sym 30506 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 30507 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 30508 fft_block.reg_stage.w_input_regs[53]
.sym 30509 fft_block.reg_stage.w_input_regs[38]
.sym 30510 w_fft_out[60]
.sym 30514 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 30515 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 30518 fft_block.reg_stage.w_cps_in[8]
.sym 30519 fft_block.w_fft_in[9]
.sym 30524 fft_block.w_fft_in[8]
.sym 30542 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 30551 fft_block.reg_stage.w_input_regs[104]
.sym 30552 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 30554 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 30558 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 30560 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 30563 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 30564 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 30567 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 30575 fft_block.reg_stage.w_input_regs[104]
.sym 30585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 30591 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 30598 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 30604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 30609 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 30612 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 30613 CLK$SB_IO_IN_$glb_clk
.sym 30624 fft_block.reg_stage.w_cps_in[7]
.sym 30627 fft_block.reg_stage.w_c_in[0]
.sym 30628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 30629 w_fft_out[63]
.sym 30631 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 30637 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 30643 fft_block.w_fft_in[11]
.sym 30656 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 30657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 30658 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 30663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 30664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 30665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 30667 fft_block.reg_stage.w_input_regs[111]
.sym 30668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 30688 $nextpnr_ICESTORM_LC_36$O
.sym 30691 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 30694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 30696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 30698 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 30700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 30702 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 30704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 30706 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 30709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 30710 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 30712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 30714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 30716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 30718 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 30721 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 30722 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 30724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 30727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 30728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 30732 fft_block.reg_stage.w_input_regs[111]
.sym 30734 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 30750 addr_count[0]
.sym 30751 fft_block.counter_N[1]
.sym 30752 fft_block.reg_stage.w_input_regs[46]
.sym 30760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 30763 fft_block.w_fft_in[9]
.sym 30781 fft_block.reg_stage.w_input_regs[107]
.sym 30783 fft_block.reg_stage.w_input_regs[106]
.sym 30787 fft_block.w_fft_in[10]
.sym 30788 fft_block.reg_stage.w_input_regs[105]
.sym 30789 fft_block.w_fft_in[9]
.sym 30791 fft_block.reg_stage.w_input_regs[42]
.sym 30793 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30796 fft_block.w_fft_in[8]
.sym 30797 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 30798 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30803 fft_block.w_fft_in[11]
.sym 30804 fft_block.reg_stage.w_input_regs[43]
.sym 30812 fft_block.reg_stage.w_input_regs[43]
.sym 30813 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30814 fft_block.reg_stage.w_input_regs[107]
.sym 30818 fft_block.w_fft_in[11]
.sym 30824 fft_block.reg_stage.w_input_regs[105]
.sym 30830 fft_block.reg_stage.w_input_regs[42]
.sym 30832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30833 fft_block.reg_stage.w_input_regs[106]
.sym 30837 fft_block.w_fft_in[10]
.sym 30844 fft_block.w_fft_in[8]
.sym 30851 fft_block.w_fft_in[9]
.sym 30855 fft_block.reg_stage.w_input_regs[106]
.sym 30858 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 30859 CLK$SB_IO_IN_$glb_clk
.sym 30873 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30875 fft_block.reg_stage.w_input_regs[104]
.sym 30880 fft_block.counter_N[2]
.sym 30882 fft_block.reg_stage.w_input_regs[47]
.sym 30883 fft_block.reg_stage.w_input_regs[42]
.sym 30904 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 30923 fft_block.w_fft_in[9]
.sym 30924 fft_block.w_fft_in[10]
.sym 30941 fft_block.w_fft_in[9]
.sym 30959 fft_block.w_fft_in[10]
.sym 30981 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 30982 CLK$SB_IO_IN_$glb_clk
.sym 30999 w_fft_out[37]
.sym 31027 fft_block.fft_finish_SB_DFFE_Q_E
.sym 31028 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 31100 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 31104 fft_block.fft_finish_SB_DFFE_Q_E
.sym 31105 CLK$SB_IO_IN_$glb_clk
.sym 32685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 32686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 32759 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 32761 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 32763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 32764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 32766 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 32809 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 32823 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 32843 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 32853 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 32897 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 32898 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 32900 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 32901 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[0]
.sym 32902 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 32903 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[1]
.sym 32943 fft_block.reg_stage.w_cps_in[0]
.sym 32946 fft_block.reg_stage.w_c_reg[17]
.sym 32947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 32948 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 33006 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 33046 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 33050 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 33055 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 33056 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 33059 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 33101 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 33102 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[3]
.sym 33103 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[5]
.sym 33104 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 33105 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[4]
.sym 33106 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[6]
.sym 33107 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 33108 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 33144 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 33147 fft_block.reg_stage.w_cps_in[7]
.sym 33148 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 33150 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 33155 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 33157 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 33161 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 33163 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 33165 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 33203 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[5]
.sym 33204 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[2]
.sym 33205 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[6]
.sym 33208 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 33209 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[3]
.sym 33210 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[4]
.sym 33250 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 33252 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 33258 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 33261 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 33265 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 33305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 33306 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 33307 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 33308 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 33309 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 33311 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 33312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 33351 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 33352 fft_block.reg_stage.w_cps_in[0]
.sym 33354 fft_block.reg_stage.w_cms_in[0]
.sym 33365 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 33366 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 33367 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 33370 fft_block.reg_stage.w_input_regs[126]
.sym 33407 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 33408 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 33410 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 33411 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 33412 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 33413 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 33414 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 33450 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 33452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 33453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 33454 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 33458 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 33460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 33464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 33465 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[3]
.sym 33466 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 33467 fft_block.counter_N[1]
.sym 33468 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 33470 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 33509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33510 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 33511 w_fft_out[56]
.sym 33513 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 33514 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 33516 w_fft_out[57]
.sym 33547 fft_block.w_fft_in[9]
.sym 33550 fft_block.w_fft_in[9]
.sym 33552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 33553 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 33555 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 33556 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 33558 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 33560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 33564 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 33567 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 33568 w_fft_out[41]
.sym 33570 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 33573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 33574 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 33611 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 33612 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 33613 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]
.sym 33614 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_I2[2]
.sym 33615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 33616 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 33617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 33618 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 33656 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 33657 fft_block.reg_stage.w_input_regs[57]
.sym 33659 fft_block.reg_stage.w_input_regs[58]
.sym 33660 fft_block.w_fft_in[9]
.sym 33663 fft_block.reg_stage.w_input_regs[56]
.sym 33673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 33676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 33713 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[0]
.sym 33714 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 33715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 33716 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_I2[3]
.sym 33717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 33718 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 33719 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 33720 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 33755 w_fft_out[10]
.sym 33756 fft_block.w_fft_in[0]
.sym 33758 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1_SB_LUT4_O_I0[2]
.sym 33760 fft_block.reg_stage.w_cps_in[8]
.sym 33761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3]
.sym 33764 fft_block.w_fft_in[8]
.sym 33765 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[0]
.sym 33767 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 33769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[14]
.sym 33770 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 33771 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 33772 fft_block.counter_N[0]
.sym 33773 fft_block.reg_stage.w_input_regs[126]
.sym 33774 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 33776 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 33777 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 33778 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 33815 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 33816 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I2[0]
.sym 33817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[2]
.sym 33818 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_I2[0]
.sym 33819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 33820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O_SB_LUT4_I1_O[2]
.sym 33821 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I2[1]
.sym 33822 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 33854 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 33858 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 33859 fft_block.w_fft_in[12]
.sym 33860 fft_block.w_fft_in[11]
.sym 33862 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 33866 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 33867 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 33868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 33869 w_fft_out[43]
.sym 33874 fft_block.counter_N[2]
.sym 33875 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 33878 fft_block.w_fft_in[2]
.sym 33879 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 33880 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 33917 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 33918 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 33919 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 33920 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[1]
.sym 33921 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 33922 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O_SB_LUT4_I1_I2[2]
.sym 33923 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 33924 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 33959 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 33960 fft_block.w_fft_in[1]
.sym 33963 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 33964 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 33968 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 33969 fft_block.start_calc
.sym 33971 w_fft_out[41]
.sym 33972 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[0]
.sym 33974 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 33975 fft_block.counter_N[1]
.sym 33977 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 33978 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 34019 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 34020 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[1]
.sym 34021 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I2[3]
.sym 34022 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 34023 fft_block.w_fft_in[2]
.sym 34024 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[14]
.sym 34025 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 34026 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 34073 w_fft_out[32]
.sym 34075 w_fft_out[34]
.sym 34078 w_fft_out[41]
.sym 34079 fft_block.sel_in
.sym 34081 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 34082 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 34083 w_fft_out[40]
.sym 34121 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34122 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 34125 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[3]
.sym 34126 fft_block.reg_stage.w_input_regs[53]
.sym 34128 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34166 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 34168 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 34169 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 34170 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[2]
.sym 34174 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I2[3]
.sym 34175 w_fft_out[55]
.sym 34176 fft_block.counter_N[2]
.sym 34177 w_fft_out[43]
.sym 34179 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 34180 addr_count[2]
.sym 34182 fft_block.reg_stage.w_input_regs[36]
.sym 34183 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 34185 fft_block.reg_stage.w_input_regs[126]
.sym 34186 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 34223 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 34224 w_fft_out[63]
.sym 34225 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 34226 w_fft_out[35]
.sym 34227 fft_block.reg_stage.w_c_in[0]
.sym 34228 w_fft_out[54]
.sym 34229 w_fft_out[55]
.sym 34230 w_fft_out[62]
.sym 34267 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 34268 fft_block.w_fft_in[5]
.sym 34271 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 34273 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 34274 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 34275 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 34276 fft_block.counter_N[2]
.sym 34277 fft_block.reg_stage.w_input_regs[44]
.sym 34281 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34282 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 34287 fft_block.w_fft_in[12]
.sym 34288 w_fft_out[43]
.sym 34325 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 34326 fft_block.reg_stage.w_input_regs[46]
.sym 34327 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 34328 fft_block.reg_stage.w_input_regs[36]
.sym 34329 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 34330 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 34331 fft_block.reg_stage.w_input_regs[44]
.sym 34332 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34368 fft_block.reg_stage.w_c_in[3]
.sym 34371 fft_block.reg_stage.w_input_regs[118]
.sym 34372 w_fft_out[62]
.sym 34374 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 34375 fft_block.reg_stage.w_index_out[1]
.sym 34377 fft_block.w_fft_in[4]
.sym 34378 fft_block.reg_stage.w_index_out[2]
.sym 34379 w_fft_out[41]
.sym 34380 fft_block.reg_stage.w_input_regs[106]
.sym 34382 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 34384 fft_block.reg_stage.w_input_regs[105]
.sym 34388 w_fft_out[45]
.sym 34390 fft_block.reg_stage.w_input_regs[46]
.sym 34427 w_fft_out[40]
.sym 34428 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34429 w_fft_out[44]
.sym 34430 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34431 w_fft_out[36]
.sym 34432 w_fft_out[43]
.sym 34433 w_fft_out[41]
.sym 34434 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34470 fft_block.counter_N[0]
.sym 34471 fft_block.reg_stage.w_input_regs[111]
.sym 34472 addr_count[1]
.sym 34476 fft_block.start_calc
.sym 34477 fft_block.counter_N[0]
.sym 34481 fft_block.sel_in
.sym 34482 w_fft_out[36]
.sym 34486 w_fft_out[41]
.sym 34487 fft_block.sel_in
.sym 34490 w_fft_out[40]
.sym 34530 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34533 w_fft_out[45]
.sym 34571 fft_block.counter_N[2]
.sym 34580 fft_block.counter_N[2]
.sym 34582 w_fft_out[44]
.sym 34583 w_fft_out[44]
.sym 34589 w_fft_out[43]
.sym 36057 CLK$SB_IO_IN
.sym 36090 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 36111 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 36131 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 36139 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 36140 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 36142 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 36155 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 36156 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 36174 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 36177 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 36180 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 36181 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 36182 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 36183 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 36208 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 36209 CLK$SB_IO_IN_$glb_clk
.sym 36210 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 36217 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 36219 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36221 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36222 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[4]
.sym 36244 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 36270 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 36272 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 36276 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 36277 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 36279 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 36281 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 36282 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 36294 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 36295 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 36296 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 36300 fft_block.reg_stage.w_c_reg[17]
.sym 36302 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 36303 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 36308 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 36310 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 36318 fft_block.reg_stage.w_cps_reg[22]
.sym 36323 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 36325 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 36326 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 36327 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 36328 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 36337 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 36338 fft_block.reg_stage.w_c_reg[17]
.sym 36339 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 36349 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 36351 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 36352 fft_block.reg_stage.w_c_reg[17]
.sym 36356 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 36357 fft_block.reg_stage.w_cps_reg[22]
.sym 36358 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 36367 fft_block.reg_stage.w_c_reg[17]
.sym 36368 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 36370 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 36371 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 36372 CLK$SB_IO_IN_$glb_clk
.sym 36376 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[1]
.sym 36377 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[2]
.sym 36381 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[0]
.sym 36390 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 36395 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 36398 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[0]
.sym 36402 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 36406 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 36422 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 36423 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36427 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 36429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 36430 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 36436 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 36438 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 36441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 36442 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 36451 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 36454 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 36466 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 36473 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 36478 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36480 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 36481 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 36487 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 36494 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 36495 CLK$SB_IO_IN_$glb_clk
.sym 36497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 36498 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 36499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 36501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 36502 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 36503 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 36504 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 36507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 36510 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 36518 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 36523 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[2]
.sym 36524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 36528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 36530 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[1]
.sym 36531 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 36532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 36540 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 36546 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36551 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 36553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 36569 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 36613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36614 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 36616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 36617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 36618 CLK$SB_IO_IN_$glb_clk
.sym 36619 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 36620 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 36621 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 36622 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 36623 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 36624 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 36625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 36626 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36627 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 36630 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 36636 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 36638 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[1]
.sym 36639 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 36641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 36642 fft_block.reg_stage.w_cps_in[4]
.sym 36643 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 36650 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 36652 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 36661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[5]
.sym 36663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 36664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 36668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 36671 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[5]
.sym 36672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 36673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 36675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[3]
.sym 36676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[4]
.sym 36681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 36684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 36686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[3]
.sym 36689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[4]
.sym 36692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 36694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[3]
.sym 36697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[3]
.sym 36701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 36706 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 36712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[5]
.sym 36713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[5]
.sym 36714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[4]
.sym 36715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[4]
.sym 36719 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 36724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 36731 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 36732 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 36733 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 36736 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[3]
.sym 36737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[3]
.sym 36738 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[4]
.sym 36739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[4]
.sym 36740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 36741 CLK$SB_IO_IN_$glb_clk
.sym 36743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 36744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 36745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 36746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36747 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 36748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 36749 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 36750 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 36758 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 36768 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 36769 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 36770 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 36772 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 36773 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 36774 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 36775 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 36778 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 36788 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 36790 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 36796 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 36798 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 36800 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 36802 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 36812 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 36819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 36825 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 36831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 36847 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 36855 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 36859 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 36863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 36864 CLK$SB_IO_IN_$glb_clk
.sym 36866 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 36867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 36868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 36869 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 36870 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36883 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 36893 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 36898 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 36899 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 36900 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 36907 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 36915 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 36918 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 36922 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 36925 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 36929 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 36930 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 36931 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[3]
.sym 36933 fft_block.reg_stage.w_input_regs[126]
.sym 36937 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 36938 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 36943 fft_block.reg_stage.w_input_regs[126]
.sym 36946 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 36947 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 36948 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 36952 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 36953 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 36958 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[3]
.sym 36961 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 36964 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 36965 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 36966 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 36967 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 36976 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 36982 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 36983 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 36984 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 36986 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 36987 CLK$SB_IO_IN_$glb_clk
.sym 36989 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 36990 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 36991 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 36992 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36993 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 36994 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 36995 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 36996 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 37001 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 37013 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 37015 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 37019 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 37020 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 37021 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 37022 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 37023 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 37024 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 37034 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 37039 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 37040 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 37042 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 37044 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 37045 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 37048 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 37049 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 37052 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 37054 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 37057 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 37059 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 37066 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 37069 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 37070 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 37072 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 37083 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 37084 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 37089 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 37094 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 37096 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 37100 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 37105 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 37106 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 37107 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 37108 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 37109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 37110 CLK$SB_IO_IN_$glb_clk
.sym 37111 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 37112 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 37113 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 37114 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 37115 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 37116 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 37117 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[3]
.sym 37118 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[2]
.sym 37119 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 37128 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 37133 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 37135 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 37136 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 37137 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 37138 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 37139 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 37140 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 37141 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 37142 w_fft_out[57]
.sym 37143 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 37146 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 37147 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 37154 fft_block.reg_stage.w_input_regs[58]
.sym 37156 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 37157 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 37158 fft_block.reg_stage.w_input_regs[56]
.sym 37160 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 37162 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 37163 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 37164 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37165 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 37168 fft_block.reg_stage.w_input_regs[57]
.sym 37171 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37173 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 37175 fft_block.reg_stage.w_input_regs[120]
.sym 37177 fft_block.reg_stage.w_input_regs[121]
.sym 37179 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 37180 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 37181 fft_block.reg_stage.w_input_regs[122]
.sym 37182 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 37183 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 37186 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 37187 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 37188 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37192 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 37193 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 37194 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 37195 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 37198 fft_block.reg_stage.w_input_regs[120]
.sym 37199 fft_block.reg_stage.w_input_regs[56]
.sym 37200 fft_block.reg_stage.w_input_regs[57]
.sym 37201 fft_block.reg_stage.w_input_regs[121]
.sym 37212 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 37213 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 37216 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 37217 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 37218 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 37228 fft_block.reg_stage.w_input_regs[122]
.sym 37229 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37230 fft_block.reg_stage.w_input_regs[58]
.sym 37232 fft_block.start_calc_$glb_ce
.sym 37233 CLK$SB_IO_IN_$glb_clk
.sym 37235 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 37236 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 37237 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 37238 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 37239 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 37240 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 37241 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1]
.sym 37242 fft_block.w_fft_in[10]
.sym 37243 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 37248 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 37249 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 37252 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 37253 w_fft_out[56]
.sym 37255 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 37256 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 37257 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 37259 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 37260 w_fft_out[56]
.sym 37262 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 37264 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 37266 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 37267 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 37268 fft_block.w_fft_in[1]
.sym 37269 fft_block.reg_stage.w_input_regs[62]
.sym 37270 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 37277 w_fft_out[41]
.sym 37281 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 37283 w_fft_out[57]
.sym 37285 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 37287 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 37289 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 37290 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 37291 fft_block.counter_N[1]
.sym 37293 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 37294 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 37295 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 37296 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 37299 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 37301 fft_block.counter_N[0]
.sym 37303 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 37304 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 37305 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 37307 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 37309 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 37315 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 37316 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 37317 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 37318 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 37321 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 37322 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 37323 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 37324 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 37327 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 37328 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 37329 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 37330 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 37333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 37334 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 37339 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 37340 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 37342 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 37345 fft_block.counter_N[0]
.sym 37346 w_fft_out[41]
.sym 37347 fft_block.counter_N[1]
.sym 37348 w_fft_out[57]
.sym 37353 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 37355 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 37356 CLK$SB_IO_IN_$glb_clk
.sym 37358 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 37359 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_I3[3]
.sym 37360 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 37361 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[0]
.sym 37362 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 37363 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 37364 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 37365 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 37371 fft_block.counter_N[1]
.sym 37374 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 37375 fft_block.w_fft_in[10]
.sym 37376 fft_block.counter_N[1]
.sym 37378 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 37381 fft_block.counter_N[2]
.sym 37382 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 37383 fft_block.w_fft_in[2]
.sym 37384 fft_block.sel_in
.sym 37385 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 37386 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[1]
.sym 37387 w_fft_out[48]
.sym 37388 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 37389 fft_block.counter_N[0]
.sym 37390 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 37391 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[2]
.sym 37393 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 37400 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 37401 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 37402 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_I2[2]
.sym 37404 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 37405 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1]
.sym 37409 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]
.sym 37410 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_I2[3]
.sym 37412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 37413 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 37414 w_fft_out[57]
.sym 37416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 37417 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 37420 w_fft_out[49]
.sym 37421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 37424 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 37425 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 37426 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 37428 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 37429 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 37430 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 37432 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 37433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]
.sym 37434 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1]
.sym 37438 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_I2[2]
.sym 37439 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_I2[3]
.sym 37440 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 37441 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 37444 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 37450 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 37452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 37456 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 37457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 37458 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 37459 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 37463 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 37468 w_fft_out[57]
.sym 37469 w_fft_out[49]
.sym 37470 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 37471 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 37474 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_I2[2]
.sym 37477 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_I2[3]
.sym 37478 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 37479 CLK$SB_IO_IN_$glb_clk
.sym 37481 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[0]
.sym 37482 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[3]
.sym 37483 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 37484 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 37485 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 37486 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O_SB_LUT4_I0_O[2]
.sym 37487 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[2]
.sym 37488 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 37493 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[0]
.sym 37494 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 37495 fft_block.counter_N[1]
.sym 37497 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 37498 fft_block.w_fft_in[3]
.sym 37499 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 37500 fft_block.counter_N[1]
.sym 37501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 37503 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 37504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 37505 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 37506 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 37507 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 37509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 37510 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 37511 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3]
.sym 37513 fft_block.reg_stage.w_input_regs[37]
.sym 37515 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 37522 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 37523 fft_block.counter_N[0]
.sym 37524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 37527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 37530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 37531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 37532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 37534 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 37535 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 37536 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 37537 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 37538 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 37539 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 37540 w_fft_out[59]
.sym 37542 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 37544 w_fft_out[51]
.sym 37546 fft_block.counter_N[1]
.sym 37547 w_fft_out[43]
.sym 37548 w_fft_out[59]
.sym 37549 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 37552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 37555 w_fft_out[59]
.sym 37556 fft_block.counter_N[0]
.sym 37557 w_fft_out[43]
.sym 37558 fft_block.counter_N[1]
.sym 37561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 37562 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 37563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 37564 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 37567 w_fft_out[51]
.sym 37568 w_fft_out[59]
.sym 37569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 37570 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 37573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 37574 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 37575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 37576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 37579 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 37580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 37585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 37586 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 37587 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 37588 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 37593 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 37594 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 37600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 37601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 37602 CLK$SB_IO_IN_$glb_clk
.sym 37603 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 37604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 37605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I2[2]
.sym 37606 fft_block.reg_stage.w_input_regs[37]
.sym 37607 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[1]
.sym 37608 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 37609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 37610 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O_SB_LUT4_I1_O[3]
.sym 37611 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 37613 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O_SB_LUT4_I0_O[2]
.sym 37616 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 37617 w_fft_out[32]
.sym 37618 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 37619 w_fft_out[40]
.sym 37622 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1_SB_LUT4_O_I0[0]
.sym 37623 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 37624 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 37625 fft_block.sel_in
.sym 37627 w_fft_out[41]
.sym 37628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 37630 w_fft_out[51]
.sym 37631 w_fft_out[50]
.sym 37632 fft_block.w_fft_in[12]
.sym 37633 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 37635 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 37637 fft_block.w_fft_in[5]
.sym 37638 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 37639 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[3]
.sym 37646 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 37647 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 37648 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[14]
.sym 37649 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 37651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I2[1]
.sym 37652 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 37653 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 37654 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I2[0]
.sym 37656 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[14]
.sym 37660 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 37661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 37664 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 37665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 37666 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 37667 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 37668 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 37669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 37672 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 37673 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 37675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 37676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 37679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 37684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[14]
.sym 37685 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 37686 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 37687 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 37690 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 37691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 37692 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[14]
.sym 37693 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 37696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 37697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 37698 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 37699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 37702 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 37708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 37709 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 37710 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 37711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 37714 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I2[0]
.sym 37715 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 37716 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I2[1]
.sym 37717 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 37721 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 37722 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 37723 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 37724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 37725 CLK$SB_IO_IN_$glb_clk
.sym 37727 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[2]
.sym 37728 w_fft_out[61]
.sym 37729 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 37730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 37731 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1[2]
.sym 37732 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[0]
.sym 37733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 37734 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[1]
.sym 37736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 37739 fft_block.counter_N[0]
.sym 37741 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 37742 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 37743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 37745 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 37746 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 37748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 37749 w_fft_out[43]
.sym 37750 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 37751 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 37752 w_fft_out[42]
.sym 37753 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[1]
.sym 37755 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 37756 addr_count[1]
.sym 37757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 37758 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 37759 w_fft_out[40]
.sym 37760 fft_block.reg_stage.w_input_regs[62]
.sym 37762 fft_block.reg_stage.w_input_regs[118]
.sym 37768 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[2]
.sym 37770 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 37771 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 37773 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[0]
.sym 37774 fft_block.counter_N[2]
.sym 37776 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 37779 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 37780 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[3]
.sym 37783 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 37788 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 37791 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 37794 w_fft_out[58]
.sym 37795 w_fft_out[34]
.sym 37797 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[14]
.sym 37799 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 37803 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 37807 w_fft_out[58]
.sym 37808 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 37809 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 37810 w_fft_out[34]
.sym 37814 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 37815 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 37820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 37825 fft_block.counter_N[2]
.sym 37826 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[3]
.sym 37827 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[2]
.sym 37828 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[0]
.sym 37834 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[14]
.sym 37838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 37839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 37845 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 37847 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 37848 CLK$SB_IO_IN_$glb_clk
.sym 37850 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 37851 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 37853 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 37854 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 37855 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[3]
.sym 37856 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 37857 fft_block.reg_stage.w_input_regs[54]
.sym 37863 fft_block.counter_N[2]
.sym 37864 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[14]
.sym 37865 fft_block.w_fft_in[12]
.sym 37866 w_fft_out[10]
.sym 37867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 37868 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 37869 fft_block.counter_N[1]
.sym 37870 fft_block.counter_N[2]
.sym 37872 fft_block.w_fft_in[2]
.sym 37873 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 37875 fft_block.sel_in
.sym 37876 addr_count[2]
.sym 37878 fft_block.w_fft_in[4]
.sym 37879 fft_block.w_fft_in[2]
.sym 37882 fft_block.reg_stage.w_input_regs[119]
.sym 37884 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 37885 fft_block.counter_N[0]
.sym 37891 fft_block.counter_N[1]
.sym 37892 fft_block.counter_N[0]
.sym 37897 fft_block.w_fft_in[5]
.sym 37899 addr_count[0]
.sym 37901 fft_block.sel_in
.sym 37902 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 37907 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37910 fft_block.reg_stage.w_input_regs[126]
.sym 37911 addr_count[2]
.sym 37912 fft_block.reg_stage.w_input_regs[118]
.sym 37914 fft_block.reg_stage.w_input_regs[54]
.sym 37916 addr_count[1]
.sym 37920 fft_block.reg_stage.w_input_regs[62]
.sym 37924 fft_block.reg_stage.w_input_regs[62]
.sym 37926 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37927 fft_block.reg_stage.w_input_regs[126]
.sym 37931 fft_block.counter_N[1]
.sym 37932 fft_block.counter_N[0]
.sym 37948 addr_count[1]
.sym 37949 addr_count[0]
.sym 37950 addr_count[2]
.sym 37951 fft_block.sel_in
.sym 37957 fft_block.w_fft_in[5]
.sym 37966 fft_block.reg_stage.w_input_regs[118]
.sym 37968 fft_block.reg_stage.w_input_regs[54]
.sym 37969 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37970 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 37971 CLK$SB_IO_IN_$glb_clk
.sym 37973 fft_block.w_fft_in[4]
.sym 37974 fft_block.reg_stage.w_input_regs[127]
.sym 37975 fft_block.reg_stage.w_input_regs[119]
.sym 37976 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[2]
.sym 37977 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[0]
.sym 37978 fft_block.reg_stage.w_input_regs[118]
.sym 37980 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[2]
.sym 37985 addr_count[0]
.sym 37986 w_fft_out[45]
.sym 37989 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 37992 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 37993 fft_block.reg_stage.w_c_in[7]
.sym 37995 fft_block.counter_N[1]
.sym 37996 addr_count[0]
.sym 37998 fft_block.reg_stage.w_input_regs[37]
.sym 37999 w_fft_out[54]
.sym 38000 fft_block.reg_stage.w_input_regs[45]
.sym 38001 fft_block.reg_stage.w_input_regs[37]
.sym 38003 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 38007 w_fft_out[63]
.sym 38008 fft_block.reg_stage.w_input_regs[36]
.sym 38014 fft_block.reg_stage.w_index_out[0]
.sym 38015 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 38016 fft_block.reg_stage.w_input_regs[63]
.sym 38017 fft_block.reg_stage.w_index_out[1]
.sym 38018 fft_block.reg_stage.w_input_regs[55]
.sym 38019 fft_block.reg_stage.w_cps_in[7]
.sym 38021 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38022 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38025 fft_block.reg_stage.w_input_regs[36]
.sym 38026 fft_block.reg_stage.w_index_out[2]
.sym 38027 fft_block.counter_N[2]
.sym 38031 fft_block.reg_stage.w_input_regs[127]
.sym 38032 fft_block.reg_stage.w_input_regs[119]
.sym 38035 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38042 fft_block.reg_stage.w_input_regs[100]
.sym 38047 fft_block.reg_stage.w_index_out[0]
.sym 38048 fft_block.reg_stage.w_index_out[1]
.sym 38050 fft_block.reg_stage.w_index_out[2]
.sym 38053 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38055 fft_block.reg_stage.w_input_regs[127]
.sym 38056 fft_block.reg_stage.w_input_regs[63]
.sym 38059 fft_block.counter_N[2]
.sym 38060 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 38065 fft_block.reg_stage.w_input_regs[100]
.sym 38066 fft_block.reg_stage.w_input_regs[36]
.sym 38067 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38072 fft_block.reg_stage.w_cps_in[7]
.sym 38078 fft_block.reg_stage.w_input_regs[55]
.sym 38079 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38080 fft_block.reg_stage.w_input_regs[119]
.sym 38083 fft_block.reg_stage.w_input_regs[119]
.sym 38085 fft_block.reg_stage.w_input_regs[55]
.sym 38086 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38089 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38091 fft_block.reg_stage.w_input_regs[127]
.sym 38092 fft_block.reg_stage.w_input_regs[63]
.sym 38093 fft_block.start_calc_$glb_ce
.sym 38094 CLK$SB_IO_IN_$glb_clk
.sym 38096 fft_block.reg_stage.w_input_regs[108]
.sym 38097 fft_block.reg_stage.w_input_regs[111]
.sym 38098 fft_block.reg_stage.w_input_regs[101]
.sym 38099 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[2]
.sym 38100 fft_block.reg_stage.w_input_regs[100]
.sym 38101 fft_block.reg_stage.w_input_regs[110]
.sym 38102 fft_block.reg_stage.w_input_regs[103]
.sym 38103 fft_block.reg_stage.w_input_regs[109]
.sym 38104 fft_block.reg_stage.w_c_in[0]
.sym 38108 w_fft_out[36]
.sym 38109 fft_block.sel_in
.sym 38110 w_fft_out[54]
.sym 38111 fft_block.reg_stage.w_index_out[0]
.sym 38114 fft_block.reg_stage.w_input_regs[55]
.sym 38116 w_fft_out[35]
.sym 38117 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 38118 fft_block.reg_stage.w_index_out[0]
.sym 38119 fft_block.start_calc
.sym 38121 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 38123 fft_block.reg_stage.w_input_regs[110]
.sym 38124 fft_block.w_fft_in[12]
.sym 38125 fft_block.reg_stage.w_input_regs[103]
.sym 38128 fft_block.w_fft_in[5]
.sym 38129 w_fft_out[55]
.sym 38131 fft_block.reg_stage.w_input_regs[111]
.sym 38140 fft_block.reg_stage.w_input_regs[109]
.sym 38143 fft_block.w_fft_in[12]
.sym 38145 fft_block.w_fft_in[4]
.sym 38148 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 38158 fft_block.reg_stage.w_input_regs[110]
.sym 38160 fft_block.w_fft_in[14]
.sym 38161 fft_block.reg_stage.w_input_regs[108]
.sym 38164 fft_block.reg_stage.w_input_regs[36]
.sym 38165 fft_block.reg_stage.w_input_regs[100]
.sym 38166 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38168 fft_block.reg_stage.w_input_regs[102]
.sym 38171 fft_block.reg_stage.w_input_regs[110]
.sym 38178 fft_block.w_fft_in[14]
.sym 38183 fft_block.reg_stage.w_input_regs[109]
.sym 38188 fft_block.w_fft_in[4]
.sym 38195 fft_block.reg_stage.w_input_regs[108]
.sym 38201 fft_block.reg_stage.w_input_regs[102]
.sym 38206 fft_block.w_fft_in[12]
.sym 38212 fft_block.reg_stage.w_input_regs[100]
.sym 38213 fft_block.reg_stage.w_input_regs[36]
.sym 38215 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38216 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 38217 CLK$SB_IO_IN_$glb_clk
.sym 38219 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 38222 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 38224 w_fft_out[36]
.sym 38225 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38226 fft_block.reg_stage.w_input_regs[102]
.sym 38231 fft_block.w_fft_in[6]
.sym 38232 w_fft_out[44]
.sym 38233 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 38234 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 38235 fft_block.reg_stage.w_input_regs[46]
.sym 38236 fft_block.reg_stage.w_input_regs[109]
.sym 38237 addr_count[2]
.sym 38238 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 38239 fft_block.reg_stage.w_input_regs[126]
.sym 38240 w_fft_out[55]
.sym 38243 fft_block.reg_stage.w_input_regs[101]
.sym 38246 fft_block.w_fft_in[14]
.sym 38247 fft_block.reg_stage.w_input_regs[100]
.sym 38251 w_fft_out[40]
.sym 38252 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38260 fft_block.reg_stage.w_input_regs[108]
.sym 38261 fft_block.reg_stage.w_input_regs[105]
.sym 38262 fft_block.reg_stage.w_input_regs[101]
.sym 38265 fft_block.reg_stage.w_input_regs[106]
.sym 38266 fft_block.reg_stage.w_input_regs[44]
.sym 38267 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38268 fft_block.reg_stage.w_input_regs[37]
.sym 38270 fft_block.reg_stage.w_input_regs[45]
.sym 38273 fft_block.reg_stage.w_input_regs[40]
.sym 38275 fft_block.reg_stage.w_input_regs[109]
.sym 38276 fft_block.reg_stage.w_input_regs[42]
.sym 38278 fft_block.reg_stage.w_input_regs[104]
.sym 38284 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38287 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38288 fft_block.reg_stage.w_input_regs[41]
.sym 38291 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38293 fft_block.reg_stage.w_input_regs[104]
.sym 38294 fft_block.reg_stage.w_input_regs[105]
.sym 38295 fft_block.reg_stage.w_input_regs[40]
.sym 38296 fft_block.reg_stage.w_input_regs[41]
.sym 38300 fft_block.reg_stage.w_input_regs[109]
.sym 38301 fft_block.reg_stage.w_input_regs[45]
.sym 38302 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38305 fft_block.reg_stage.w_input_regs[109]
.sym 38307 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38308 fft_block.reg_stage.w_input_regs[45]
.sym 38311 fft_block.reg_stage.w_input_regs[105]
.sym 38312 fft_block.reg_stage.w_input_regs[40]
.sym 38313 fft_block.reg_stage.w_input_regs[41]
.sym 38314 fft_block.reg_stage.w_input_regs[104]
.sym 38317 fft_block.reg_stage.w_input_regs[101]
.sym 38318 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38320 fft_block.reg_stage.w_input_regs[37]
.sym 38324 fft_block.reg_stage.w_input_regs[108]
.sym 38325 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38326 fft_block.reg_stage.w_input_regs[44]
.sym 38329 fft_block.reg_stage.w_input_regs[42]
.sym 38330 fft_block.reg_stage.w_input_regs[106]
.sym 38331 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38335 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38336 fft_block.reg_stage.w_input_regs[108]
.sym 38338 fft_block.reg_stage.w_input_regs[44]
.sym 38339 fft_block.start_calc_$glb_ce
.sym 38340 CLK$SB_IO_IN_$glb_clk
.sym 38342 w_fft_out[38]
.sym 38343 w_fft_out[47]
.sym 38345 w_fft_out[46]
.sym 38346 w_fft_out[39]
.sym 38348 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38349 w_fft_out[37]
.sym 38357 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 38359 fft_block.counter_N[1]
.sym 38361 fft_block.reg_stage.w_input_regs[40]
.sym 38368 fft_block.counter_N[0]
.sym 38384 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38385 fft_block.reg_stage.w_input_regs[46]
.sym 38393 fft_block.reg_stage.w_input_regs[110]
.sym 38422 fft_block.reg_stage.w_input_regs[110]
.sym 38424 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38425 fft_block.reg_stage.w_input_regs[46]
.sym 38441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38442 fft_block.reg_stage.w_input_regs[46]
.sym 38443 fft_block.reg_stage.w_input_regs[110]
.sym 38462 fft_block.start_calc_$glb_ce
.sym 38463 CLK$SB_IO_IN_$glb_clk
.sym 38478 fft_block.w_calc_finish
.sym 38480 fft_block.counter_N[1]
.sym 38481 fft_block.counter_N[1]
.sym 38484 w_fft_out[38]
.sym 38606 fft_block.sel_in
.sym 38611 fft_block.sel_in
.sym 40164 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 40171 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 40193 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 40229 fft_block.reg_stage.w_cps_reg[18]
.sym 40233 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 40235 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 40259 fft_block.reg_stage.w_cps_reg[18]
.sym 40285 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 40286 CLK$SB_IO_IN_$glb_clk
.sym 40287 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 40296 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40297 fft_block.reg_stage.w_cms_reg[25]
.sym 40298 fft_block.reg_stage.w_cms_reg[19]
.sym 40299 fft_block.reg_stage.w_cms_reg[18]
.sym 40323 fft_block.reg_stage.w_cps_reg[18]
.sym 40327 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 40342 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 40347 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 40348 fft_block.reg_stage.w_cms_in[7]
.sym 40349 fft_block.reg_stage.w_cms_reg[25]
.sym 40352 fft_block.reg_stage.w_cms_reg[19]
.sym 40354 fft_block.reg_stage.w_cms_reg[18]
.sym 40356 fft_block.reg_stage.w_cms_in[0]
.sym 40357 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 40371 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 40373 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 40374 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 40383 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40384 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[4]
.sym 40389 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 40390 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40395 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 40414 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 40415 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40417 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 40427 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40428 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[4]
.sym 40429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 40439 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40440 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 40441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 40444 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 40446 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40447 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[4]
.sym 40448 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 40449 CLK$SB_IO_IN_$glb_clk
.sym 40450 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 40451 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[3]
.sym 40452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[6]
.sym 40453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[2]
.sym 40454 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[5]
.sym 40455 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 40456 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[4]
.sym 40458 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 40470 fft_block.reg_stage.w_cps_in[4]
.sym 40480 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 40481 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 40484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[3]
.sym 40486 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[6]
.sym 40494 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 40502 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 40508 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 40522 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 40538 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 40543 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 40568 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 40571 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 40572 CLK$SB_IO_IN_$glb_clk
.sym 40577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40578 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[1]
.sym 40581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[0]
.sym 40587 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 40588 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 40590 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 40592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 40598 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[2]
.sym 40604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 40605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 40609 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 40616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 40617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[1]
.sym 40619 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 40622 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[0]
.sym 40625 fft_block.reg_stage.w_cms_reg[25]
.sym 40626 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[2]
.sym 40627 fft_block.reg_stage.w_cms_reg[19]
.sym 40628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 40629 fft_block.reg_stage.w_cms_reg[18]
.sym 40630 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 40631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 40634 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[2]
.sym 40638 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 40641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 40642 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 40643 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[1]
.sym 40645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 40646 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[0]
.sym 40650 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 40654 fft_block.reg_stage.w_cms_reg[19]
.sym 40655 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 40657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 40660 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 40661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 40663 fft_block.reg_stage.w_cms_reg[19]
.sym 40672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[2]
.sym 40673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 40674 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 40675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[2]
.sym 40678 fft_block.reg_stage.w_cms_reg[25]
.sym 40679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 40680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 40684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[0]
.sym 40685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[0]
.sym 40686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[1]
.sym 40687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[1]
.sym 40690 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 40692 fft_block.reg_stage.w_cms_reg[18]
.sym 40693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 40694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 40695 CLK$SB_IO_IN_$glb_clk
.sym 40697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 40698 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_I3[2]
.sym 40699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 40700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 40701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 40702 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 40703 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 40704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 40709 fft_block.reg_stage.w_c_in[1]
.sym 40711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 40713 fft_block.reg_stage.w_cms_in[7]
.sym 40716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 40724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 40728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 40730 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 40732 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 40739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[0]
.sym 40740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[5]
.sym 40743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[1]
.sym 40744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 40748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 40749 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40750 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[1]
.sym 40751 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[6]
.sym 40752 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 40753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[0]
.sym 40756 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 40762 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[5]
.sym 40763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[1]
.sym 40764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[6]
.sym 40765 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 40766 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 40769 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 40771 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[0]
.sym 40777 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[6]
.sym 40778 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 40779 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 40780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[6]
.sym 40783 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[5]
.sym 40784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[5]
.sym 40789 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[1]
.sym 40790 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[0]
.sym 40791 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[0]
.sym 40792 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[1]
.sym 40795 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40796 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 40798 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 40803 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[1]
.sym 40807 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40808 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 40810 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 40813 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 40814 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 40816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 40818 CLK$SB_IO_IN_$glb_clk
.sym 40819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 40821 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[1]
.sym 40822 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[2]
.sym 40823 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[3]
.sym 40824 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[4]
.sym 40825 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[5]
.sym 40826 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[6]
.sym 40827 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 40834 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 40836 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 40837 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 40841 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 40848 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 40852 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 40861 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[5]
.sym 40862 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[2]
.sym 40863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[6]
.sym 40864 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40866 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 40867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 40871 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 40875 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[3]
.sym 40876 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[4]
.sym 40877 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 40888 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 40892 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 40894 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 40895 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40897 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 40900 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[2]
.sym 40908 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[4]
.sym 40913 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40914 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 40915 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 40918 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[5]
.sym 40926 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[3]
.sym 40931 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 40939 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[6]
.sym 40940 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 40941 CLK$SB_IO_IN_$glb_clk
.sym 40942 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 40943 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 40944 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 40945 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 40946 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 40947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 40948 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 40949 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[14]
.sym 40955 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 40956 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 40967 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 40968 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 40972 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 40974 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 40977 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 40978 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 40984 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 40986 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 40987 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40991 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 40998 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 41011 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 41013 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 41020 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 41024 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 41029 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 41038 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 41042 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41043 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 41044 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 41063 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 41064 CLK$SB_IO_IN_$glb_clk
.sym 41066 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]
.sym 41067 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 41069 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 41070 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 41073 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 41082 fft_block.reg_stage.w_cms_in[1]
.sym 41083 fft_block.reg_stage.w_c_in[7]
.sym 41084 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 41086 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 41089 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 41090 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 41092 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 41095 fft_block.counter_N[2]
.sym 41096 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 41100 fft_block.reg_stage.w_input_regs[63]
.sym 41101 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 41107 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 41109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 41110 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 41111 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41112 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 41114 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 41117 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 41118 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 41119 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 41120 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 41121 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 41122 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 41126 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41127 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 41129 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 41136 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 41137 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 41138 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 41140 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 41141 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 41142 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 41143 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 41146 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 41147 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 41148 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 41149 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 41152 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 41153 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 41154 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 41155 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 41158 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 41159 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 41161 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41164 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 41165 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41167 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 41170 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 41171 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41173 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 41176 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 41177 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 41179 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 41182 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 41183 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 41184 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 41185 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 41186 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 41187 CLK$SB_IO_IN_$glb_clk
.sym 41188 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 41189 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]
.sym 41190 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 41191 spi_out.send_data[0]
.sym 41192 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 41193 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 41194 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 41195 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 41196 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 41201 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 41202 fft_block.w_fft_in[1]
.sym 41205 fft_block.w_fft_in[8]
.sym 41209 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 41210 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 41211 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 41212 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 41213 spi_out.addr[2]
.sym 41214 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 41217 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 41220 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 41221 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 41222 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 41223 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 41224 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 41233 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 41234 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 41235 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 41236 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 41239 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 41240 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 41241 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 41242 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 41243 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 41244 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 41245 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 41249 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 41252 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 41254 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 41255 fft_block.counter_N[2]
.sym 41256 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 41257 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 41260 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 41261 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 41263 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 41264 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 41266 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 41270 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 41276 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 41281 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 41282 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 41283 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 41287 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 41288 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 41289 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 41290 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 41293 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 41294 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 41295 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 41296 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 41299 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 41300 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 41301 fft_block.counter_N[2]
.sym 41302 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 41305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 41306 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 41307 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 41308 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 41309 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 41310 CLK$SB_IO_IN_$glb_clk
.sym 41312 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 41313 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_I0_O[2]
.sym 41314 fft_block.w_fft_in[0]
.sym 41315 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_I3[0]
.sym 41316 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 41317 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 41318 fft_block.reg_stage.w_input_regs[76]
.sym 41319 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1_SB_LUT4_O_I0[2]
.sym 41324 fft_block.w_fft_in[2]
.sym 41326 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[3]
.sym 41327 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 41329 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 41331 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 41333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 41334 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 41337 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 41338 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 41339 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 41340 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 41341 fft_block.reg_stage.w_input_regs[76]
.sym 41342 fft_block.w_fft_in[10]
.sym 41344 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 41346 fft_block.reg_stage.w_input_regs[127]
.sym 41354 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 41355 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 41356 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 41357 fft_block.counter_N[2]
.sym 41358 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 41359 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 41361 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 41362 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 41363 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 41364 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 41365 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 41367 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[2]
.sym 41369 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[0]
.sym 41371 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 41373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 41379 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 41380 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 41381 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 41382 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 41383 fft_block.sel_in
.sym 41386 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 41387 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 41388 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 41389 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 41392 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 41393 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 41394 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 41395 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 41399 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 41400 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 41404 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 41406 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 41412 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 41416 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 41417 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 41418 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 41419 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 41422 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 41423 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 41424 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 41425 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 41428 fft_block.sel_in
.sym 41429 fft_block.counter_N[2]
.sym 41430 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[2]
.sym 41431 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[0]
.sym 41432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 41433 CLK$SB_IO_IN_$glb_clk
.sym 41435 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[2]
.sym 41436 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[3]
.sym 41437 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 41438 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 41439 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 41440 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 41441 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 41442 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.sym 41447 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 41448 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 41450 fft_block.w_fft_in[1]
.sym 41455 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 41456 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 41458 fft_block.w_fft_in[0]
.sym 41459 fft_block.w_fft_in[0]
.sym 41460 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 41461 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[3]
.sym 41463 w_fft_out[32]
.sym 41465 fft_block.counter_N[1]
.sym 41466 fft_block.counter_N[1]
.sym 41467 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 41468 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 41470 fft_block.w_fft_in[10]
.sym 41477 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_I3[3]
.sym 41478 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 41479 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 41480 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 41484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 41487 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_I3[0]
.sym 41488 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 41489 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 41492 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 41493 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 41494 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3]
.sym 41498 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 41499 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 41500 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 41509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 41510 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_I3[3]
.sym 41511 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_I3[0]
.sym 41512 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 41515 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 41517 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 41521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 41522 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 41523 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_I3[0]
.sym 41527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 41528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 41529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 41530 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3]
.sym 41534 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 41536 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 41539 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 41540 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 41541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 41542 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 41545 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 41546 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 41547 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 41548 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 41551 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 41552 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 41553 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 41554 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 41558 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[2]
.sym 41559 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 41560 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 41561 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 41562 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 41563 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 41564 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1_SB_LUT4_O_I0[0]
.sym 41565 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 41572 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[3]
.sym 41573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 41574 fft_block.w_fft_in[12]
.sym 41575 fft_block.w_fft_in[11]
.sym 41576 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 41577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 41582 fft_block.counter_N[2]
.sym 41585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 41586 w_fft_out[18]
.sym 41587 fft_block.reg_stage.w_input_regs[55]
.sym 41588 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[3]
.sym 41589 fft_block.reg_stage.w_input_regs[126]
.sym 41590 spi_out.addr[2]
.sym 41592 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 41593 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 41599 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[1]
.sym 41600 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[3]
.sym 41602 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[0]
.sym 41603 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 41605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[2]
.sym 41606 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[3]
.sym 41607 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 41608 w_fft_out[48]
.sym 41610 fft_block.counter_N[0]
.sym 41611 w_fft_out[41]
.sym 41612 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 41613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 41614 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 41615 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 41616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 41617 w_fft_out[33]
.sym 41618 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[2]
.sym 41623 w_fft_out[32]
.sym 41624 spi_out.addr[0]
.sym 41625 fft_block.counter_N[1]
.sym 41626 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[1]
.sym 41627 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 41628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 41629 spi_out.addr[3]
.sym 41632 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 41633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 41638 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[3]
.sym 41639 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[1]
.sym 41640 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[0]
.sym 41641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[2]
.sym 41644 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 41645 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 41647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 41650 w_fft_out[41]
.sym 41651 spi_out.addr[0]
.sym 41652 spi_out.addr[3]
.sym 41653 w_fft_out[33]
.sym 41656 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 41657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 41658 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 41659 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 41662 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[3]
.sym 41663 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[1]
.sym 41664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[2]
.sym 41665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 41668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 41669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 41670 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 41671 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 41674 w_fft_out[32]
.sym 41675 w_fft_out[48]
.sym 41676 fft_block.counter_N[1]
.sym 41677 fft_block.counter_N[0]
.sym 41681 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 41682 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 41683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 41684 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 41685 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 41686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 41687 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 41688 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 41693 w_fft_out[56]
.sym 41694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 41696 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 41697 w_fft_out[40]
.sym 41701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 41702 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 41704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 41705 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 41706 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 41707 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 41708 fft_block.reg_stage.w_input_regs[7]
.sym 41709 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 41710 spi_out.addr[0]
.sym 41711 spi_out.addr[1]
.sym 41712 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 41714 spi_out.addr[1]
.sym 41715 spi_out.addr[3]
.sym 41716 spi_out.addr[2]
.sym 41722 spi_out.addr[3]
.sym 41723 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 41724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 41725 spi_out.addr[1]
.sym 41726 spi_out.addr[0]
.sym 41727 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O_SB_LUT4_I1_I2[2]
.sym 41728 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O_SB_LUT4_I1_O[3]
.sym 41729 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 41730 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 41731 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 41735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 41736 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 41737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 41738 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 41739 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I2[0]
.sym 41741 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_I2[0]
.sym 41742 fft_block.counter_N[2]
.sym 41743 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O_SB_LUT4_I1_O[2]
.sym 41744 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I2[1]
.sym 41746 fft_block.w_fft_in[5]
.sym 41747 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 41750 spi_out.addr[2]
.sym 41751 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_I2[1]
.sym 41752 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 41756 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I2[0]
.sym 41757 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I2[1]
.sym 41761 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 41762 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 41763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 41764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 41770 fft_block.w_fft_in[5]
.sym 41773 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O_SB_LUT4_I1_O[2]
.sym 41774 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O_SB_LUT4_I1_O[3]
.sym 41775 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 41776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 41779 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_I2[1]
.sym 41782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_I2[0]
.sym 41785 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 41786 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 41787 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_I2[0]
.sym 41788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_I2[1]
.sym 41791 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 41792 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 41793 fft_block.counter_N[2]
.sym 41794 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O_SB_LUT4_I1_I2[2]
.sym 41797 spi_out.addr[1]
.sym 41798 spi_out.addr[3]
.sym 41799 spi_out.addr[2]
.sym 41800 spi_out.addr[0]
.sym 41801 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 41802 CLK$SB_IO_IN_$glb_clk
.sym 41804 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 41805 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 41806 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 41807 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 41808 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[3]
.sym 41809 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[1]
.sym 41810 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[0]
.sym 41811 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 41816 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 41818 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 41821 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 41822 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 41823 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[1]
.sym 41825 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 41826 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[2]
.sym 41827 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 41828 fft_block.w_fft_in[4]
.sym 41829 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 41830 fft_block.reg_stage.w_input_regs[127]
.sym 41831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 41833 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 41834 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 41837 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_I2[1]
.sym 41839 w_fft_out[37]
.sym 41845 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[2]
.sym 41846 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[1]
.sym 41847 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 41848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 41849 fft_block.counter_N[2]
.sym 41850 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[14]
.sym 41852 w_fft_out[10]
.sym 41853 fft_block.counter_N[1]
.sym 41854 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 41855 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 41856 w_fft_out[2]
.sym 41857 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 41858 w_fft_out[18]
.sym 41859 fft_block.reg_stage.w_input_regs[126]
.sym 41860 w_fft_out[50]
.sym 41861 fft_block.reg_stage.w_input_regs[62]
.sym 41862 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 41863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 41865 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[3]
.sym 41866 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[0]
.sym 41867 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 41868 fft_block.counter_N[0]
.sym 41869 w_fft_out[42]
.sym 41870 spi_out.addr[0]
.sym 41871 spi_out.addr[1]
.sym 41872 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 41873 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 41874 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41875 spi_out.addr[3]
.sym 41876 spi_out.addr[2]
.sym 41878 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 41879 w_fft_out[42]
.sym 41880 w_fft_out[18]
.sym 41881 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 41885 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41886 fft_block.reg_stage.w_input_regs[126]
.sym 41887 fft_block.reg_stage.w_input_regs[62]
.sym 41890 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 41891 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[14]
.sym 41892 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 41893 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 41896 spi_out.addr[3]
.sym 41897 spi_out.addr[2]
.sym 41898 spi_out.addr[1]
.sym 41899 spi_out.addr[0]
.sym 41902 w_fft_out[18]
.sym 41903 fft_block.counter_N[0]
.sym 41904 w_fft_out[2]
.sym 41905 fft_block.counter_N[1]
.sym 41908 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 41909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 41910 w_fft_out[10]
.sym 41911 w_fft_out[50]
.sym 41914 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[2]
.sym 41915 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[1]
.sym 41916 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[3]
.sym 41917 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[0]
.sym 41920 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 41921 fft_block.counter_N[2]
.sym 41922 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 41923 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 41924 fft_block.start_calc_$glb_ce
.sym 41925 CLK$SB_IO_IN_$glb_clk
.sym 41927 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]
.sym 41928 fft_block.reg_stage.w_input_regs[7]
.sym 41929 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 41930 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 41931 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 41932 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[2]
.sym 41933 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 41934 fft_block.reg_stage.w_input_regs[14]
.sym 41936 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 41939 w_fft_out[26]
.sym 41942 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 41943 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3]
.sym 41944 w_fft_out[2]
.sym 41947 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 41949 fft_block.reg_stage.w_input_regs[45]
.sym 41951 fft_block.counter_N[1]
.sym 41953 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[3]
.sym 41955 fft_block.reg_stage.w_input_regs[54]
.sym 41956 fft_block.w_fft_in[13]
.sym 41958 addr_count[0]
.sym 41959 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 41960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 41962 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[1]
.sym 41970 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 41972 addr_count[0]
.sym 41973 addr_count[0]
.sym 41977 addr_count[1]
.sym 41980 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 41981 fft_block.counter_N[1]
.sym 41984 fft_block.reg_stage.w_input_regs[54]
.sym 41987 addr_count[2]
.sym 41988 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 41992 fft_block.sel_in
.sym 41994 fft_block.counter_N[0]
.sym 41998 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 42001 fft_block.counter_N[1]
.sym 42004 fft_block.counter_N[0]
.sym 42007 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 42020 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 42025 addr_count[1]
.sym 42026 addr_count[2]
.sym 42028 addr_count[0]
.sym 42031 fft_block.sel_in
.sym 42032 addr_count[1]
.sym 42033 addr_count[2]
.sym 42034 addr_count[0]
.sym 42040 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 42044 fft_block.reg_stage.w_input_regs[54]
.sym 42047 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 42048 CLK$SB_IO_IN_$glb_clk
.sym 42050 fft_block.reg_stage.w_input_regs[54]
.sym 42051 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 42052 fft_block.reg_stage.w_c_in[3]
.sym 42053 fft_block.reg_stage.w_input_regs[63]
.sym 42054 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I0[0]
.sym 42055 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 42056 fft_block.reg_stage.w_input_regs[55]
.sym 42057 fft_block.reg_stage.w_input_regs[62]
.sym 42058 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 42062 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 42065 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 42066 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 42067 fft_block.w_fft_in[5]
.sym 42068 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 42073 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 42074 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 42075 fft_block.reg_stage.w_input_regs[103]
.sym 42076 fft_block.reg_stage.w_input_regs[126]
.sym 42077 fft_block.reg_stage.w_input_regs[47]
.sym 42078 fft_block.counter_N[2]
.sym 42079 fft_block.reg_stage.w_input_regs[55]
.sym 42081 w_fft_out[28]
.sym 42082 fft_block.w_fft_in[4]
.sym 42083 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 42084 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[3]
.sym 42093 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 42094 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 42095 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[0]
.sym 42096 fft_block.counter_N[2]
.sym 42097 addr_count[2]
.sym 42100 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 42102 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[1]
.sym 42103 fft_block.sel_in
.sym 42104 w_fft_out[36]
.sym 42105 addr_count[1]
.sym 42106 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[2]
.sym 42107 fft_block.w_fft_in[7]
.sym 42108 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 42111 fft_block.w_fft_in[6]
.sym 42115 w_fft_out[52]
.sym 42116 fft_block.w_fft_in[15]
.sym 42118 addr_count[0]
.sym 42124 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[0]
.sym 42125 addr_count[1]
.sym 42126 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[1]
.sym 42127 fft_block.sel_in
.sym 42133 fft_block.w_fft_in[15]
.sym 42136 fft_block.w_fft_in[7]
.sym 42143 addr_count[2]
.sym 42144 addr_count[1]
.sym 42145 addr_count[0]
.sym 42149 w_fft_out[52]
.sym 42150 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[2]
.sym 42151 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 42157 fft_block.w_fft_in[6]
.sym 42166 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 42167 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 42168 fft_block.counter_N[2]
.sym 42169 w_fft_out[36]
.sym 42170 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 42171 CLK$SB_IO_IN_$glb_clk
.sym 42173 fft_block.w_fft_in[7]
.sym 42174 fft_block.w_fft_in[15]
.sym 42175 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I0[3]
.sym 42176 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[3]
.sym 42177 fft_block.w_fft_in[6]
.sym 42178 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 42179 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I0[2]
.sym 42180 fft_block.reg_stage.w_input_regs[126]
.sym 42185 fft_block.w_fft_in[4]
.sym 42186 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 42187 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 42189 fft_block.w_fft_in[14]
.sym 42190 fft_block.reg_stage.w_input_regs[62]
.sym 42193 addr_count[1]
.sym 42194 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 42195 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 42196 fft_block.reg_stage.w_c_in[3]
.sym 42197 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 42198 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 42199 w_fft_out[47]
.sym 42201 w_fft_out[52]
.sym 42202 w_fft_out[60]
.sym 42204 w_fft_out[4]
.sym 42205 fft_block.reg_stage.w_input_regs[38]
.sym 42206 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[0]
.sym 42207 w_fft_out[37]
.sym 42214 fft_block.w_fft_in[4]
.sym 42216 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 42223 addr_count[2]
.sym 42226 fft_block.w_fft_in[13]
.sym 42231 fft_block.w_fft_in[5]
.sym 42233 addr_count[1]
.sym 42235 addr_count[0]
.sym 42237 fft_block.w_fft_in[14]
.sym 42238 fft_block.w_fft_in[7]
.sym 42239 fft_block.w_fft_in[15]
.sym 42243 fft_block.w_fft_in[12]
.sym 42247 fft_block.w_fft_in[12]
.sym 42256 fft_block.w_fft_in[15]
.sym 42262 fft_block.w_fft_in[5]
.sym 42265 addr_count[0]
.sym 42266 addr_count[2]
.sym 42267 addr_count[1]
.sym 42271 fft_block.w_fft_in[4]
.sym 42279 fft_block.w_fft_in[14]
.sym 42286 fft_block.w_fft_in[7]
.sym 42289 fft_block.w_fft_in[13]
.sym 42293 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 42294 CLK$SB_IO_IN_$glb_clk
.sym 42296 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 42297 fft_block.reg_stage.w_input_regs[47]
.sym 42298 fft_block.reg_stage.w_input_regs[38]
.sym 42299 fft_block.reg_stage.w_input_regs[39]
.sym 42300 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 42301 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[0]
.sym 42302 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_1_I3[2]
.sym 42303 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 42309 fft_block.counter_N[0]
.sym 42310 fft_block.counter_N[1]
.sym 42311 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 42312 fft_block.sel_in
.sym 42314 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 42315 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 42316 fft_block.reg_stage.w_c_in[7]
.sym 42317 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I0[1]
.sym 42322 w_fft_out[63]
.sym 42323 w_fft_out[37]
.sym 42339 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 42340 w_fft_out[63]
.sym 42341 fft_block.w_fft_in[6]
.sym 42345 fft_block.sel_in
.sym 42346 w_fft_out[47]
.sym 42347 fft_block.reg_stage.w_input_regs[101]
.sym 42349 w_fft_out[36]
.sym 42350 fft_block.reg_stage.w_input_regs[37]
.sym 42351 fft_block.counter_N[1]
.sym 42353 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 42359 fft_block.counter_N[0]
.sym 42360 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42361 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 42368 fft_block.counter_N[2]
.sym 42370 fft_block.counter_N[0]
.sym 42371 fft_block.counter_N[1]
.sym 42372 w_fft_out[47]
.sym 42373 w_fft_out[63]
.sym 42388 fft_block.sel_in
.sym 42389 fft_block.counter_N[2]
.sym 42390 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 42391 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 42400 w_fft_out[36]
.sym 42407 fft_block.reg_stage.w_input_regs[101]
.sym 42408 fft_block.reg_stage.w_input_regs[37]
.sym 42409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42415 fft_block.w_fft_in[6]
.sym 42416 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 42417 CLK$SB_IO_IN_$glb_clk
.sym 42419 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0_SB_LUT4_O_1_I2[1]
.sym 42422 w_fft_out[46]
.sym 42423 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[0]
.sym 42426 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 42431 fft_block.sel_in
.sym 42433 fft_block.reg_stage.w_input_regs[15]
.sym 42434 fft_block.reg_stage.w_input_regs[39]
.sym 42435 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 42436 w_fft_out[54]
.sym 42461 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42462 fft_block.reg_stage.w_input_regs[38]
.sym 42466 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42467 fft_block.reg_stage.w_input_regs[102]
.sym 42469 fft_block.reg_stage.w_input_regs[47]
.sym 42470 fft_block.reg_stage.w_input_regs[111]
.sym 42471 fft_block.reg_stage.w_input_regs[39]
.sym 42472 fft_block.reg_stage.w_input_regs[103]
.sym 42490 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42493 fft_block.reg_stage.w_input_regs[39]
.sym 42494 fft_block.reg_stage.w_input_regs[103]
.sym 42496 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42500 fft_block.reg_stage.w_input_regs[47]
.sym 42501 fft_block.reg_stage.w_input_regs[111]
.sym 42511 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42513 fft_block.reg_stage.w_input_regs[111]
.sym 42514 fft_block.reg_stage.w_input_regs[47]
.sym 42518 fft_block.reg_stage.w_input_regs[103]
.sym 42519 fft_block.reg_stage.w_input_regs[39]
.sym 42520 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42531 fft_block.reg_stage.w_input_regs[38]
.sym 42532 fft_block.reg_stage.w_input_regs[102]
.sym 42536 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42537 fft_block.reg_stage.w_input_regs[102]
.sym 42538 fft_block.reg_stage.w_input_regs[38]
.sym 42539 fft_block.start_calc_$glb_ce
.sym 42540 CLK$SB_IO_IN_$glb_clk
.sym 42564 w_fft_out[55]
.sym 42570 fft_block.counter_N[2]
.sym 42685 w_start_spi
.sym 44242 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 44251 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[5]
.sym 44257 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 44264 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 44291 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 44298 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 44300 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 44310 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 44314 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 44317 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 44319 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 44358 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 44359 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 44360 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 44361 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 44362 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 44363 CLK$SB_IO_IN_$glb_clk
.sym 44364 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 44372 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 44375 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 44376 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 44380 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[14]
.sym 44404 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 44411 fft_block.reg_stage.w_cms_in[1]
.sym 44415 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 44419 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 44428 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 44453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 44454 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 44455 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 44462 fft_block.reg_stage.w_cms_in[0]
.sym 44464 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 44465 fft_block.reg_stage.w_cms_in[7]
.sym 44466 fft_block.reg_stage.w_cms_in[1]
.sym 44477 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 44503 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 44504 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 44505 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 44506 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 44509 fft_block.reg_stage.w_cms_in[7]
.sym 44517 fft_block.reg_stage.w_cms_in[1]
.sym 44524 fft_block.reg_stage.w_cms_in[0]
.sym 44525 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 44526 CLK$SB_IO_IN_$glb_clk
.sym 44529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 44530 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 44531 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44533 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 44535 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44539 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 44542 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 44548 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 44552 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 44554 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 44556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 44570 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 44574 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 44575 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 44576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 44587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 44592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[4]
.sym 44593 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 44595 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 44605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 44608 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 44617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 44622 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 44626 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 44632 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[4]
.sym 44646 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 44648 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 44649 CLK$SB_IO_IN_$glb_clk
.sym 44652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 44653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 44654 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 44657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 44667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 44668 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 44675 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3]
.sym 44678 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[5]
.sym 44682 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[4]
.sym 44683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 44686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 44693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 44694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 44699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 44714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 44717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 44743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 44745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 44749 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 44770 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 44771 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 44772 CLK$SB_IO_IN_$glb_clk
.sym 44775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 44776 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 44777 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 44779 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 44780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 44782 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 44785 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 44789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 44790 fft_block.reg_stage.w_cms_in[0]
.sym 44795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 44799 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 44800 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 44801 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 44802 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 44804 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 44806 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 44808 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 44809 fft_block.reg_stage.w_cms_in[1]
.sym 44817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[2]
.sym 44818 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 44819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[2]
.sym 44820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[5]
.sym 44821 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[6]
.sym 44822 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 44823 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[3]
.sym 44825 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[6]
.sym 44826 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[3]
.sym 44827 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[4]
.sym 44828 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[5]
.sym 44829 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 44830 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 44831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 44832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_I3[2]
.sym 44833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[5]
.sym 44834 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 44836 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 44838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[5]
.sym 44841 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 44842 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[4]
.sym 44846 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 44848 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[2]
.sym 44849 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 44850 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[2]
.sym 44851 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 44854 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 44855 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 44856 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 44857 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 44861 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[6]
.sym 44862 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[6]
.sym 44863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_I3[2]
.sym 44868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[3]
.sym 44869 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[3]
.sym 44872 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 44873 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 44875 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 44878 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[5]
.sym 44879 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[5]
.sym 44880 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[4]
.sym 44881 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[4]
.sym 44884 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[6]
.sym 44885 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[5]
.sym 44886 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[5]
.sym 44887 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[6]
.sym 44890 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[3]
.sym 44891 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[4]
.sym 44892 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[4]
.sym 44893 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[3]
.sym 44898 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 44899 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 44900 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 44901 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 44902 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 44903 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 44904 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 44908 fft_block.w_fft_in[7]
.sym 44910 fft_block.reg_stage.w_cms_in[7]
.sym 44913 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 44914 fft_block.reg_stage.w_cms_reg[28]
.sym 44915 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 44918 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 44919 fft_block.reg_stage.w_cms_reg[27]
.sym 44920 fft_block.reg_stage.w_cps_in[7]
.sym 44921 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 44929 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 44945 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 44947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 44948 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 44950 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 44951 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 44952 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 44954 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 44967 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 44970 $nextpnr_ICESTORM_LC_41$O
.sym 44973 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 44976 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 44978 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 44980 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 44982 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 44985 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 44986 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 44988 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 44990 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 44992 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 44994 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 44996 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 44998 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 45000 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 45003 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 45004 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 45006 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 45008 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 45010 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 45012 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 45015 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 45016 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 45020 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 45021 fft_block.reg_stage.w_input_regs[72]
.sym 45022 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 45024 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 45025 fft_block.reg_stage.w_cms_in[1]
.sym 45026 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 45027 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 45030 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 45031 fft_block.reg_stage.w_cps_in[8]
.sym 45033 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 45034 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 45037 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 45045 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 45046 fft_block.reg_stage.w_input_regs[14]
.sym 45048 fft_block.w_fft_in[9]
.sym 45050 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[1]
.sym 45052 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 45054 fft_block.counter_N[0]
.sym 45055 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45056 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 45062 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 45064 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 45068 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 45069 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 45070 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 45081 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 45089 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 45093 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 45096 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 45097 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 45099 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 45102 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 45103 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 45105 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 45107 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 45109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 45111 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 45114 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 45115 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 45117 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 45120 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 45121 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 45123 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 45126 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 45127 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 45131 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 45133 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 45143 fft_block.w_fft_in[9]
.sym 45144 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45145 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 45146 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 45147 fft_block.reg_stage.w_input_regs[65]
.sym 45148 fft_block.w_fft_in[8]
.sym 45149 fft_block.reg_stage.w_input_regs[74]
.sym 45150 fft_block.reg_stage.w_input_regs[73]
.sym 45153 fft_block.reg_stage.w_input_regs[63]
.sym 45163 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 45167 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3]
.sym 45168 spi_out.send_data[2]
.sym 45170 fft_block.w_fft_in[8]
.sym 45172 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 45173 w_fft_out[10]
.sym 45174 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 45176 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[14]
.sym 45178 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 45184 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 45186 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 45187 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 45188 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 45189 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45194 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 45195 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 45196 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 45197 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 45201 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 45204 fft_block.counter_N[2]
.sym 45207 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 45210 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[1]
.sym 45212 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 45217 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 45218 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 45219 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 45220 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[1]
.sym 45223 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 45224 fft_block.counter_N[2]
.sym 45225 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 45226 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 45235 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45236 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 45237 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 45242 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 45259 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 45263 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 45264 CLK$SB_IO_IN_$glb_clk
.sym 45266 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 45267 w_fft_out[10]
.sym 45268 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 45269 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[1]
.sym 45270 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 45271 w_fft_out[1]
.sym 45272 w_fft_out[0]
.sym 45273 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 45278 fft_block.w_fft_in[10]
.sym 45285 fft_block.w_fft_in[9]
.sym 45288 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 45290 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 45292 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 45294 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 45295 fft_block.reg_stage.w_input_regs[71]
.sym 45296 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 45298 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 45299 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 45300 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 45301 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 45307 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]
.sym 45308 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 45309 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 45310 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 45311 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 45312 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 45313 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 45314 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 45315 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 45316 fft_block.counter_N[2]
.sym 45318 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 45319 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 45321 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 45322 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 45323 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]
.sym 45324 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 45325 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45327 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45328 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 45329 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 45330 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 45331 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 45332 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 45335 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 45337 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 45340 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 45341 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 45342 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 45343 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 45346 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 45347 fft_block.counter_N[2]
.sym 45348 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 45349 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 45352 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]
.sym 45353 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 45354 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]
.sym 45355 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 45358 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 45359 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 45360 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 45361 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45366 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 45367 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 45370 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 45371 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 45372 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 45373 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 45377 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 45378 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45379 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 45382 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 45384 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 45387 CLK$SB_IO_IN_$glb_clk
.sym 45389 spi_out.send_data[2]
.sym 45390 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 45391 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[2]
.sym 45392 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 45393 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 45394 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 45395 spi_out.send_data[1]
.sym 45396 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 45397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[2]
.sym 45400 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 45402 fft_block.w_fft_in[0]
.sym 45403 fft_block.reg_stage.w_c_in[1]
.sym 45404 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 45407 spi_out.send_data[0]
.sym 45411 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 45414 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 45416 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I0[3]
.sym 45418 fft_block.reg_stage.w_input_regs[69]
.sym 45419 w_fft_out[1]
.sym 45420 fft_block.reg_stage.w_input_regs[70]
.sym 45421 w_fft_out[0]
.sym 45422 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 45424 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 45430 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 45431 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 45432 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 45434 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 45435 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 45436 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 45437 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 45438 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 45439 fft_block.sel_in
.sym 45440 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 45441 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 45442 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45443 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 45444 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 45445 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 45449 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45450 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 45451 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 45452 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[3]
.sym 45453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 45454 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 45455 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3]
.sym 45457 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 45459 fft_block.w_fft_in[12]
.sym 45460 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 45461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 45464 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 45466 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 45469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 45470 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 45471 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 45472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 45475 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[3]
.sym 45476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 45477 fft_block.sel_in
.sym 45478 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 45481 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 45482 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 45483 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 45484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 45487 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3]
.sym 45488 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 45489 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 45490 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45493 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 45494 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 45495 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 45496 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 45499 fft_block.w_fft_in[12]
.sym 45505 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45506 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 45507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 45508 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 45509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 45510 CLK$SB_IO_IN_$glb_clk
.sym 45512 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[1]
.sym 45513 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 45514 spi_out.send_data[3]
.sym 45515 fft_block.w_fft_in[3]
.sym 45516 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 45517 fft_block.w_fft_in[12]
.sym 45518 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[0]
.sym 45519 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 45525 spi_out.send_data[1]
.sym 45526 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 45527 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 45529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 45530 fft_block.w_fft_in[0]
.sym 45531 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[1]
.sym 45535 fft_block.sel_in
.sym 45536 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 45537 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]
.sym 45538 fft_block.counter_N[0]
.sym 45539 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 45540 w_fft_out[17]
.sym 45542 fft_block.reg_stage.w_input_regs[14]
.sym 45543 fft_block.reg_stage.w_input_regs[78]
.sym 45544 fft_block.counter_N[0]
.sym 45546 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 45547 w_fft_out[16]
.sym 45553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 45555 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 45556 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_I3[0]
.sym 45558 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 45560 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45561 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 45562 spi_out.addr[2]
.sym 45563 spi_out.addr[3]
.sym 45564 spi_out.addr[1]
.sym 45565 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 45566 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 45567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 45568 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 45569 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 45571 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 45572 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 45573 fft_block.counter_N[2]
.sym 45575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 45576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 45578 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 45579 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 45582 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45583 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 45584 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3]
.sym 45586 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 45587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 45588 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 45589 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 45592 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 45593 fft_block.counter_N[2]
.sym 45594 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 45595 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 45598 spi_out.addr[2]
.sym 45599 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 45600 spi_out.addr[1]
.sym 45601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 45604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 45605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 45606 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 45607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 45610 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 45611 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 45612 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 45613 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 45617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 45618 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_I3[0]
.sym 45619 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 45622 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3]
.sym 45628 spi_out.addr[3]
.sym 45629 spi_out.addr[2]
.sym 45630 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 45635 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[1]
.sym 45636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[2]
.sym 45637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 45638 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 45639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 45640 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 45641 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 45642 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 45643 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 45647 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[0]
.sym 45649 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45650 spi_out.addr[1]
.sym 45651 spi_out.addr[3]
.sym 45652 w_fft_out[24]
.sym 45655 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45656 fft_block.reg_stage.w_input_regs[7]
.sym 45659 w_fft_out[24]
.sym 45661 w_fft_out[25]
.sym 45662 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 45663 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 45664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[14]
.sym 45666 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 45667 fft_block.counter_N[2]
.sym 45668 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_I3[2]
.sym 45669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 45670 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3]
.sym 45676 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[0]
.sym 45678 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 45679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 45680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 45681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 45683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 45685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 45686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 45687 fft_block.counter_N[1]
.sym 45688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 45690 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 45691 w_fft_out[1]
.sym 45693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 45694 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3]
.sym 45695 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 45697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 45699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 45700 w_fft_out[17]
.sym 45701 fft_block.counter_N[2]
.sym 45702 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 45703 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 45704 fft_block.counter_N[0]
.sym 45705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 45709 fft_block.counter_N[2]
.sym 45710 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 45711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 45712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 45715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 45716 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[0]
.sym 45717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 45718 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 45721 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 45722 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 45723 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 45724 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 45727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 45728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 45729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 45733 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 45734 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 45735 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 45736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 45739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 45740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[0]
.sym 45741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 45742 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3]
.sym 45745 w_fft_out[1]
.sym 45746 fft_block.counter_N[0]
.sym 45747 fft_block.counter_N[1]
.sym 45748 w_fft_out[17]
.sym 45751 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 45752 fft_block.counter_N[2]
.sym 45753 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 45758 spi_out.send_data[5]
.sym 45759 spi_out.send_data[7]
.sym 45760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 45761 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]
.sym 45762 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 45763 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 45764 spi_out.send_data[6]
.sym 45765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 45771 fft_block.w_fft_in[4]
.sym 45772 fft_block.reg_stage.w_input_regs[76]
.sym 45775 w_fft_out[48]
.sym 45776 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 45779 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 45782 fft_block.reg_stage.w_input_regs[71]
.sym 45784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 45785 w_fft_out[6]
.sym 45787 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 45788 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 45789 spi_out.addr[1]
.sym 45790 spi_out.addr[2]
.sym 45791 spi_out.addr[3]
.sym 45792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 45799 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 45800 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 45801 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 45802 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 45803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 45804 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 45805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 45806 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 45808 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 45809 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 45810 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45811 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 45812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 45813 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 45814 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 45816 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 45818 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 45819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 45820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3]
.sym 45822 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 45823 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[14]
.sym 45824 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 45825 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 45826 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 45828 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 45832 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 45833 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 45834 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 45835 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 45838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[14]
.sym 45839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3]
.sym 45841 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 45844 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 45845 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 45847 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 45850 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 45851 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 45852 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 45853 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 45856 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 45857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 45858 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 45859 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 45862 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 45863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 45864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 45865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 45868 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 45869 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 45870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 45871 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 45874 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 45875 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 45876 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 45877 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 45881 fft_block.reg_stage.w_input_regs[45]
.sym 45882 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 45883 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 45884 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 45885 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_I3[2]
.sym 45886 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3]
.sym 45887 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 45888 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 45893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 45894 spi_out.send_data[6]
.sym 45895 fft_block.w_fft_in[13]
.sym 45896 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 45897 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 45898 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 45899 fft_block.w_fft_in[10]
.sym 45903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 45906 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 45907 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 45908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 45911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 45912 fft_block.reg_stage.w_input_regs[70]
.sym 45913 fft_block.reg_stage.w_index_out[2]
.sym 45914 fft_block.reg_stage.w_input_regs[69]
.sym 45915 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 45916 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 45923 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 45924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 45925 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 45926 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 45927 w_fft_out[26]
.sym 45928 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 45929 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 45930 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 45931 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 45932 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 45933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 45936 w_fft_out[2]
.sym 45939 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 45940 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 45941 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 45942 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I2[3]
.sym 45944 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 45947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I2[2]
.sym 45948 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[14]
.sym 45952 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 45953 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 45955 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 45956 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 45957 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 45958 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[14]
.sym 45961 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 45962 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I2[2]
.sym 45963 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 45964 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I2[3]
.sym 45967 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 45969 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 45970 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 45973 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 45974 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 45975 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 45976 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 45979 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 45980 w_fft_out[26]
.sym 45981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 45982 w_fft_out[2]
.sym 45985 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 45986 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 45987 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 45988 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 45991 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I2[3]
.sym 45993 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I2[2]
.sym 45997 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 45998 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 45999 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 46000 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 46004 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 46005 w_fft_out[6]
.sym 46006 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 46007 w_fft_out[7]
.sym 46008 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[3]
.sym 46009 w_fft_out[14]
.sym 46010 w_fft_out[15]
.sym 46011 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 46012 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 46016 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 46018 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 46019 w_fft_out[13]
.sym 46020 fft_block.w_fft_in[1]
.sym 46022 spi_out.addr[2]
.sym 46023 w_fft_out[18]
.sym 46024 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 46025 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 46028 fft_block.counter_N[0]
.sym 46029 fft_block.counter_N[0]
.sym 46030 fft_block.reg_stage.w_input_regs[78]
.sym 46031 w_fft_out[16]
.sym 46032 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 46033 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 46034 fft_block.reg_stage.w_input_regs[14]
.sym 46035 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[1]
.sym 46036 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]
.sym 46037 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 46039 w_fft_out[6]
.sym 46045 fft_block.counter_N[0]
.sym 46046 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 46047 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 46049 w_fft_out[53]
.sym 46052 w_fft_out[37]
.sym 46053 fft_block.counter_N[0]
.sym 46054 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 46061 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 46062 w_fft_out[61]
.sym 46064 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 46065 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[3]
.sym 46066 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[2]
.sym 46069 fft_block.counter_N[1]
.sym 46070 w_fft_out[45]
.sym 46073 fft_block.w_fft_in[7]
.sym 46074 fft_block.w_fft_in[14]
.sym 46078 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[3]
.sym 46079 w_fft_out[61]
.sym 46080 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 46081 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[2]
.sym 46086 fft_block.w_fft_in[7]
.sym 46090 fft_block.counter_N[0]
.sym 46091 w_fft_out[61]
.sym 46092 w_fft_out[45]
.sym 46093 fft_block.counter_N[1]
.sym 46096 fft_block.counter_N[0]
.sym 46098 fft_block.counter_N[1]
.sym 46102 w_fft_out[53]
.sym 46103 fft_block.counter_N[1]
.sym 46104 fft_block.counter_N[0]
.sym 46105 w_fft_out[37]
.sym 46108 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 46109 w_fft_out[53]
.sym 46110 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 46111 w_fft_out[45]
.sym 46114 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 46121 fft_block.w_fft_in[14]
.sym 46124 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 46125 CLK$SB_IO_IN_$glb_clk
.sym 46127 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 46128 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[0]
.sym 46129 fft_block.reg_stage.w_input_regs[71]
.sym 46130 fft_block.reg_stage.w_input_regs[70]
.sym 46131 fft_block.reg_stage.w_input_regs[69]
.sym 46132 fft_block.w_fft_in[14]
.sym 46133 fft_block.reg_stage.w_input_regs[79]
.sym 46134 fft_block.reg_stage.w_input_regs[78]
.sym 46139 w_fft_out[4]
.sym 46140 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46141 spi_out.addr[2]
.sym 46142 w_fft_out[37]
.sym 46143 spi_out.addr[1]
.sym 46145 spi_out.addr[0]
.sym 46146 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 46147 spi_out.addr[3]
.sym 46149 spi_out.addr[1]
.sym 46151 fft_block.counter_N[2]
.sym 46152 w_fft_out[29]
.sym 46153 w_fft_out[44]
.sym 46154 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 46156 fft_block.w_fft_in[7]
.sym 46157 w_fft_out[14]
.sym 46158 fft_block.reg_stage.w_input_regs[78]
.sym 46159 w_fft_out[15]
.sym 46160 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 46161 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 46162 fft_block.reg_stage.w_input_regs[14]
.sym 46169 fft_block.w_fft_in[15]
.sym 46170 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 46171 spi_out.addr[2]
.sym 46172 fft_block.w_fft_in[6]
.sym 46175 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 46176 fft_block.w_fft_in[7]
.sym 46179 spi_out.addr[3]
.sym 46180 fft_block.counter_N[1]
.sym 46184 w_fft_out[52]
.sym 46185 w_fft_out[60]
.sym 46187 w_fft_out[4]
.sym 46188 fft_block.counter_N[0]
.sym 46190 w_fft_out[28]
.sym 46193 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 46194 spi_out.addr[0]
.sym 46196 fft_block.reg_stage.w_cps_in[8]
.sym 46197 fft_block.w_fft_in[14]
.sym 46199 spi_out.addr[1]
.sym 46203 fft_block.w_fft_in[6]
.sym 46207 spi_out.addr[0]
.sym 46208 spi_out.addr[3]
.sym 46209 spi_out.addr[2]
.sym 46210 spi_out.addr[1]
.sym 46216 fft_block.reg_stage.w_cps_in[8]
.sym 46221 fft_block.w_fft_in[15]
.sym 46225 w_fft_out[52]
.sym 46226 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 46227 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 46228 w_fft_out[4]
.sym 46231 fft_block.counter_N[1]
.sym 46232 w_fft_out[28]
.sym 46233 w_fft_out[60]
.sym 46234 fft_block.counter_N[0]
.sym 46238 fft_block.w_fft_in[7]
.sym 46244 fft_block.w_fft_in[14]
.sym 46247 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 46248 CLK$SB_IO_IN_$glb_clk
.sym 46250 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 46251 fft_block.reg_stage.w_input_regs[22]
.sym 46252 fft_block.reg_stage.w_input_regs[31]
.sym 46253 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 46254 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 46255 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 46256 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 46257 fft_block.reg_stage.w_input_regs[23]
.sym 46262 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 46265 spi_out.addr[3]
.sym 46266 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 46267 spi_out.addr[2]
.sym 46268 fft_block.reg_stage.w_c_in[3]
.sym 46269 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 46270 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 46273 w_fft_out[12]
.sym 46274 fft_block.reg_stage.w_input_regs[71]
.sym 46275 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 46276 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 46278 w_fft_out[6]
.sym 46280 spi_out.addr[0]
.sym 46281 spi_out.addr[2]
.sym 46282 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 46283 spi_out.addr[3]
.sym 46285 spi_out.addr[1]
.sym 46291 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 46292 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 46293 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[1]
.sym 46294 w_fft_out[28]
.sym 46295 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I0[0]
.sym 46296 fft_block.w_fft_in[14]
.sym 46297 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I0[2]
.sym 46298 fft_block.sel_in
.sym 46299 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 46300 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 46301 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I0[1]
.sym 46302 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[2]
.sym 46303 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 46304 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[0]
.sym 46305 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[1]
.sym 46306 fft_block.sel_in
.sym 46308 w_fft_out[44]
.sym 46309 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 46310 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[2]
.sym 46311 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 46313 w_fft_out[63]
.sym 46314 w_fft_out[55]
.sym 46315 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[0]
.sym 46317 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I0[3]
.sym 46318 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 46319 w_fft_out[60]
.sym 46320 w_fft_out[36]
.sym 46321 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 46322 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 46324 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[1]
.sym 46325 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[0]
.sym 46326 fft_block.sel_in
.sym 46327 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[2]
.sym 46330 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 46331 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 46332 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 46333 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 46336 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 46337 w_fft_out[60]
.sym 46338 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 46339 w_fft_out[44]
.sym 46342 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I0[1]
.sym 46343 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I0[0]
.sym 46344 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I0[3]
.sym 46345 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I0[2]
.sym 46348 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[0]
.sym 46349 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[1]
.sym 46350 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[2]
.sym 46351 fft_block.sel_in
.sym 46354 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 46355 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 46356 w_fft_out[55]
.sym 46357 w_fft_out[63]
.sym 46360 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 46361 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 46362 w_fft_out[36]
.sym 46363 w_fft_out[28]
.sym 46366 fft_block.w_fft_in[14]
.sym 46370 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 46371 CLK$SB_IO_IN_$glb_clk
.sym 46373 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 46374 fft_block.reg_stage.w_input_regs[15]
.sym 46375 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 46376 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 46377 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 46378 fft_block.reg_stage.w_input_regs[6]
.sym 46379 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 46380 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 46389 fft_block.w_fft_in[15]
.sym 46390 fft_block.reg_stage.w_input_regs[23]
.sym 46394 fft_block.reg_stage.w_input_regs[22]
.sym 46406 w_fft_out[62]
.sym 46407 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 46408 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 46414 fft_block.w_fft_in[7]
.sym 46416 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 46418 fft_block.w_fft_in[6]
.sym 46420 w_fft_out[54]
.sym 46423 fft_block.w_fft_in[15]
.sym 46424 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 46427 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 46428 w_fft_out[47]
.sym 46429 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 46431 w_fft_out[15]
.sym 46432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 46435 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 46436 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_1_I3[2]
.sym 46437 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 46438 w_fft_out[38]
.sym 46439 w_fft_out[31]
.sym 46440 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 46441 fft_block.counter_N[1]
.sym 46442 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 46443 fft_block.counter_N[2]
.sym 46444 fft_block.counter_N[0]
.sym 46445 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 46447 fft_block.counter_N[1]
.sym 46448 fft_block.counter_N[0]
.sym 46449 w_fft_out[31]
.sym 46450 w_fft_out[15]
.sym 46454 fft_block.w_fft_in[15]
.sym 46459 fft_block.w_fft_in[6]
.sym 46466 fft_block.w_fft_in[7]
.sym 46471 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 46472 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 46473 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 46474 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 46477 w_fft_out[38]
.sym 46479 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 46480 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_1_I3[2]
.sym 46483 w_fft_out[54]
.sym 46484 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 46485 fft_block.counter_N[2]
.sym 46486 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 46489 w_fft_out[47]
.sym 46490 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 46491 w_fft_out[15]
.sym 46492 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 46493 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 46494 CLK$SB_IO_IN_$glb_clk
.sym 46497 w_fft_out[31]
.sym 46498 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 46499 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 46500 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0_SB_LUT4_O_1_I2[2]
.sym 46503 w_fft_out[30]
.sym 46509 w_fft_out[28]
.sym 46512 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 46513 fft_block.w_fft_in[4]
.sym 46524 fft_block.reg_stage.w_input_regs[95]
.sym 46527 fft_block.counter_N[0]
.sym 46530 fft_block.counter_N[0]
.sym 46537 fft_block.counter_N[0]
.sym 46540 w_fft_out[46]
.sym 46541 w_fft_out[39]
.sym 46542 w_fft_out[55]
.sym 46545 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0_SB_LUT4_O_1_I2[1]
.sym 46547 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 46549 w_fft_out[39]
.sym 46556 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 46557 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0_SB_LUT4_O_1_I2[2]
.sym 46561 fft_block.counter_N[2]
.sym 46562 w_fft_out[31]
.sym 46564 fft_block.counter_N[1]
.sym 46570 fft_block.counter_N[0]
.sym 46571 w_fft_out[39]
.sym 46572 fft_block.counter_N[1]
.sym 46573 w_fft_out[55]
.sym 46588 w_fft_out[46]
.sym 46594 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0_SB_LUT4_O_1_I2[2]
.sym 46595 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0_SB_LUT4_O_1_I2[1]
.sym 46597 fft_block.counter_N[2]
.sym 46612 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 46613 w_fft_out[31]
.sym 46614 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 46615 w_fft_out[39]
.sym 46631 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 46633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 46641 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 48319 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 48320 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 48321 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 48322 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 48323 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 48324 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 48325 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 48337 fft_block.reg_stage.w_input_regs[79]
.sym 48371 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 48389 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 48391 fft_block.reg_stage.w_cms_reg[18]
.sym 48402 fft_block.reg_stage.w_cms_reg[18]
.sym 48439 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 48440 CLK$SB_IO_IN_$glb_clk
.sym 48441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 48447 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[1]
.sym 48448 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[2]
.sym 48449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[3]
.sym 48450 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[4]
.sym 48451 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[5]
.sym 48452 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[6]
.sym 48453 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 48456 fft_block.w_fft_in[8]
.sym 48467 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 48482 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 48500 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 48501 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 48505 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 48507 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 48511 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 48524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 48529 fft_block.reg_stage.w_cms_reg[19]
.sym 48530 fft_block.reg_stage.w_cms_reg[18]
.sym 48534 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 48536 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 48542 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 48554 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 48574 fft_block.reg_stage.w_cms_reg[18]
.sym 48575 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 48577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 48593 fft_block.reg_stage.w_cms_reg[18]
.sym 48594 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 48595 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 48599 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 48600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 48601 fft_block.reg_stage.w_cms_reg[19]
.sym 48602 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 48603 CLK$SB_IO_IN_$glb_clk
.sym 48605 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 48606 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 48607 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 48608 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 48609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 48610 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 48611 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[14]
.sym 48612 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 48621 fft_block.reg_stage.w_cps_in[0]
.sym 48630 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 48633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 48639 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 48649 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 48657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48659 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 48660 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 48661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 48664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 48672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 48673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 48674 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 48687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 48688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48691 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 48693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 48697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 48699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 48709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48710 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 48711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 48721 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 48722 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 48725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 48726 CLK$SB_IO_IN_$glb_clk
.sym 48727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 48728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 48729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[2]
.sym 48730 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 48731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 48732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 48733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 48734 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 48735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_I0[0]
.sym 48743 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 48756 fft_block.reg_stage.w_input_regs[12]
.sym 48759 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 48761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 48763 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 48769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 48771 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 48772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 48778 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 48781 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 48783 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 48787 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 48788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 48810 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 48816 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 48820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 48838 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 48839 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 48840 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 48841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 48848 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 48849 CLK$SB_IO_IN_$glb_clk
.sym 48851 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48852 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 48853 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 48854 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 48855 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 48856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 48857 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 48858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 48865 fft_block.reg_stage.w_cps_in[7]
.sym 48882 fft_block.reg_stage.w_input_regs[75]
.sym 48883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 48884 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 48894 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 48897 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 48898 fft_block.reg_stage.w_cms_reg[28]
.sym 48899 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 48900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 48901 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 48904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3]
.sym 48905 fft_block.reg_stage.w_cms_reg[27]
.sym 48909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 48911 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 48919 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 48923 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 48931 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 48932 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 48933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3]
.sym 48934 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 48937 fft_block.reg_stage.w_cms_reg[28]
.sym 48939 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 48940 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 48943 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 48944 fft_block.reg_stage.w_cms_reg[27]
.sym 48946 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 48956 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 48957 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 48958 fft_block.reg_stage.w_cms_reg[28]
.sym 48961 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 48962 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 48963 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 48964 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 48971 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 48972 CLK$SB_IO_IN_$glb_clk
.sym 48974 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48977 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 48978 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 48979 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 48984 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[0]
.sym 48986 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 48994 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 48996 fft_block.reg_stage.w_input_regs[14]
.sym 48998 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 48999 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 49001 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 49003 fft_block.reg_stage.w_input_regs[11]
.sym 49004 w_fft_out[8]
.sym 49005 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 49007 fft_block.reg_stage.w_input_regs[10]
.sym 49009 fft_block.reg_stage.w_input_regs[77]
.sym 49015 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 49017 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 49019 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 49021 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 49022 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 49025 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 49036 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 49039 fft_block.reg_stage.w_input_regs[79]
.sym 49047 $nextpnr_ICESTORM_LC_40$O
.sym 49050 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 49053 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 49056 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 49057 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 49059 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 49062 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 49063 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 49065 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 49067 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 49069 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 49071 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 49073 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 49075 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 49077 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 49079 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 49081 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 49083 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 49085 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 49087 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 49090 fft_block.reg_stage.w_input_regs[79]
.sym 49093 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 49097 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 49098 w_fft_out[8]
.sym 49099 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 49100 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49101 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 49102 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 49103 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 49104 w_fft_out[9]
.sym 49109 spi_out.send_data[2]
.sym 49110 fft_block.reg_stage.w_cms_in[0]
.sym 49111 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 49112 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 49114 fft_block.reg_stage.w_cps_in[0]
.sym 49115 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 49117 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 49126 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49144 fft_block.reg_stage.w_input_regs[74]
.sym 49145 fft_block.reg_stage.w_input_regs[73]
.sym 49147 fft_block.reg_stage.w_input_regs[72]
.sym 49151 fft_block.w_fft_in[8]
.sym 49152 fft_block.reg_stage.w_input_regs[75]
.sym 49157 fft_block.reg_stage.w_c_in[7]
.sym 49165 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 49169 fft_block.reg_stage.w_input_regs[77]
.sym 49173 fft_block.reg_stage.w_input_regs[74]
.sym 49180 fft_block.w_fft_in[8]
.sym 49183 fft_block.reg_stage.w_input_regs[77]
.sym 49196 fft_block.reg_stage.w_input_regs[75]
.sym 49203 fft_block.reg_stage.w_c_in[7]
.sym 49209 fft_block.reg_stage.w_input_regs[72]
.sym 49215 fft_block.reg_stage.w_input_regs[73]
.sym 49217 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 49218 CLK$SB_IO_IN_$glb_clk
.sym 49220 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49221 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 49222 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 49223 fft_block.reg_stage.w_input_regs[8]
.sym 49224 fft_block.reg_stage.w_input_regs[10]
.sym 49225 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 49226 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 49227 fft_block.reg_stage.w_input_regs[9]
.sym 49234 fft_block.reg_stage.w_cms_in[1]
.sym 49238 fft_block.reg_stage.w_input_regs[71]
.sym 49239 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 49241 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 49244 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 49245 fft_block.counter_N[2]
.sym 49246 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 49247 fft_block.reg_stage.w_input_regs[12]
.sym 49248 fft_block.reg_stage.w_input_regs[6]
.sym 49249 fft_block.counter_N[1]
.sym 49251 w_fft_out[10]
.sym 49252 fft_block.w_fft_in[10]
.sym 49253 fft_block.w_fft_in[2]
.sym 49254 w_fft_out[9]
.sym 49255 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 49261 fft_block.counter_N[2]
.sym 49262 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 49264 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 49266 fft_block.w_fft_in[10]
.sym 49267 fft_block.counter_N[0]
.sym 49269 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 49270 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 49271 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 49272 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 49273 fft_block.counter_N[1]
.sym 49274 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49275 fft_block.counter_N[0]
.sym 49277 fft_block.w_fft_in[9]
.sym 49278 fft_block.w_fft_in[1]
.sym 49279 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 49280 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 49283 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 49286 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49287 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 49290 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 49292 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 49294 fft_block.counter_N[2]
.sym 49295 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 49296 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 49297 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 49300 fft_block.counter_N[1]
.sym 49301 fft_block.counter_N[0]
.sym 49302 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 49303 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49306 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 49307 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 49309 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 49312 fft_block.counter_N[0]
.sym 49313 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49314 fft_block.counter_N[1]
.sym 49315 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 49321 fft_block.w_fft_in[1]
.sym 49325 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 49326 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 49327 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 49331 fft_block.w_fft_in[10]
.sym 49339 fft_block.w_fft_in[9]
.sym 49340 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 49341 CLK$SB_IO_IN_$glb_clk
.sym 49343 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 49344 fft_block.reg_stage.w_input_regs[0]
.sym 49345 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49346 fft_block.reg_stage.w_input_regs[2]
.sym 49347 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49348 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 49349 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[2]
.sym 49350 fft_block.reg_stage.w_input_regs[1]
.sym 49356 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 49358 fft_block.reg_stage.w_input_regs[70]
.sym 49361 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 49363 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 49365 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 49366 fft_block.reg_stage.w_input_regs[69]
.sym 49370 w_fft_out[8]
.sym 49374 fft_block.w_fft_in[8]
.sym 49375 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49376 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 49377 fft_block.w_fft_in[12]
.sym 49378 fft_block.reg_stage.w_input_regs[75]
.sym 49384 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 49385 fft_block.reg_stage.w_input_regs[75]
.sym 49387 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[2]
.sym 49388 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3]
.sym 49389 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49391 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 49392 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49396 fft_block.reg_stage.w_input_regs[65]
.sym 49397 fft_block.reg_stage.w_input_regs[66]
.sym 49400 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 49401 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49402 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[3]
.sym 49403 fft_block.reg_stage.w_input_regs[2]
.sym 49404 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49405 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 49406 fft_block.reg_stage.w_input_regs[11]
.sym 49407 fft_block.reg_stage.w_input_regs[1]
.sym 49408 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 49411 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 49412 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 49413 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 49414 fft_block.reg_stage.w_input_regs[76]
.sym 49415 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I0[3]
.sym 49420 fft_block.reg_stage.w_input_regs[76]
.sym 49423 fft_block.reg_stage.w_input_regs[75]
.sym 49424 fft_block.reg_stage.w_input_regs[11]
.sym 49425 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49429 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[3]
.sym 49430 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 49431 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 49432 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[2]
.sym 49435 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 49436 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 49437 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 49438 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3]
.sym 49441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 49442 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49443 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I0[3]
.sym 49444 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 49447 fft_block.reg_stage.w_input_regs[2]
.sym 49448 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49450 fft_block.reg_stage.w_input_regs[66]
.sym 49454 fft_block.reg_stage.w_input_regs[1]
.sym 49455 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 49456 fft_block.reg_stage.w_input_regs[65]
.sym 49461 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49462 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 49463 fft_block.start_calc_$glb_ce
.sym 49464 CLK$SB_IO_IN_$glb_clk
.sym 49466 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49467 fft_block.reg_stage.w_input_regs[12]
.sym 49468 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 49469 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49470 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 49471 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 49472 fft_block.reg_stage.w_input_regs[11]
.sym 49473 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 49479 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[1]
.sym 49485 fft_block.reg_stage.w_input_regs[66]
.sym 49486 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 49487 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[1]
.sym 49488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 49490 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49491 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 49492 w_fft_out[8]
.sym 49493 fft_block.reg_stage.w_input_regs[77]
.sym 49494 fft_block.sel_in
.sym 49495 fft_block.reg_stage.w_input_regs[11]
.sym 49496 fft_block.sel_in
.sym 49498 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 49499 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 49500 w_fft_out[40]
.sym 49501 fft_block.reg_stage.w_input_regs[12]
.sym 49507 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[1]
.sym 49508 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_I0_O[2]
.sym 49509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 49510 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 49511 w_fft_out[25]
.sym 49512 w_fft_out[1]
.sym 49513 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 49516 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 49517 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 49518 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[1]
.sym 49519 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 49520 fft_block.sel_in
.sym 49521 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 49523 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 49524 fft_block.counter_N[1]
.sym 49525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I0[3]
.sym 49526 w_fft_out[9]
.sym 49527 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 49529 fft_block.counter_N[0]
.sym 49530 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 49531 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49533 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[2]
.sym 49534 fft_block.reg_stage.w_input_regs[78]
.sym 49535 fft_block.counter_N[2]
.sym 49536 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 49538 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.sym 49541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_I0_O[2]
.sym 49542 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I0[3]
.sym 49543 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49546 fft_block.counter_N[2]
.sym 49547 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 49548 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 49549 fft_block.sel_in
.sym 49552 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 49553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 49554 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 49555 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 49558 w_fft_out[9]
.sym 49559 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 49560 w_fft_out[1]
.sym 49561 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 49564 fft_block.counter_N[0]
.sym 49565 w_fft_out[9]
.sym 49566 w_fft_out[25]
.sym 49567 fft_block.counter_N[1]
.sym 49571 fft_block.reg_stage.w_input_regs[78]
.sym 49576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.sym 49578 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[1]
.sym 49579 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[2]
.sym 49582 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 49583 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[1]
.sym 49584 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 49585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 49587 CLK$SB_IO_IN_$glb_clk
.sym 49589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 49590 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49591 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[2]
.sym 49592 fft_block.w_fft_in[11]
.sym 49593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 49594 fft_block.reg_stage.w_input_regs[75]
.sym 49595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49596 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[1]
.sym 49599 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 49600 fft_block.reg_stage.w_input_regs[79]
.sym 49604 fft_block.reg_stage.w_cps_in[8]
.sym 49607 w_fft_out[25]
.sym 49609 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 49612 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 49614 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 49615 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 49618 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 49619 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 49620 fft_block.counter_N[0]
.sym 49621 w_fft_out[56]
.sym 49623 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 49624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 49630 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[2]
.sym 49631 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[3]
.sym 49632 w_fft_out[56]
.sym 49634 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 49635 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 49636 w_fft_out[51]
.sym 49637 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 49638 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[1]
.sym 49640 w_fft_out[8]
.sym 49643 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[0]
.sym 49644 w_fft_out[24]
.sym 49645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 49646 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[2]
.sym 49647 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 49648 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[3]
.sym 49650 fft_block.counter_N[2]
.sym 49651 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[0]
.sym 49652 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[0]
.sym 49653 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 49654 fft_block.counter_N[1]
.sym 49655 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49656 fft_block.sel_in
.sym 49657 fft_block.counter_N[0]
.sym 49658 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49659 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_I3[2]
.sym 49660 w_fft_out[40]
.sym 49661 fft_block.counter_N[1]
.sym 49663 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[0]
.sym 49664 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[3]
.sym 49665 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[2]
.sym 49666 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 49669 fft_block.counter_N[1]
.sym 49670 w_fft_out[56]
.sym 49671 w_fft_out[40]
.sym 49672 fft_block.counter_N[0]
.sym 49675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 49676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 49677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49678 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49681 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[1]
.sym 49682 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[0]
.sym 49683 fft_block.sel_in
.sym 49684 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[3]
.sym 49687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 49688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 49689 fft_block.counter_N[2]
.sym 49690 fft_block.sel_in
.sym 49693 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[0]
.sym 49694 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[2]
.sym 49695 fft_block.sel_in
.sym 49696 fft_block.counter_N[2]
.sym 49699 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_I3[2]
.sym 49700 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 49701 w_fft_out[51]
.sym 49705 w_fft_out[24]
.sym 49706 fft_block.counter_N[1]
.sym 49707 w_fft_out[8]
.sym 49708 fft_block.counter_N[0]
.sym 49710 CLK$SB_IO_IN_$glb_clk
.sym 49712 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 49713 w_fft_out[11]
.sym 49714 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[0]
.sym 49715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 49716 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 49717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49718 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 49719 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 49725 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 49726 fft_block.w_fft_in[12]
.sym 49727 fft_block.w_fft_in[11]
.sym 49730 spi_out.send_data[3]
.sym 49731 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 49732 fft_block.w_fft_in[3]
.sym 49735 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[1]
.sym 49736 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 49737 fft_block.counter_N[2]
.sym 49738 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 49739 fft_block.reg_stage.w_input_regs[6]
.sym 49741 spi_out.send_data[5]
.sym 49742 fft_block.counter_N[2]
.sym 49743 fft_block.w_fft_in[12]
.sym 49744 w_fft_out[10]
.sym 49745 fft_block.w_fft_in[2]
.sym 49747 w_fft_out[11]
.sym 49753 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[1]
.sym 49754 w_fft_out[0]
.sym 49755 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 49756 w_fft_out[0]
.sym 49757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 49758 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49759 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 49760 w_fft_out[16]
.sym 49761 w_fft_out[17]
.sym 49762 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 49763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 49764 w_fft_out[8]
.sym 49765 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 49766 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 49767 w_fft_out[48]
.sym 49768 w_fft_out[16]
.sym 49770 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[2]
.sym 49772 w_fft_out[25]
.sym 49773 w_fft_out[32]
.sym 49774 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 49775 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49776 fft_block.counter_N[1]
.sym 49777 w_fft_out[56]
.sym 49778 w_fft_out[24]
.sym 49779 w_fft_out[40]
.sym 49780 fft_block.counter_N[0]
.sym 49781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 49782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 49783 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 49784 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 49786 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 49787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 49788 w_fft_out[32]
.sym 49789 w_fft_out[0]
.sym 49792 w_fft_out[40]
.sym 49793 w_fft_out[8]
.sym 49794 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 49795 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 49798 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 49800 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 49801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49804 w_fft_out[0]
.sym 49805 w_fft_out[16]
.sym 49806 fft_block.counter_N[1]
.sym 49807 fft_block.counter_N[0]
.sym 49810 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 49811 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 49812 w_fft_out[24]
.sym 49813 w_fft_out[48]
.sym 49816 w_fft_out[56]
.sym 49817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 49818 w_fft_out[16]
.sym 49819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 49822 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 49823 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[2]
.sym 49824 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[1]
.sym 49825 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 49828 w_fft_out[17]
.sym 49829 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 49830 w_fft_out[25]
.sym 49831 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 49835 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 49836 fft_block.w_fft_in[13]
.sym 49837 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 49838 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 49839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 49840 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 49841 fft_block.reg_stage.w_input_regs[13]
.sym 49842 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 49847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 49849 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 49850 fft_block.start_calc
.sym 49851 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I0[3]
.sym 49852 w_fft_out[0]
.sym 49856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 49858 fft_block.w_fft_in[1]
.sym 49860 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 49861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 49862 fft_block.counter_N[1]
.sym 49863 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 49867 fft_block.w_fft_in[8]
.sym 49868 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 49870 spi_out.addr[0]
.sym 49876 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 49877 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[14]
.sym 49878 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 49879 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]
.sym 49880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 49881 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49882 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 49883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49884 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]
.sym 49885 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 49886 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 49887 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 49888 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 49889 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 49891 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49892 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[2]
.sym 49893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 49894 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 49895 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 49896 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 49897 w_fft_out[43]
.sym 49898 w_fft_out[27]
.sym 49899 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 49900 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49902 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 49903 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 49904 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[0]
.sym 49905 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 49906 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 49907 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 49909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 49910 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 49911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 49912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49915 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49916 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 49917 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49918 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 49922 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]
.sym 49923 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[2]
.sym 49924 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[0]
.sym 49927 w_fft_out[43]
.sym 49928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 49929 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 49930 w_fft_out[27]
.sym 49933 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 49934 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 49935 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 49936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]
.sym 49939 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 49940 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 49941 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[14]
.sym 49942 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 49945 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 49946 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 49947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 49951 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 49952 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 49954 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 49956 CLK$SB_IO_IN_$glb_clk
.sym 49958 fft_block.reg_stage.w_input_regs[5]
.sym 49959 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 49960 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 49961 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 49962 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[0]
.sym 49963 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_I3[2]
.sym 49964 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 49965 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 49974 spi_out.send_data[7]
.sym 49976 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 49977 w_fft_out[17]
.sym 49978 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 49979 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49981 fft_block.reg_stage.w_input_regs[3]
.sym 49982 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 49983 w_fft_out[35]
.sym 49984 w_fft_out[27]
.sym 49985 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 49986 fft_block.sel_in
.sym 49987 fft_block.sel_in
.sym 49989 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 49991 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 49992 fft_block.reg_stage.w_input_regs[15]
.sym 49993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 49999 w_fft_out[35]
.sym 50000 fft_block.w_fft_in[13]
.sym 50001 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 50002 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 50003 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 50004 spi_out.addr[3]
.sym 50005 w_fft_out[13]
.sym 50006 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 50008 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 50009 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 50010 spi_out.addr[1]
.sym 50011 spi_out.addr[2]
.sym 50012 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 50013 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[0]
.sym 50014 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 50018 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 50021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 50023 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 50024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 50025 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 50026 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 50027 fft_block.counter_N[2]
.sym 50028 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3]
.sym 50029 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 50030 spi_out.addr[0]
.sym 50033 fft_block.w_fft_in[13]
.sym 50038 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 50039 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 50040 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 50041 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3]
.sym 50044 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 50045 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 50046 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 50047 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[0]
.sym 50050 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[0]
.sym 50051 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 50052 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 50053 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 50056 w_fft_out[35]
.sym 50057 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 50058 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 50059 fft_block.counter_N[2]
.sym 50062 spi_out.addr[2]
.sym 50063 spi_out.addr[0]
.sym 50064 spi_out.addr[3]
.sym 50065 spi_out.addr[1]
.sym 50068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 50069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 50070 w_fft_out[13]
.sym 50071 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 50074 fft_block.counter_N[2]
.sym 50075 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 50076 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 50077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 50078 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 50079 CLK$SB_IO_IN_$glb_clk
.sym 50081 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50082 w_fft_out[5]
.sym 50083 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50084 fft_block.w_fft_in[5]
.sym 50085 w_fft_out[4]
.sym 50086 w_fft_out[26]
.sym 50087 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 50088 w_fft_out[27]
.sym 50091 w_fft_out[7]
.sym 50093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 50094 w_fft_out[24]
.sym 50095 w_fft_out[25]
.sym 50096 fft_block.reg_stage.w_input_regs[78]
.sym 50097 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 50098 fft_block.reg_stage.w_input_regs[14]
.sym 50099 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 50106 w_fft_out[21]
.sym 50109 fft_block.counter_N[0]
.sym 50110 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 50111 w_fft_out[21]
.sym 50114 fft_block.reg_stage.w_input_regs[92]
.sym 50115 w_fft_out[19]
.sym 50116 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 50124 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 50126 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 50128 fft_block.reg_stage.w_input_regs[79]
.sym 50129 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 50130 w_fft_out[21]
.sym 50131 fft_block.reg_stage.w_input_regs[7]
.sym 50132 fft_block.reg_stage.w_input_regs[71]
.sym 50133 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 50134 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50136 w_fft_out[37]
.sym 50137 w_fft_out[21]
.sym 50138 fft_block.counter_N[0]
.sym 50139 w_fft_out[5]
.sym 50143 fft_block.counter_N[1]
.sym 50146 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50147 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 50150 fft_block.counter_N[2]
.sym 50151 w_fft_out[29]
.sym 50152 fft_block.reg_stage.w_input_regs[15]
.sym 50153 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 50155 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 50156 fft_block.counter_N[2]
.sym 50157 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 50161 fft_block.reg_stage.w_input_regs[71]
.sym 50162 fft_block.reg_stage.w_input_regs[7]
.sym 50163 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50167 fft_block.counter_N[0]
.sym 50168 w_fft_out[5]
.sym 50169 w_fft_out[21]
.sym 50170 fft_block.counter_N[1]
.sym 50173 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50174 fft_block.reg_stage.w_input_regs[7]
.sym 50175 fft_block.reg_stage.w_input_regs[71]
.sym 50179 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 50180 w_fft_out[21]
.sym 50181 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 50182 w_fft_out[5]
.sym 50185 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50186 fft_block.reg_stage.w_input_regs[79]
.sym 50187 fft_block.reg_stage.w_input_regs[15]
.sym 50192 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50193 fft_block.reg_stage.w_input_regs[79]
.sym 50194 fft_block.reg_stage.w_input_regs[15]
.sym 50197 w_fft_out[37]
.sym 50198 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 50199 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 50200 w_fft_out[29]
.sym 50201 fft_block.start_calc_$glb_ce
.sym 50202 CLK$SB_IO_IN_$glb_clk
.sym 50204 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 50205 fft_block.reg_stage.w_input_regs[30]
.sym 50206 fft_block.reg_stage.w_input_regs[21]
.sym 50207 fft_block.reg_stage.w_input_regs[28]
.sym 50208 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 50209 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 50210 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 50211 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50216 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 50219 fft_block.w_fft_in[5]
.sym 50222 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 50227 fft_block.counter_N[2]
.sym 50228 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 50230 fft_block.w_fft_in[5]
.sym 50231 fft_block.w_fft_in[12]
.sym 50233 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 50235 w_fft_out[14]
.sym 50236 fft_block.reg_stage.w_input_regs[91]
.sym 50237 fft_block.w_fft_in[2]
.sym 50238 fft_block.reg_stage.w_input_regs[6]
.sym 50239 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 50246 fft_block.reg_stage.w_index_out[1]
.sym 50248 fft_block.w_fft_in[5]
.sym 50249 w_fft_out[12]
.sym 50250 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 50251 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 50254 fft_block.reg_stage.w_index_out[2]
.sym 50255 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 50256 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 50257 fft_block.counter_N[0]
.sym 50258 fft_block.w_fft_in[14]
.sym 50259 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 50262 fft_block.w_fft_in[15]
.sym 50265 fft_block.sel_in
.sym 50267 fft_block.reg_stage.w_index_out[0]
.sym 50269 fft_block.w_fft_in[7]
.sym 50272 w_fft_out[44]
.sym 50273 fft_block.w_fft_in[6]
.sym 50278 fft_block.reg_stage.w_index_out[2]
.sym 50279 fft_block.reg_stage.w_index_out[1]
.sym 50280 fft_block.reg_stage.w_index_out[0]
.sym 50284 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 50285 w_fft_out[12]
.sym 50286 fft_block.counter_N[0]
.sym 50287 w_fft_out[44]
.sym 50293 fft_block.w_fft_in[7]
.sym 50298 fft_block.w_fft_in[6]
.sym 50305 fft_block.w_fft_in[5]
.sym 50308 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 50309 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 50310 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 50311 fft_block.sel_in
.sym 50317 fft_block.w_fft_in[15]
.sym 50321 fft_block.w_fft_in[14]
.sym 50324 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 50325 CLK$SB_IO_IN_$glb_clk
.sym 50327 fft_block.reg_stage.w_input_regs[95]
.sym 50328 fft_block.reg_stage.w_input_regs[94]
.sym 50329 fft_block.reg_stage.w_input_regs[91]
.sym 50330 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 50331 fft_block.reg_stage.w_input_regs[92]
.sym 50332 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I0[1]
.sym 50333 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 50334 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50336 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 50339 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 50342 fft_block.w_fft_in[4]
.sym 50343 fft_block.reg_stage.w_index_out[1]
.sym 50346 fft_block.reg_stage.w_index_out[2]
.sym 50348 fft_block.reg_stage.w_input_regs[30]
.sym 50350 fft_block.reg_stage.w_index_out[1]
.sym 50351 fft_block.reg_stage.w_input_regs[87]
.sym 50352 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 50354 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 50355 w_fft_out[38]
.sym 50357 spi_out.addr[0]
.sym 50360 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 50361 fft_block.reg_stage.w_input_regs[22]
.sym 50368 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 50370 w_fft_out[6]
.sym 50373 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 50376 fft_block.w_fft_in[7]
.sym 50377 fft_block.w_fft_in[15]
.sym 50378 w_fft_out[14]
.sym 50379 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 50380 fft_block.w_fft_in[6]
.sym 50382 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 50383 spi_out.addr[0]
.sym 50384 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 50385 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 50386 spi_out.addr[1]
.sym 50387 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 50388 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 50389 w_fft_out[62]
.sym 50390 w_fft_out[54]
.sym 50392 spi_out.addr[3]
.sym 50395 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 50396 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 50397 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 50398 spi_out.addr[2]
.sym 50401 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 50402 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 50403 w_fft_out[54]
.sym 50404 w_fft_out[14]
.sym 50407 fft_block.w_fft_in[6]
.sym 50413 fft_block.w_fft_in[15]
.sym 50419 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 50420 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 50421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 50422 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 50425 spi_out.addr[1]
.sym 50426 spi_out.addr[2]
.sym 50427 spi_out.addr[0]
.sym 50428 spi_out.addr[3]
.sym 50431 w_fft_out[62]
.sym 50432 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 50433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 50434 w_fft_out[6]
.sym 50438 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 50439 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 50440 w_fft_out[62]
.sym 50443 fft_block.w_fft_in[7]
.sym 50447 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 50448 CLK$SB_IO_IN_$glb_clk
.sym 50450 fft_block.reg_stage.w_input_regs[86]
.sym 50451 fft_block.reg_stage.w_input_regs[93]
.sym 50452 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50453 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 50454 fft_block.reg_stage.w_input_regs[85]
.sym 50455 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 50456 fft_block.reg_stage.w_input_regs[87]
.sym 50462 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 50466 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 50469 fft_block.reg_stage.w_input_regs[95]
.sym 50472 fft_block.start_calc
.sym 50473 w_fft_out[16]
.sym 50475 fft_block.reg_stage.w_input_regs[31]
.sym 50476 w_fft_out[54]
.sym 50479 fft_block.sel_in
.sym 50481 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 50482 fft_block.sel_in
.sym 50484 fft_block.reg_stage.w_input_regs[15]
.sym 50485 fft_block.reg_stage.w_input_regs[23]
.sym 50492 fft_block.counter_N[2]
.sym 50493 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 50494 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 50495 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 50498 spi_out.addr[1]
.sym 50499 w_fft_out[6]
.sym 50501 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 50502 spi_out.addr[2]
.sym 50504 spi_out.addr[3]
.sym 50505 w_fft_out[14]
.sym 50506 w_fft_out[30]
.sym 50508 fft_block.w_fft_in[15]
.sym 50510 fft_block.counter_N[0]
.sym 50511 fft_block.w_fft_in[6]
.sym 50513 fft_block.counter_N[1]
.sym 50514 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 50515 w_fft_out[38]
.sym 50516 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 50517 spi_out.addr[0]
.sym 50518 w_fft_out[46]
.sym 50519 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 50520 w_fft_out[22]
.sym 50524 w_fft_out[46]
.sym 50525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 50526 w_fft_out[22]
.sym 50527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 50530 fft_block.w_fft_in[15]
.sym 50536 w_fft_out[22]
.sym 50537 w_fft_out[6]
.sym 50538 fft_block.counter_N[1]
.sym 50539 fft_block.counter_N[0]
.sym 50542 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 50543 w_fft_out[46]
.sym 50544 fft_block.counter_N[2]
.sym 50545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 50548 fft_block.counter_N[1]
.sym 50549 fft_block.counter_N[0]
.sym 50550 w_fft_out[30]
.sym 50551 w_fft_out[14]
.sym 50557 fft_block.w_fft_in[6]
.sym 50560 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 50561 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 50562 w_fft_out[30]
.sym 50563 w_fft_out[38]
.sym 50566 spi_out.addr[1]
.sym 50567 spi_out.addr[2]
.sym 50568 spi_out.addr[0]
.sym 50569 spi_out.addr[3]
.sym 50570 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 50571 CLK$SB_IO_IN_$glb_clk
.sym 50573 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 50574 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 50575 w_fft_out[23]
.sym 50576 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 50578 w_fft_out[22]
.sym 50579 w_fft_out[21]
.sym 50585 w_fft_out[29]
.sym 50586 fft_block.reg_stage.w_input_regs[87]
.sym 50587 spi_out.addr[1]
.sym 50589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 50591 fft_block.w_fft_in[7]
.sym 50593 spi_out.addr[2]
.sym 50595 spi_out.addr[3]
.sym 50601 fft_block.w_fft_in[6]
.sym 50602 w_fft_out[21]
.sym 50608 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 50615 spi_out.addr[2]
.sym 50621 spi_out.addr[0]
.sym 50624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50625 spi_out.addr[3]
.sym 50627 spi_out.addr[1]
.sym 50632 w_fft_out[23]
.sym 50635 fft_block.reg_stage.w_input_regs[31]
.sym 50636 w_fft_out[7]
.sym 50638 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 50640 w_fft_out[23]
.sym 50641 fft_block.counter_N[0]
.sym 50642 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 50643 fft_block.reg_stage.w_input_regs[95]
.sym 50644 w_fft_out[7]
.sym 50645 fft_block.counter_N[1]
.sym 50653 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50654 fft_block.reg_stage.w_input_regs[95]
.sym 50655 fft_block.reg_stage.w_input_regs[31]
.sym 50659 w_fft_out[23]
.sym 50660 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 50661 w_fft_out[7]
.sym 50662 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 50665 spi_out.addr[2]
.sym 50666 spi_out.addr[1]
.sym 50667 spi_out.addr[0]
.sym 50668 spi_out.addr[3]
.sym 50671 fft_block.counter_N[0]
.sym 50672 w_fft_out[7]
.sym 50673 fft_block.counter_N[1]
.sym 50674 w_fft_out[23]
.sym 50689 fft_block.reg_stage.w_input_regs[31]
.sym 50691 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50692 fft_block.reg_stage.w_input_regs[95]
.sym 50693 fft_block.start_calc_$glb_ce
.sym 50694 CLK$SB_IO_IN_$glb_clk
.sym 50709 spi_out.addr[2]
.sym 50713 spi_out.addr[3]
.sym 50715 spi_out.addr[1]
.sym 50717 spi_out.addr[0]
.sym 50719 spi_out.addr_SB_DFFESR_Q_R[0]
.sym 52365 CLK$SB_IO_IN
.sym 52416 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 52418 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 52423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 52440 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 52442 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 52449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 52452 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 52455 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 52462 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 52469 $nextpnr_ICESTORM_LC_18$O
.sym 52472 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 52475 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 52477 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 52479 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 52481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 52484 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 52485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 52487 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 52490 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 52491 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 52495 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 52497 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 52500 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 52501 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 52503 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 52506 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 52507 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 52509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 52513 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 52516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]_$glb_ce
.sym 52517 CLK$SB_IO_IN_$glb_clk
.sym 52518 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 52523 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 52524 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_I3[2]
.sym 52525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 52526 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 52527 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 52528 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 52529 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 52530 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 52574 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 52579 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 52583 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 52585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 52587 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 52588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 52589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 52608 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 52609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 52615 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 52620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 52624 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 52625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 52628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 52630 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 52632 $nextpnr_ICESTORM_LC_14$O
.sym 52635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 52638 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 52641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 52642 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 52644 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 52647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 52648 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 52650 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 52653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 52654 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 52656 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 52658 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 52660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 52662 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 52664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 52666 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 52668 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 52670 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 52672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 52674 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 52676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 52678 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 52682 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 52683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 52684 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 52685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 52686 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 52687 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 52688 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 52689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 52695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 52704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 52706 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 52708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 52710 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[14]
.sym 52713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 52714 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 52716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 52717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 52718 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 52723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 52729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 52732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 52736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 52745 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 52748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 52750 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 52752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 52755 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 52758 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 52759 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 52761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 52763 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 52765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 52767 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 52770 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 52771 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 52773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 52775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 52777 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 52779 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 52782 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 52783 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 52785 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 52787 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 52789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 52794 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 52795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 52801 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 52805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 52806 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 52807 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 52808 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 52809 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 52810 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 52811 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 52812 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 52814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 52818 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 52824 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 52825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 52828 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 52830 fft_block.reg_stage.w_input_regs[15]
.sym 52831 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 52832 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 52836 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 52837 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 52838 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 52839 fft_block.reg_stage.w_input_regs[12]
.sym 52846 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 52847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 52848 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 52849 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 52851 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 52852 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 52853 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 52854 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 52855 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 52856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 52857 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 52858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 52859 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 52860 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 52863 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[2]
.sym 52865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 52867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 52868 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 52869 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_I0[0]
.sym 52871 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 52873 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 52874 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 52879 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 52880 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 52881 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 52882 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_I0[0]
.sym 52885 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 52886 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 52887 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 52888 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 52894 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 52897 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 52903 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 52904 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 52905 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 52906 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 52909 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 52915 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 52916 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 52917 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 52918 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 52921 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[2]
.sym 52922 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 52923 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 52924 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 52925 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 52926 CLK$SB_IO_IN_$glb_clk
.sym 52928 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 52929 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 52930 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 52931 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 52932 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 52933 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 52934 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 52935 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 52936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 52940 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 52941 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[1]
.sym 52946 fft_block.reg_stage.w_cps_in[4]
.sym 52948 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 52949 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[1]
.sym 52952 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 52963 fft_block.reg_stage.w_input_regs[5]
.sym 52969 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52977 fft_block.reg_stage.w_input_regs[12]
.sym 52978 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 52982 fft_block.reg_stage.w_input_regs[14]
.sym 52985 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52986 fft_block.reg_stage.w_input_regs[11]
.sym 52987 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 52988 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 52989 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 52990 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 52994 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 52995 fft_block.reg_stage.w_input_regs[13]
.sym 52997 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 52998 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 52999 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 53002 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 53004 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 53005 fft_block.reg_stage.w_input_regs[12]
.sym 53008 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 53009 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53010 fft_block.reg_stage.w_input_regs[11]
.sym 53014 fft_block.reg_stage.w_input_regs[14]
.sym 53015 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 53017 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 53020 fft_block.reg_stage.w_input_regs[13]
.sym 53021 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 53023 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53026 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 53027 fft_block.reg_stage.w_input_regs[13]
.sym 53028 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53032 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 53038 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 53044 fft_block.reg_stage.w_input_regs[11]
.sym 53045 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53046 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 53048 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 53049 CLK$SB_IO_IN_$glb_clk
.sym 53051 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 53052 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 53053 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 53054 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 53055 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 53056 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 53057 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 53058 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 53072 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 53075 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 53076 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 53077 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 53078 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53080 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 53081 fft_block.reg_stage.w_input_regs[13]
.sym 53085 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53086 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 53094 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 53095 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 53097 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 53109 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 53110 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 53116 fft_block.reg_stage.w_input_regs[10]
.sym 53118 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 53125 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 53126 fft_block.reg_stage.w_input_regs[10]
.sym 53128 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 53143 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 53144 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 53145 fft_block.reg_stage.w_input_regs[10]
.sym 53150 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 53155 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 53157 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 53171 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 53172 CLK$SB_IO_IN_$glb_clk
.sym 53175 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 53176 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 53177 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 53178 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 53179 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 53180 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 53181 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 53187 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 53188 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 53191 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 53193 fft_block.reg_stage.w_input_regs[6]
.sym 53194 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 53199 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 53200 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 53201 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 53204 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 53205 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 53206 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 53207 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[14]
.sym 53216 fft_block.reg_stage.w_input_regs[72]
.sym 53221 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 53222 fft_block.reg_stage.w_input_regs[9]
.sym 53226 fft_block.reg_stage.w_input_regs[8]
.sym 53227 fft_block.reg_stage.w_input_regs[10]
.sym 53235 fft_block.reg_stage.w_input_regs[65]
.sym 53237 fft_block.reg_stage.w_input_regs[74]
.sym 53239 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 53240 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 53242 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53244 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 53246 fft_block.reg_stage.w_input_regs[73]
.sym 53248 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 53250 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 53254 fft_block.reg_stage.w_input_regs[9]
.sym 53255 fft_block.reg_stage.w_input_regs[73]
.sym 53256 fft_block.reg_stage.w_input_regs[72]
.sym 53257 fft_block.reg_stage.w_input_regs[8]
.sym 53262 fft_block.reg_stage.w_input_regs[65]
.sym 53266 fft_block.reg_stage.w_input_regs[9]
.sym 53267 fft_block.reg_stage.w_input_regs[8]
.sym 53268 fft_block.reg_stage.w_input_regs[72]
.sym 53269 fft_block.reg_stage.w_input_regs[73]
.sym 53273 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 53278 fft_block.reg_stage.w_input_regs[72]
.sym 53279 fft_block.reg_stage.w_input_regs[8]
.sym 53280 fft_block.reg_stage.w_input_regs[9]
.sym 53281 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 53284 fft_block.reg_stage.w_input_regs[8]
.sym 53285 fft_block.reg_stage.w_input_regs[72]
.sym 53286 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 53287 fft_block.reg_stage.w_input_regs[9]
.sym 53291 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53292 fft_block.reg_stage.w_input_regs[10]
.sym 53293 fft_block.reg_stage.w_input_regs[74]
.sym 53294 fft_block.start_calc_$glb_ce
.sym 53295 CLK$SB_IO_IN_$glb_clk
.sym 53297 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 53298 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 53299 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 53300 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 53301 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 53302 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 53303 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 53304 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 53308 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 53313 w_fft_out[8]
.sym 53321 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53322 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 53323 fft_block.reg_stage.w_input_regs[12]
.sym 53328 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53329 fft_block.reg_stage.w_input_regs[15]
.sym 53331 fft_block.w_fft_in[1]
.sym 53338 fft_block.w_fft_in[9]
.sym 53340 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 53341 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53342 fft_block.reg_stage.w_input_regs[69]
.sym 53343 fft_block.w_fft_in[8]
.sym 53344 fft_block.reg_stage.w_input_regs[74]
.sym 53349 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 53352 fft_block.reg_stage.w_input_regs[70]
.sym 53355 fft_block.w_fft_in[10]
.sym 53357 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53358 fft_block.reg_stage.w_input_regs[10]
.sym 53361 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 53365 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 53369 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 53371 fft_block.reg_stage.w_input_regs[10]
.sym 53373 fft_block.reg_stage.w_input_regs[74]
.sym 53374 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53380 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 53383 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 53384 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53385 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 53386 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 53389 fft_block.w_fft_in[8]
.sym 53396 fft_block.w_fft_in[10]
.sym 53402 fft_block.reg_stage.w_input_regs[69]
.sym 53410 fft_block.reg_stage.w_input_regs[70]
.sym 53414 fft_block.w_fft_in[9]
.sym 53417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 53418 CLK$SB_IO_IN_$glb_clk
.sym 53420 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53421 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 53422 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 53424 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 53426 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 53427 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 53431 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 53432 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 53433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 53434 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 53435 fft_block.start_calc
.sym 53436 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 53443 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 53444 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 53445 fft_block.reg_stage.w_input_regs[68]
.sym 53448 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 53449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 53450 fft_block.reg_stage.w_input_regs[5]
.sym 53451 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 53461 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53465 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[1]
.sym 53469 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 53471 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 53472 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 53474 fft_block.w_fft_in[2]
.sym 53475 fft_block.reg_stage.w_input_regs[11]
.sym 53477 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53478 fft_block.w_fft_in[0]
.sym 53479 fft_block.reg_stage.w_input_regs[75]
.sym 53481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 53483 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I0[3]
.sym 53484 fft_block.reg_stage.w_input_regs[1]
.sym 53486 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 53488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53489 fft_block.reg_stage.w_input_regs[65]
.sym 53491 fft_block.w_fft_in[1]
.sym 53494 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I0[3]
.sym 53495 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 53496 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53497 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 53502 fft_block.w_fft_in[0]
.sym 53506 fft_block.reg_stage.w_input_regs[75]
.sym 53507 fft_block.reg_stage.w_input_regs[11]
.sym 53508 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53513 fft_block.w_fft_in[2]
.sym 53518 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53519 fft_block.reg_stage.w_input_regs[1]
.sym 53521 fft_block.reg_stage.w_input_regs[65]
.sym 53524 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 53525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 53527 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53530 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[1]
.sym 53532 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 53538 fft_block.w_fft_in[1]
.sym 53540 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 53541 CLK$SB_IO_IN_$glb_clk
.sym 53543 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 53544 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 53546 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[14]
.sym 53547 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 53548 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 53549 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[0]
.sym 53550 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 53558 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53563 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 53568 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 53569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I0[3]
.sym 53570 fft_block.w_fft_in[8]
.sym 53571 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53572 fft_block.reg_stage.w_input_regs[13]
.sym 53574 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 53575 fft_block.w_fft_in[4]
.sym 53576 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 53577 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 53578 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 53585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 53587 fft_block.w_fft_in[11]
.sym 53588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 53589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 53590 fft_block.w_fft_in[12]
.sym 53591 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 53592 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53593 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53596 fft_block.counter_N[1]
.sym 53602 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 53604 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 53605 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 53611 fft_block.counter_N[0]
.sym 53613 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 53617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 53618 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 53620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 53626 fft_block.w_fft_in[12]
.sym 53629 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53630 fft_block.counter_N[1]
.sym 53631 fft_block.counter_N[0]
.sym 53632 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 53637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 53638 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 53641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 53643 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 53648 fft_block.counter_N[0]
.sym 53649 fft_block.counter_N[1]
.sym 53650 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 53654 fft_block.w_fft_in[11]
.sym 53659 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 53663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 53664 CLK$SB_IO_IN_$glb_clk
.sym 53666 fft_block.reg_stage.w_input_regs[68]
.sym 53667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 53668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 53669 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 53670 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 53671 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 53672 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[0]
.sym 53673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53676 fft_block.w_fft_in[13]
.sym 53677 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 53684 fft_block.counter_N[1]
.sym 53689 spi_out.send_data[5]
.sym 53691 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 53692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[14]
.sym 53695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53696 fft_block.counter_N[0]
.sym 53697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 53698 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 53699 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 53700 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[14]
.sym 53701 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 53707 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 53709 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[2]
.sym 53711 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[1]
.sym 53713 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53714 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 53715 fft_block.sel_in
.sym 53716 fft_block.counter_N[1]
.sym 53717 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[0]
.sym 53718 fft_block.w_fft_in[11]
.sym 53719 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 53720 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 53721 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[0]
.sym 53722 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[1]
.sym 53725 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 53726 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 53728 fft_block.counter_N[2]
.sym 53729 fft_block.counter_N[0]
.sym 53730 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 53733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53734 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 53736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I0[3]
.sym 53737 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53740 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[1]
.sym 53741 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[0]
.sym 53746 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 53747 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53749 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 53752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 53753 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 53754 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 53755 fft_block.counter_N[2]
.sym 53758 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[0]
.sym 53759 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[2]
.sym 53760 fft_block.sel_in
.sym 53761 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[1]
.sym 53764 fft_block.counter_N[1]
.sym 53765 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 53766 fft_block.counter_N[0]
.sym 53767 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 53771 fft_block.w_fft_in[11]
.sym 53778 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I0[3]
.sym 53779 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53782 fft_block.counter_N[2]
.sym 53783 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53785 fft_block.counter_N[1]
.sym 53786 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 53787 CLK$SB_IO_IN_$glb_clk
.sym 53789 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 53790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 53791 fft_block.reg_stage.w_input_regs[77]
.sym 53792 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 53793 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 53794 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I0[3]
.sym 53795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 53796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 53801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 53802 fft_block.counter_N[1]
.sym 53803 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 53809 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 53814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[14]
.sym 53815 w_fft_out[2]
.sym 53816 fft_block.w_fft_in[11]
.sym 53818 w_fft_out[29]
.sym 53819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53820 fft_block.reg_stage.w_input_regs[15]
.sym 53823 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 53824 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 53830 w_fft_out[27]
.sym 53831 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 53833 fft_block.counter_N[0]
.sym 53836 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 53838 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 53839 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53840 fft_block.reg_stage.w_input_regs[12]
.sym 53841 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 53844 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 53846 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 53848 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 53849 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 53851 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 53852 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 53853 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 53854 fft_block.counter_N[2]
.sym 53855 w_fft_out[11]
.sym 53856 fft_block.reg_stage.w_input_regs[76]
.sym 53858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 53859 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I0[3]
.sym 53860 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 53861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 53863 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 53864 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 53865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 53866 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 53869 fft_block.reg_stage.w_input_regs[76]
.sym 53871 fft_block.reg_stage.w_input_regs[12]
.sym 53872 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53875 w_fft_out[11]
.sym 53876 fft_block.counter_N[2]
.sym 53877 w_fft_out[27]
.sym 53878 fft_block.counter_N[0]
.sym 53881 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 53883 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 53884 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 53887 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 53888 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 53889 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I0[3]
.sym 53890 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 53893 fft_block.reg_stage.w_input_regs[76]
.sym 53895 fft_block.reg_stage.w_input_regs[12]
.sym 53896 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53899 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 53900 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 53901 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 53902 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 53905 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 53906 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 53907 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 53908 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 53909 fft_block.start_calc_$glb_ce
.sym 53910 CLK$SB_IO_IN_$glb_clk
.sym 53912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 53913 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53914 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 53915 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 53916 w_fft_out[12]
.sym 53917 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53918 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 53919 w_fft_out[2]
.sym 53924 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 53928 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 53932 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 53934 w_fft_out[27]
.sym 53935 fft_block.reg_stage.w_input_regs[77]
.sym 53937 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 53938 fft_block.reg_stage.w_input_regs[68]
.sym 53940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 53941 fft_block.reg_stage.w_input_regs[5]
.sym 53942 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 53943 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 53946 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 53953 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[1]
.sym 53954 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 53955 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 53956 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53958 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 53959 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 53961 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 53962 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 53963 fft_block.counter_N[2]
.sym 53964 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 53965 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 53966 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 53968 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 53969 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 53971 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 53972 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 53974 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 53976 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 53977 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 53978 fft_block.w_fft_in[13]
.sym 53979 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 53980 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 53982 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 53983 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 53984 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 53986 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 53987 fft_block.counter_N[2]
.sym 53988 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 53989 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 53992 fft_block.counter_N[2]
.sym 53993 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 53994 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 53995 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 53998 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 53999 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 54000 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 54001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 54004 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 54005 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 54006 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 54010 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 54011 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 54012 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[1]
.sym 54013 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54016 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 54017 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 54018 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 54019 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 54024 fft_block.w_fft_in[13]
.sym 54028 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 54029 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[1]
.sym 54030 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 54031 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 54032 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 54033 CLK$SB_IO_IN_$glb_clk
.sym 54035 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 54036 w_fft_out[25]
.sym 54037 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54038 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54039 w_fft_out[3]
.sym 54040 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 54041 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54042 w_fft_out[13]
.sym 54049 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 54052 fft_block.counter_N[0]
.sym 54053 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 54056 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 54057 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[1]
.sym 54058 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 54059 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 54060 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 54062 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 54063 fft_block.w_fft_in[8]
.sym 54064 fft_block.reg_stage.w_input_regs[26]
.sym 54066 fft_block.w_fft_in[4]
.sym 54067 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54068 fft_block.reg_stage.w_input_regs[13]
.sym 54069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 54076 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 54077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 54078 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 54079 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 54081 fft_block.counter_N[1]
.sym 54082 fft_block.counter_N[2]
.sym 54085 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 54086 w_fft_out[11]
.sym 54087 fft_block.w_fft_in[5]
.sym 54088 w_fft_out[29]
.sym 54090 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 54091 fft_block.counter_N[1]
.sym 54092 fft_block.counter_N[0]
.sym 54093 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54095 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 54096 w_fft_out[3]
.sym 54097 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 54098 w_fft_out[19]
.sym 54099 w_fft_out[13]
.sym 54100 w_fft_out[35]
.sym 54103 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 54104 w_fft_out[3]
.sym 54105 fft_block.sel_in
.sym 54106 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 54107 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 54111 fft_block.w_fft_in[5]
.sym 54115 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 54116 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 54117 w_fft_out[35]
.sym 54118 w_fft_out[19]
.sym 54121 fft_block.counter_N[2]
.sym 54122 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 54123 fft_block.sel_in
.sym 54124 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 54127 w_fft_out[13]
.sym 54128 fft_block.counter_N[1]
.sym 54129 w_fft_out[29]
.sym 54130 fft_block.counter_N[0]
.sym 54133 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 54134 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 54135 w_fft_out[3]
.sym 54136 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 54139 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 54140 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 54141 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54142 fft_block.counter_N[2]
.sym 54145 fft_block.counter_N[0]
.sym 54146 w_fft_out[3]
.sym 54147 w_fft_out[19]
.sym 54148 fft_block.counter_N[1]
.sym 54151 w_fft_out[11]
.sym 54154 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 54155 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 54156 CLK$SB_IO_IN_$glb_clk
.sym 54158 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54160 fft_block.reg_stage.w_input_regs[90]
.sym 54162 fft_block.reg_stage.w_input_regs[89]
.sym 54164 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54165 fft_block.reg_stage.w_input_regs[88]
.sym 54170 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 54171 fft_block.counter_N[1]
.sym 54172 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 54175 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 54177 fft_block.counter_N[1]
.sym 54178 fft_block.counter_N[2]
.sym 54180 fft_block.w_fft_in[2]
.sym 54185 w_fft_out[12]
.sym 54186 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 54188 fft_block.counter_N[0]
.sym 54190 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 54191 fft_block.reg_stage.w_input_regs[21]
.sym 54193 fft_block.counter_N[1]
.sym 54199 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 54201 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54202 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54203 fft_block.counter_N[2]
.sym 54204 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 54206 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 54207 fft_block.reg_stage.w_input_regs[5]
.sym 54208 fft_block.sel_in
.sym 54210 fft_block.reg_stage.w_input_regs[28]
.sym 54212 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 54213 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54214 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54218 fft_block.reg_stage.w_input_regs[70]
.sym 54219 fft_block.reg_stage.w_input_regs[69]
.sym 54220 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 54221 fft_block.reg_stage.w_input_regs[6]
.sym 54223 fft_block.reg_stage.w_input_regs[92]
.sym 54224 fft_block.reg_stage.w_input_regs[27]
.sym 54227 fft_block.reg_stage.w_input_regs[91]
.sym 54229 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54232 fft_block.reg_stage.w_input_regs[6]
.sym 54233 fft_block.reg_stage.w_input_regs[70]
.sym 54234 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54238 fft_block.reg_stage.w_input_regs[70]
.sym 54239 fft_block.reg_stage.w_input_regs[6]
.sym 54241 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54244 fft_block.reg_stage.w_input_regs[69]
.sym 54245 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54247 fft_block.reg_stage.w_input_regs[5]
.sym 54250 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 54251 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 54252 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 54253 fft_block.sel_in
.sym 54256 fft_block.reg_stage.w_input_regs[69]
.sym 54257 fft_block.reg_stage.w_input_regs[5]
.sym 54259 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54262 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54264 fft_block.reg_stage.w_input_regs[91]
.sym 54265 fft_block.reg_stage.w_input_regs[27]
.sym 54268 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 54269 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54270 fft_block.counter_N[2]
.sym 54271 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 54275 fft_block.reg_stage.w_input_regs[28]
.sym 54276 fft_block.reg_stage.w_input_regs[92]
.sym 54277 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54278 fft_block.start_calc_$glb_ce
.sym 54279 CLK$SB_IO_IN_$glb_clk
.sym 54281 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 54282 fft_block.reg_stage.w_input_regs[27]
.sym 54283 fft_block.reg_stage.w_input_regs[26]
.sym 54284 fft_block.reg_stage.w_input_regs[25]
.sym 54285 fft_block.reg_stage.w_input_regs[29]
.sym 54286 fft_block.reg_stage.w_input_regs[24]
.sym 54287 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 54288 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 54298 fft_block.w_fft_in[8]
.sym 54304 fft_block.reg_stage.w_c_in[7]
.sym 54308 fft_block.w_fft_in[11]
.sym 54312 w_fft_out[26]
.sym 54314 w_fft_out[29]
.sym 54315 fft_block.reg_stage.w_input_regs[30]
.sym 54316 fft_block.reg_stage.w_input_regs[15]
.sym 54324 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 54326 w_fft_out[4]
.sym 54328 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54329 fft_block.reg_stage.w_index_out[0]
.sym 54330 fft_block.reg_stage.w_index_out[2]
.sym 54332 fft_block.reg_stage.w_input_regs[91]
.sym 54333 fft_block.w_fft_in[5]
.sym 54335 fft_block.w_fft_in[14]
.sym 54337 fft_block.reg_stage.w_index_out[1]
.sym 54340 fft_block.w_fft_in[12]
.sym 54347 fft_block.reg_stage.w_input_regs[27]
.sym 54348 fft_block.counter_N[0]
.sym 54352 w_fft_out[20]
.sym 54353 fft_block.counter_N[1]
.sym 54355 w_fft_out[4]
.sym 54356 w_fft_out[20]
.sym 54357 fft_block.counter_N[1]
.sym 54358 fft_block.counter_N[0]
.sym 54364 fft_block.w_fft_in[14]
.sym 54369 fft_block.w_fft_in[5]
.sym 54376 fft_block.w_fft_in[12]
.sym 54379 fft_block.reg_stage.w_index_out[1]
.sym 54380 fft_block.reg_stage.w_index_out[0]
.sym 54382 fft_block.reg_stage.w_index_out[2]
.sym 54385 fft_block.reg_stage.w_index_out[2]
.sym 54387 fft_block.reg_stage.w_index_out[0]
.sym 54388 fft_block.reg_stage.w_index_out[1]
.sym 54392 fft_block.reg_stage.w_index_out[2]
.sym 54393 fft_block.reg_stage.w_index_out[1]
.sym 54394 fft_block.reg_stage.w_index_out[0]
.sym 54398 fft_block.reg_stage.w_input_regs[27]
.sym 54399 fft_block.reg_stage.w_input_regs[91]
.sym 54400 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54401 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 54402 CLK$SB_IO_IN_$glb_clk
.sym 54405 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 54406 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 54407 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 54408 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 54409 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 54410 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 54411 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 54416 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 54418 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 54420 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 54422 fft_block.reg_stage.w_input_regs[21]
.sym 54423 fft_block.reg_stage.w_input_regs[31]
.sym 54424 fft_block.reg_stage.w_input_regs[28]
.sym 54425 fft_block.reg_stage.w_index_out[0]
.sym 54427 fft_block.start_calc
.sym 54429 fft_block.reg_stage.w_input_regs[21]
.sym 54430 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 54433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 54435 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 54436 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 54437 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 54438 w_fft_out[20]
.sym 54447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 54448 fft_block.reg_stage.w_input_regs[28]
.sym 54452 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54455 w_fft_out[12]
.sym 54458 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 54460 fft_block.w_fft_in[12]
.sym 54463 fft_block.w_fft_in[15]
.sym 54464 w_fft_out[20]
.sym 54465 fft_block.reg_stage.w_input_regs[92]
.sym 54466 fft_block.w_fft_in[14]
.sym 54468 fft_block.w_fft_in[11]
.sym 54471 fft_block.reg_stage.w_input_regs[91]
.sym 54472 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 54478 fft_block.w_fft_in[15]
.sym 54484 fft_block.w_fft_in[14]
.sym 54493 fft_block.w_fft_in[11]
.sym 54497 fft_block.reg_stage.w_input_regs[92]
.sym 54504 fft_block.w_fft_in[12]
.sym 54508 w_fft_out[20]
.sym 54509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 54510 w_fft_out[12]
.sym 54511 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 54515 fft_block.reg_stage.w_input_regs[91]
.sym 54520 fft_block.reg_stage.w_input_regs[28]
.sym 54522 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54523 fft_block.reg_stage.w_input_regs[92]
.sym 54524 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 54525 CLK$SB_IO_IN_$glb_clk
.sym 54527 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 54528 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 54529 w_fft_out[28]
.sym 54530 w_fft_out[20]
.sym 54531 w_fft_out[29]
.sym 54532 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54533 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54534 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 54540 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 54544 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 54547 w_fft_out[19]
.sym 54556 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 54559 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 54569 fft_block.w_fft_in[7]
.sym 54570 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 54571 fft_block.w_fft_in[5]
.sym 54573 spi_out.addr[3]
.sym 54576 fft_block.reg_stage.w_input_regs[86]
.sym 54577 fft_block.reg_stage.w_input_regs[94]
.sym 54578 spi_out.addr[0]
.sym 54579 spi_out.addr[2]
.sym 54583 spi_out.addr[1]
.sym 54584 fft_block.w_fft_in[6]
.sym 54587 fft_block.reg_stage.w_input_regs[30]
.sym 54593 fft_block.w_fft_in[13]
.sym 54597 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54603 fft_block.w_fft_in[6]
.sym 54608 fft_block.w_fft_in[13]
.sym 54613 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54614 fft_block.reg_stage.w_input_regs[30]
.sym 54615 fft_block.reg_stage.w_input_regs[94]
.sym 54619 fft_block.reg_stage.w_input_regs[86]
.sym 54626 fft_block.w_fft_in[5]
.sym 54631 spi_out.addr[0]
.sym 54632 spi_out.addr[2]
.sym 54633 spi_out.addr[3]
.sym 54634 spi_out.addr[1]
.sym 54638 fft_block.w_fft_in[7]
.sym 54647 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 54648 CLK$SB_IO_IN_$glb_clk
.sym 54650 fft_block.w_calc_finish
.sym 54652 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 54664 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 54667 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 54670 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 54672 fft_block.w_fft_in[2]
.sym 54684 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 54691 fft_block.reg_stage.w_input_regs[86]
.sym 54693 spi_out.addr[0]
.sym 54694 fft_block.reg_stage.w_input_regs[22]
.sym 54695 spi_out.addr[2]
.sym 54697 spi_out.addr[3]
.sym 54698 fft_block.reg_stage.w_input_regs[23]
.sym 54699 spi_out.addr[1]
.sym 54700 fft_block.reg_stage.w_input_regs[87]
.sym 54701 spi_out.addr[0]
.sym 54702 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54703 spi_out.addr[2]
.sym 54705 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54724 spi_out.addr[3]
.sym 54725 spi_out.addr[1]
.sym 54726 spi_out.addr[0]
.sym 54727 spi_out.addr[2]
.sym 54730 spi_out.addr[0]
.sym 54731 spi_out.addr[3]
.sym 54732 spi_out.addr[1]
.sym 54733 spi_out.addr[2]
.sym 54736 fft_block.reg_stage.w_input_regs[87]
.sym 54737 fft_block.reg_stage.w_input_regs[23]
.sym 54738 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54742 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54743 fft_block.reg_stage.w_input_regs[86]
.sym 54744 fft_block.reg_stage.w_input_regs[22]
.sym 54748 spi_out.addr[3]
.sym 54749 spi_out.addr[0]
.sym 54750 spi_out.addr[2]
.sym 54751 spi_out.addr[1]
.sym 54755 fft_block.reg_stage.w_input_regs[87]
.sym 54756 fft_block.reg_stage.w_input_regs[23]
.sym 54757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54762 fft_block.reg_stage.w_input_regs[86]
.sym 54763 fft_block.reg_stage.w_input_regs[22]
.sym 54770 fft_block.start_calc_$glb_ce
.sym 54771 CLK$SB_IO_IN_$glb_clk
.sym 54782 spi_out.state_SB_DFFESR_Q_R
.sym 54787 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 54789 spi_out.addr[0]
.sym 54792 fft_block.w_calc_finish
.sym 56600 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 56601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[0]
.sym 56602 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[4]
.sym 56603 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[5]
.sym 56604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[6]
.sym 56605 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[2]
.sym 56606 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[1]
.sym 56607 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[3]
.sym 56613 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 56645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 56659 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 56661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 56664 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 56678 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[1]
.sym 56681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[4]
.sym 56683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 56684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 56686 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_I3[2]
.sym 56687 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[2]
.sym 56688 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[3]
.sym 56689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[4]
.sym 56690 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[5]
.sym 56691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[6]
.sym 56693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 56694 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[0]
.sym 56695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 56696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[5]
.sym 56697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[6]
.sym 56698 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[2]
.sym 56699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[1]
.sym 56700 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[3]
.sym 56703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[4]
.sym 56704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[0]
.sym 56705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 56706 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 56708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[3]
.sym 56710 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 56711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[2]
.sym 56712 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 56713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[2]
.sym 56716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 56717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 56718 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 56719 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 56724 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[3]
.sym 56725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[3]
.sym 56728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[6]
.sym 56729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_I3[2]
.sym 56731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[6]
.sym 56734 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[3]
.sym 56735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[4]
.sym 56736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[3]
.sym 56737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[4]
.sym 56740 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[1]
.sym 56741 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[0]
.sym 56742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[0]
.sym 56743 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[1]
.sym 56746 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[4]
.sym 56747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[4]
.sym 56748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[5]
.sym 56749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[5]
.sym 56752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[6]
.sym 56753 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[5]
.sym 56754 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[5]
.sym 56755 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[6]
.sym 56759 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[2]
.sym 56760 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[3]
.sym 56761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 56762 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[0]
.sym 56763 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[1]
.sym 56767 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 56772 fft_block.reg_stage.w_cps_in[4]
.sym 56776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 56782 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 56785 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 56790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 56794 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 56802 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 56803 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 56811 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 56812 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 56813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 56816 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[2]
.sym 56817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[3]
.sym 56819 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[0]
.sym 56823 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 56828 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[1]
.sym 56834 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[1]
.sym 56839 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[0]
.sym 56845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 56846 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 56848 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 56851 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 56853 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 56854 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 56859 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[2]
.sym 56866 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 56870 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[3]
.sym 56875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 56879 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 56880 CLK$SB_IO_IN_$glb_clk
.sym 56882 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[1]
.sym 56883 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 56884 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 56885 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 56886 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 56887 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[2]
.sym 56888 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 56889 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 56905 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 56906 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 56907 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 56908 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 56915 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 56917 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 56925 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[1]
.sym 56930 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 56936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 56937 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 56938 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 56939 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 56949 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 56952 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 56954 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 56956 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 56964 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 56970 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 56975 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 56983 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 56988 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 56994 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 57001 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 57002 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[1]
.sym 57003 CLK$SB_IO_IN_$glb_clk
.sym 57006 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 57007 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 57008 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 57009 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 57010 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 57011 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 57012 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 57015 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 57017 fft_block.reg_stage.w_c_in[1]
.sym 57018 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 57019 fft_block.reg_stage.w_cms_in[7]
.sym 57021 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57023 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 57025 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 57027 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 57029 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 57031 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 57032 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 57034 fft_block.reg_stage.w_input_regs[7]
.sym 57035 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 57036 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 57037 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 57038 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 57047 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57049 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 57050 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57052 fft_block.reg_stage.w_input_regs[12]
.sym 57055 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 57056 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 57057 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 57058 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 57059 fft_block.reg_stage.w_input_regs[15]
.sym 57066 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 57067 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 57068 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 57070 fft_block.reg_stage.w_input_regs[14]
.sym 57073 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 57074 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 57080 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 57086 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 57087 fft_block.reg_stage.w_input_regs[14]
.sym 57088 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57091 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 57093 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 57094 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 57098 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 57099 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 57100 fft_block.reg_stage.w_input_regs[15]
.sym 57103 fft_block.reg_stage.w_input_regs[12]
.sym 57104 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57105 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 57109 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 57110 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 57112 fft_block.reg_stage.w_input_regs[15]
.sym 57115 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 57116 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 57121 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 57123 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 57128 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 57129 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 57130 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 57131 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 57132 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 57133 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 57134 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 57135 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 57138 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 57139 fft_block.counter_N[1]
.sym 57140 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 57142 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 57144 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 57153 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 57154 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 57155 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 57160 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 57161 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 57162 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 57169 fft_block.reg_stage.w_input_regs[6]
.sym 57171 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 57174 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 57176 fft_block.reg_stage.w_input_regs[5]
.sym 57178 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 57180 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 57182 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 57183 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 57188 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 57189 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 57191 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 57192 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 57193 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 57194 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 57195 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 57200 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 57202 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 57209 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 57210 fft_block.reg_stage.w_input_regs[5]
.sym 57211 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 57216 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 57217 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 57220 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 57221 fft_block.reg_stage.w_input_regs[6]
.sym 57222 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 57227 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 57228 fft_block.reg_stage.w_input_regs[6]
.sym 57229 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 57232 fft_block.reg_stage.w_input_regs[5]
.sym 57233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 57235 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 57238 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 57240 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 57241 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 57244 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 57246 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 57247 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 57248 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 57249 CLK$SB_IO_IN_$glb_clk
.sym 57250 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 57251 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57252 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 57253 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 57254 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 57255 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 57256 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 57257 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 57258 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 57264 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 57274 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 57286 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 57298 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57302 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 57307 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 57310 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 57311 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 57313 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 57314 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 57320 fft_block.reg_stage.w_input_regs[71]
.sym 57324 $nextpnr_ICESTORM_LC_39$O
.sym 57327 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57330 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 57333 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 57334 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57336 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 57339 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 57340 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 57342 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 57345 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 57346 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 57348 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 57351 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 57352 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 57354 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 57357 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 57358 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 57360 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 57363 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 57364 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 57367 fft_block.reg_stage.w_input_regs[71]
.sym 57370 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 57374 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 57375 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[9]
.sym 57376 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 57377 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 57378 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 57379 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 57380 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 57381 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 57386 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 57389 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 57393 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 57396 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 57400 fft_block.reg_stage.w_input_regs[67]
.sym 57401 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 57402 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 57403 fft_block.w_fft_in[0]
.sym 57404 spi_out.send_data[1]
.sym 57405 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 57406 fft_block.counter_N[0]
.sym 57409 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[9]
.sym 57418 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 57419 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 57423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57424 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 57425 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 57433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 57434 fft_block.reg_stage.w_input_regs[64]
.sym 57435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 57442 fft_block.reg_stage.w_input_regs[2]
.sym 57444 fft_block.reg_stage.w_input_regs[68]
.sym 57446 fft_block.reg_stage.w_input_regs[1]
.sym 57448 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 57454 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 57455 fft_block.reg_stage.w_input_regs[2]
.sym 57456 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 57461 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 57462 fft_block.reg_stage.w_input_regs[2]
.sym 57463 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 57467 fft_block.reg_stage.w_input_regs[1]
.sym 57468 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57469 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 57472 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 57478 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57479 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 57481 fft_block.reg_stage.w_input_regs[1]
.sym 57487 fft_block.reg_stage.w_input_regs[64]
.sym 57491 fft_block.reg_stage.w_input_regs[68]
.sym 57494 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 57495 CLK$SB_IO_IN_$glb_clk
.sym 57499 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 57500 fft_block.reg_stage.w_input_regs[64]
.sym 57501 fft_block.reg_stage.w_input_regs[66]
.sym 57504 fft_block.reg_stage.w_input_regs[67]
.sym 57512 fft_block.reg_stage.w_cps_in[8]
.sym 57521 fft_block.reg_stage.w_input_regs[7]
.sym 57522 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[0]
.sym 57523 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 57524 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 57525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 57526 fft_block.reg_stage.w_input_regs[4]
.sym 57527 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 57530 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[14]
.sym 57531 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 57532 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 57538 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 57539 fft_block.reg_stage.w_input_regs[0]
.sym 57541 fft_block.reg_stage.w_input_regs[2]
.sym 57549 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 57550 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57552 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 57554 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 57558 fft_block.reg_stage.w_input_regs[66]
.sym 57562 fft_block.counter_N[1]
.sym 57565 fft_block.reg_stage.w_input_regs[64]
.sym 57566 fft_block.counter_N[0]
.sym 57572 fft_block.reg_stage.w_input_regs[0]
.sym 57573 fft_block.reg_stage.w_input_regs[64]
.sym 57578 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 57579 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 57580 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57584 fft_block.reg_stage.w_input_regs[2]
.sym 57585 fft_block.reg_stage.w_input_regs[66]
.sym 57586 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57590 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 57595 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 57596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 57597 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 57610 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 57613 fft_block.counter_N[0]
.sym 57615 fft_block.counter_N[1]
.sym 57617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 57618 CLK$SB_IO_IN_$glb_clk
.sym 57620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[11]
.sym 57623 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 57624 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 57625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57626 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 57627 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 57631 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 57634 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 57637 fft_block.w_fft_in[2]
.sym 57638 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57644 fft_block.w_fft_in[4]
.sym 57645 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 57648 spi_out.addr[2]
.sym 57649 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 57651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 57652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[13]
.sym 57653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 57655 fft_block.w_fft_in[9]
.sym 57661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 57664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 57665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 57667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 57669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 57672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 57673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 57674 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 57675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 57679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[9]
.sym 57685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 57690 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[14]
.sym 57696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 57701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 57715 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[14]
.sym 57718 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 57719 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 57720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[9]
.sym 57721 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 57724 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 57730 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 57731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 57733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 57736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 57737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 57738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 57739 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[9]
.sym 57740 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 57741 CLK$SB_IO_IN_$glb_clk
.sym 57743 fft_block.reg_stage.w_input_regs[3]
.sym 57745 fft_block.reg_stage.w_input_regs[4]
.sym 57746 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 57748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 57750 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 57756 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 57757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 57760 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 57763 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[14]
.sym 57764 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 57773 spi_out.send_data[6]
.sym 57775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 57776 fft_block.reg_stage.w_input_regs[3]
.sym 57784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 57787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 57788 fft_block.w_fft_in[4]
.sym 57792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[11]
.sym 57795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 57796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 57797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 57799 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 57803 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 57809 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 57810 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57811 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 57813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 57817 fft_block.w_fft_in[4]
.sym 57825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[11]
.sym 57826 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 57829 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 57830 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 57831 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 57832 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57835 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 57836 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 57837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57838 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 57841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 57842 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 57843 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 57844 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 57848 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 57849 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[11]
.sym 57853 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 57854 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 57856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 57859 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 57860 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 57861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 57863 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 57864 CLK$SB_IO_IN_$glb_clk
.sym 57866 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57868 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 57869 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57870 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 57871 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 57872 spi_out.send_data[4]
.sym 57873 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O_SB_LUT4_I0_O[0]
.sym 57879 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 57881 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 57890 fft_block.reg_stage.w_input_regs[4]
.sym 57891 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 57892 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57894 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[1]
.sym 57897 fft_block.reg_stage.w_input_regs[67]
.sym 57898 fft_block.w_fft_in[0]
.sym 57901 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 57909 fft_block.counter_N[0]
.sym 57910 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57911 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 57913 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[14]
.sym 57916 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 57917 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 57918 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 57919 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 57920 spi_out.addr[2]
.sym 57921 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[14]
.sym 57922 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 57923 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[1]
.sym 57924 fft_block.w_fft_in[13]
.sym 57925 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 57926 fft_block.counter_N[1]
.sym 57928 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I0[3]
.sym 57930 spi_out.addr[3]
.sym 57931 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[14]
.sym 57933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 57934 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57937 spi_out.addr[1]
.sym 57938 spi_out.addr[0]
.sym 57940 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[14]
.sym 57941 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I0[3]
.sym 57942 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57943 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[14]
.sym 57946 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[14]
.sym 57947 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 57948 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[14]
.sym 57949 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57955 fft_block.w_fft_in[13]
.sym 57958 fft_block.counter_N[1]
.sym 57959 fft_block.counter_N[0]
.sym 57960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 57961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 57966 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[1]
.sym 57967 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57970 spi_out.addr[3]
.sym 57971 spi_out.addr[2]
.sym 57972 spi_out.addr[1]
.sym 57973 spi_out.addr[0]
.sym 57976 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 57977 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 57978 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 57979 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 57983 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 57984 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 57986 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 57987 CLK$SB_IO_IN_$glb_clk
.sym 57989 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[1]
.sym 57990 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 57991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57992 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O_SB_LUT4_I0_O[1]
.sym 57993 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 57994 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 57995 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 57996 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 58003 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I0[3]
.sym 58013 spi_out.addr[0]
.sym 58015 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 58016 spi_out.addr[3]
.sym 58017 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 58020 spi_out.addr[3]
.sym 58021 w_fft_out[24]
.sym 58022 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58023 spi_out.addr[1]
.sym 58024 spi_out.addr[0]
.sym 58032 fft_block.counter_N[1]
.sym 58034 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58035 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I0[3]
.sym 58036 fft_block.reg_stage.w_input_regs[13]
.sym 58039 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 58040 fft_block.reg_stage.w_input_regs[77]
.sym 58042 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58043 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 58044 fft_block.counter_N[0]
.sym 58045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 58046 fft_block.reg_stage.w_input_regs[3]
.sym 58047 fft_block.reg_stage.w_input_regs[3]
.sym 58050 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 58051 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 58054 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 58056 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 58057 fft_block.reg_stage.w_input_regs[67]
.sym 58059 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58061 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 58063 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 58064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 58065 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 58066 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 58069 fft_block.reg_stage.w_input_regs[77]
.sym 58070 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58072 fft_block.reg_stage.w_input_regs[13]
.sym 58077 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 58078 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I0[3]
.sym 58081 fft_block.counter_N[0]
.sym 58082 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 58083 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 58084 fft_block.counter_N[1]
.sym 58087 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58088 fft_block.reg_stage.w_input_regs[77]
.sym 58089 fft_block.reg_stage.w_input_regs[13]
.sym 58093 fft_block.reg_stage.w_input_regs[3]
.sym 58094 fft_block.reg_stage.w_input_regs[67]
.sym 58096 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58099 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 58100 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 58101 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 58102 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 58105 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58106 fft_block.reg_stage.w_input_regs[3]
.sym 58108 fft_block.reg_stage.w_input_regs[67]
.sym 58109 fft_block.start_calc_$glb_ce
.sym 58110 CLK$SB_IO_IN_$glb_clk
.sym 58112 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 58113 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 58114 w_fft_out[24]
.sym 58116 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 58124 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 58126 fft_block.counter_N[1]
.sym 58131 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[1]
.sym 58132 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 58134 w_fft_out[12]
.sym 58138 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 58141 w_fft_out[12]
.sym 58142 fft_block.reg_stage.w_input_regs[25]
.sym 58143 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 58144 spi_out.addr[2]
.sym 58146 fft_block.reg_stage.w_input_regs[24]
.sym 58147 fft_block.w_fft_in[9]
.sym 58153 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 58154 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58155 fft_block.reg_stage.w_input_regs[90]
.sym 58157 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 58158 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_I3[2]
.sym 58161 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58162 fft_block.reg_stage.w_input_regs[4]
.sym 58163 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 58164 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58165 fft_block.counter_N[1]
.sym 58166 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58167 fft_block.reg_stage.w_input_regs[68]
.sym 58172 fft_block.reg_stage.w_input_regs[78]
.sym 58173 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 58177 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 58179 fft_block.counter_N[0]
.sym 58180 fft_block.reg_stage.w_input_regs[14]
.sym 58181 fft_block.reg_stage.w_input_regs[26]
.sym 58182 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 58186 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 58187 fft_block.counter_N[1]
.sym 58188 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 58189 fft_block.counter_N[0]
.sym 58192 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58194 fft_block.reg_stage.w_input_regs[26]
.sym 58195 fft_block.reg_stage.w_input_regs[90]
.sym 58198 fft_block.reg_stage.w_input_regs[14]
.sym 58199 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58201 fft_block.reg_stage.w_input_regs[78]
.sym 58205 fft_block.reg_stage.w_input_regs[4]
.sym 58206 fft_block.reg_stage.w_input_regs[68]
.sym 58207 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58210 fft_block.reg_stage.w_input_regs[4]
.sym 58212 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58213 fft_block.reg_stage.w_input_regs[68]
.sym 58217 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58218 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_I3[2]
.sym 58219 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 58223 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 58224 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 58225 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 58228 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58230 fft_block.reg_stage.w_input_regs[78]
.sym 58231 fft_block.reg_stage.w_input_regs[14]
.sym 58232 fft_block.start_calc_$glb_ce
.sym 58233 CLK$SB_IO_IN_$glb_clk
.sym 58240 fft_block.reg_stage.w_input_regs[17]
.sym 58241 fft_block.reg_stage.w_input_regs[20]
.sym 58248 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 58255 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 58261 fft_block.w_fft_in[13]
.sym 58267 fft_block.w_fft_in[10]
.sym 58278 fft_block.reg_stage.w_input_regs[26]
.sym 58279 fft_block.reg_stage.w_input_regs[25]
.sym 58280 fft_block.reg_stage.w_input_regs[89]
.sym 58286 fft_block.reg_stage.w_input_regs[90]
.sym 58287 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 58289 fft_block.reg_stage.w_input_regs[24]
.sym 58290 fft_block.w_fft_in[8]
.sym 58293 fft_block.w_fft_in[10]
.sym 58299 fft_block.reg_stage.w_input_regs[88]
.sym 58300 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58307 fft_block.w_fft_in[9]
.sym 58309 fft_block.reg_stage.w_input_regs[89]
.sym 58310 fft_block.reg_stage.w_input_regs[25]
.sym 58311 fft_block.reg_stage.w_input_regs[24]
.sym 58312 fft_block.reg_stage.w_input_regs[88]
.sym 58322 fft_block.w_fft_in[10]
.sym 58333 fft_block.w_fft_in[9]
.sym 58346 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58347 fft_block.reg_stage.w_input_regs[26]
.sym 58348 fft_block.reg_stage.w_input_regs[90]
.sym 58351 fft_block.w_fft_in[8]
.sym 58355 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 58356 CLK$SB_IO_IN_$glb_clk
.sym 58358 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 58359 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 58360 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58361 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58362 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 58363 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 58364 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 58365 fft_block.reg_stage.w_input_regs[16]
.sym 58378 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 58382 fft_block.reg_stage.w_input_regs[29]
.sym 58383 fft_block.w_fft_in[0]
.sym 58385 fft_block.w_fft_in[1]
.sym 58387 spi_out.addr[2]
.sym 58390 fft_block.reg_stage.w_input_regs[20]
.sym 58392 w_fft_out[18]
.sym 58401 fft_block.reg_stage.w_input_regs[90]
.sym 58403 fft_block.reg_stage.w_input_regs[89]
.sym 58410 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 58412 fft_block.w_fft_in[8]
.sym 58414 fft_block.reg_stage.w_input_regs[88]
.sym 58417 fft_block.w_fft_in[9]
.sym 58421 fft_block.w_fft_in[13]
.sym 58425 fft_block.w_fft_in[11]
.sym 58427 fft_block.w_fft_in[10]
.sym 58434 fft_block.reg_stage.w_input_regs[89]
.sym 58438 fft_block.w_fft_in[11]
.sym 58447 fft_block.w_fft_in[10]
.sym 58453 fft_block.w_fft_in[9]
.sym 58458 fft_block.w_fft_in[13]
.sym 58463 fft_block.w_fft_in[8]
.sym 58468 fft_block.reg_stage.w_input_regs[90]
.sym 58475 fft_block.reg_stage.w_input_regs[88]
.sym 58478 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 58479 CLK$SB_IO_IN_$glb_clk
.sym 58481 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58482 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58483 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58484 w_fft_out[18]
.sym 58485 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58486 w_fft_out[17]
.sym 58487 w_fft_out[16]
.sym 58488 w_fft_out[19]
.sym 58490 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 58495 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 58502 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 58503 fft_block.reg_stage.w_input_regs[29]
.sym 58504 fft_block.reg_stage.w_c_in[3]
.sym 58507 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 58509 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 58510 spi_out.addr[2]
.sym 58512 spi_out.addr[3]
.sym 58514 spi_out.addr[1]
.sym 58516 spi_out.addr[0]
.sym 58522 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 58527 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 58528 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 58530 fft_block.reg_stage.w_input_regs[95]
.sym 58531 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 58533 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 58536 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 58537 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 58554 $nextpnr_ICESTORM_LC_21$O
.sym 58557 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 58560 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 58563 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 58564 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 58566 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 58569 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 58570 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 58572 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 58575 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 58576 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 58578 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 58581 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 58582 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 58584 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 58586 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 58588 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 58590 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 58593 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 58594 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 58599 fft_block.reg_stage.w_input_regs[95]
.sym 58600 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 58604 fft_block.reg_stage.w_input_regs[82]
.sym 58605 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 58606 fft_block.reg_stage.w_input_regs[81]
.sym 58607 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58608 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 58609 fft_block.reg_stage.w_input_regs[84]
.sym 58610 fft_block.reg_stage.w_input_regs[83]
.sym 58611 fft_block.reg_stage.w_input_regs[80]
.sym 58613 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 58620 fft_block.reg_stage.w_c_in[7]
.sym 58625 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 58626 fft_block.reg_stage.w_input_regs[21]
.sym 58636 spi_out.addr[2]
.sym 58638 spi_out.addr[3]
.sym 58646 fft_block.reg_stage.w_input_regs[93]
.sym 58649 fft_block.reg_stage.w_input_regs[85]
.sym 58650 fft_block.reg_stage.w_input_regs[21]
.sym 58654 fft_block.reg_stage.w_input_regs[29]
.sym 58656 fft_block.reg_stage.w_input_regs[30]
.sym 58658 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58662 fft_block.reg_stage.w_input_regs[94]
.sym 58668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58672 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58681 fft_block.reg_stage.w_input_regs[94]
.sym 58684 fft_block.reg_stage.w_input_regs[93]
.sym 58691 fft_block.reg_stage.w_input_regs[93]
.sym 58692 fft_block.reg_stage.w_input_regs[29]
.sym 58693 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58697 fft_block.reg_stage.w_input_regs[85]
.sym 58698 fft_block.reg_stage.w_input_regs[21]
.sym 58699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58702 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58703 fft_block.reg_stage.w_input_regs[94]
.sym 58704 fft_block.reg_stage.w_input_regs[30]
.sym 58708 fft_block.reg_stage.w_input_regs[93]
.sym 58709 fft_block.reg_stage.w_input_regs[29]
.sym 58710 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58714 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58716 fft_block.reg_stage.w_input_regs[85]
.sym 58717 fft_block.reg_stage.w_input_regs[21]
.sym 58723 fft_block.reg_stage.w_input_regs[85]
.sym 58724 fft_block.start_calc_$glb_ce
.sym 58725 CLK$SB_IO_IN_$glb_clk
.sym 58729 spi_out.addr[2]
.sym 58730 spi_out.addr[3]
.sym 58731 spi_out.addr[1]
.sym 58732 spi_out.addr[0]
.sym 58733 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 58775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 58779 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E
.sym 58794 spi_out.addr[2]
.sym 58795 spi_out.addr[3]
.sym 58796 spi_out.addr[1]
.sym 58797 spi_out.addr[0]
.sym 58802 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 58813 spi_out.addr[3]
.sym 58814 spi_out.addr[1]
.sym 58815 spi_out.addr[0]
.sym 58816 spi_out.addr[2]
.sym 58847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E
.sym 58848 CLK$SB_IO_IN_$glb_clk
.sym 58867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E
.sym 58868 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 58874 spi_out.addr[2]
.sym 58989 w_start_spi
.sym 60552 fft_block.reg_stage.w_cps_reg[0]
.sym 60570 fft_block.reg_stage.w_input_regs[3]
.sym 60678 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O[2]
.sym 60679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 60680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[5]
.sym 60708 fft_block.reg_stage.w_cps_in[0]
.sym 60717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 60726 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O[2]
.sym 60737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 60740 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 60742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 60754 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 60756 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 60757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 60764 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 60765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 60766 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 60768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 60772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 60776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[4]
.sym 60787 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[4]
.sym 60795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 60799 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 60807 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 60813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 60817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 60824 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 60832 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 60833 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 60834 CLK$SB_IO_IN_$glb_clk
.sym 60836 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 60837 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 60838 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 60839 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 60840 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 60841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 60842 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[4]
.sym 60843 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 60848 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 60850 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 60851 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 60852 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 60855 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 60857 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 60862 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 60863 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 60867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 60883 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 60895 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 60902 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 60904 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[6]
.sym 60906 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 60907 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 60911 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 60917 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 60924 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[6]
.sym 60929 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 60934 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 60956 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 60957 CLK$SB_IO_IN_$glb_clk
.sym 60961 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[1]
.sym 60962 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[6]
.sym 60963 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O[0]
.sym 60964 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 60965 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 60966 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 60974 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 60978 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 60979 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 60982 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 60987 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 60988 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 60990 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 61000 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 61002 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 61003 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 61004 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 61006 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 61007 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 61008 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 61010 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 61011 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 61012 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 61013 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 61014 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 61015 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 61016 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 61018 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[1]
.sym 61021 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[2]
.sym 61023 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 61025 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 61026 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 61033 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 61034 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 61035 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 61036 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[2]
.sym 61040 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 61045 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 61046 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 61047 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 61048 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 61051 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 61052 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 61053 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 61054 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 61057 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 61058 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 61059 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 61060 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 61063 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 61064 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 61065 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 61066 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 61070 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 61076 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 61079 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[1]
.sym 61080 CLK$SB_IO_IN_$glb_clk
.sym 61082 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 61083 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 61084 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 61086 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 61087 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 61089 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 61096 fft_block.reg_stage.w_cms_in[0]
.sym 61097 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 61098 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 61104 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 61105 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 61108 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 61109 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 61110 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 61111 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 61114 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 61116 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 61117 $PACKER_VCC_NET
.sym 61123 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 61126 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 61132 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 61135 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 61136 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 61139 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61147 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 61150 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 61155 $nextpnr_ICESTORM_LC_37$O
.sym 61158 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61161 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 61164 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 61165 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61167 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 61170 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 61171 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 61173 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 61176 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 61177 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 61179 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 61182 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 61183 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 61185 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 61187 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 61189 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 61191 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 61193 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 61195 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 61197 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 61199 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 61201 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 61205 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 61206 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 61207 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 61208 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 61209 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 61210 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 61211 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 61212 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 61215 fft_block.counter_N[0]
.sym 61217 fft_block.reg_stage.w_cps_in[7]
.sym 61219 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 61220 fft_block.reg_stage.w_cms_reg[27]
.sym 61221 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 61223 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 61224 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 61225 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 61228 fft_block.reg_stage.w_cms_in[7]
.sym 61230 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 61231 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 61232 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 61235 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 61236 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 61237 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 61238 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 61239 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 61240 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 61241 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 61247 fft_block.reg_stage.w_input_regs[7]
.sym 61248 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 61249 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 61250 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 61252 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 61253 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 61256 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 61257 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 61258 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 61259 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 61260 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 61261 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 61264 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 61265 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 61267 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 61268 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 61269 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 61270 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 61272 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 61273 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 61277 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 61279 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 61280 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 61281 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 61282 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 61285 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 61286 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 61287 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 61291 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 61292 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 61293 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 61294 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 61297 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 61299 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 61300 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 61303 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 61304 fft_block.reg_stage.w_input_regs[7]
.sym 61305 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 61310 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 61311 fft_block.reg_stage.w_input_regs[7]
.sym 61312 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 61315 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 61316 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 61317 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 61318 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 61321 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 61322 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 61323 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 61324 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 61325 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 61326 CLK$SB_IO_IN_$glb_clk
.sym 61328 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 61329 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61330 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 61331 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 61332 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 61333 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61334 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61335 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 61340 spi_out.send_data[1]
.sym 61343 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 61348 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 61349 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 61352 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 61359 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 61371 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 61372 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 61373 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 61374 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 61376 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 61378 fft_block.reg_stage.w_input_regs[4]
.sym 61382 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 61385 fft_block.reg_stage.w_input_regs[3]
.sym 61387 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 61388 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 61390 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 61395 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 61396 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 61400 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 61402 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 61403 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 61404 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 61405 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 61408 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 61409 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 61411 fft_block.reg_stage.w_input_regs[4]
.sym 61414 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 61416 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 61420 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 61421 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 61422 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 61423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 61426 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 61427 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 61428 fft_block.reg_stage.w_input_regs[4]
.sym 61432 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 61434 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 61435 fft_block.reg_stage.w_input_regs[3]
.sym 61438 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 61441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 61444 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 61446 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 61447 fft_block.reg_stage.w_input_regs[3]
.sym 61448 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 61449 CLK$SB_IO_IN_$glb_clk
.sym 61450 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 61451 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61452 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 61453 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[13]
.sym 61455 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 61456 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[14]
.sym 61467 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[14]
.sym 61469 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 61471 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 61473 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 61474 fft_block.reg_stage.w_input_regs[4]
.sym 61482 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 61483 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 61484 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 61494 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 61495 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 61496 fft_block.reg_stage.w_input_regs[66]
.sym 61503 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 61505 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 61507 fft_block.reg_stage.w_input_regs[67]
.sym 61511 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 61512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 61523 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 61527 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 61534 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 61539 fft_block.reg_stage.w_input_regs[66]
.sym 61546 fft_block.reg_stage.w_input_regs[67]
.sym 61551 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 61555 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 61563 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 61569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 61571 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 61572 CLK$SB_IO_IN_$glb_clk
.sym 61574 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 61575 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 61577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 61578 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61581 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 61586 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 61588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 61589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 61591 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 61593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 61594 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 61597 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[13]
.sym 61599 fft_block.w_fft_in[3]
.sym 61603 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 61604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 61605 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 61607 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 61609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 61623 fft_block.w_fft_in[3]
.sym 61624 fft_block.w_fft_in[0]
.sym 61628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[14]
.sym 61629 fft_block.w_fft_in[2]
.sym 61639 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 61642 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 61662 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[14]
.sym 61663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 61669 fft_block.w_fft_in[0]
.sym 61675 fft_block.w_fft_in[2]
.sym 61692 fft_block.w_fft_in[3]
.sym 61694 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 61695 CLK$SB_IO_IN_$glb_clk
.sym 61697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 61699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 61700 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 61701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[14]
.sym 61703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 61704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 61709 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 61711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 61715 spi_out.send_data[0]
.sym 61716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 61717 fft_block.reg_stage.w_c_in[1]
.sym 61718 spi_out.send_data[6]
.sym 61721 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 61722 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 61723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 61724 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 61727 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 61728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 61729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 61731 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 61732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 61740 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 61742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 61743 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 61747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 61751 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 61752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 61753 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 61755 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 61757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 61758 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 61773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 61789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 61790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 61791 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 61792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 61796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 61797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 61801 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 61802 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 61803 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 61809 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 61813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 61814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 61815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 61817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 61818 CLK$SB_IO_IN_$glb_clk
.sym 61821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 61822 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[14]
.sym 61823 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 61824 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 61827 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 61832 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 61834 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 61844 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[1]
.sym 61845 spi_out.send_data[4]
.sym 61851 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 61852 fft_block.reg_stage.w_input_regs[3]
.sym 61855 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 61866 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 61867 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[0]
.sym 61869 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[11]
.sym 61872 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 61873 fft_block.w_fft_in[4]
.sym 61874 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 61875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 61876 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 61879 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 61880 fft_block.w_fft_in[3]
.sym 61888 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 61892 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 61897 fft_block.w_fft_in[3]
.sym 61909 fft_block.w_fft_in[4]
.sym 61912 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 61913 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 61914 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 61915 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 61918 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 61919 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 61920 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 61921 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 61925 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 61927 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 61937 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[0]
.sym 61938 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[11]
.sym 61939 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 61940 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 61941 CLK$SB_IO_IN_$glb_clk
.sym 61943 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 61944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 61945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 61946 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 61947 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 61948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 61949 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 61950 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 61968 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 61969 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 61970 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 61972 w_fft_out[25]
.sym 61985 spi_out.addr[2]
.sym 61987 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O_SB_LUT4_I0_O[1]
.sym 61988 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 61990 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 61991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 61992 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 61993 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[13]
.sym 61995 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 61996 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 61997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O_SB_LUT4_I0_O[2]
.sym 61999 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 62002 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 62003 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 62006 spi_out.addr[1]
.sym 62007 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O_SB_LUT4_I0_O[0]
.sym 62008 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 62011 spi_out.addr[3]
.sym 62012 spi_out.addr[0]
.sym 62014 spi_out.addr[1]
.sym 62015 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 62017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 62018 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 62020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 62023 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 62024 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[13]
.sym 62025 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 62026 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 62029 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 62030 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 62032 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 62035 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 62036 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 62038 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 62041 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 62042 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 62043 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[13]
.sym 62047 spi_out.addr[0]
.sym 62048 spi_out.addr[3]
.sym 62049 spi_out.addr[2]
.sym 62050 spi_out.addr[1]
.sym 62054 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O_SB_LUT4_I0_O[0]
.sym 62055 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O_SB_LUT4_I0_O[2]
.sym 62056 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O_SB_LUT4_I0_O[1]
.sym 62059 spi_out.addr[0]
.sym 62060 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 62061 spi_out.addr[1]
.sym 62062 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 62064 CLK$SB_IO_IN_$glb_clk
.sym 62066 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[10]
.sym 62067 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 62068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62071 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 62072 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 62073 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 62079 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 62081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 62087 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 62089 spi_out.addr[2]
.sym 62092 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 62093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 62094 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 62095 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 62096 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 62098 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[1]
.sym 62100 fft_block.w_fft_in[3]
.sym 62107 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 62110 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 62112 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 62113 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 62115 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 62116 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 62117 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 62119 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 62123 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 62124 spi_out.addr[0]
.sym 62125 spi_out.addr[3]
.sym 62129 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 62133 spi_out.addr[0]
.sym 62134 spi_out.addr[1]
.sym 62135 spi_out.addr[2]
.sym 62136 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 62137 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 62140 spi_out.addr[3]
.sym 62141 spi_out.addr[2]
.sym 62142 spi_out.addr[1]
.sym 62143 spi_out.addr[0]
.sym 62146 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 62147 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 62148 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 62149 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 62152 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 62153 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 62154 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 62158 spi_out.addr[2]
.sym 62159 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 62160 spi_out.addr[0]
.sym 62161 spi_out.addr[3]
.sym 62165 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 62166 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 62167 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 62170 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 62171 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 62173 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 62176 spi_out.addr[3]
.sym 62177 spi_out.addr[2]
.sym 62178 spi_out.addr[1]
.sym 62179 spi_out.addr[0]
.sym 62184 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 62189 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 62194 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 62196 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 62197 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[11]
.sym 62210 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 62214 fft_block.reg_stage.w_input_regs[20]
.sym 62220 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 62221 fft_block.w_fft_in[1]
.sym 62223 fft_block.w_fft_in[4]
.sym 62232 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 62233 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 62240 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 62242 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 62246 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 62249 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 62253 fft_block.reg_stage.w_input_regs[25]
.sym 62255 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 62257 fft_block.reg_stage.w_input_regs[24]
.sym 62258 fft_block.reg_stage.w_input_regs[89]
.sym 62259 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 62261 fft_block.reg_stage.w_input_regs[88]
.sym 62263 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 62264 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 62265 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 62266 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 62269 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 62270 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 62272 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 62275 fft_block.reg_stage.w_input_regs[24]
.sym 62276 fft_block.reg_stage.w_input_regs[25]
.sym 62277 fft_block.reg_stage.w_input_regs[88]
.sym 62278 fft_block.reg_stage.w_input_regs[89]
.sym 62287 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 62288 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 62289 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 62290 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 62309 fft_block.start_calc_$glb_ce
.sym 62310 CLK$SB_IO_IN_$glb_clk
.sym 62312 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 62315 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 62316 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 62318 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 62321 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 62326 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 62337 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 62338 fft_block.reg_stage.w_input_regs[17]
.sym 62339 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 62343 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 62346 w_fft_out[17]
.sym 62364 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 62381 fft_block.w_fft_in[1]
.sym 62383 fft_block.w_fft_in[4]
.sym 62418 fft_block.w_fft_in[1]
.sym 62423 fft_block.w_fft_in[4]
.sym 62432 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 62433 CLK$SB_IO_IN_$glb_clk
.sym 62435 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 62436 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 62437 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 62439 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 62441 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 62442 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 62461 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 62462 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 62478 fft_block.reg_stage.w_input_regs[26]
.sym 62479 fft_block.reg_stage.w_input_regs[25]
.sym 62481 fft_block.reg_stage.w_input_regs[24]
.sym 62482 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 62485 fft_block.reg_stage.w_input_regs[27]
.sym 62486 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62492 fft_block.w_fft_in[0]
.sym 62494 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 62495 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 62496 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 62500 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 62501 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 62502 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 62506 fft_block.reg_stage.w_input_regs[28]
.sym 62507 fft_block.reg_stage.w_input_regs[88]
.sym 62509 fft_block.reg_stage.w_input_regs[88]
.sym 62510 fft_block.reg_stage.w_input_regs[24]
.sym 62511 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 62512 fft_block.reg_stage.w_input_regs[25]
.sym 62515 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 62517 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62518 fft_block.reg_stage.w_input_regs[27]
.sym 62522 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 62523 fft_block.reg_stage.w_input_regs[26]
.sym 62524 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 62528 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 62529 fft_block.reg_stage.w_input_regs[28]
.sym 62530 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 62534 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 62535 fft_block.reg_stage.w_input_regs[26]
.sym 62536 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 62539 fft_block.reg_stage.w_input_regs[25]
.sym 62540 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 62541 fft_block.reg_stage.w_input_regs[24]
.sym 62542 fft_block.reg_stage.w_input_regs[88]
.sym 62546 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 62547 fft_block.reg_stage.w_input_regs[27]
.sym 62548 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62554 fft_block.w_fft_in[0]
.sym 62555 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 62556 CLK$SB_IO_IN_$glb_clk
.sym 62558 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 62559 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 62560 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 62562 fft_block.reg_stage.w_input_regs[18]
.sym 62563 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 62564 fft_block.reg_stage.w_input_regs[19]
.sym 62565 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 62570 fft_block.reg_stage.w_c_in[3]
.sym 62572 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 62575 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 62579 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 62580 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 62583 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 62585 fft_block.w_fft_in[3]
.sym 62599 fft_block.reg_stage.w_input_regs[82]
.sym 62603 fft_block.reg_stage.w_input_regs[20]
.sym 62606 fft_block.reg_stage.w_input_regs[80]
.sym 62609 fft_block.reg_stage.w_input_regs[81]
.sym 62610 fft_block.reg_stage.w_input_regs[17]
.sym 62612 fft_block.reg_stage.w_input_regs[84]
.sym 62613 fft_block.reg_stage.w_input_regs[83]
.sym 62614 fft_block.reg_stage.w_input_regs[16]
.sym 62617 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62619 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62623 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62627 fft_block.reg_stage.w_input_regs[18]
.sym 62629 fft_block.reg_stage.w_input_regs[19]
.sym 62632 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62633 fft_block.reg_stage.w_input_regs[83]
.sym 62635 fft_block.reg_stage.w_input_regs[19]
.sym 62639 fft_block.reg_stage.w_input_regs[17]
.sym 62640 fft_block.reg_stage.w_input_regs[81]
.sym 62641 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62644 fft_block.reg_stage.w_input_regs[16]
.sym 62645 fft_block.reg_stage.w_input_regs[80]
.sym 62650 fft_block.reg_stage.w_input_regs[83]
.sym 62652 fft_block.reg_stage.w_input_regs[19]
.sym 62653 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62656 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62658 fft_block.reg_stage.w_input_regs[82]
.sym 62659 fft_block.reg_stage.w_input_regs[18]
.sym 62663 fft_block.reg_stage.w_input_regs[82]
.sym 62664 fft_block.reg_stage.w_input_regs[18]
.sym 62665 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62669 fft_block.reg_stage.w_input_regs[81]
.sym 62670 fft_block.reg_stage.w_input_regs[17]
.sym 62675 fft_block.reg_stage.w_input_regs[84]
.sym 62676 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62677 fft_block.reg_stage.w_input_regs[20]
.sym 62678 fft_block.start_calc_$glb_ce
.sym 62679 CLK$SB_IO_IN_$glb_clk
.sym 62682 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 62683 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 62684 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 62685 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 62686 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 62687 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 62688 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 62695 fft_block.reg_stage.w_input_regs[22]
.sym 62696 fft_block.reg_stage.w_input_regs[23]
.sym 62722 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62723 fft_block.reg_stage.w_input_regs[20]
.sym 62724 fft_block.w_fft_in[1]
.sym 62725 fft_block.w_fft_in[4]
.sym 62728 fft_block.reg_stage.w_input_regs[83]
.sym 62730 fft_block.w_fft_in[0]
.sym 62740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 62743 fft_block.reg_stage.w_input_regs[84]
.sym 62745 fft_block.w_fft_in[3]
.sym 62746 fft_block.w_fft_in[2]
.sym 62758 fft_block.w_fft_in[2]
.sym 62764 fft_block.reg_stage.w_input_regs[83]
.sym 62767 fft_block.w_fft_in[1]
.sym 62773 fft_block.reg_stage.w_input_regs[84]
.sym 62774 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62775 fft_block.reg_stage.w_input_regs[20]
.sym 62780 fft_block.reg_stage.w_input_regs[84]
.sym 62787 fft_block.w_fft_in[4]
.sym 62792 fft_block.w_fft_in[3]
.sym 62799 fft_block.w_fft_in[0]
.sym 62801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 62802 CLK$SB_IO_IN_$glb_clk
.sym 62804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 62810 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 62819 fft_block.w_fft_in[4]
.sym 62845 fft_block.reg_stage.w_input_regs[82]
.sym 62855 spi_out.addr[2]
.sym 62856 spi_out.addr_SB_DFFESR_Q_E
.sym 62857 spi_out.addr[1]
.sym 62865 spi_out.addr_SB_DFFESR_Q_R[0]
.sym 62866 spi_out.addr[0]
.sym 62872 spi_out.addr[3]
.sym 62877 $nextpnr_ICESTORM_LC_1$O
.sym 62879 spi_out.addr[0]
.sym 62883 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 62886 spi_out.addr[1]
.sym 62889 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 62891 spi_out.addr[2]
.sym 62893 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 62897 spi_out.addr[3]
.sym 62899 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 62903 spi_out.addr[1]
.sym 62905 spi_out.addr[0]
.sym 62910 spi_out.addr[0]
.sym 62916 fft_block.reg_stage.w_input_regs[82]
.sym 62924 spi_out.addr_SB_DFFESR_Q_E
.sym 62925 CLK$SB_IO_IN_$glb_clk
.sym 62926 spi_out.addr_SB_DFFESR_Q_R[0]
.sym 62941 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 62944 spi_out.addr_SB_DFFESR_Q_E
.sym 62952 spi_out.addr[2]
.sym 62954 spi_out.addr[3]
.sym 62956 spi_out.addr[1]
.sym 64599 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O[2]
.sym 64616 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O[2]
.sym 64632 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 64640 fft_block.start_calc
.sym 64648 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 64674 fft_block.reg_stage.w_cps_in[0]
.sym 64694 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 64718 fft_block.reg_stage.w_cps_in[0]
.sym 64746 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 64747 CLK$SB_IO_IN_$glb_clk
.sym 64753 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 64754 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 64755 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 64756 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 64757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 64758 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 64759 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 64791 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[5]
.sym 64797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 64811 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 64814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 64815 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 64832 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 64838 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 64841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[5]
.sym 64846 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[5]
.sym 64850 fft_block.start_calc
.sym 64869 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 64870 fft_block.start_calc
.sym 64877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[5]
.sym 64884 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[5]
.sym 64909 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 64910 CLK$SB_IO_IN_$glb_clk
.sym 64912 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 64913 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[2]
.sym 64914 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[1]
.sym 64915 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 64916 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[0]
.sym 64917 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[3]
.sym 64918 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[5]
.sym 64919 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[4]
.sym 64921 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_R
.sym 64923 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 64926 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 64954 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[3]
.sym 64955 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 64956 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[5]
.sym 64957 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[1]
.sym 64961 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[2]
.sym 64962 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O[2]
.sym 64964 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[0]
.sym 64965 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O[0]
.sym 64966 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 64968 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[2]
.sym 64970 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 64971 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 64972 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 64975 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[5]
.sym 64976 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 64978 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[4]
.sym 64979 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[1]
.sym 64980 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 64981 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[0]
.sym 64982 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[3]
.sym 64983 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[4]
.sym 64984 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[4]
.sym 64986 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O[2]
.sym 64988 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 64989 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O[0]
.sym 64992 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[4]
.sym 64993 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[4]
.sym 64994 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[5]
.sym 64995 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[5]
.sym 64998 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[3]
.sym 64999 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[3]
.sym 65000 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[4]
.sym 65001 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[4]
.sym 65004 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[2]
.sym 65005 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 65006 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 65007 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[2]
.sym 65010 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 65011 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 65013 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 65016 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[0]
.sym 65017 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[0]
.sym 65018 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[1]
.sym 65019 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[1]
.sym 65022 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[4]
.sym 65028 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[3]
.sym 65031 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[3]
.sym 65032 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 65033 CLK$SB_IO_IN_$glb_clk
.sym 65035 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 65036 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O_SB_LUT4_O_I3[2]
.sym 65037 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 65038 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[2]
.sym 65039 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[6]
.sym 65040 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 65042 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 65046 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 65052 $PACKER_VCC_NET
.sym 65056 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[2]
.sym 65060 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[5]
.sym 65064 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[4]
.sym 65068 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[6]
.sym 65076 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[1]
.sym 65079 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[6]
.sym 65080 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 65082 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 65084 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 65087 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 65088 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 65092 fft_block.start_calc
.sym 65095 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[2]
.sym 65099 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 65103 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[6]
.sym 65104 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[6]
.sym 65106 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 65107 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 65121 fft_block.start_calc
.sym 65124 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 65129 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[6]
.sym 65133 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[1]
.sym 65134 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 65135 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 65136 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[2]
.sym 65139 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 65140 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 65141 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 65146 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 65147 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 65148 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 65151 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[6]
.sym 65152 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[6]
.sym 65153 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 65154 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 65155 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 65156 CLK$SB_IO_IN_$glb_clk
.sym 65159 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 65160 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 65161 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 65162 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 65165 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 65175 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 65178 fft_block.reg_stage.w_cps_in[7]
.sym 65181 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 65183 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 65184 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 65186 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 65188 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 65192 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 65200 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 65205 fft_block.reg_stage.w_cms_reg[27]
.sym 65208 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 65209 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 65210 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 65213 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 65214 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 65216 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 65217 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 65224 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 65227 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 65228 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 65232 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 65233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 65234 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 65238 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 65239 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 65240 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 65245 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 65246 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 65256 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 65257 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 65259 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 65263 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 65264 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 65265 fft_block.reg_stage.w_cms_reg[27]
.sym 65275 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 65276 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 65277 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 65278 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 65279 CLK$SB_IO_IN_$glb_clk
.sym 65281 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[5]
.sym 65282 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65283 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[4]
.sym 65284 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65285 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[6]
.sym 65286 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65287 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 65288 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65289 $PACKER_VCC_NET
.sym 65292 $PACKER_VCC_NET
.sym 65297 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 65298 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 65301 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 65304 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 65310 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 65315 fft_block.start_calc
.sym 65316 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 65322 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 65324 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 65325 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 65326 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 65328 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 65330 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 65332 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 65333 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 65336 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 65340 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 65341 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 65342 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 65343 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 65344 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 65349 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 65350 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 65351 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 65352 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 65356 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 65357 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 65358 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 65361 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 65363 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 65364 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 65367 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 65368 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 65369 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 65373 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 65375 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 65376 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 65379 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 65380 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 65381 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 65385 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 65386 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 65387 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 65388 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 65392 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 65393 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 65394 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 65397 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 65398 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 65399 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 65400 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 65401 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 65402 CLK$SB_IO_IN_$glb_clk
.sym 65405 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[1]
.sym 65406 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[2]
.sym 65407 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[3]
.sym 65408 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[4]
.sym 65409 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[5]
.sym 65410 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[6]
.sym 65411 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 65416 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 65420 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 65424 fft_block.reg_stage.w_cps_in[0]
.sym 65425 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 65426 spi_out.send_data[2]
.sym 65427 fft_block.reg_stage.w_cms_in[0]
.sym 65428 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 65431 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 65437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 65439 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 65445 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65446 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 65447 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 65448 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 65450 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 65451 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 65452 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 65453 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65455 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 65456 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 65458 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65464 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 65469 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 65471 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 65474 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 65475 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65478 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 65479 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 65484 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 65485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65486 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 65491 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 65492 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65493 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 65496 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 65498 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65499 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 65503 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 65504 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 65505 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65508 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 65509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65510 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 65514 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 65515 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65517 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 65520 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 65521 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65522 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 65524 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 65525 CLK$SB_IO_IN_$glb_clk
.sym 65526 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 65527 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[8]
.sym 65528 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 65529 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 65530 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 65531 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 65532 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 65533 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 65534 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 65540 fft_block.reg_stage.w_cms_in[1]
.sym 65552 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 65553 spi_out.send_data[5]
.sym 65555 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 65556 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 65558 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[14]
.sym 65560 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 65562 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 65571 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 65573 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 65574 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65579 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 65583 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 65586 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 65591 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[4]
.sym 65597 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 65601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 65602 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 65603 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65608 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 65613 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 65626 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[4]
.sym 65633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 65647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 65648 CLK$SB_IO_IN_$glb_clk
.sym 65650 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[3]
.sym 65651 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 65652 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[2]
.sym 65653 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 65654 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 65655 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[0]
.sym 65656 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 65657 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[4]
.sym 65663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 65664 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 65665 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 65666 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 65668 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 65671 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 65672 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 65674 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 65676 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 65679 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 65681 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 65682 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 65683 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 65684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 65691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 65693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 65696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[14]
.sym 65697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 65699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65700 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 65702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 65704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 65727 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[14]
.sym 65731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 65743 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 65748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 65750 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 65751 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65767 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 65770 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 65771 CLK$SB_IO_IN_$glb_clk
.sym 65773 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[8]
.sym 65774 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 65775 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 65776 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[14]
.sym 65777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 65778 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 65779 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[9]
.sym 65780 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 65785 spi_out.send_data[4]
.sym 65786 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 65788 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 65790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 65793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 65797 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 65799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 65800 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 65804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 65806 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 65807 fft_block.start_calc
.sym 65814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 65815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 65816 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[14]
.sym 65817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 65818 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 65823 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 65825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 65826 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65827 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 65828 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 65832 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 65837 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 65841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 65843 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[14]
.sym 65847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 65848 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65849 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 65859 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 65860 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 65862 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 65866 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[14]
.sym 65868 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[14]
.sym 65872 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 65873 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 65874 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 65878 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 65879 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 65880 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 65883 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 65884 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 65885 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65889 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 65890 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 65892 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65893 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 65894 CLK$SB_IO_IN_$glb_clk
.sym 65895 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 65896 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 65897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 65898 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 65899 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 65900 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 65902 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 65903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 65911 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 65917 fft_block.reg_stage.w_cps_in[8]
.sym 65920 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 65926 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 65931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 65939 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 65940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 65941 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 65946 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 65949 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 65950 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 65956 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 65960 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 65964 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 65967 fft_block.start_calc
.sym 65976 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 65978 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 65979 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 65982 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 65984 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 65985 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 65988 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 65989 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 65990 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 65995 fft_block.start_calc
.sym 65997 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 66012 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 66013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 66015 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 66016 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 66017 CLK$SB_IO_IN_$glb_clk
.sym 66019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[9]
.sym 66020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 66021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 66022 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 66024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 66025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 66035 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 66037 spi_out.send_data[3]
.sym 66040 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 66042 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 66045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 66048 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 66062 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 66063 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 66067 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 66068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[10]
.sym 66070 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 66071 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 66075 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 66076 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 66077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 66078 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 66082 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 66084 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[9]
.sym 66086 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 66093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 66099 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 66100 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 66101 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[9]
.sym 66102 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 66106 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 66112 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 66118 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 66123 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 66124 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 66125 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[9]
.sym 66126 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 66129 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 66130 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[10]
.sym 66132 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 66135 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 66139 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 66140 CLK$SB_IO_IN_$glb_clk
.sym 66142 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 66143 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 66144 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 66145 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 66146 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 66147 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 66148 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 66149 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 66154 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 66156 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 66158 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 66159 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 66162 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 66163 fft_block.start_calc
.sym 66165 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 66166 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 66170 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 66172 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 66173 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 66184 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 66185 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 66186 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[11]
.sym 66190 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 66192 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 66199 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[10]
.sym 66201 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66202 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 66210 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 66216 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 66222 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[11]
.sym 66224 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 66228 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 66229 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 66230 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[10]
.sym 66246 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 66248 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[11]
.sym 66249 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66252 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 66253 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 66254 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[10]
.sym 66255 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 66258 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 66260 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[11]
.sym 66262 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 66263 CLK$SB_IO_IN_$glb_clk
.sym 66265 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 66266 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 66267 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 66268 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 66271 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 66272 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 66280 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 66281 spi_out.send_data[7]
.sym 66284 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 66286 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 66289 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 66293 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 66296 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 66297 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 66298 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 66300 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 66307 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 66308 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 66312 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 66313 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 66316 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 66317 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 66339 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 66340 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 66369 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 66381 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 66382 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 66383 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 66384 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 66385 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 66386 CLK$SB_IO_IN_$glb_clk
.sym 66389 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 66390 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 66391 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 66392 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 66393 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 66394 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 66395 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 66401 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[14]
.sym 66404 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 66409 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 66410 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 66412 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 66415 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 66417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 66420 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 66438 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 66444 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 66450 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 66454 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 66462 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 66463 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 66483 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 66487 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 66498 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 66511 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 66512 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 66513 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 66514 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 66515 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 66516 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 66517 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 66518 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 66519 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 66523 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 66533 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 66534 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 66535 fft_block.w_fft_in[2]
.sym 66536 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 66540 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 66542 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 66543 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 66545 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 66555 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66559 fft_block.reg_stage.w_input_regs[30]
.sym 66565 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 66566 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66567 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 66568 fft_block.reg_stage.w_input_regs[29]
.sym 66570 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 66571 fft_block.reg_stage.w_input_regs[28]
.sym 66572 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 66573 fft_block.reg_stage.w_input_regs[17]
.sym 66578 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66582 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66586 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66587 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 66588 fft_block.reg_stage.w_input_regs[30]
.sym 66591 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66593 fft_block.reg_stage.w_input_regs[17]
.sym 66594 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 66598 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66599 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 66600 fft_block.reg_stage.w_input_regs[28]
.sym 66609 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 66610 fft_block.reg_stage.w_input_regs[30]
.sym 66612 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66621 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 66623 fft_block.reg_stage.w_input_regs[29]
.sym 66624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66628 fft_block.reg_stage.w_input_regs[29]
.sym 66629 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66630 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 66634 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 66635 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 66636 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 66637 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 66638 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 66639 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[14]
.sym 66640 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 66641 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 66646 fft_block.reg_stage.w_input_regs[20]
.sym 66655 fft_block.reg_stage.w_input_regs[30]
.sym 66657 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 66660 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 66664 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 66668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 66677 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66678 fft_block.reg_stage.w_input_regs[17]
.sym 66679 fft_block.reg_stage.w_input_regs[18]
.sym 66684 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 66685 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 66686 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 66689 fft_block.reg_stage.w_input_regs[19]
.sym 66693 fft_block.w_fft_in[3]
.sym 66695 fft_block.w_fft_in[2]
.sym 66699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 66701 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 66702 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 66709 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 66710 fft_block.reg_stage.w_input_regs[18]
.sym 66711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 66714 fft_block.reg_stage.w_input_regs[19]
.sym 66715 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 66716 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 66720 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66721 fft_block.reg_stage.w_input_regs[17]
.sym 66722 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 66734 fft_block.w_fft_in[2]
.sym 66738 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 66740 fft_block.reg_stage.w_input_regs[19]
.sym 66741 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 66744 fft_block.w_fft_in[3]
.sym 66750 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 66751 fft_block.reg_stage.w_input_regs[18]
.sym 66752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 66754 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 66755 CLK$SB_IO_IN_$glb_clk
.sym 66757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 66759 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 66760 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 66761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 66762 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66763 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66764 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 66765 $PACKER_VCC_NET
.sym 66777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 66779 fft_block.start_calc
.sym 66788 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 66799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 66802 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 66806 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66810 fft_block.reg_stage.w_input_regs[87]
.sym 66811 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66812 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 66817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 66820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 66828 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 66830 $nextpnr_ICESTORM_LC_23$O
.sym 66832 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66836 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 66839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 66840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66842 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 66845 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 66846 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 66848 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 66851 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 66852 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 66854 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 66857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 66858 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 66860 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 66863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 66864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 66866 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 66868 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 66870 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 66873 fft_block.reg_stage.w_input_regs[87]
.sym 66876 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 66881 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 66883 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 66898 fft_block.reg_stage.w_input_regs[87]
.sym 66939 fft_block.reg_stage.w_input_regs[81]
.sym 66952 fft_block.reg_stage.w_input_regs[80]
.sym 66956 fft_block.reg_stage.w_input_regs[80]
.sym 66990 fft_block.reg_stage.w_input_regs[81]
.sym 67021 spi_out.count_spi_SB_DFFESR_Q_E
.sym 67023 spi_out.addr_SB_DFFESR_Q_R[0]
.sym 68612 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 68645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 68646 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 68663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 68672 CLK$SB_IO_IN
.sym 68676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 68698 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 68702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 68704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 68705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 68706 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 68707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 68708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 68716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 68747 fft_block.reg_stage.w_cps_reg[0]
.sym 68764 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 68821 fft_block.reg_stage.w_cps_reg[0]
.sym 68823 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O[2]_$glb_ce
.sym 68824 CLK$SB_IO_IN_$glb_clk
.sym 68825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 68830 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 68831 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 68833 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 68835 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 68836 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 68837 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 68838 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 68846 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I2_O
.sym 68848 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 68882 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 68891 fft_block.reg_stage.w_c_reg[1]
.sym 68893 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 68910 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 68911 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 68912 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 68915 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 68917 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 68918 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 68920 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 68922 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 68927 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 68934 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 68936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 68937 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 68940 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 68941 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 68942 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 68943 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 68946 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 68947 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 68949 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 68952 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 68953 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 68955 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 68958 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 68959 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 68960 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 68961 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 68964 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 68965 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 68966 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 68970 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 68972 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 68973 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 68976 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 68979 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 68986 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 68987 CLK$SB_IO_IN_$glb_clk
.sym 68988 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 68989 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 68990 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 68991 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 68993 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 68995 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 68996 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 69000 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 69013 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 69014 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 69030 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 69032 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 69035 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[1]
.sym 69037 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 69039 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[2]
.sym 69040 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 69041 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 69048 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 69057 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[5]
.sym 69060 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[5]
.sym 69063 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[5]
.sym 69064 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[5]
.sym 69070 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[2]
.sym 69076 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[1]
.sym 69082 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 69088 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 69096 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 69101 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 69107 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 69109 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 69110 CLK$SB_IO_IN_$glb_clk
.sym 69112 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[2]
.sym 69114 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 69117 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69118 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 69119 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 69125 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[2]
.sym 69128 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 69131 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[1]
.sym 69133 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 69142 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 69154 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O_SB_LUT4_O_I3[2]
.sym 69155 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[1]
.sym 69156 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 69157 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 69160 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 69162 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 69163 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 69167 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 69168 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 69170 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 69171 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 69174 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 69179 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 69183 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 69187 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 69188 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[1]
.sym 69192 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 69193 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 69194 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 69195 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 69198 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 69199 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O_SB_LUT4_O_I3[2]
.sym 69201 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 69204 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 69207 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 69211 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 69216 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 69218 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 69230 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 69232 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 69233 CLK$SB_IO_IN_$glb_clk
.sym 69235 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69236 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 69237 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69242 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 69247 fft_block.reg_stage.w_cps_in[4]
.sym 69249 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 69251 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 69252 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 69253 fft_block.start_calc
.sym 69256 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 69259 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 69260 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 69266 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 69283 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 69291 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 69293 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 69295 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 69302 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 69304 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 69305 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 69308 $nextpnr_ICESTORM_LC_16$O
.sym 69310 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 69314 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 69317 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 69318 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 69320 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 69322 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 69324 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 69326 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 69329 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 69330 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 69334 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 69336 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 69353 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 69355 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O[2]_$glb_ce
.sym 69356 CLK$SB_IO_IN_$glb_clk
.sym 69357 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 69358 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 69359 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[1]
.sym 69360 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[6]
.sym 69361 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[2]
.sym 69363 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[5]
.sym 69364 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 69365 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 69386 fft_block.reg_stage.w_cps_in[8]
.sym 69401 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 69403 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[6]
.sym 69406 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 69409 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 69411 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 69412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69415 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[5]
.sym 69416 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[4]
.sym 69421 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 69422 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69424 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69427 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 69428 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 69433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69434 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[5]
.sym 69435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 69439 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69440 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 69441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[6]
.sym 69444 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[4]
.sym 69446 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69447 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 69450 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 69451 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 69452 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69456 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69458 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[6]
.sym 69459 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 69462 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69464 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 69465 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[5]
.sym 69468 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 69469 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 69471 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69475 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69476 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 69477 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[4]
.sym 69478 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 69479 CLK$SB_IO_IN_$glb_clk
.sym 69480 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 69481 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 69482 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[4]
.sym 69483 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[5]
.sym 69484 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 69485 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 69486 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 69487 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 69488 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 69494 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 69496 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 69498 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 69503 spi_out.send_data[5]
.sym 69504 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 69507 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 69509 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[3]
.sym 69512 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[4]
.sym 69514 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 69522 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 69537 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 69539 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 69540 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 69542 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 69543 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 69550 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 69551 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 69554 $nextpnr_ICESTORM_LC_26$O
.sym 69557 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 69560 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 69562 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 69564 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 69566 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 69568 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 69570 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 69572 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 69575 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 69576 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 69578 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 69581 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 69582 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 69584 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 69586 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 69588 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 69590 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 69592 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 69594 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 69596 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 69598 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 69600 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 69604 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 69605 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 69606 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[2]
.sym 69607 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[3]
.sym 69608 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 69609 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 69610 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[6]
.sym 69611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 69622 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 69626 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 69628 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 69629 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 69630 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 69632 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 69633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 69639 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 69640 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 69646 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 69653 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 69658 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[0]
.sym 69659 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 69660 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 69662 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 69663 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 69666 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 69667 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[14]
.sym 69677 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 69679 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 69681 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 69683 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 69686 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 69687 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 69689 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 69691 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 69693 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 69695 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 69697 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 69699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 69701 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 69703 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 69705 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 69707 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 69709 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 69711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 69715 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 69716 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[14]
.sym 69717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 69721 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[0]
.sym 69727 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[0]
.sym 69728 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 69729 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 69730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 69731 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 69732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 69733 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 69734 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[1]
.sym 69737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 69740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 69741 spi_out.w_tx_ready
.sym 69742 fft_block.start_calc
.sym 69747 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 69749 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 69754 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 69755 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[14]
.sym 69758 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 69761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 69762 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[6]
.sym 69768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[8]
.sym 69774 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 69776 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[8]
.sym 69777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 69779 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 69783 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 69786 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 69787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 69790 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 69793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[1]
.sym 69802 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 69808 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[1]
.sym 69815 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 69820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[8]
.sym 69821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[8]
.sym 69822 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 69825 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 69827 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[8]
.sym 69828 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[8]
.sym 69832 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 69839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 69844 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 69847 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 69848 CLK$SB_IO_IN_$glb_clk
.sym 69850 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 69851 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[1]
.sym 69852 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 69853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 69854 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 69855 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[5]
.sym 69857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_1_I3[2]
.sym 69872 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 69874 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 69876 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 69892 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 69894 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 69900 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 69901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 69902 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 69905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[9]
.sym 69909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 69912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[5]
.sym 69915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[14]
.sym 69918 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 69921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 69924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 69930 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 69931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 69932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 69937 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[9]
.sym 69938 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 69939 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 69942 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[14]
.sym 69951 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[5]
.sym 69954 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[9]
.sym 69955 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 69956 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 69961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 69968 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 69970 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 69971 CLK$SB_IO_IN_$glb_clk
.sym 69978 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[6]
.sym 69982 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 69985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 69988 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 69990 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 69991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 69996 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 70004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 70016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 70017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 70022 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 70024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 70027 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 70031 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 70032 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 70034 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 70036 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 70039 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 70043 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 70048 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 70049 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 70050 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 70054 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 70059 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 70060 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 70061 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 70068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 70073 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 70084 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 70090 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 70093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 70094 CLK$SB_IO_IN_$glb_clk
.sym 70097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 70098 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 70101 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 70108 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 70122 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 70123 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 70127 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 70139 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 70142 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 70145 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 70148 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 70150 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 70155 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 70158 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 70163 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 70164 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 70172 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 70178 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 70183 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 70185 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 70191 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 70203 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 70206 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 70207 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 70209 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 70216 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 70217 CLK$SB_IO_IN_$glb_clk
.sym 70219 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 70220 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 70221 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_2_O[3]
.sym 70224 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 70225 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_3_O[3]
.sym 70226 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 70234 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 70241 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 70242 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 70248 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 70250 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 70253 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 70262 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 70263 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 70266 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 70267 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 70269 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 70281 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 70284 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 70288 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 70291 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 70293 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 70301 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 70306 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 70311 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 70319 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 70325 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 70332 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 70336 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 70339 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 70340 CLK$SB_IO_IN_$glb_clk
.sym 70342 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 70344 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 70345 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 70346 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 70347 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 70348 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 70349 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 70354 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 70355 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 70356 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 70358 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 70362 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 70363 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 70364 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 70365 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 70367 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 70370 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 70373 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 70377 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 70384 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 70391 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 70392 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 70393 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 70394 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 70395 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[14]
.sym 70399 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 70410 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 70413 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 70416 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 70417 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 70419 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 70424 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 70429 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[14]
.sym 70431 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 70435 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 70452 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 70458 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 70460 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 70462 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 70463 CLK$SB_IO_IN_$glb_clk
.sym 70465 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 70466 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 70467 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 70468 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 70469 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 70470 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 70471 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 70472 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 70473 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 70477 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 70480 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 70488 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 70491 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 70492 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 70495 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 70498 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 70509 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 70510 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70511 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 70512 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 70517 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 70518 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 70522 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 70524 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 70538 $nextpnr_ICESTORM_LC_24$O
.sym 70541 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70544 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 70546 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 70548 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70550 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 70553 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 70554 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 70556 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 70558 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 70560 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 70562 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 70564 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 70566 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 70568 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 70570 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 70572 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 70574 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 70576 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 70578 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 70580 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 70583 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 70584 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 70588 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 70589 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 70590 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 70591 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 70592 fft_block.reg_stage.w_c_in[0]
.sym 70593 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 70594 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 70595 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 70596 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 70600 fft_block.reg_stage.w_c_in[7]
.sym 70601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 70606 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 70607 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 70615 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 70618 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 70623 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 70624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 70629 fft_block.reg_stage.w_input_regs[31]
.sym 70633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 70634 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 70636 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 70637 fft_block.reg_stage.w_input_regs[31]
.sym 70640 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 70641 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 70642 fft_block.reg_stage.w_input_regs[20]
.sym 70644 fft_block.reg_stage.w_input_regs[21]
.sym 70646 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 70648 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 70650 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 70654 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 70655 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 70658 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 70659 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 70662 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 70663 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 70664 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 70665 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 70668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 70670 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 70671 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 70675 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 70676 fft_block.reg_stage.w_input_regs[21]
.sym 70677 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 70680 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 70681 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 70682 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 70686 fft_block.reg_stage.w_input_regs[31]
.sym 70688 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 70689 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 70692 fft_block.reg_stage.w_input_regs[31]
.sym 70693 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 70694 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 70698 fft_block.reg_stage.w_input_regs[20]
.sym 70699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 70701 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 70704 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 70706 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 70707 fft_block.reg_stage.w_input_regs[20]
.sym 70711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 70712 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 70713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 70714 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 70715 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 70716 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 70718 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 70723 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 70731 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 70732 fft_block.reg_stage.w_input_regs[21]
.sym 70733 fft_block.reg_stage.w_input_regs[31]
.sym 70734 fft_block.start_calc
.sym 70735 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 70737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E
.sym 70744 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 70752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 70758 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 70760 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 70762 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 70763 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 70764 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 70768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 70770 fft_block.reg_stage.w_input_regs[22]
.sym 70771 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 70773 fft_block.reg_stage.w_input_regs[21]
.sym 70774 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 70775 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 70779 fft_block.reg_stage.w_input_regs[23]
.sym 70781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 70782 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 70785 fft_block.reg_stage.w_input_regs[22]
.sym 70787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 70788 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 70791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 70793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 70794 fft_block.reg_stage.w_input_regs[23]
.sym 70797 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 70799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 70800 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 70803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 70804 fft_block.reg_stage.w_input_regs[23]
.sym 70805 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 70809 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 70811 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 70812 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 70816 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 70817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 70818 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 70821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 70823 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 70824 fft_block.reg_stage.w_input_regs[21]
.sym 70827 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 70828 fft_block.reg_stage.w_input_regs[22]
.sym 70830 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 70831 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 70832 CLK$SB_IO_IN_$glb_clk
.sym 70834 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 70835 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70836 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70838 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 70839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 70840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 70841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E
.sym 70852 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 70853 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 70858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 70862 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 70864 spi_out.state_SB_DFFESR_Q_R
.sym 70865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 70878 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 70879 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 70880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[14]
.sym 70885 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 70886 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 70887 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 70888 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 70890 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 70891 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 70893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 70894 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 70896 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 70909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 70911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70920 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 70921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70923 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 70926 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 70928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 70929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 70935 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[14]
.sym 70938 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 70939 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 70944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 70945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 70947 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70950 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70951 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 70952 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 70953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 70954 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 70955 CLK$SB_IO_IN_$glb_clk
.sym 70956 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 70957 fft_block.fft_finish_SB_LUT4_I1_I0[0]
.sym 70958 spi_out.state_SB_DFFESR_Q_R
.sym 70960 spi_out.addr_SB_DFFESR_Q_E
.sym 70962 PIN_16_SB_LUT4_O_I3[1]
.sym 70963 spi_out.count_spi_SB_DFFESR_Q_E
.sym 70964 spi_out.addr_SB_DFFESR_Q_R[0]
.sym 70972 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 70983 spi_out.start_tx_SB_DFFE_Q_E
.sym 70991 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 71009 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 71010 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 71014 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 71038 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 71051 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 71077 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 71078 CLK$SB_IO_IN_$glb_clk
.sym 71080 spi_out.state_SB_DFFESR_Q_E
.sym 71083 fft_block.fft_finish_SB_LUT4_I1_I0[2]
.sym 71086 fft_block.fft_finish_SB_LUT4_I1_I0[3]
.sym 71087 spi_out.start_tx_SB_DFFE_Q_E
.sym 71092 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_R
.sym 71096 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 71235 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 71236 spi_out.state_SB_DFFESR_Q_R
.sym 72723 CLK$SB_IO_IN
.sym 72745 CLK$SB_IO_IN
.sym 72779 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 72780 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 72781 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 72782 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 72783 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 72785 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 72790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 72825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 72828 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 72829 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 72832 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 72835 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 72846 fft_block.reg_stage.w_c_reg[1]
.sym 72847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 72850 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 72851 fft_block.reg_stage.w_cps_reg[4]
.sym 72853 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 72855 fft_block.reg_stage.w_cps_reg[4]
.sym 72856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 72866 fft_block.reg_stage.w_c_reg[1]
.sym 72867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 72868 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 72872 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 72873 fft_block.reg_stage.w_c_reg[1]
.sym 72874 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 72878 fft_block.reg_stage.w_c_reg[1]
.sym 72879 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 72880 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 72884 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 72885 fft_block.reg_stage.w_c_reg[1]
.sym 72886 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 72889 fft_block.reg_stage.w_cps_reg[4]
.sym 72891 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 72892 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 72899 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O[2]_$glb_ce
.sym 72900 CLK$SB_IO_IN_$glb_clk
.sym 72906 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[2]
.sym 72907 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[1]
.sym 72909 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[3]
.sym 72911 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[4]
.sym 72913 fft_block.reg_stage.w_cps_reg[4]
.sym 72919 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 72922 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 72943 spi_out.w_tx_ready
.sym 72961 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 72983 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 72985 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 72986 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 72987 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 72989 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 72991 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 72992 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 72995 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 72997 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 72998 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 73010 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73016 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 73017 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 73018 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73022 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 73023 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73025 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 73035 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73036 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 73037 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 73046 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73048 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 73049 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 73052 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73054 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 73055 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 73058 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 73059 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 73060 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73062 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73063 CLK$SB_IO_IN_$glb_clk
.sym 73064 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 73067 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73068 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 73070 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 73081 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 73088 fft_block.reg_stage.w_cps_in[4]
.sym 73092 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 73112 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 73116 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73117 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73120 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 73122 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73123 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73124 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 73126 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 73129 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 73131 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 73136 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 73137 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 73139 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 73140 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73142 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 73146 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 73147 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73148 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 73151 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 73153 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 73154 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73166 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 73175 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73177 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 73178 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 73181 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73182 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 73183 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 73185 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73186 CLK$SB_IO_IN_$glb_clk
.sym 73187 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 73188 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[14]
.sym 73189 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 73190 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 73191 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 73192 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 73193 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 73194 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 73195 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 73202 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 73214 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 73216 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 73218 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 73220 spi_out.w_tx_ready
.sym 73222 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 73229 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73231 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 73235 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 73237 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 73238 fft_block.start_calc
.sym 73240 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 73241 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 73243 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 73252 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 73253 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[2]
.sym 73260 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 73263 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 73264 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 73274 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 73275 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[2]
.sym 73276 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 73292 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 73293 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73294 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 73301 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 73305 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 73307 fft_block.start_calc
.sym 73308 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 73309 CLK$SB_IO_IN_$glb_clk
.sym 73311 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 73312 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73314 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 73315 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 73316 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[14]
.sym 73317 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 73323 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[2]
.sym 73325 fft_block.reg_stage.w_cps_in[8]
.sym 73327 fft_block.reg_stage.w_c_reg[1]
.sym 73328 fft_block.reg_stage.w_c_in[1]
.sym 73329 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73331 fft_block.reg_stage.w_cms_in[7]
.sym 73333 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 73334 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 73336 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73338 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[14]
.sym 73340 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 73346 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73357 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 73361 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 73365 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73370 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73372 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 73375 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 73376 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73377 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 73385 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 73387 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73388 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 73391 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 73392 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 73393 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73397 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 73398 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 73400 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73427 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 73428 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73430 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 73431 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73432 CLK$SB_IO_IN_$glb_clk
.sym 73433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 73434 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 73439 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 73440 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 73441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73445 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 73446 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 73460 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 73462 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 73468 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 73477 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[5]
.sym 73478 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[2]
.sym 73479 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 73480 spi_out.send_data[5]
.sym 73485 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[6]
.sym 73486 spi_out.w_tx_ready
.sym 73488 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[5]
.sym 73492 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[1]
.sym 73496 spi_out.send_data[1]
.sym 73499 spi_out.send_data[2]
.sym 73501 spi_out.send_data[6]
.sym 73504 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[5]
.sym 73508 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[5]
.sym 73510 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[5]
.sym 73514 spi_out.send_data[1]
.sym 73521 spi_out.send_data[6]
.sym 73526 spi_out.send_data[2]
.sym 73540 spi_out.send_data[5]
.sym 73544 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[5]
.sym 73546 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 73547 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[1]
.sym 73550 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[2]
.sym 73552 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[6]
.sym 73553 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 73554 spi_out.w_tx_ready
.sym 73555 CLK$SB_IO_IN_$glb_clk
.sym 73557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 73560 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 73561 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 73563 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73564 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 73568 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 73572 spi_out.w_tx_ready
.sym 73585 fft_block.reg_stage.w_cps_in[7]
.sym 73587 spi_out.send_data[6]
.sym 73589 fft_block.reg_stage.w_cms_in[7]
.sym 73591 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 73592 spi_out.send_data[0]
.sym 73598 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 73599 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[4]
.sym 73600 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[2]
.sym 73601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[3]
.sym 73602 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[4]
.sym 73603 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 73604 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[6]
.sym 73607 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 73608 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[2]
.sym 73609 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[3]
.sym 73610 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[4]
.sym 73611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[5]
.sym 73612 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[6]
.sym 73613 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 73616 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[5]
.sym 73617 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 73620 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 73622 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 73625 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 73626 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 73628 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[4]
.sym 73631 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[3]
.sym 73632 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[4]
.sym 73633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[4]
.sym 73634 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[3]
.sym 73639 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[4]
.sym 73643 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 73649 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 73650 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 73651 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 73655 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[2]
.sym 73656 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[2]
.sym 73657 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 73658 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 73661 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 73662 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 73663 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[6]
.sym 73664 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[6]
.sym 73667 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[5]
.sym 73668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[4]
.sym 73669 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[5]
.sym 73670 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[4]
.sym 73673 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[3]
.sym 73674 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[3]
.sym 73677 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 73678 CLK$SB_IO_IN_$glb_clk
.sym 73680 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[0]
.sym 73682 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 73683 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 73684 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[4]
.sym 73701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73704 spi_out.w_tx_ready
.sym 73710 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 73711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 73721 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[3]
.sym 73722 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 73729 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[0]
.sym 73734 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 73735 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 73736 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[1]
.sym 73737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[3]
.sym 73739 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 73742 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[0]
.sym 73745 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 73746 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[1]
.sym 73747 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[2]
.sym 73752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 73754 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 73755 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 73756 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 73762 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[2]
.sym 73769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 73773 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[3]
.sym 73780 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[3]
.sym 73784 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[0]
.sym 73785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[1]
.sym 73786 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[0]
.sym 73787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[1]
.sym 73791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 73797 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 73798 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 73799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 73800 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 73801 CLK$SB_IO_IN_$glb_clk
.sym 73803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 73804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[4]
.sym 73806 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[0]
.sym 73807 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[3]
.sym 73808 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[5]
.sym 73809 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[2]
.sym 73810 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[1]
.sym 73822 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 73828 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 73834 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[6]
.sym 73845 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 73849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[5]
.sym 73850 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 73852 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[3]
.sym 73853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[1]
.sym 73854 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[2]
.sym 73855 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 73856 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 73857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[0]
.sym 73859 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[4]
.sym 73862 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 73863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[0]
.sym 73865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[5]
.sym 73867 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[1]
.sym 73869 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[4]
.sym 73871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 73872 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[3]
.sym 73874 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[2]
.sym 73878 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 73885 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 73889 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[4]
.sym 73890 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[5]
.sym 73891 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[4]
.sym 73892 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[5]
.sym 73895 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[1]
.sym 73896 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[0]
.sym 73897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[0]
.sym 73898 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[1]
.sym 73901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[4]
.sym 73902 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[3]
.sym 73903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[4]
.sym 73904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[3]
.sym 73907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[2]
.sym 73908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 73909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[2]
.sym 73910 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 73914 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[3]
.sym 73916 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[3]
.sym 73922 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 73923 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 73924 CLK$SB_IO_IN_$glb_clk
.sym 73928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 73932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[6]
.sym 73938 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 73939 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[4]
.sym 73940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 73943 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 73945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[3]
.sym 73946 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[4]
.sym 73948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[2]
.sym 73952 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 73957 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 73958 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 73969 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 73970 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 73971 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 73972 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 73977 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 73979 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 73980 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[5]
.sym 73982 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[6]
.sym 73983 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 73987 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 73988 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[5]
.sym 73990 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_1_I3[2]
.sym 73997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[6]
.sym 74002 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[6]
.sym 74008 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 74013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[6]
.sym 74014 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[6]
.sym 74015 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_1_I3[2]
.sym 74019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 74024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[6]
.sym 74025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[5]
.sym 74026 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[5]
.sym 74027 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[6]
.sym 74030 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 74042 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 74043 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 74044 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 74045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 74046 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 74047 CLK$SB_IO_IN_$glb_clk
.sym 74049 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 74050 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[0]
.sym 74051 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 74052 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 74053 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 74054 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 74067 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 74071 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 74076 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[1]
.sym 74077 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74078 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 74104 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 74117 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 74153 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 74169 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 74170 CLK$SB_IO_IN_$glb_clk
.sym 74173 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 74174 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 74175 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 74176 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 74177 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 74178 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 74179 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 74188 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 74191 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[14]
.sym 74195 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 74196 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 74197 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 74198 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 74200 spi_out.w_tx_ready
.sym 74202 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74203 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[14]
.sym 74207 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 74230 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 74231 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 74233 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 74243 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 74252 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 74260 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 74278 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 74292 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 74293 CLK$SB_IO_IN_$glb_clk
.sym 74295 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[11]
.sym 74296 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[1]
.sym 74297 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[14]
.sym 74298 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[1]
.sym 74299 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_I0[0]
.sym 74300 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 74301 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 74302 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 74304 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 74317 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 74320 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 74325 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 74327 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 74336 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 74339 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 74340 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 74342 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_3_O[3]
.sym 74343 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 74345 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 74346 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 74347 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 74348 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 74349 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 74350 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 74352 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 74354 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_2_O[3]
.sym 74365 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 74367 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 74369 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 74375 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 74376 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 74377 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 74378 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_2_O[3]
.sym 74381 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 74382 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 74383 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 74384 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 74399 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 74400 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 74401 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 74402 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_3_O[3]
.sym 74405 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 74406 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 74407 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 74408 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 74412 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 74415 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 74416 CLK$SB_IO_IN_$glb_clk
.sym 74418 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 74419 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[0]
.sym 74423 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 74424 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 74431 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 74434 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 74435 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 74442 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 74448 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 74451 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 74453 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 74465 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 74466 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 74470 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 74480 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 74482 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 74483 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 74485 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 74489 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 74495 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 74505 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 74512 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 74519 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 74522 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 74531 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 74537 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 74538 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 74539 CLK$SB_IO_IN_$glb_clk
.sym 74542 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 74543 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 74544 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 74545 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 74546 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 74547 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 74548 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 74562 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 74568 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74570 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 74582 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 74583 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 74584 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 74585 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 74586 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 74589 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 74590 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 74592 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 74593 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 74594 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 74595 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 74597 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 74598 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 74599 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 74600 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 74601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 74605 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 74606 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 74613 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 74615 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 74616 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 74617 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 74618 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 74623 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 74624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 74629 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 74630 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 74633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 74634 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 74635 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 74636 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 74640 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 74641 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 74642 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 74645 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 74648 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 74651 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 74652 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 74653 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 74654 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 74657 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 74659 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 74660 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 74661 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 74662 CLK$SB_IO_IN_$glb_clk
.sym 74665 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 74666 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 74667 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 74668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 74670 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 74671 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 74673 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 74676 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 74677 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 74678 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 74683 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 74684 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 74686 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 74691 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 74692 spi_out.w_tx_ready
.sym 74693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 74694 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74706 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 74707 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 74708 fft_block.reg_stage.w_c_in[0]
.sym 74710 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 74716 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 74717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 74718 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 74721 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 74722 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 74725 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74726 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 74727 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 74730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 74732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 74733 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 74734 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 74736 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 74738 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 74739 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 74744 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 74745 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 74746 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 74750 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 74752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 74753 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 74756 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 74757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 74759 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 74765 fft_block.reg_stage.w_c_in[0]
.sym 74769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74770 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 74771 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 74774 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 74776 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 74781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 74782 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 74783 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 74784 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 74785 CLK$SB_IO_IN_$glb_clk
.sym 74786 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 74788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 74790 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[3]
.sym 74791 fft_block.reg_stage.w_c_reg[7]
.sym 74792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 74793 fft_block.reg_stage.w_c_reg[0]
.sym 74794 fft_block.reg_stage.w_c_reg[3]
.sym 74799 fft_block.reg_stage.w_c_in[3]
.sym 74800 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 74802 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 74804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 74807 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 74817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 74818 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 74819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 74830 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 74832 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 74834 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 74837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 74838 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 74844 fft_block.start_calc
.sym 74847 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 74848 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 74852 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 74853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 74855 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 74859 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 74861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 74867 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 74868 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 74869 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 74873 fft_block.start_calc
.sym 74875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 74879 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 74880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 74881 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 74886 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 74887 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 74888 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 74892 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 74894 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 74898 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 74899 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 74900 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 74903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 74905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 74906 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 74907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 74908 CLK$SB_IO_IN_$glb_clk
.sym 74910 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[1]
.sym 74914 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[5]
.sym 74916 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[2]
.sym 74926 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 74928 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 74929 fft_block.reg_stage.w_c_in[7]
.sym 74931 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 74938 fft_block.reg_stage.w_c_in[3]
.sym 74951 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 74952 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74954 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74955 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 74956 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 74961 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 74964 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 74966 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 74968 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74972 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 74978 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 74980 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 74981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 74984 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 74985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74986 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 74990 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 74993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 74996 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 74997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 74999 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 75002 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 75003 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 75004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 75009 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 75011 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 75014 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 75016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 75017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 75021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 75022 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 75023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 75026 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 75027 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 75030 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 75031 CLK$SB_IO_IN_$glb_clk
.sym 75032 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 75034 spi_out.count_spi[1]
.sym 75035 spi_out.count_spi[2]
.sym 75036 spi_out.count_spi[3]
.sym 75037 fft_block.fft_finish_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 75038 fft_block.fft_finish_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 75039 fft_block.fft_finish_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 75040 fft_block.fft_finish_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 75045 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_S
.sym 75080 fft_block.fft_finish_SB_LUT4_I1_I0[3]
.sym 75082 fft_block.fft_finish_SB_LUT4_I1_I0[0]
.sym 75085 fft_block.fft_finish_SB_LUT4_I1_I0[2]
.sym 75086 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 75088 fft_block.fft_finish_SB_LUT4_I1_I0[3]
.sym 75095 fft_block.fft_finish_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 75096 fft_block.fft_finish_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 75101 spi_out.start_tx_SB_DFFE_Q_E
.sym 75102 fft_block.fft_finish_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 75105 fft_block.fft_finish_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 75107 fft_block.fft_finish_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 75108 fft_block.fft_finish_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 75109 fft_block.fft_finish_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 75110 fft_block.fft_finish_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 75113 fft_block.fft_finish_SB_LUT4_I1_I0[3]
.sym 75116 fft_block.fft_finish_SB_LUT4_I1_I0[2]
.sym 75125 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 75126 fft_block.fft_finish_SB_LUT4_I1_I0[2]
.sym 75127 fft_block.fft_finish_SB_LUT4_I1_I0[0]
.sym 75128 fft_block.fft_finish_SB_LUT4_I1_I0[3]
.sym 75138 fft_block.fft_finish_SB_LUT4_I1_I0[2]
.sym 75143 fft_block.fft_finish_SB_LUT4_I1_I0[2]
.sym 75145 fft_block.fft_finish_SB_LUT4_I1_I0[3]
.sym 75146 fft_block.fft_finish_SB_LUT4_I1_I0[0]
.sym 75149 fft_block.fft_finish_SB_LUT4_I1_I0[3]
.sym 75150 fft_block.fft_finish_SB_LUT4_I1_I0[2]
.sym 75153 spi_out.start_tx_SB_DFFE_Q_E
.sym 75154 CLK$SB_IO_IN_$glb_clk
.sym 75159 spi_out.count_spi_SB_DFFESR_Q_E
.sym 75162 spi_out.count_spi[0]
.sym 75170 PIN_16_SB_LUT4_O_I3[1]
.sym 75172 spi_out.state_SB_DFFESR_Q_R
.sym 75174 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 75188 spi_out.state_SB_DFFESR_Q_E
.sym 75199 spi_out.state_SB_DFFESR_Q_E
.sym 75205 fft_block.fft_finish_SB_LUT4_I1_I0[0]
.sym 75207 w_start_spi
.sym 75208 fft_block.fft_finish_SB_LUT4_I1_I0[2]
.sym 75212 spi_out.addr_SB_DFFESR_Q_R[0]
.sym 75219 fft_block.fft_finish_SB_LUT4_I1_I0[3]
.sym 75225 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 75226 spi_out.state_SB_DFFESR_Q_R
.sym 75230 fft_block.fft_finish_SB_LUT4_I1_I0[2]
.sym 75231 fft_block.fft_finish_SB_LUT4_I1_I0[0]
.sym 75232 fft_block.fft_finish_SB_LUT4_I1_I0[3]
.sym 75233 w_start_spi
.sym 75248 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 75249 spi_out.addr_SB_DFFESR_Q_R[0]
.sym 75266 fft_block.fft_finish_SB_LUT4_I1_I0[2]
.sym 75268 fft_block.fft_finish_SB_LUT4_I1_I0[3]
.sym 75272 w_start_spi
.sym 75273 fft_block.fft_finish_SB_LUT4_I1_I0[3]
.sym 75274 fft_block.fft_finish_SB_LUT4_I1_I0[0]
.sym 75275 fft_block.fft_finish_SB_LUT4_I1_I0[2]
.sym 75276 spi_out.state_SB_DFFESR_Q_E
.sym 75277 CLK$SB_IO_IN_$glb_clk
.sym 75278 spi_out.state_SB_DFFESR_Q_R
.sym 75292 spi_out.state_SB_DFFESR_Q_R
.sym 75293 w_start_spi
.sym 76857 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 76858 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[3]
.sym 76859 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I2_O
.sym 76860 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 76861 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 76862 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
.sym 76898 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 76899 $PACKER_VCC_NET
.sym 76901 spi_out.w_tx_ready
.sym 76910 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 76912 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 76915 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I2_O
.sym 76916 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 76917 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 76923 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 76929 $nextpnr_ICESTORM_LC_15$O
.sym 76932 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 76935 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 76937 $PACKER_VCC_NET
.sym 76938 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 76939 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 76941 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 76943 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 76944 $PACKER_VCC_NET
.sym 76945 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 76947 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 76949 $PACKER_VCC_NET
.sym 76950 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 76951 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 76954 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 76956 $PACKER_VCC_NET
.sym 76957 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 76963 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 76973 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 76976 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I2_O
.sym 76977 CLK$SB_IO_IN_$glb_clk
.sym 76978 spi_out.w_tx_ready
.sym 76988 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 76989 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 76990 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 77024 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 77034 $PACKER_VCC_NET
.sym 77049 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 77062 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 77063 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 77064 fft_block.reg_stage.w_cps_in[4]
.sym 77069 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 77070 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 77072 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 77096 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 77100 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 77113 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 77125 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 77136 fft_block.reg_stage.w_cps_in[4]
.sym 77139 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 77140 CLK$SB_IO_IN_$glb_clk
.sym 77142 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77143 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 77144 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[2]
.sym 77145 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77146 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[1]
.sym 77147 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 77148 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77149 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77156 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 77169 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 77171 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 77173 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 77174 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 77188 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 77193 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 77194 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 77198 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 77201 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 77214 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77228 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 77234 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 77235 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77237 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 77246 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 77249 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 77262 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 77263 CLK$SB_IO_IN_$glb_clk
.sym 77264 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 77265 fft_block.reg_stage.w_cms_reg[0]
.sym 77266 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77267 fft_block.reg_stage.w_cms_reg[7]
.sym 77269 fft_block.reg_stage.w_cps_reg[7]
.sym 77270 fft_block.reg_stage.w_c_reg[1]
.sym 77271 fft_block.reg_stage.w_cps_reg[8]
.sym 77272 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77293 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 77310 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 77312 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 77314 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 77317 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 77319 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 77320 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 77321 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 77324 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 77328 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 77331 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 77334 fft_block.reg_stage.w_cps_reg[7]
.sym 77336 fft_block.reg_stage.w_cps_reg[8]
.sym 77339 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 77340 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 77342 fft_block.reg_stage.w_cps_reg[8]
.sym 77345 fft_block.reg_stage.w_cps_reg[8]
.sym 77346 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 77347 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 77352 fft_block.reg_stage.w_cps_reg[7]
.sym 77353 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 77354 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 77357 fft_block.reg_stage.w_cps_reg[8]
.sym 77359 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 77360 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 77363 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 77364 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 77366 fft_block.reg_stage.w_cps_reg[8]
.sym 77369 fft_block.reg_stage.w_cps_reg[8]
.sym 77370 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 77372 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 77375 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 77376 fft_block.reg_stage.w_cps_reg[8]
.sym 77378 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 77381 fft_block.reg_stage.w_cps_reg[8]
.sym 77382 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 77383 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 77385 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O[2]_$glb_ce
.sym 77386 CLK$SB_IO_IN_$glb_clk
.sym 77389 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 77390 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 77391 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 77392 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 77393 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 77402 fft_block.reg_stage.w_cms_in[0]
.sym 77412 fft_block.reg_stage.w_cms_in[1]
.sym 77417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 77422 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77429 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[14]
.sym 77432 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 77433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 77434 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[14]
.sym 77435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 77436 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 77439 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77440 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 77441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 77442 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 77447 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 77451 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 77454 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 77463 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77464 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 77465 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 77469 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 77470 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77471 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 77480 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 77482 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 77486 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[14]
.sym 77489 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[14]
.sym 77492 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 77493 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 77494 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 77495 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 77498 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 77499 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 77501 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 77508 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 77509 CLK$SB_IO_IN_$glb_clk
.sym 77510 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 77511 fft_block.reg_stage.w_cms_reg[10]
.sym 77513 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 77514 fft_block.reg_stage.w_cms_reg[11]
.sym 77517 fft_block.reg_stage.w_cps_reg[9]
.sym 77529 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 77537 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 77541 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 77546 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 77552 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 77553 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 77561 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77573 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 77582 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 77588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 77615 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 77622 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 77628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 77629 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 77630 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77631 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]_$glb_ce
.sym 77632 CLK$SB_IO_IN_$glb_clk
.sym 77633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 77634 fft_block.reg_stage.w_cms_reg[1]
.sym 77638 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77641 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 77644 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 77647 fft_block.reg_stage.w_cps_reg[9]
.sym 77649 fft_block.reg_stage.w_cms_reg[11]
.sym 77658 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 77659 spi_out.send_data[4]
.sym 77660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 77665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 77675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 77677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 77678 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 77679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 77680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 77681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77682 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77686 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 77689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 77691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 77694 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77698 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 77709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 77710 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 77711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77727 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 77728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 77729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 77733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 77744 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 77745 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 77751 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 77752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 77753 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77754 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 77755 CLK$SB_IO_IN_$glb_clk
.sym 77756 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 77757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77758 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[5]
.sym 77760 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[3]
.sym 77769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 77774 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 77777 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 77781 fft_block.reg_stage.w_cps_in[8]
.sym 77787 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 77789 fft_block.reg_stage.w_c_reg[10]
.sym 77802 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[4]
.sym 77806 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 77813 spi_out.send_data[0]
.sym 77816 spi_out.w_tx_ready
.sym 77819 spi_out.send_data[4]
.sym 77822 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[0]
.sym 77823 spi_out.send_data[3]
.sym 77831 spi_out.send_data[0]
.sym 77844 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 77845 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[4]
.sym 77846 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[0]
.sym 77852 spi_out.send_data[3]
.sym 77856 spi_out.send_data[4]
.sym 77877 spi_out.w_tx_ready
.sym 77878 CLK$SB_IO_IN_$glb_clk
.sym 77880 fft_block.reg_stage.w_cms_reg[16]
.sym 77881 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77882 fft_block.reg_stage.w_c_reg[10]
.sym 77883 fft_block.reg_stage.w_cps_reg[17]
.sym 77884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77885 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77887 fft_block.reg_stage.w_cps_reg[16]
.sym 77897 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 77899 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77901 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 77909 spi_out.send_data[3]
.sym 77912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 77923 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 77924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[4]
.sym 77926 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 77930 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[5]
.sym 77932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[3]
.sym 77934 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[2]
.sym 77936 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 77942 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 77955 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 77960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[4]
.sym 77974 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 77978 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[3]
.sym 77985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[5]
.sym 77992 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[2]
.sym 77997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 78000 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 78001 CLK$SB_IO_IN_$glb_clk
.sym 78003 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 78005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78006 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 78007 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78008 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 78009 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 78010 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 78018 fft_block.reg_stage.w_cps_in[7]
.sym 78022 fft_block.reg_stage.w_cms_reg[16]
.sym 78023 fft_block.reg_stage.w_c_in[1]
.sym 78024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 78026 fft_block.reg_stage.w_cms_in[7]
.sym 78027 fft_block.start_calc
.sym 78028 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 78032 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 78033 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 78034 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 78038 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 78052 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 78055 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[6]
.sym 78071 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 78090 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 78115 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[6]
.sym 78123 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 78124 CLK$SB_IO_IN_$glb_clk
.sym 78128 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 78129 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 78130 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 78131 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 78132 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78139 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 78144 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 78146 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 78150 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 78151 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 78152 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 78153 spi_out.send_data[7]
.sym 78156 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 78157 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 78160 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 78169 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 78171 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 78172 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 78176 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 78178 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 78179 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 78181 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 78183 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 78184 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[0]
.sym 78185 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 78187 fft_block.start_calc
.sym 78193 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[1]
.sym 78201 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 78203 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[0]
.sym 78206 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 78207 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 78208 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 78212 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 78213 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[1]
.sym 78214 fft_block.start_calc
.sym 78215 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[0]
.sym 78219 fft_block.start_calc
.sym 78220 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 78226 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 78231 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 78233 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 78246 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 78247 CLK$SB_IO_IN_$glb_clk
.sym 78249 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 78250 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 78251 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 78252 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 78254 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 78255 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 78262 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[6]
.sym 78263 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 78271 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 78272 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 78276 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 78281 fft_block.reg_stage.w_c_reg[10]
.sym 78282 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[14]
.sym 78283 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 78292 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 78293 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 78294 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 78301 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 78307 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 78310 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 78319 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 78322 $nextpnr_ICESTORM_LC_30$O
.sym 78325 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 78328 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 78331 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 78332 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 78334 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 78337 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 78338 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 78340 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 78343 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 78344 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 78347 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 78350 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 78354 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 78359 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 78361 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 78362 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 78366 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 78367 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 78369 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 78370 CLK$SB_IO_IN_$glb_clk
.sym 78371 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 78373 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 78374 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 78375 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 78376 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 78377 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 78378 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 78379 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O[1]
.sym 78385 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 78389 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 78391 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 78397 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 78400 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 78403 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 78404 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 78406 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 78413 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 78414 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[0]
.sym 78415 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 78416 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[14]
.sym 78418 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 78419 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 78420 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 78421 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 78422 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 78423 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 78424 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[1]
.sym 78426 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 78427 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 78428 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 78429 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 78434 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 78437 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 78438 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 78439 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 78440 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 78448 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 78452 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 78453 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 78454 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 78455 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 78459 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[14]
.sym 78464 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 78465 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 78466 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 78467 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 78470 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 78472 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 78473 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 78476 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[0]
.sym 78477 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[1]
.sym 78478 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 78482 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 78483 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 78485 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 78488 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 78492 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 78493 CLK$SB_IO_IN_$glb_clk
.sym 78497 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 78499 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 78513 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 78517 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 78521 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 78529 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 78541 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 78542 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 78546 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 78547 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 78548 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 78551 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 78557 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 78558 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 78559 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 78563 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 78569 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 78570 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 78571 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 78572 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 78575 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 78576 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 78577 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 78578 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 78599 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 78600 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 78601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 78602 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 78608 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 78615 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 78616 CLK$SB_IO_IN_$glb_clk
.sym 78618 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 78619 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 78620 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 78621 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[0]
.sym 78622 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[1]
.sym 78623 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[0]
.sym 78624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78625 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[2]
.sym 78631 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[14]
.sym 78634 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 78643 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 78644 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 78645 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 78647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 78653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 78661 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 78668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 78669 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 78672 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 78674 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 78682 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 78686 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 78687 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 78688 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[0]
.sym 78690 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 78691 $nextpnr_ICESTORM_LC_34$O
.sym 78693 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 78697 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 78699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 78701 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 78703 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 78705 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 78707 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 78709 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 78711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 78713 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 78717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 78719 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 78722 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 78725 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 78728 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[0]
.sym 78730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 78736 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 78738 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 78739 CLK$SB_IO_IN_$glb_clk
.sym 78740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 78741 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 78742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 78743 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 78744 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 78745 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 78746 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 78747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 78748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 78755 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 78756 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 78757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 78761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 78762 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 78766 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_R
.sym 78767 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 78772 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 78783 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 78784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 78787 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 78788 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 78790 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 78791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 78792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 78793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 78796 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 78798 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 78799 fft_block.start_calc
.sym 78800 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 78807 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 78808 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 78810 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 78812 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 78813 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 78821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 78822 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 78823 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 78827 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 78828 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 78829 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 78830 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 78833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 78839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 78842 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 78845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 78847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 78848 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 78852 fft_block.start_calc
.sym 78854 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 78857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 78858 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 78859 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 78860 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 78861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 78862 CLK$SB_IO_IN_$glb_clk
.sym 78866 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 78867 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 78868 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 78869 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 78870 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 78871 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 78884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 78891 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 78897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 78899 spi_out.count_spi_SB_DFFESR_Q_E
.sym 78905 fft_block.reg_stage.w_c_in[7]
.sym 78906 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 78907 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 78908 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 78918 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 78921 fft_block.reg_stage.w_c_in[3]
.sym 78924 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 78925 fft_block.reg_stage.w_c_in[0]
.sym 78927 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 78944 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 78945 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 78946 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 78947 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 78951 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 78952 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 78958 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 78962 fft_block.reg_stage.w_c_in[7]
.sym 78968 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 78969 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 78970 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 78971 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 78974 fft_block.reg_stage.w_c_in[0]
.sym 78983 fft_block.reg_stage.w_c_in[3]
.sym 78984 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 78985 CLK$SB_IO_IN_$glb_clk
.sym 78993 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 78994 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[4]
.sym 79000 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 79004 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 79006 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 79011 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 79033 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 79035 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 79038 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 79064 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 79086 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 79100 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 79111 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 79116 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 79122 spi_out.w_tx_ready
.sym 79152 spi_out.count_spi[1]
.sym 79153 spi_out.count_spi[2]
.sym 79157 spi_out.count_spi[0]
.sym 79164 spi_out.state_SB_DFFESR_Q_R
.sym 79169 spi_out.count_spi_SB_DFFESR_Q_E
.sym 79170 spi_out.count_spi[3]
.sym 79171 fft_block.fft_finish_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 79172 fft_block.fft_finish_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 79173 fft_block.fft_finish_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 79183 $nextpnr_ICESTORM_LC_29$O
.sym 79186 spi_out.count_spi[0]
.sym 79189 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 79192 spi_out.count_spi[1]
.sym 79193 spi_out.count_spi[0]
.sym 79195 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 79198 spi_out.count_spi[2]
.sym 79199 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 79201 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 79204 spi_out.count_spi[3]
.sym 79205 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 79207 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 79210 fft_block.fft_finish_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 79211 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 79213 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 79216 fft_block.fft_finish_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 79217 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 79222 fft_block.fft_finish_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 79223 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 79226 spi_out.count_spi[1]
.sym 79227 spi_out.count_spi[2]
.sym 79228 spi_out.count_spi[3]
.sym 79229 spi_out.count_spi[0]
.sym 79230 spi_out.count_spi_SB_DFFESR_Q_E
.sym 79231 CLK$SB_IO_IN_$glb_clk
.sym 79232 spi_out.state_SB_DFFESR_Q_R
.sym 79278 spi_out.state_SB_DFFESR_Q_R
.sym 79285 spi_out.count_spi_SB_DFFESR_Q_E
.sym 79296 spi_out.count_spi_SB_DFFESR_Q_E
.sym 79304 spi_out.count_spi[0]
.sym 79328 spi_out.count_spi_SB_DFFESR_Q_E
.sym 79344 spi_out.count_spi[0]
.sym 79353 spi_out.count_spi_SB_DFFESR_Q_E
.sym 79354 CLK$SB_IO_IN_$glb_clk
.sym 79355 spi_out.state_SB_DFFESR_Q_R
.sym 80491 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 80932 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 80937 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 80949 fft_block.reg_stage.w_c_reg[1]
.sym 80976 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 80979 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 80987 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 80988 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 80992 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 80995 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 81001 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[3]
.sym 81003 spi_out.w_tx_ready
.sym 81005 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
.sym 81006 $nextpnr_ICESTORM_LC_13$O
.sym 81008 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 81012 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 81015 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 81018 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 81021 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 81022 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 81026 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[3]
.sym 81028 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 81031 spi_out.w_tx_ready
.sym 81032 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 81033 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
.sym 81037 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 81038 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 81039 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 81040 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[3]
.sym 81044 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 81046 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 81049 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 81050 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[3]
.sym 81051 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 81052 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 81053 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 81054 CLK$SB_IO_IN_$glb_clk
.sym 81055 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 81060 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 81061 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_R
.sym 81065 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 81076 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 81087 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 81098 spi_out.w_tx_ready
.sym 81111 fft_block.reg_stage.w_cms_reg[1]
.sym 81114 fft_block.reg_stage.w_cms_reg[0]
.sym 81121 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 81131 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I2_O
.sym 81137 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[2]
.sym 81138 fft_block.reg_stage.w_cms_reg[0]
.sym 81142 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[4]
.sym 81146 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[1]
.sym 81148 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[3]
.sym 81149 $PACKER_VCC_NET
.sym 81150 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 81153 spi_out.w_tx_ready
.sym 81158 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 81169 $nextpnr_ICESTORM_LC_6$O
.sym 81171 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 81175 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[1]
.sym 81177 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[1]
.sym 81181 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[2]
.sym 81184 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[2]
.sym 81187 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[3]
.sym 81189 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[3]
.sym 81193 $nextpnr_ICESTORM_LC_7$I3
.sym 81195 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[4]
.sym 81199 $nextpnr_ICESTORM_LC_7$COUT
.sym 81202 $PACKER_VCC_NET
.sym 81203 $nextpnr_ICESTORM_LC_7$I3
.sym 81206 spi_out.w_tx_ready
.sym 81209 $nextpnr_ICESTORM_LC_7$COUT
.sym 81212 fft_block.reg_stage.w_cms_reg[0]
.sym 81216 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]_$glb_ce
.sym 81217 CLK$SB_IO_IN_$glb_clk
.sym 81218 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 81220 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 81225 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 81230 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 81238 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 81248 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 81252 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 81254 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 81260 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81262 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 81264 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[1]
.sym 81265 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 81266 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81267 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 81268 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 81270 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[2]
.sym 81273 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 81277 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 81280 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 81281 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 81290 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 81291 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81294 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[2]
.sym 81295 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81296 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 81299 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 81300 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81302 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 81306 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 81307 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81308 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[2]
.sym 81311 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 81312 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81313 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 81317 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 81318 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 81319 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[1]
.sym 81320 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 81323 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 81325 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 81326 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81329 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81331 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 81332 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 81335 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 81336 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[1]
.sym 81337 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 81338 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 81339 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 81340 CLK$SB_IO_IN_$glb_clk
.sym 81341 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 81342 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 81343 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 81344 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 81348 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 81363 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 81374 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 81384 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81386 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81387 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 81388 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 81394 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 81397 fft_block.reg_stage.w_cps_in[7]
.sym 81398 fft_block.reg_stage.w_cms_in[0]
.sym 81405 fft_block.reg_stage.w_cms_in[7]
.sym 81408 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 81409 fft_block.reg_stage.w_cps_in[8]
.sym 81410 fft_block.reg_stage.w_c_in[1]
.sym 81413 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 81418 fft_block.reg_stage.w_cms_in[0]
.sym 81422 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 81423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 81424 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81430 fft_block.reg_stage.w_cms_in[7]
.sym 81441 fft_block.reg_stage.w_cps_in[7]
.sym 81449 fft_block.reg_stage.w_c_in[1]
.sym 81453 fft_block.reg_stage.w_cps_in[8]
.sym 81458 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 81459 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 81460 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81462 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 81463 CLK$SB_IO_IN_$glb_clk
.sym 81467 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 81468 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 81469 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 81471 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 81485 fft_block.reg_stage.w_cps_in[7]
.sym 81489 fft_block.reg_stage.w_cms_reg[1]
.sym 81495 spi_out.spi_master.master_ready
.sym 81499 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 81506 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 81507 fft_block.reg_stage.w_cms_reg[1]
.sym 81508 fft_block.reg_stage.w_cms_reg[7]
.sym 81514 fft_block.reg_stage.w_cms_reg[0]
.sym 81516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 81519 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 81524 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 81525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 81534 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 81546 fft_block.reg_stage.w_cms_reg[7]
.sym 81547 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 81548 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 81551 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 81552 fft_block.reg_stage.w_cms_reg[0]
.sym 81553 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 81557 fft_block.reg_stage.w_cms_reg[1]
.sym 81558 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 81559 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 81563 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 81565 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 81566 fft_block.reg_stage.w_cms_reg[0]
.sym 81569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 81571 fft_block.reg_stage.w_cms_reg[1]
.sym 81572 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 81585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]_$glb_ce
.sym 81586 CLK$SB_IO_IN_$glb_clk
.sym 81588 PIN_15$SB_IO_OUT
.sym 81589 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 81591 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 81592 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 81616 fft_block.reg_stage.w_cps_in[4]
.sym 81619 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 81621 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 81622 fft_block.start_calc
.sym 81623 spi_out.w_tx_ready
.sym 81631 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 81634 fft_block.reg_stage.w_cms_in[0]
.sym 81639 fft_block.reg_stage.w_cps_in[0]
.sym 81641 fft_block.reg_stage.w_cms_in[1]
.sym 81647 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 81652 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 81653 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 81663 fft_block.reg_stage.w_cms_in[1]
.sym 81674 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 81675 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 81677 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 81680 fft_block.reg_stage.w_cms_in[0]
.sym 81701 fft_block.reg_stage.w_cps_in[0]
.sym 81708 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 81709 CLK$SB_IO_IN_$glb_clk
.sym 81711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81712 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 81713 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 81714 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 81716 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 81718 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 81727 fft_block.reg_stage.w_cps_in[0]
.sym 81730 fft_block.reg_stage.w_cms_in[0]
.sym 81741 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 81756 fft_block.reg_stage.w_cms_in[1]
.sym 81758 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81759 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 81770 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 81776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 81779 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 81787 fft_block.reg_stage.w_cms_in[1]
.sym 81809 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81810 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 81812 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 81830 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 81831 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 81832 CLK$SB_IO_IN_$glb_clk
.sym 81834 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81835 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[4]
.sym 81836 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[2]
.sym 81837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 81838 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[3]
.sym 81839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 81841 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81848 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 81851 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 81852 fft_block.reg_stage.w_cms_in[1]
.sym 81862 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 81877 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 81886 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 81892 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[5]
.sym 81903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[3]
.sym 81904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81910 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 81911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[5]
.sym 81914 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[5]
.sym 81915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 81917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[3]
.sym 81954 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 81955 CLK$SB_IO_IN_$glb_clk
.sym 81956 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O_$glb_sr
.sym 81957 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 81958 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81959 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[4]
.sym 81960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 81961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[3]
.sym 81962 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81963 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 81964 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81973 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 81974 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 81982 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 81985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 81986 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 81990 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 82000 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 82002 fft_block.reg_stage.w_cps_in[8]
.sym 82004 fft_block.reg_stage.w_cps_in[7]
.sym 82006 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 82009 fft_block.reg_stage.w_c_in[1]
.sym 82010 fft_block.reg_stage.w_cms_in[7]
.sym 82011 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 82012 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 82018 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 82023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82025 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 82026 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 82032 fft_block.reg_stage.w_cms_in[7]
.sym 82038 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 82039 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82040 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 82043 fft_block.reg_stage.w_c_in[1]
.sym 82052 fft_block.reg_stage.w_cps_in[8]
.sym 82055 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 82057 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82058 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 82061 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 82063 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 82064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82076 fft_block.reg_stage.w_cps_in[7]
.sym 82077 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 82078 CLK$SB_IO_IN_$glb_clk
.sym 82080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 82081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 82082 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 82083 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 82084 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 82085 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 82086 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 82087 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[14]
.sym 82090 fft_block.reg_stage.w_c_reg[1]
.sym 82093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 82094 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 82095 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 82098 fft_block.reg_stage.w_c_reg[10]
.sym 82099 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 82100 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 82102 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 82106 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 82108 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 82112 fft_block.start_calc
.sym 82114 fft_block.start_calc
.sym 82115 spi_out.w_tx_ready
.sym 82122 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82126 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82127 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 82130 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 82132 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 82133 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82134 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 82137 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82138 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 82139 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 82140 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 82141 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82145 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 82147 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 82149 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 82150 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 82152 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 82154 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82155 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 82156 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 82160 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 82161 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82162 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 82166 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82167 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 82169 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 82172 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 82173 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 82175 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82179 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82180 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 82181 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 82185 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 82186 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82187 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 82190 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 82191 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 82193 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82196 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82197 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 82198 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 82200 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 82201 CLK$SB_IO_IN_$glb_clk
.sym 82202 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 82203 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 82205 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 82206 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 82207 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[14]
.sym 82208 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 82210 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 82229 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 82230 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 82232 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 82234 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 82238 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 82246 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 82248 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 82249 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 82254 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82256 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 82257 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 82264 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 82274 fft_block.start_calc
.sym 82292 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 82295 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 82301 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 82303 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 82304 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82307 fft_block.start_calc
.sym 82309 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 82313 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 82314 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82315 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 82323 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 82324 CLK$SB_IO_IN_$glb_clk
.sym 82325 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 82328 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 82329 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82331 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 82332 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 82336 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 82344 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 82351 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 82352 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 82354 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 82357 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 82360 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 82361 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 82370 fft_block.start_calc
.sym 82371 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 82372 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 82373 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 82374 spi_out.send_data[7]
.sym 82380 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 82382 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O[1]
.sym 82384 fft_block.start_calc
.sym 82385 spi_out.w_tx_ready
.sym 82388 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 82392 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 82397 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 82400 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O[1]
.sym 82401 fft_block.start_calc
.sym 82402 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 82403 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 82407 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 82408 fft_block.start_calc
.sym 82413 spi_out.send_data[7]
.sym 82418 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 82419 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 82430 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 82431 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 82433 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 82436 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 82439 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 82446 spi_out.w_tx_ready
.sym 82447 CLK$SB_IO_IN_$glb_clk
.sym 82449 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 82450 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 82451 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 82452 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82453 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82454 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 82455 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 82456 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82461 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 82466 fft_block.start_calc
.sym 82469 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 82479 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 82491 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 82494 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_I0[0]
.sym 82496 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 82501 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 82502 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 82508 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 82509 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 82517 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 82519 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 82522 $nextpnr_ICESTORM_LC_31$O
.sym 82525 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 82528 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 82531 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 82532 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 82534 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 82537 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 82538 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 82540 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 82543 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 82544 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 82548 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 82550 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 82554 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 82555 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 82556 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 82561 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 82565 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 82566 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_I0[0]
.sym 82567 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 82568 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 82569 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 82570 CLK$SB_IO_IN_$glb_clk
.sym 82571 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O_$glb_sr
.sym 82573 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82574 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 82576 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 82578 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[14]
.sym 82579 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 82597 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 82603 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 82604 fft_block.start_calc
.sym 82606 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 82622 fft_block.reg_stage.w_c_reg[10]
.sym 82640 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[2]
.sym 82643 fft_block.reg_stage.w_c_reg[11]
.sym 82659 fft_block.reg_stage.w_c_reg[11]
.sym 82670 fft_block.reg_stage.w_c_reg[10]
.sym 82692 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[2]
.sym 82693 CLK$SB_IO_IN_$glb_clk
.sym 82695 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 82697 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 82698 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[2]
.sym 82699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 82700 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[2]
.sym 82701 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 82702 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 82727 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 82729 fft_block.reg_stage.w_c_reg[11]
.sym 82736 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 82737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82738 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 82739 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 82740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 82742 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 82743 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 82745 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 82746 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 82747 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 82748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 82751 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[2]
.sym 82754 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 82756 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[1]
.sym 82758 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 82760 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 82761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 82762 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 82763 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 82764 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[1]
.sym 82767 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 82769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 82770 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 82771 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 82772 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 82775 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 82776 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 82777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 82778 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 82781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 82782 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 82783 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 82784 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 82787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 82788 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[2]
.sym 82789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[1]
.sym 82790 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 82793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 82794 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 82799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 82800 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 82801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 82802 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[1]
.sym 82805 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 82806 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82807 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 82811 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 82812 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 82813 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 82814 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 82815 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 82816 CLK$SB_IO_IN_$glb_clk
.sym 82819 fft_block.reg_stage.w_c_reg[15]
.sym 82821 fft_block.reg_stage.w_c_reg[11]
.sym 82822 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 82825 fft_block.reg_stage.w_c_reg[8]
.sym 82830 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 82833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 82834 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 82844 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 82845 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82852 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 82861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 82866 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 82868 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 82872 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 82873 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 82875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 82877 fft_block.reg_stage.w_c_reg[1]
.sym 82878 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 82879 fft_block.reg_stage.w_c_reg[7]
.sym 82881 fft_block.reg_stage.w_c_reg[0]
.sym 82882 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 82883 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 82886 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 82887 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 82889 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 82890 fft_block.reg_stage.w_c_reg[3]
.sym 82892 fft_block.reg_stage.w_c_reg[3]
.sym 82898 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 82899 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 82900 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 82901 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 82904 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 82905 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 82906 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 82907 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 82913 fft_block.reg_stage.w_c_reg[0]
.sym 82917 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 82919 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 82923 fft_block.reg_stage.w_c_reg[1]
.sym 82928 fft_block.reg_stage.w_c_reg[7]
.sym 82934 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 82936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 82937 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 82938 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 82939 CLK$SB_IO_IN_$glb_clk
.sym 82948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 82961 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 82966 fft_block.reg_stage.w_c_in[7]
.sym 82971 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_R
.sym 82982 $PACKER_VCC_NET
.sym 82984 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 82986 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 82990 $PACKER_VCC_NET
.sym 82992 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 82993 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 82994 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 82995 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_R
.sym 83002 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 83005 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 83009 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 83010 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 83011 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 83014 $nextpnr_ICESTORM_LC_8$O
.sym 83016 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 83020 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_D_SB_LUT4_O_I3[2]
.sym 83022 $PACKER_VCC_NET
.sym 83023 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 83026 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_D_SB_LUT4_O_I3[3]
.sym 83028 $PACKER_VCC_NET
.sym 83029 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 83030 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_D_SB_LUT4_O_I3[2]
.sym 83032 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_D_SB_LUT4_O_I3[4]
.sym 83034 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 83035 $PACKER_VCC_NET
.sym 83036 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_D_SB_LUT4_O_I3[3]
.sym 83038 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_D_SB_LUT4_O_I3[5]
.sym 83040 $PACKER_VCC_NET
.sym 83041 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 83042 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_D_SB_LUT4_O_I3[4]
.sym 83046 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 83047 $PACKER_VCC_NET
.sym 83048 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_D_SB_LUT4_O_I3[5]
.sym 83051 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 83052 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 83054 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 83057 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 83058 $PACKER_VCC_NET
.sym 83059 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 83061 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 83062 CLK$SB_IO_IN_$glb_clk
.sym 83063 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_R
.sym 83064 spi_out.spi_master.r_SM_CS[1]
.sym 83065 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_R
.sym 83066 spi_out.start_tx_SB_LUT4_I3_O[2]
.sym 83067 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_S
.sym 83068 spi_out.w_tx_ready
.sym 83069 spi_out.spi_master.r_SM_CS[0]
.sym 83070 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 83071 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 83078 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 83082 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 83084 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 83086 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 83105 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[1]
.sym 83106 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 83109 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 83111 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[2]
.sym 83117 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[5]
.sym 83124 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[3]
.sym 83136 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[4]
.sym 83137 $nextpnr_ICESTORM_LC_3$O
.sym 83139 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 83143 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 83145 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[1]
.sym 83149 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 83152 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[2]
.sym 83155 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 83158 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[3]
.sym 83161 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[4]
.sym 83164 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[4]
.sym 83167 $nextpnr_ICESTORM_LC_4$I3
.sym 83170 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[5]
.sym 83177 $nextpnr_ICESTORM_LC_4$I3
.sym 83181 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 83200 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 83208 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_R
.sym 83219 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 83230 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 83245 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 83250 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 83257 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_R
.sym 83270 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 83300 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 83307 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 83308 CLK$SB_IO_IN_$glb_clk
.sym 83309 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_R
.sym 83812 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 85011 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 85028 spi_out.w_tx_ready
.sym 85056 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 85062 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 85064 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 85066 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
.sym 85081 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 85085 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 85086 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
.sym 85114 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 85130 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 85131 CLK$SB_IO_IN_$glb_clk
.sym 85132 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 85139 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 85203 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 85215 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 85218 fft_block.reg_stage.w_cms_reg[1]
.sym 85220 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 85223 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 85227 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 85229 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 85231 fft_block.reg_stage.w_cms_reg[0]
.sym 85247 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 85248 fft_block.reg_stage.w_cms_reg[0]
.sym 85249 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 85256 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 85277 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 85278 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 85280 fft_block.reg_stage.w_cms_reg[1]
.sym 85293 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]_$glb_ce
.sym 85294 CLK$SB_IO_IN_$glb_clk
.sym 85297 spi_out.spi_master.master_ready
.sym 85320 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 85323 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 85331 spi_out.spi_master.master_ready
.sym 85339 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 85346 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 85359 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 85377 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 85406 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 85416 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 85417 CLK$SB_IO_IN_$glb_clk
.sym 85421 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 85440 spi_out.spi_master.master_ready
.sym 85448 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 85449 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 85452 spi_out.w_tx_ready
.sym 85461 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 85464 fft_block.start_calc
.sym 85469 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 85474 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 85476 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 85478 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 85479 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 85481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[2]
.sym 85485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 85488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 85489 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 85494 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 85495 fft_block.start_calc
.sym 85499 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 85500 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 85502 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 85505 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 85506 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[2]
.sym 85530 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 85531 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 85532 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 85539 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 85540 CLK$SB_IO_IN_$glb_clk
.sym 85541 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 85542 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 85545 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 85553 fft_block.reg_stage.w_c_in[0]
.sym 85554 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 85558 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 85559 spi_out.w_tx_ready
.sym 85560 fft_block.start_calc
.sym 85566 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 85573 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 85585 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 85586 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 85587 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 85592 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 85593 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 85594 $PACKER_VCC_NET
.sym 85601 spi_out.spi_master.master_ready
.sym 85607 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 85610 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 85615 $nextpnr_ICESTORM_LC_2$O
.sym 85617 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 85621 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 85623 $PACKER_VCC_NET
.sym 85624 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 85628 $PACKER_VCC_NET
.sym 85630 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 85631 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 85634 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 85635 $PACKER_VCC_NET
.sym 85636 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 85642 spi_out.spi_master.master_ready
.sym 85643 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 85652 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 85654 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 85662 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 85663 CLK$SB_IO_IN_$glb_clk
.sym 85664 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 85665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 85668 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 85670 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 85672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 85676 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 85690 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 85691 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 85698 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 85708 spi_out.spi_master.master_ready
.sym 85709 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 85710 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 85712 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 85714 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 85715 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 85716 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 85717 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 85718 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 85725 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 85726 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 85730 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 85733 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 85737 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 85739 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 85740 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 85741 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 85742 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 85745 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 85746 spi_out.spi_master.master_ready
.sym 85748 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 85757 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 85758 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 85759 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 85760 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 85763 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 85764 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 85765 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 85766 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 85785 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 85786 CLK$SB_IO_IN_$glb_clk
.sym 85789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 85791 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 85792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 85794 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 85795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[14]
.sym 85800 PIN_15$SB_IO_OUT
.sym 85803 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 85808 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 85811 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 85813 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 85819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[4]
.sym 85821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[2]
.sym 85823 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 85832 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 85835 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 85840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 85841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 85842 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 85848 fft_block.reg_stage.w_cms_reg[11]
.sym 85851 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 85853 fft_block.reg_stage.w_cms_reg[10]
.sym 85854 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 85856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 85859 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 85860 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 85862 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 85863 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 85865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 85868 fft_block.reg_stage.w_cms_reg[11]
.sym 85869 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 85871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 85874 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 85875 fft_block.reg_stage.w_cms_reg[10]
.sym 85877 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 85880 fft_block.reg_stage.w_cms_reg[10]
.sym 85881 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 85883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 85892 fft_block.reg_stage.w_cms_reg[10]
.sym 85893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 85895 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 85905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 85906 fft_block.reg_stage.w_cms_reg[11]
.sym 85907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 85908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 85909 CLK$SB_IO_IN_$glb_clk
.sym 85914 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 85916 fft_block.reg_stage.w_cps_reg[13]
.sym 85917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 85939 spi_out.w_tx_ready
.sym 85953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 85954 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 85955 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 85957 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 85959 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 85960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 85961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[4]
.sym 85962 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[2]
.sym 85966 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 85967 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 85972 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[3]
.sym 85974 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 85979 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 85982 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 85986 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 85987 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[3]
.sym 85988 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 85991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 85992 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[4]
.sym 85993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 85997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 85998 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[2]
.sym 86000 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86003 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 86004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 86005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 86006 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 86010 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 86011 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[3]
.sym 86012 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86015 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 86016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[4]
.sym 86017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 86024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 86027 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[2]
.sym 86029 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86030 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 86031 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 86032 CLK$SB_IO_IN_$glb_clk
.sym 86033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O_$glb_sr
.sym 86034 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 86035 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 86036 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 86037 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 86038 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 86039 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 86041 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86049 fft_block.reg_stage.w_cps_in[4]
.sym 86060 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 86061 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 86066 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 86076 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 86080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86082 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86086 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 86093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[4]
.sym 86094 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 86095 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[3]
.sym 86096 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 86097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 86101 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 86102 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 86103 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 86104 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 86105 fft_block.start_calc
.sym 86106 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86110 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 86111 fft_block.start_calc
.sym 86115 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 86116 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86117 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[3]
.sym 86120 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[4]
.sym 86121 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86123 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 86126 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 86128 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 86129 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86132 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 86133 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86134 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[3]
.sym 86138 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 86139 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[4]
.sym 86140 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86144 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 86145 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 86147 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86150 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 86151 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86152 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 86154 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 86155 CLK$SB_IO_IN_$glb_clk
.sym 86156 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 86157 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 86159 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 86174 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 86182 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 86206 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 86208 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 86209 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 86210 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 86211 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 86212 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 86215 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 86217 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 86219 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 86222 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 86225 fft_block.reg_stage.w_cps_reg[17]
.sym 86229 fft_block.reg_stage.w_cps_reg[16]
.sym 86231 fft_block.reg_stage.w_cps_reg[17]
.sym 86232 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 86233 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 86238 fft_block.reg_stage.w_cps_reg[17]
.sym 86239 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 86240 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 86243 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 86244 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 86245 fft_block.reg_stage.w_cps_reg[17]
.sym 86249 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 86250 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 86252 fft_block.reg_stage.w_cps_reg[17]
.sym 86255 fft_block.reg_stage.w_cps_reg[16]
.sym 86257 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 86258 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 86262 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 86263 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 86264 fft_block.reg_stage.w_cps_reg[17]
.sym 86267 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 86268 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 86269 fft_block.reg_stage.w_cps_reg[17]
.sym 86274 fft_block.reg_stage.w_cps_reg[17]
.sym 86275 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 86276 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 86277 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 86278 CLK$SB_IO_IN_$glb_clk
.sym 86282 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[6]
.sym 86284 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86290 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 86291 spi_out.w_tx_ready
.sym 86292 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 86295 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 86299 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 86321 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 86322 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 86327 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86331 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 86332 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 86334 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 86335 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 86336 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[14]
.sym 86337 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 86341 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[14]
.sym 86344 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 86350 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 86354 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[14]
.sym 86356 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[14]
.sym 86367 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 86368 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86369 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 86375 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 86378 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 86379 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 86380 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 86381 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 86384 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 86386 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 86387 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 86396 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 86397 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86398 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 86400 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 86401 CLK$SB_IO_IN_$glb_clk
.sym 86402 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 86404 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86405 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 86406 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 86407 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 86431 spi_out.w_tx_ready
.sym 86462 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 86469 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86470 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 86471 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 86472 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 86474 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 86491 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 86495 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 86497 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 86498 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86507 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 86516 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 86523 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 86524 CLK$SB_IO_IN_$glb_clk
.sym 86525 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O_$glb_sr
.sym 86541 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 86551 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 86557 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 86569 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 86571 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 86572 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 86574 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86578 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86580 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 86581 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 86582 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 86583 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 86585 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 86594 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86595 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86597 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 86600 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 86601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86602 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 86606 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86608 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 86609 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 86612 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 86614 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86615 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 86619 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86620 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 86621 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 86624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 86626 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86627 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 86630 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86631 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 86632 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 86636 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86637 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 86638 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 86642 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86643 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 86645 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 86646 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 86647 CLK$SB_IO_IN_$glb_clk
.sym 86648 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O_$glb_sr
.sym 86649 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 86651 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[14]
.sym 86652 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 86654 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86663 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 86673 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 86674 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 86683 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 86692 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 86697 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 86700 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 86701 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 86702 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 86711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 86716 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 86719 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86731 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 86732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 86736 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 86748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 86760 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 86765 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 86769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 86770 CLK$SB_IO_IN_$glb_clk
.sym 86771 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O_$glb_sr
.sym 86775 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 86779 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86786 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 86788 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 86815 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 86816 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[0]
.sym 86817 fft_block.start_calc
.sym 86818 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[2]
.sym 86819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 86822 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 86826 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[0]
.sym 86827 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 86831 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 86833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 86834 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 86839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 86840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 86842 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 86846 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 86848 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 86858 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[0]
.sym 86860 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 86864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[2]
.sym 86871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 86873 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 86877 fft_block.start_calc
.sym 86879 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 86882 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 86883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[0]
.sym 86884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 86885 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 86889 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 86890 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[2]
.sym 86891 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 86892 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 86893 CLK$SB_IO_IN_$glb_clk
.sym 86894 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 86898 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 86901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 86908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 86917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 86925 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_S
.sym 86927 spi_out.w_tx_ready
.sym 86947 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 86957 fft_block.reg_stage.w_c_in[3]
.sym 86958 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 86960 fft_block.reg_stage.w_c_in[0]
.sym 86965 fft_block.reg_stage.w_c_in[7]
.sym 86976 fft_block.reg_stage.w_c_in[7]
.sym 86989 fft_block.reg_stage.w_c_in[3]
.sym 86995 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 87011 fft_block.reg_stage.w_c_in[0]
.sym 87015 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 87016 CLK$SB_IO_IN_$glb_clk
.sym 87019 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 87020 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 87021 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 87022 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 87024 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 87031 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 87033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 87047 PIN_16_SB_LUT4_O_I3[1]
.sym 87048 spi_out.spi_master.master_ready
.sym 87063 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 87064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 87066 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 87074 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 87077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 87134 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 87136 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 87137 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 87138 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 87139 CLK$SB_IO_IN_$glb_clk
.sym 87140 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 87143 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_E
.sym 87144 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 87145 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 87146 PIN_16_SB_LUT4_O_I3[0]
.sym 87148 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 87154 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 87162 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 87164 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 87188 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 87195 spi_out.spi_master.r_SM_CS[0]
.sym 87200 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_E
.sym 87206 spi_out.spi_master.r_SM_CS[1]
.sym 87207 PIN_16_SB_LUT4_O_I3[1]
.sym 87208 spi_out.spi_master.master_ready
.sym 87211 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_S
.sym 87213 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 87215 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 87221 spi_out.spi_master.r_SM_CS[1]
.sym 87224 spi_out.spi_master.r_SM_CS[0]
.sym 87227 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 87228 spi_out.spi_master.r_SM_CS[1]
.sym 87229 spi_out.spi_master.r_SM_CS[0]
.sym 87230 spi_out.spi_master.master_ready
.sym 87235 spi_out.spi_master.r_SM_CS[1]
.sym 87239 spi_out.spi_master.r_SM_CS[0]
.sym 87240 spi_out.spi_master.master_ready
.sym 87241 PIN_16_SB_LUT4_O_I3[1]
.sym 87242 spi_out.spi_master.r_SM_CS[1]
.sym 87248 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 87251 spi_out.spi_master.r_SM_CS[0]
.sym 87252 spi_out.spi_master.master_ready
.sym 87253 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 87254 spi_out.spi_master.r_SM_CS[1]
.sym 87258 spi_out.spi_master.r_SM_CS[0]
.sym 87259 spi_out.spi_master.r_SM_CS[1]
.sym 87261 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_E
.sym 87262 CLK$SB_IO_IN_$glb_clk
.sym 87263 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_S
.sym 89109 spi_out.spi_master.master_ready
.sym 89138 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 89139 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 89176 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 89207 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 89208 CLK$SB_IO_IN_$glb_clk
.sym 89252 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 89304 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_R
.sym 89314 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 89339 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 89371 CLK$SB_IO_IN_$glb_clk
.sym 89372 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_R
.sym 89391 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 89408 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 89432 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 89443 spi_out.w_tx_ready
.sym 89454 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 89494 CLK$SB_IO_IN_$glb_clk
.sym 89495 spi_out.w_tx_ready
.sym 89543 spi_out.w_tx_ready
.sym 89584 spi_out.w_tx_ready
.sym 89617 CLK$SB_IO_IN_$glb_clk
.sym 89650 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 89662 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 89664 spi_out.spi_master.master_ready
.sym 89668 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 89674 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 89678 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 89694 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 89695 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 89713 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 89739 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 89740 CLK$SB_IO_IN_$glb_clk
.sym 89741 spi_out.spi_master.master_ready
.sym 89760 spi_out.spi_master.master_ready
.sym 89768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 89772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 89792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 89795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 89797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 89798 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 89799 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 89804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 89807 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 89810 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 89817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 89818 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 89819 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 89834 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 89835 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 89836 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 89837 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 89846 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 89848 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 89849 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 89858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 89859 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 89861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 89862 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 89863 CLK$SB_IO_IN_$glb_clk
.sym 89864 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 89868 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 89907 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 89909 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 89924 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 89925 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 89926 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 89929 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[14]
.sym 89945 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 89960 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 89964 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 89976 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[14]
.sym 89978 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 89984 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 89985 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]_$glb_ce
.sym 89986 CLK$SB_IO_IN_$glb_clk
.sym 89987 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 89993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 90017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 90019 fft_block.reg_stage.w_cps_reg[9]
.sym 90022 fft_block.reg_stage.w_cms_reg[11]
.sym 90032 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 90035 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 90040 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 90043 fft_block.reg_stage.w_cps_in[4]
.sym 90047 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 90050 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 90053 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 90080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 90092 fft_block.reg_stage.w_cps_in[4]
.sym 90098 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 90099 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 90100 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 90101 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 90108 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 90109 CLK$SB_IO_IN_$glb_clk
.sym 90116 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 90133 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 90138 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 90141 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 90154 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 90155 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 90157 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 90160 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 90162 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 90164 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 90165 fft_block.reg_stage.w_cps_reg[13]
.sym 90170 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 90177 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 90178 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 90180 fft_block.reg_stage.w_c_reg[10]
.sym 90181 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 90186 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 90187 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 90188 fft_block.reg_stage.w_c_reg[10]
.sym 90191 fft_block.reg_stage.w_c_reg[10]
.sym 90192 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 90194 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 90197 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 90199 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 90200 fft_block.reg_stage.w_c_reg[10]
.sym 90203 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 90205 fft_block.reg_stage.w_c_reg[10]
.sym 90206 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 90209 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 90210 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 90211 fft_block.reg_stage.w_cps_reg[13]
.sym 90216 fft_block.reg_stage.w_cps_reg[13]
.sym 90217 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 90218 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 90227 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 90228 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 90229 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 90230 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 90231 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 90232 CLK$SB_IO_IN_$glb_clk
.sym 90261 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 90269 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90280 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 90284 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 90288 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 90293 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 90299 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 90302 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 90309 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 90311 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 90320 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 90321 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 90322 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 90323 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 90354 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 90355 CLK$SB_IO_IN_$glb_clk
.sym 90356 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 90362 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 90369 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 90392 fft_block.reg_stage.w_cms_reg[16]
.sym 90408 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[6]
.sym 90409 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 90413 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 90429 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90443 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 90445 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90446 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[6]
.sym 90455 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 90456 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[6]
.sym 90457 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90477 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 90478 CLK$SB_IO_IN_$glb_clk
.sym 90479 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O_$glb_sr
.sym 90481 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 90482 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 90524 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 90525 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90526 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 90531 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 90532 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 90541 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 90546 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90560 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 90562 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 90563 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90567 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 90572 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 90573 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90574 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 90578 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90580 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 90581 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 90600 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 90601 CLK$SB_IO_IN_$glb_clk
.sym 90602 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O_$glb_sr
.sym 90613 spi_out.spi_master.master_ready
.sym 90618 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 90624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 90634 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 90637 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 90727 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 90728 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 90751 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 90752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 90761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 90769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[14]
.sym 90770 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 90775 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 90777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 90778 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[14]
.sym 90785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 90792 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 90793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 90794 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 90801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[14]
.sym 90802 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[14]
.sym 90812 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 90813 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 90814 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 90815 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 90819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 90820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 90821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 90830 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 90831 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90832 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 90846 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 90847 CLK$SB_IO_IN_$glb_clk
.sym 90848 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O_$glb_sr
.sym 90850 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 90853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 90856 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 90894 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 90897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 90902 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 90904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 90910 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 90913 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 90914 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 90915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 90941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90943 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 90944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 90955 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 90965 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 90966 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 90967 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 90968 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 90969 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 90970 CLK$SB_IO_IN_$glb_clk
.sym 91014 fft_block.reg_stage.w_c_reg[15]
.sym 91028 fft_block.reg_stage.w_c_reg[8]
.sym 91040 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[2]
.sym 91066 fft_block.reg_stage.w_c_reg[15]
.sym 91084 fft_block.reg_stage.w_c_reg[8]
.sym 91092 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[2]
.sym 91093 CLK$SB_IO_IN_$glb_clk
.sym 91137 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 91138 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 91140 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 91147 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 91158 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 91162 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 91164 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 91166 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 91168 $nextpnr_ICESTORM_LC_19$O
.sym 91170 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 91174 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 91177 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 91178 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 91180 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 91182 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 91184 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 91186 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 91188 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 91190 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 91194 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 91196 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 91206 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 91215 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 91216 CLK$SB_IO_IN_$glb_clk
.sym 91217 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 91261 spi_out.start_tx_SB_LUT4_I3_O[2]
.sym 91267 spi_out.spi_master.r_SM_CS[1]
.sym 91268 PIN_16_SB_LUT4_O_I3[1]
.sym 91270 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 91272 spi_out.spi_master.r_SM_CS[0]
.sym 91274 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 91280 PIN_16_SB_LUT4_O_I3[0]
.sym 91287 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 91304 spi_out.start_tx_SB_LUT4_I3_O[2]
.sym 91305 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 91306 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 91311 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 91316 PIN_16_SB_LUT4_O_I3[1]
.sym 91317 PIN_16_SB_LUT4_O_I3[0]
.sym 91324 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 91335 spi_out.spi_master.r_SM_CS[0]
.sym 91336 spi_out.spi_master.r_SM_CS[1]
.sym 91338 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 91339 CLK$SB_IO_IN_$glb_clk
.sym 91355 PIN_16_SB_LUT4_O_I3[0]
.sym 93301 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 93466 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 93854 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 94005 fft_block.reg_stage.w_cms_reg[11]
.sym 94010 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 94012 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 94035 fft_block.reg_stage.w_cms_reg[11]
.sym 94062 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 94063 CLK$SB_IO_IN_$glb_clk
.sym 94064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 94111 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 94117 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 94121 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 94133 fft_block.reg_stage.w_cms_reg[11]
.sym 94170 fft_block.reg_stage.w_cms_reg[11]
.sym 94171 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 94172 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 94185 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 94186 CLK$SB_IO_IN_$glb_clk
.sym 94209 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 94240 fft_block.reg_stage.w_cps_reg[9]
.sym 94249 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 94256 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 94293 fft_block.reg_stage.w_cps_reg[9]
.sym 94308 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 94309 CLK$SB_IO_IN_$glb_clk
.sym 94310 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 94463 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 94465 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 94467 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 94468 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 94469 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 94484 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 94490 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 94493 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 94501 fft_block.reg_stage.w_cms_reg[16]
.sym 94539 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 94540 fft_block.reg_stage.w_cms_reg[16]
.sym 94541 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 94554 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 94555 CLK$SB_IO_IN_$glb_clk
.sym 94623 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 94624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 94625 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 94637 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 94645 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 94677 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 94678 CLK$SB_IO_IN_$glb_clk
.sym 94708 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 94713 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 94849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94854 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 94855 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 94857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 94863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94868 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 94869 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 94873 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 94883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 94884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 94885 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94890 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 94891 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 94892 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94923 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 94924 CLK$SB_IO_IN_$glb_clk
.sym 94925 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 94945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 94950 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 94960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 94968 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 94969 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 94979 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 94980 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 94982 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94988 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 94991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 94992 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 94998 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 95006 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 95008 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 95024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 95027 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 95042 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 95043 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 95044 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 95045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 95046 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 95047 CLK$SB_IO_IN_$glb_clk
.sym 95048 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 98902 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 101777 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 101991 PIN_15$SB_IO_OUT
.sym 106996 PIN_16_SB_LUT4_O_I3[0]
.sym 109099 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 114530 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 117497 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 117749 PIN_15$SB_IO_OUT
.sym 118863 PIN_16_SB_LUT4_O_I3[0]
.sym 118967 PIN_16$SB_IO_OUT
.sym 119097 PIN_16$SB_IO_OUT
.sym 121162 PIN_14$SB_IO_OUT
.sym 123084 PIN_16_SB_LUT4_O_I3[0]
.sym 123151 PIN_16_SB_LUT4_O_I3[0]
.sym 125312 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 125376 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 125391 CLK$SB_IO_IN_$glb_clk
.sym 125406 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 125407 PIN_14$SB_IO_OUT
.sym 126898 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 131801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 134262 PIN_14$SB_IO_OUT
.sym 134286 PIN_14$SB_IO_OUT
.sym 134349 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 134382 PIN_15$SB_IO_OUT
.sym 134400 PIN_15$SB_IO_OUT
.sym 134469 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 134589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 134681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 134701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 134711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 134712 PIN_16$SB_IO_OUT
.sym 134725 PIN_16$SB_IO_OUT
.sym 134731 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 135239 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 135244 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 135245 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 135248 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 135249 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 135252 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 135253 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 135256 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 135257 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 135260 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 135261 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 135265 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 135267 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 135268 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 135269 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 135270 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 135271 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 135272 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 135273 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 135275 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 135276 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 135277 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2_SB_LUT4_O_I3[2]
.sym 135280 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[2]
.sym 135281 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 135282 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 135283 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 135284 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[2]
.sym 135285 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 135286 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 135290 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 135291 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[1]
.sym 135292 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[2]
.sym 135293 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 135296 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 135297 fft_block.start_calc
.sym 135300 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2_SB_LUT4_I2_O[0]
.sym 135301 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2_SB_LUT4_I2_O[1]
.sym 135303 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 135308 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 135309 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 135312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 135313 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 135316 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 135317 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 135320 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 135321 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 135323 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 135324 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 135325 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 135327 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 135328 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 135329 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 135333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 135334 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 135335 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 135336 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 135337 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 135347 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135348 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 135349 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 135355 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135356 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 135357 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 135358 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 135359 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 135360 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 135361 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 135362 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 135363 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 135364 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 135365 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 135367 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135368 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 135369 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 135371 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135372 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 135373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 135374 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 135378 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 135382 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 135386 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 135390 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 135395 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135396 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 135397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 135398 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 135406 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 135419 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135420 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 135421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 135422 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 135431 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135432 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 135433 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 135435 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135436 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 135437 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 135443 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135444 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 135445 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 135451 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 135453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 135456 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 135457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 135459 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 135461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 135487 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135488 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 135489 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 135491 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 135493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 135499 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135500 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 135501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 135503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 135505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 135530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 135538 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 135542 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 135546 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 135555 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135556 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 135557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 135558 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 135559 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 135560 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 135561 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[3]
.sym 135571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135572 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 135573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 135578 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 135582 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 135586 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 135623 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135628 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 135629 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135632 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 135633 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 135636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 135637 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 135640 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 135641 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 135645 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 135648 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_I1[1]
.sym 135649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 135650 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 135651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 135652 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 135653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3[3]
.sym 135655 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 135656 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 135657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 135659 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135660 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 135661 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 135662 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 135663 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_I1[1]
.sym 135664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 135665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 135666 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[0]
.sym 135667 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 135668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 135671 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 135672 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 135673 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 135674 fft_block.reg_stage.w_c_reg[24]
.sym 135678 fft_block.reg_stage.w_c_reg[27]
.sym 135682 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 135683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 135684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 135685 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 135694 fft_block.reg_stage.w_c_in[3]
.sym 135702 fft_block.reg_stage.w_c_in[0]
.sym 135710 fft_block.reg_stage.w_c_in[7]
.sym 135719 count[0]
.sym 135724 count[1]
.sym 135725 count[0]
.sym 135728 count[2]
.sym 135729 count_SB_CARRY_CI_CO[2]
.sym 135732 count[3]
.sym 135733 count_SB_CARRY_CI_CO[3]
.sym 135736 count[4]
.sym 135737 count_SB_CARRY_CI_CO[4]
.sym 135740 count[5]
.sym 135741 count_SB_CARRY_CI_CO[5]
.sym 135744 count[6]
.sym 135745 count_SB_CARRY_CI_CO[6]
.sym 135748 count[7]
.sym 135749 count_SB_CARRY_CI_CO[7]
.sym 135752 count[8]
.sym 135753 count_SB_CARRY_CI_CO[8]
.sym 135756 count[9]
.sym 135757 count_SB_CARRY_CI_CO[9]
.sym 135760 count[10]
.sym 135761 count_SB_CARRY_CI_CO[10]
.sym 135764 count[11]
.sym 135765 count_SB_CARRY_CI_CO[11]
.sym 135768 count[12]
.sym 135769 count_SB_CARRY_CI_CO[12]
.sym 135772 count[13]
.sym 135773 count_SB_CARRY_CI_CO[13]
.sym 135776 count[14]
.sym 135777 count_SB_CARRY_CI_CO[14]
.sym 135781 count[0]
.sym 135792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 135793 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[14]
.sym 135795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135796 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 135797 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 135798 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 135799 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 135800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 135801 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 135803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 135804 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 135805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 135811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 135813 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 136273 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 136291 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136292 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 136293 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 136305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 136306 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 136317 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 136323 fft_block.start_calc
.sym 136324 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O[1]
.sym 136325 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 136326 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 136327 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[1]
.sym 136328 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 136329 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 136330 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 136336 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 136337 fft_block.start_calc
.sym 136338 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 136344 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[0]
.sym 136345 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 136346 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 136350 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 136354 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[1]
.sym 136358 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[0]
.sym 136359 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[1]
.sym 136360 fft_block.start_calc
.sym 136361 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 136362 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 136363 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 136364 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 136365 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[1]
.sym 136367 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136368 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 136369 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 136371 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136372 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 136373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 136376 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 136377 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 136378 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_I0[0]
.sym 136379 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 136380 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 136381 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 136387 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136388 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 136389 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 136390 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 136391 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 136392 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[2]
.sym 136393 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 136395 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136396 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 136397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 136399 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136400 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 136401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 136402 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 136403 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 136404 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 136405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 136407 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136408 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 136409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 136410 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 136411 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 136412 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 136413 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 136414 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 136415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 136416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 136417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 136418 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 136419 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 136420 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 136421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 136422 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 136423 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 136424 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 136425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 136426 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 136427 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 136428 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 136429 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 136430 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 136431 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 136432 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 136433 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 136434 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 136435 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 136436 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 136437 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 136438 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 136439 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 136440 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 136441 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 136444 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 136445 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 136448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 136449 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 136451 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 136452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 136453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 136455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 136456 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 136457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 136459 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 136460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 136461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 136463 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 136464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 136465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 136467 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 136468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 136469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 136471 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 136472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 136473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 136475 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 136476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 136477 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 136479 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 136480 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 136481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 136483 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 136484 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 136485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 136486 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 136490 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 136495 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 136496 fft_block.reg_stage.w_input_regs[55]
.sym 136497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 136499 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 136500 fft_block.reg_stage.w_input_regs[55]
.sym 136501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 136503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 136504 fft_block.reg_stage.w_input_regs[54]
.sym 136505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 136511 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 136512 fft_block.reg_stage.w_input_regs[54]
.sym 136513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 136534 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 136540 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 136541 fft_block.start_calc
.sym 136542 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 136554 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[14]
.sym 136558 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 136566 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 136567 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 136568 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 136569 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 136570 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 136571 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 136572 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 136573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_2_O[3]
.sym 136574 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 136578 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 136582 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 136586 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 136590 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 136595 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 136596 fft_block.reg_stage.w_input_regs[36]
.sym 136597 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 136598 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 136603 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 136604 fft_block.reg_stage.w_input_regs[39]
.sym 136605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 136606 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 136610 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 136611 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 136612 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 136613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 136615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 136616 fft_block.reg_stage.w_input_regs[39]
.sym 136617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 136623 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 136624 fft_block.reg_stage.w_input_regs[37]
.sym 136625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 136627 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 136628 fft_block.reg_stage.w_input_regs[38]
.sym 136629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 136632 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 136633 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 136635 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 136636 fft_block.reg_stage.w_input_regs[36]
.sym 136637 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 136639 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 136640 fft_block.reg_stage.w_input_regs[38]
.sym 136641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 136648 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 136649 fft_block.start_calc
.sym 136654 fft_block.reg_stage.w_c_reg[25]
.sym 136666 fft_block.reg_stage.w_c_reg[31]
.sym 136670 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[0]
.sym 136671 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[1]
.sym 136672 fft_block.start_calc
.sym 136673 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 136676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[0]
.sym 136677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 136679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 136684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 136685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 136688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 136689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 136692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 136693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 136696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 136697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 136704 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 136705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 136709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 136710 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 136711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 136712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 136713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 136715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 136716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 136717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 136718 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 136719 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 136720 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 136721 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 136722 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 136723 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 136724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 136725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 136726 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 136727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 136728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 136729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 136730 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[0]
.sym 136731 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[1]
.sym 136732 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 136733 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 136734 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 136735 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 136736 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 136737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 136739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 136740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 136741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 136742 fft_block.reg_stage.w_c_reg[23]
.sym 136746 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 136747 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 136748 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 136749 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 136750 insert_data
.sym 136751 count[0]
.sym 136752 count[1]
.sym 136753 count[3]
.sym 136754 fft_block.reg_stage.w_c_reg[16]
.sym 136758 fft_block.reg_stage.w_c_reg[17]
.sym 136766 fft_block.reg_stage.w_c_reg[19]
.sym 136770 count[4]
.sym 136771 count[5]
.sym 136772 count[6]
.sym 136773 count[7]
.sym 136778 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 136779 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 136780 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 136781 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 136782 count[12]
.sym 136783 count[13]
.sym 136784 count[14]
.sym 136785 count[2]
.sym 136787 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 136788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 136789 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 136791 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 136792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 136793 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 136794 count[8]
.sym 136795 count[9]
.sym 136796 count[10]
.sym 136797 count[11]
.sym 136799 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 136800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 136801 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 136803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 136804 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 136805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 136809 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 136818 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 136819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 136820 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 136821 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 136850 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 137255 fft_block.reg_stage.w_c_reg[25]
.sym 137256 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 137257 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 137259 fft_block.reg_stage.w_cps_reg[31]
.sym 137260 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 137261 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 137263 fft_block.reg_stage.w_cps_reg[31]
.sym 137264 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 137265 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 137267 fft_block.reg_stage.w_cps_reg[34]
.sym 137268 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 137269 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 137271 fft_block.reg_stage.w_cps_reg[35]
.sym 137272 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 137273 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 137275 fft_block.reg_stage.w_cps_reg[35]
.sym 137276 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 137277 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 137279 fft_block.reg_stage.w_cps_reg[35]
.sym 137280 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 137281 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 137283 fft_block.reg_stage.w_cps_reg[35]
.sym 137284 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 137285 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 137289 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 137291 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137292 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 137293 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 137302 fft_block.reg_stage.w_cps_reg[27]
.sym 137316 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 137317 fft_block.start_calc
.sym 137329 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 137338 fft_block.reg_stage.w_cms_reg[27]
.sym 137350 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[3]
.sym 137351 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[3]
.sym 137352 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[2]
.sym 137353 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 137356 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 137357 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 137358 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 137359 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[4]
.sym 137360 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[4]
.sym 137361 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 137364 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[5]
.sym 137365 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[5]
.sym 137367 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[2]
.sym 137368 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[2]
.sym 137369 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 137373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 137374 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[1]
.sym 137375 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[1]
.sym 137376 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[0]
.sym 137377 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[0]
.sym 137380 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 137381 fft_block.start_calc
.sym 137385 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 137386 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 137391 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137392 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 137393 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 137394 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 137398 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 137402 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 137406 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 137410 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 137416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 137417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[3]
.sym 137421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 137425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 137426 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 137433 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 137437 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137438 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 137445 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 137447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137456 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 137457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 137460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 137461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 137464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 137465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 137468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 137469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 137472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 137473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 137476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 137477 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 137478 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 137479 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137480 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 137481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 137484 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 137485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 137487 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 137488 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137489 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[3]
.sym 137491 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 137492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 137493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 137496 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 137497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 137499 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 137500 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 137503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 137504 fft_block.reg_stage.w_input_regs[53]
.sym 137505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 137506 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 137511 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 137512 fft_block.reg_stage.w_input_regs[53]
.sym 137513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 137514 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 137515 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 137516 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 137517 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 137519 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 137520 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 137521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 137522 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 137523 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 137524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 137525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 137526 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 137527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 137528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 137529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 137534 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 137535 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 137536 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137537 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 137541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 137542 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 137546 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 137550 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 137551 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 137552 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 137553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 137556 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 137557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 137560 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 137561 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 137564 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 137565 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 137568 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 137569 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 137575 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 137576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 137579 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 137580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 137581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 137584 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 137585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 137587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 137588 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 137592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 137593 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 137595 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 137596 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 137597 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 137599 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 137600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 137603 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 137604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 137605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 137607 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 137608 fft_block.reg_stage.w_input_regs[35]
.sym 137609 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 137610 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 137611 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 137612 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 137615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 137616 fft_block.reg_stage.w_input_regs[37]
.sym 137617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 137620 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 137621 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 137623 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137624 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 137625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 137627 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 137629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 137631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 137632 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 137635 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 137636 fft_block.reg_stage.w_input_regs[35]
.sym 137637 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 137639 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 137640 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 137641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 137643 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 137644 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 137645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 137647 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 137648 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 137649 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 137651 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 137652 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 137653 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 137655 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 137656 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 137657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 137659 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 137660 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 137661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 137663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 137664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 137665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 137667 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 137668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 137669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 137675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 137677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 137678 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 137679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 137680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 137681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 137684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[14]
.sym 137685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[14]
.sym 137687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 137689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 137691 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 137693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 137695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 137696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 137697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 137699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 137701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 137702 fft_block.stage[0]
.sym 137703 fft_block.stage[1]
.sym 137704 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2[10]
.sym 137705 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 137707 $PACKER_VCC_NET
.sym 137708 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 137709 fft_block.stage[0]
.sym 137712 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 137713 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 137714 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3[0]
.sym 137715 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 137716 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 137717 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 137722 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3[0]
.sym 137723 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 137724 fft_block.stage[1]
.sym 137725 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 137735 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 137739 $PACKER_VCC_NET
.sym 137740 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 137745 $nextpnr_ICESTORM_LC_45$I3
.sym 137746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[0]
.sym 137747 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[1]
.sym 137748 fft_block.start_calc
.sym 137749 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 137753 fft_block.stage[0]
.sym 137754 fft_block.reg_stage.w_c_in[7]
.sym 137758 fft_block.reg_stage.w_c_in[3]
.sym 137762 fft_block.reg_stage.w_c_in[0]
.sym 137768 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 137769 fft_block.start_calc
.sym 137780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 137781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 137784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 137785 fft_block.start_calc
.sym 137788 fft_block.stage[1]
.sym 137789 fft_block.stage[0]
.sym 137791 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 137792 insert_data
.sym 137793 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 137797 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 137802 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 137818 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 137841 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 137843 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 137844 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 137845 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 137870 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 138247 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138248 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 138249 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 138251 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138252 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 138253 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 138259 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138260 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 138261 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 138263 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138264 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 138265 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 138267 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138268 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 138269 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 138271 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138272 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 138273 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 138275 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138276 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 138277 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 138279 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138280 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 138281 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[6]
.sym 138283 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138284 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 138285 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[4]
.sym 138287 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138288 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 138289 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[4]
.sym 138291 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138292 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 138293 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 138295 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138296 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 138297 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 138298 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 138299 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 138300 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 138301 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 138303 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 138304 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 138305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 138307 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138308 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 138309 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 138313 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 138315 fft_block.reg_stage.w_c_reg[25]
.sym 138316 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 138317 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 138319 fft_block.reg_stage.w_cps_reg[35]
.sym 138320 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 138321 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 138323 fft_block.reg_stage.w_c_reg[25]
.sym 138324 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 138325 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 138328 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[14]
.sym 138329 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[14]
.sym 138331 fft_block.reg_stage.w_c_reg[25]
.sym 138332 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 138333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 138335 fft_block.reg_stage.w_cps_reg[35]
.sym 138336 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 138337 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 138339 fft_block.reg_stage.w_cps_reg[35]
.sym 138340 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 138341 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I2[1]
.sym 138342 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[4]
.sym 138350 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 138354 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 138355 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[1]
.sym 138356 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 138357 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 138361 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 138363 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138364 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 138365 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[2]
.sym 138366 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[1]
.sym 138370 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 138374 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 138375 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 138376 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 138377 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[1]
.sym 138381 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[3]
.sym 138383 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138384 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 138385 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[2]
.sym 138389 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[2]
.sym 138392 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 138393 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 138397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[1]
.sym 138398 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[1]
.sym 138399 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[1]
.sym 138400 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[0]
.sym 138401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[0]
.sym 138405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[5]
.sym 138409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[0]
.sym 138411 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138412 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 138413 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 138415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 138417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 138418 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[6]
.sym 138419 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 138420 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 138421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[6]
.sym 138425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[6]
.sym 138426 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 138432 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[5]
.sym 138433 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[5]
.sym 138434 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 138439 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138440 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 138441 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 138443 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138444 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 138445 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 138447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 138449 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 138451 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 138453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 138455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138456 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 138457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 138459 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 138461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 138463 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 138465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 138467 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 138469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 138470 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 138474 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 138478 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 138482 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 138489 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 138493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 138495 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138496 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 138497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 138498 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 138503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 138504 fft_block.reg_stage.w_input_regs[51]
.sym 138505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 138507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 138508 fft_block.reg_stage.w_input_regs[50]
.sym 138509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 138511 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 138512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 138513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 138514 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 138518 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 138531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 138532 fft_block.reg_stage.w_input_regs[50]
.sym 138533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 138534 fft_block.w_fft_in[0]
.sym 138539 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 138540 fft_block.reg_stage.w_input_regs[51]
.sym 138541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 138543 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 138544 fft_block.reg_stage.w_input_regs[52]
.sym 138545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 138547 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 138548 fft_block.reg_stage.w_input_regs[52]
.sym 138549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 138550 fft_block.w_fft_in[3]
.sym 138555 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138556 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 138557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 138558 fft_block.w_fft_in[2]
.sym 138563 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138564 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 138565 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 138567 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138568 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 138569 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 138571 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138572 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 138573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 138575 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 138577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 138580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 138581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 138583 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138584 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 138585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 138587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138588 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 138589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 138591 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 138593 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 138594 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 138595 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 138596 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 138597 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 138599 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138608 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 138609 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 138612 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 138613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 138616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 138617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 138620 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 138621 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 138624 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 138625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 138628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 138629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 138630 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 138631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138632 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 138633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 138635 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 138636 fft_block.reg_stage.w_input_regs[34]
.sym 138637 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 138639 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138640 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 138641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 138643 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 138644 fft_block.reg_stage.w_input_regs[34]
.sym 138645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 138649 fft_block.reg_stage.w_input_regs[96]
.sym 138651 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 138652 fft_block.reg_stage.w_input_regs[33]
.sym 138653 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 138654 fft_block.w_fft_in[0]
.sym 138659 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 138660 fft_block.reg_stage.w_input_regs[33]
.sym 138661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 138663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 138673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 138676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 138677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 138680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 138681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 138684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 138685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 138688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 138689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 138690 fft_block.reg_stage.w_input_regs[103]
.sym 138693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 138695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 138697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 138699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 138701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 138703 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 138705 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 138707 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 138709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 138711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 138713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 138715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 138717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 138721 fft_block.reg_stage.w_input_regs[97]
.sym 138723 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 138725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 138727 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 138732 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 138734 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 138735 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 138736 fft_block.stage[1]
.sym 138737 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 138739 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 138740 fft_block.stage[1]
.sym 138741 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3[2]
.sym 138743 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3[0]
.sym 138744 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 138745 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 138746 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0[0]
.sym 138747 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0[1]
.sym 138748 fft_block.stage[1]
.sym 138749 fft_block.stage[0]
.sym 138751 fft_block.counter_N[0]
.sym 138752 addr_count[0]
.sym 138753 insert_data
.sym 138755 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 138756 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0[1]
.sym 138757 fft_block.stage[0]
.sym 138759 insert_data
.sym 138764 insert_data
.sym 138767 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 138768 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 138769 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 138773 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 138781 fft_block.counter_N[0]
.sym 138784 fft_block.counter_N[1]
.sym 138785 fft_block.counter_N[0]
.sym 138786 fft_block.counter_N[1]
.sym 138787 fft_block.counter_N[0]
.sym 138789 insert_data
.sym 138791 fft_block.counter_N[0]
.sym 138796 fft_block.counter_N[1]
.sym 138800 fft_block.counter_N[2]
.sym 138801 fft_block.counter_N_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 138807 insert_data
.sym 138808 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O[0]
.sym 138809 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 138813 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 138824 fft_block.state[0]
.sym 138825 fft_block.state[1]
.sym 138827 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O[0]
.sym 138828 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O[1]
.sym 138829 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O[2]
.sym 138832 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 138833 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 138835 fft_block.state[0]
.sym 138836 fft_block.state[1]
.sym 138837 insert_data
.sym 138838 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 138844 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 138845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 138846 fft_block.state[1]
.sym 138847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O[1]
.sym 138848 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 138849 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O[0]
.sym 138851 fft_block.stage[0]
.sym 138852 fft_block.stage[1]
.sym 138853 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 138854 fft_block.stage_SB_DFFESR_Q_R
.sym 138873 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 138881 fft_block.state[0]
.sym 138902 fft_block.fill_regs_SB_DFFE_Q_D
.sym 139307 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139308 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 139309 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 139311 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 139313 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[6]
.sym 139323 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139324 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 139325 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 139326 fft_block.reg_stage.w_cps_in[4]
.sym 139330 fft_block.reg_stage.w_cps_in[7]
.sym 139338 fft_block.reg_stage.w_cps_in[0]
.sym 139347 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139348 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 139349 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 139362 fft_block.reg_stage.w_cps_in[8]
.sym 139368 fft_block.reg_stage.c_map.stage_data[0]
.sym 139369 fft_block.reg_stage.w_cps_in[8]
.sym 139370 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 139378 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[2]
.sym 139382 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[6]
.sym 139401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[4]
.sym 139404 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[5]
.sym 139405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[5]
.sym 139406 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[3]
.sym 139407 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[3]
.sym 139408 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[2]
.sym 139409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 139410 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[6]
.sym 139411 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 139412 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 139413 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[6]
.sym 139414 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[2]
.sym 139415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[1]
.sym 139416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[2]
.sym 139417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 139418 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 139419 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[4]
.sym 139420 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[4]
.sym 139421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 139424 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[5]
.sym 139425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[5]
.sym 139427 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139428 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 139429 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 139431 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 139436 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139437 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 139439 $PACKER_VCC_NET
.sym 139441 $nextpnr_ICESTORM_LC_12$I3
.sym 139444 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[2]
.sym 139448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 139449 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 139452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 139453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 139456 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 139457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 139460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 139461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 139464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 139465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 139468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 139469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 139472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 139473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 139476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 139477 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 139480 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 139481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 139484 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 139485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 139488 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 139489 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 139490 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 139493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 139497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 139499 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139500 fft_block.reg_stage.w_input_regs[59]
.sym 139501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 139503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139504 fft_block.reg_stage.w_input_regs[61]
.sym 139505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 139507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139508 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 139509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 139513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 139514 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 139518 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 139525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 139526 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 139532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 139533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 139536 fft_block.reg_stage.w_input_regs[112]
.sym 139537 fft_block.reg_stage.w_input_regs[48]
.sym 139538 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 139542 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 139546 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[14]
.sym 139551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 139552 fft_block.reg_stage.w_input_regs[49]
.sym 139553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 139555 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 139556 fft_block.reg_stage.w_input_regs[49]
.sym 139557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 139559 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139564 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139565 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139568 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 139569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 139572 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 139573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 139576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 139577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 139580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 139581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 139584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 139585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 139586 fft_block.reg_stage.w_input_regs[119]
.sym 139589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 139593 fft_block.reg_stage.w_input_regs[51]
.sym 139594 fft_block.w_fft_in[1]
.sym 139598 fft_block.w_fft_in[4]
.sym 139605 fft_block.reg_stage.w_input_regs[116]
.sym 139609 fft_block.reg_stage.w_input_regs[118]
.sym 139610 fft_block.w_fft_in[2]
.sym 139614 fft_block.w_fft_in[3]
.sym 139621 fft_block.reg_stage.w_input_regs[115]
.sym 139627 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 139629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 139633 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 139641 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 139645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 139654 fft_block.w_fft_in[1]
.sym 139665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 139666 fft_block.w_fft_in[3]
.sym 139670 fft_block.w_fft_in[0]
.sym 139674 fft_block.w_fft_in[2]
.sym 139680 fft_block.reg_stage.w_input_regs[96]
.sym 139681 fft_block.reg_stage.w_input_regs[32]
.sym 139687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 139689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 139693 fft_block.reg_stage.w_input_regs[99]
.sym 139701 fft_block.reg_stage.w_input_regs[117]
.sym 139702 fft_block.w_fft_in[2]
.sym 139706 fft_block.w_fft_in[1]
.sym 139713 fft_block.reg_stage.w_input_regs[98]
.sym 139714 fft_block.w_fft_in[3]
.sym 139718 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 139725 fft_block.reg_stage.w_c_map_addr[0]
.sym 139728 fft_block.reg_stage.w_c_map_addr[0]
.sym 139729 fft_block.reg_stage.w_c_map_addr[1]
.sym 139731 fft_block.reg_stage.w_index_out[0]
.sym 139732 fft_block.reg_stage.w_index_out[2]
.sym 139733 fft_block.reg_stage.w_index_out[1]
.sym 139737 fft_block.reg_stage.w_input_regs[100]
.sym 139740 fft_block.reg_stage.c_map.stage_data[0]
.sym 139741 fft_block.reg_stage.w_cps_in[8]
.sym 139743 fft_block.reg_stage.w_index_out[0]
.sym 139744 fft_block.reg_stage.w_index_out[2]
.sym 139745 fft_block.reg_stage.w_index_out[1]
.sym 139749 fft_block.reg_stage.w_input_regs[101]
.sym 139750 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 139755 fft_block.counter_N[2]
.sym 139756 addr_count[2]
.sym 139757 insert_data
.sym 139759 fft_block.reg_stage.w_c_map_addr[0]
.sym 139760 fft_block.reg_stage.w_c_map_addr[1]
.sym 139761 fft_block.reg_stage.w_we_c_map
.sym 139765 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 139767 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3[0]
.sym 139768 fft_block.stage[1]
.sym 139769 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3[2]
.sym 139772 addr_count[1]
.sym 139773 addr_count[2]
.sym 139775 fft_block.reg_stage.w_c_map_addr[0]
.sym 139776 fft_block.reg_stage.w_c_map_addr[1]
.sym 139777 fft_block.reg_stage.w_we_c_map
.sym 139779 fft_block.reg_stage.w_c_map_addr[1]
.sym 139780 fft_block.reg_stage.w_c_map_addr[0]
.sym 139781 fft_block.reg_stage.w_we_c_map
.sym 139783 addr_count[0]
.sym 139788 addr_count[1]
.sym 139792 addr_count[2]
.sym 139793 addr_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 139795 fft_block.reg_stage.w_c_map_addr[0]
.sym 139796 fft_block.reg_stage.w_c_map_addr[1]
.sym 139797 fft_block.reg_stage.w_we_c_map
.sym 139799 addr_count[2]
.sym 139800 addr_count[1]
.sym 139801 insert_data
.sym 139804 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[0]
.sym 139805 addr_count[0]
.sym 139809 addr_count[0]
.sym 139812 addr_count[1]
.sym 139813 addr_count[0]
.sym 139816 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 139817 fft_block.stage[0]
.sym 139820 fft_block.stage[1]
.sym 139821 fft_block.reg_stage.c_map.state[0]
.sym 139823 fft_block.reg_stage.w_c_map_addr[1]
.sym 139824 fft_block.stage[0]
.sym 139825 fft_block.reg_stage.w_c_map_addr[0]
.sym 139833 fft_block.reg_stage.c_map.state[0]
.sym 139834 fft_block.reg_stage.w_c_map_addr[0]
.sym 139835 fft_block.reg_stage.w_c_map_addr[1]
.sym 139836 fft_block.fill_regs
.sym 139837 fft_block.reg_stage.c_map.state[0]
.sym 139838 fft_block.reg_stage.w_c_map_addr[0]
.sym 139839 fft_block.reg_stage.w_c_map_addr[1]
.sym 139840 fft_block.fill_regs
.sym 139841 fft_block.reg_stage.c_map.state[0]
.sym 139844 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 139845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 139848 fft_block.state[1]
.sym 139849 fft_block.state[0]
.sym 139850 fft_block.stage[0]
.sym 139851 fft_block.stage[1]
.sym 139852 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O[1]
.sym 139853 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 139857 fft_block.reg_stage.c_map.state_SB_DFFE_Q_E
.sym 139859 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 139860 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 139861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 139862 fft_block.stage[0]
.sym 139863 fft_block.stage[1]
.sym 139864 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O[1]
.sym 139865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 139866 fft_block.stage[0]
.sym 139867 fft_block.stage[1]
.sym 139868 fft_block.state[1]
.sym 139869 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O[1]
.sym 139872 fft_block.state[0]
.sym 139873 fft_block.state[1]
.sym 139874 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 139906 fft_block.fill_regs
.sym 140299 fft_block.reg_stage.w_cps_reg[26]
.sym 140300 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 140301 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 140303 fft_block.reg_stage.w_cps_reg[26]
.sym 140304 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 140305 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 140307 fft_block.reg_stage.w_cps_reg[26]
.sym 140308 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 140309 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 140319 fft_block.reg_stage.w_cps_reg[26]
.sym 140320 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 140321 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 140323 fft_block.reg_stage.w_cps_reg[26]
.sym 140324 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 140325 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 140327 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140328 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 140329 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 140335 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140336 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 140337 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 140339 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140340 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 140341 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 140344 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 140345 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[14]
.sym 140347 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140348 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 140349 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 140351 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 140352 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 140353 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 140354 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 140355 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 140356 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 140357 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 140363 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140364 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 140365 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 140367 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140368 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 140369 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 140371 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140372 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 140373 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 140375 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140376 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 140377 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 140392 fft_block.reg_stage.c_map.stage_data[0]
.sym 140393 fft_block.reg_stage.w_cps_in[8]
.sym 140398 fft_block.reg_stage.w_cms_in[0]
.sym 140404 fft_block.reg_stage.w_cps_in[8]
.sym 140405 fft_block.reg_stage.c_map.stage_data[0]
.sym 140406 fft_block.reg_stage.w_cms_in[7]
.sym 140410 fft_block.reg_stage.w_c_in[1]
.sym 140414 fft_block.reg_stage.w_cms_in[1]
.sym 140423 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 140428 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 140429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 140432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 140433 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 140436 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 140437 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 140440 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 140441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 140443 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 140444 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 140445 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 140449 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 140452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 140453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 140455 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 140456 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 140457 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 140458 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 140459 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[1]
.sym 140460 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[2]
.sym 140461 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[3]
.sym 140465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 140466 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 140467 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 140468 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[2]
.sym 140469 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 140471 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 140472 fft_block.reg_stage.w_input_regs[63]
.sym 140473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 140476 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[2]
.sym 140477 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 140479 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 140480 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 140481 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1_SB_LUT4_O_1_I3[2]
.sym 140482 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 140487 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140488 fft_block.reg_stage.w_input_regs[62]
.sym 140489 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 140491 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140492 fft_block.reg_stage.w_input_regs[61]
.sym 140493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 140495 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140496 fft_block.reg_stage.w_input_regs[60]
.sym 140497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 140499 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 140500 fft_block.reg_stage.w_input_regs[63]
.sym 140501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 140503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140504 fft_block.reg_stage.w_input_regs[62]
.sym 140505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 140507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140508 fft_block.reg_stage.w_input_regs[59]
.sym 140509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 140511 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140512 fft_block.reg_stage.w_input_regs[60]
.sym 140513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 140515 fft_block.reg_stage.w_cms_reg[28]
.sym 140516 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 140517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 140519 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 140520 fft_block.reg_stage.w_input_regs[58]
.sym 140521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 140523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 140525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 140527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 140529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 140531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 140532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 140533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 140534 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 140535 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 140536 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 140537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 140539 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 140541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 140543 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 140544 fft_block.reg_stage.w_input_regs[58]
.sym 140545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 140546 fft_block.reg_stage.w_input_regs[120]
.sym 140547 fft_block.reg_stage.w_input_regs[56]
.sym 140548 fft_block.reg_stage.w_input_regs[57]
.sym 140549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 140551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 140553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 140559 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 140561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 140565 fft_block.reg_stage.w_input_regs[112]
.sym 140568 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[14]
.sym 140569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[14]
.sym 140570 fft_block.w_fft_in[0]
.sym 140575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 140577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 140585 fft_block.reg_stage.w_input_regs[114]
.sym 140587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 140588 fft_block.reg_stage.w_input_regs[113]
.sym 140589 fft_block.reg_stage.w_input_regs[49]
.sym 140591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140592 fft_block.reg_stage.w_input_regs[123]
.sym 140593 fft_block.reg_stage.w_input_regs[59]
.sym 140594 fft_block.w_fft_in[11]
.sym 140598 fft_block.w_fft_in[4]
.sym 140602 fft_block.w_fft_in[1]
.sym 140607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140608 fft_block.reg_stage.w_input_regs[114]
.sym 140609 fft_block.reg_stage.w_input_regs[50]
.sym 140613 fft_block.reg_stage.w_input_regs[113]
.sym 140615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140616 fft_block.reg_stage.w_input_regs[114]
.sym 140617 fft_block.reg_stage.w_input_regs[50]
.sym 140619 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140620 fft_block.reg_stage.w_input_regs[115]
.sym 140621 fft_block.reg_stage.w_input_regs[51]
.sym 140623 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140624 fft_block.reg_stage.w_input_regs[124]
.sym 140625 fft_block.reg_stage.w_input_regs[60]
.sym 140627 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140628 fft_block.reg_stage.w_input_regs[115]
.sym 140629 fft_block.reg_stage.w_input_regs[51]
.sym 140631 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140632 fft_block.reg_stage.w_input_regs[123]
.sym 140633 fft_block.reg_stage.w_input_regs[59]
.sym 140635 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140636 fft_block.reg_stage.w_input_regs[116]
.sym 140637 fft_block.reg_stage.w_input_regs[52]
.sym 140639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 140640 fft_block.reg_stage.w_input_regs[113]
.sym 140641 fft_block.reg_stage.w_input_regs[49]
.sym 140643 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140644 fft_block.reg_stage.w_input_regs[116]
.sym 140645 fft_block.reg_stage.w_input_regs[52]
.sym 140651 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1[0]
.sym 140652 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1[1]
.sym 140653 fft_block.sel_in
.sym 140654 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 140678 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 140694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 140702 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 140706 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 140710 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 140712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 140713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 140715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 140717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 140720 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[14]
.sym 140721 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[14]
.sym 140727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 140729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 140731 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140732 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 140733 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 140735 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140736 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 140737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 140739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 140741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 140756 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[0]
.sym 140757 addr_count[0]
.sym 140762 fft_block.w_fft_in[13]
.sym 140766 fft_block.w_fft_in[5]
.sym 140771 fft_block.reg_stage.w_index_out[2]
.sym 140772 fft_block.reg_stage.w_index_out[0]
.sym 140773 fft_block.reg_stage.w_index_out[1]
.sym 140775 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140776 fft_block.reg_stage.w_input_regs[107]
.sym 140777 fft_block.reg_stage.w_input_regs[43]
.sym 140779 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140780 fft_block.reg_stage.w_input_regs[46]
.sym 140781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 140783 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140784 fft_block.reg_stage.w_input_regs[98]
.sym 140785 fft_block.reg_stage.w_input_regs[34]
.sym 140787 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140788 fft_block.reg_stage.w_input_regs[98]
.sym 140789 fft_block.reg_stage.w_input_regs[34]
.sym 140791 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140792 fft_block.reg_stage.w_input_regs[99]
.sym 140793 fft_block.reg_stage.w_input_regs[35]
.sym 140795 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 140796 fft_block.reg_stage.w_input_regs[97]
.sym 140797 fft_block.reg_stage.w_input_regs[33]
.sym 140799 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 140800 fft_block.reg_stage.w_input_regs[97]
.sym 140801 fft_block.reg_stage.w_input_regs[33]
.sym 140803 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140804 fft_block.reg_stage.w_input_regs[99]
.sym 140805 fft_block.reg_stage.w_input_regs[35]
.sym 140807 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140808 fft_block.reg_stage.w_input_regs[45]
.sym 140809 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 140813 fft_block.reg_stage.w_input_regs[107]
.sym 140815 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 140816 fft_block.reg_stage.w_input_regs[47]
.sym 140817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 140818 fft_block.w_fft_in[8]
.sym 140823 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140824 fft_block.reg_stage.w_input_regs[46]
.sym 140825 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 140827 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140828 fft_block.reg_stage.w_input_regs[45]
.sym 140829 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 140831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140832 fft_block.reg_stage.w_input_regs[43]
.sym 140833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 140835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 140836 fft_block.reg_stage.w_input_regs[47]
.sym 140837 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 140838 fft_block.reg_stage.w_input_regs[41]
.sym 140839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 140840 fft_block.reg_stage.w_input_regs[40]
.sym 140841 fft_block.reg_stage.w_input_regs[104]
.sym 140843 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140844 fft_block.reg_stage.w_input_regs[43]
.sym 140845 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 140846 fft_block.w_fft_in[11]
.sym 140851 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 140852 fft_block.reg_stage.w_input_regs[42]
.sym 140853 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 140854 fft_block.reg_stage.w_input_regs[104]
.sym 140855 fft_block.reg_stage.w_input_regs[40]
.sym 140856 fft_block.reg_stage.w_input_regs[41]
.sym 140857 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 140859 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 140860 fft_block.reg_stage.w_input_regs[42]
.sym 140861 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 140863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140864 fft_block.reg_stage.w_input_regs[44]
.sym 140865 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 140867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140868 fft_block.reg_stage.w_input_regs[44]
.sym 140869 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 140881 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 140884 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 140885 fft_block.w_calc_finish
.sym 140889 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 140893 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 140913 fft_block.fft_finish_SB_DFFE_Q_E
.sym 140926 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 141327 fft_block.reg_stage.w_c_reg[17]
.sym 141328 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 141329 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 141331 fft_block.reg_stage.w_cps_reg[26]
.sym 141332 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 141333 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 141335 fft_block.reg_stage.w_cps_reg[25]
.sym 141336 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 141337 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 141339 fft_block.reg_stage.w_cps_reg[22]
.sym 141340 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 141341 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 141347 fft_block.reg_stage.w_cps_reg[26]
.sym 141348 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 141349 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 141352 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 141353 fft_block.start_calc
.sym 141354 fft_block.reg_stage.w_cps_in[8]
.sym 141365 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 141366 fft_block.reg_stage.w_cps_in[0]
.sym 141370 fft_block.reg_stage.w_cps_in[4]
.sym 141374 fft_block.reg_stage.w_cps_in[7]
.sym 141383 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141384 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 141385 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 141399 fft_block.reg_stage.w_cms_reg[34]
.sym 141400 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 141401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 141407 fft_block.reg_stage.w_cms_reg[27]
.sym 141408 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 141409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 141417 fft_block.reg_stage.c_map.stage_data[0]
.sym 141421 fft_block.reg_stage.c_map.stage_data[0]
.sym 141431 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 141433 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 141435 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141436 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 141437 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 141438 fft_block.reg_stage.w_c_in[1]
.sym 141451 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 141453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 141455 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141456 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 141457 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 141460 fft_block.reg_stage.c_map.stage_data[0]
.sym 141461 fft_block.reg_stage.w_cps_in[8]
.sym 141467 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141468 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 141469 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 141471 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141472 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 141473 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 141475 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141476 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 141477 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 141480 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 141481 fft_block.start_calc
.sym 141485 fft_block.reg_stage.w_input_regs[125]
.sym 141486 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 141493 fft_block.reg_stage.w_input_regs[123]
.sym 141496 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 141497 fft_block.start_calc
.sym 141498 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 141502 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 141506 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 141511 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141516 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 141517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141520 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 141521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 141524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 141525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 141528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 141529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 141532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 141533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 141536 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 141537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 141538 fft_block.reg_stage.w_input_regs[127]
.sym 141541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 141542 fft_block.w_fft_in[10]
.sym 141549 fft_block.reg_stage.w_input_regs[122]
.sym 141550 fft_block.w_fft_in[9]
.sym 141554 fft_block.reg_stage.w_input_regs[57]
.sym 141555 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 141556 fft_block.reg_stage.w_input_regs[56]
.sym 141557 fft_block.reg_stage.w_input_regs[120]
.sym 141558 fft_block.w_fft_in[12]
.sym 141565 fft_block.reg_stage.w_input_regs[121]
.sym 141569 fft_block.reg_stage.w_input_regs[120]
.sym 141570 fft_block.w_fft_in[8]
.sym 141574 fft_block.w_fft_in[9]
.sym 141578 fft_block.w_fft_in[11]
.sym 141584 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 141585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 141587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141588 fft_block.reg_stage.w_input_regs[122]
.sym 141589 fft_block.reg_stage.w_input_regs[58]
.sym 141594 fft_block.reg_stage.w_input_regs[121]
.sym 141595 fft_block.reg_stage.w_input_regs[57]
.sym 141596 fft_block.reg_stage.w_input_regs[120]
.sym 141597 fft_block.reg_stage.w_input_regs[56]
.sym 141598 fft_block.w_fft_in[10]
.sym 141602 fft_block.w_fft_in[8]
.sym 141607 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 141612 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 141613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 141616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 141617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 141620 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 141621 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 141624 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 141625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 141627 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 141628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 141629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 141631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 141632 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 141633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 141637 fft_block.reg_stage.w_input_regs[124]
.sym 141639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141640 fft_block.reg_stage.w_input_regs[124]
.sym 141641 fft_block.reg_stage.w_input_regs[60]
.sym 141644 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[2]
.sym 141645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 141648 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 141649 fft_block.start_calc
.sym 141650 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_I0[0]
.sym 141651 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 141652 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 141653 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 141659 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 141660 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 141661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[2]
.sym 141666 fft_block.w_fft_in[12]
.sym 141670 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O_SB_LUT4_O_I0[0]
.sym 141671 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 141672 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 141673 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 141675 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 141676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 141677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 141678 w_fft_out[33]
.sym 141679 w_fft_out[49]
.sym 141680 fft_block.counter_N[0]
.sym 141681 fft_block.counter_N[1]
.sym 141682 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O_SB_LUT4_O_I0[0]
.sym 141683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 141684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 141685 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 141688 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 141689 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 141690 fft_block.w_fft_in[13]
.sym 141696 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 141697 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 141698 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1_SB_LUT4_O_I0[0]
.sym 141699 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1_SB_LUT4_O_I0[1]
.sym 141700 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1_SB_LUT4_O_I0[2]
.sym 141701 fft_block.counter_N[2]
.sym 141710 w_fft_out[10]
.sym 141711 w_fft_out[42]
.sym 141712 fft_block.counter_N[0]
.sym 141713 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 141715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 141717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 141723 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 141725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 141734 w_fft_out[26]
.sym 141735 w_fft_out[58]
.sym 141736 fft_block.counter_N[0]
.sym 141737 fft_block.counter_N[1]
.sym 141738 w_fft_out[34]
.sym 141739 w_fft_out[50]
.sym 141740 fft_block.counter_N[0]
.sym 141741 fft_block.counter_N[1]
.sym 141742 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[14]
.sym 141746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 141751 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141752 fft_block.reg_stage.w_input_regs[125]
.sym 141753 fft_block.reg_stage.w_input_regs[61]
.sym 141754 fft_block.counter_N[2]
.sym 141755 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1[1]
.sym 141756 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1[2]
.sym 141757 fft_block.sel_in
.sym 141758 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 141762 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 141763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 141764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[2]
.sym 141765 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 141767 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141768 fft_block.reg_stage.w_input_regs[117]
.sym 141769 fft_block.reg_stage.w_input_regs[53]
.sym 141771 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141772 fft_block.reg_stage.w_input_regs[117]
.sym 141773 fft_block.reg_stage.w_input_regs[53]
.sym 141775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141776 fft_block.reg_stage.w_input_regs[125]
.sym 141777 fft_block.reg_stage.w_input_regs[61]
.sym 141778 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 141779 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 141780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 141781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 141782 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 141783 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 141784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 141785 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 141786 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 141787 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 141788 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 141789 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 141791 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141792 fft_block.reg_stage.w_input_regs[118]
.sym 141793 fft_block.reg_stage.w_input_regs[54]
.sym 141794 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 141795 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 141796 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 141797 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 141798 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 141805 fft_block.reg_stage.w_input_regs[104]
.sym 141813 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 141814 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 141821 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 141825 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 141826 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 141831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141836 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 141837 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141840 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 141841 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 141844 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 141845 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 141848 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 141849 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 141852 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 141853 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 141856 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 141857 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 141858 fft_block.reg_stage.w_input_regs[111]
.sym 141861 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 141863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141864 fft_block.reg_stage.w_input_regs[107]
.sym 141865 fft_block.reg_stage.w_input_regs[43]
.sym 141866 fft_block.w_fft_in[11]
.sym 141873 fft_block.reg_stage.w_input_regs[105]
.sym 141875 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141876 fft_block.reg_stage.w_input_regs[106]
.sym 141877 fft_block.reg_stage.w_input_regs[42]
.sym 141878 fft_block.w_fft_in[10]
.sym 141882 fft_block.w_fft_in[8]
.sym 141886 fft_block.w_fft_in[9]
.sym 141893 fft_block.reg_stage.w_input_regs[106]
.sym 141898 fft_block.w_fft_in[9]
.sym 141910 fft_block.w_fft_in[10]
.sym 141954 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 142352 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 142353 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 142354 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 142355 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 142356 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 142357 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 142374 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 142375 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 142376 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 142377 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 142383 fft_block.reg_stage.w_c_reg[17]
.sym 142384 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 142385 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 142391 fft_block.reg_stage.w_c_reg[17]
.sym 142392 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 142393 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 142395 fft_block.reg_stage.w_cps_reg[22]
.sym 142396 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 142397 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 142403 fft_block.reg_stage.w_c_reg[17]
.sym 142404 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 142405 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 142406 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 142410 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 142418 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 142422 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 142427 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142428 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 142429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 142430 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 142467 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142468 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 142469 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 142472 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[3]
.sym 142473 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[3]
.sym 142474 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 142478 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 142482 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[5]
.sym 142483 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[5]
.sym 142484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[4]
.sym 142485 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[4]
.sym 142486 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 142490 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 142495 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 142496 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 142497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 142498 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[4]
.sym 142499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[4]
.sym 142500 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[3]
.sym 142501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[3]
.sym 142502 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 142506 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 142510 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 142522 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 142526 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 142530 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 142537 fft_block.reg_stage.w_input_regs[126]
.sym 142539 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 142540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 142541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 142544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 142545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 142548 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 142549 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[3]
.sym 142550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 142551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 142552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 142553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 142558 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 142563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 142564 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 142565 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 142569 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 142571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 142572 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 142573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 142580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 142581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 142582 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 142588 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 142589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 142590 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 142594 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 142595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 142596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 142597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 142599 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 142601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 142602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 142603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 142604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 142605 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 142606 fft_block.reg_stage.w_input_regs[120]
.sym 142607 fft_block.reg_stage.w_input_regs[56]
.sym 142608 fft_block.reg_stage.w_input_regs[121]
.sym 142609 fft_block.reg_stage.w_input_regs[57]
.sym 142616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 142617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 142619 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 142620 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 142621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 142627 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142628 fft_block.reg_stage.w_input_regs[122]
.sym 142629 fft_block.reg_stage.w_input_regs[58]
.sym 142630 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 142634 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 142635 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 142636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 142637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 142638 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 142639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 142640 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 142641 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 142642 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 142643 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 142644 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 142645 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 142648 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 142649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 142651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 142652 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 142653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 142654 w_fft_out[41]
.sym 142655 w_fft_out[57]
.sym 142656 fft_block.counter_N[0]
.sym 142657 fft_block.counter_N[1]
.sym 142658 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 142663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]
.sym 142664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1]
.sym 142665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 142666 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 142667 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 142668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_I2[2]
.sym 142669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_I2[3]
.sym 142670 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 142676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 142677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 142678 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 142679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 142680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 142681 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 142685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 142686 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 142687 w_fft_out[57]
.sym 142688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 142689 w_fft_out[49]
.sym 142692 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_I2[2]
.sym 142693 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_I2[3]
.sym 142694 w_fft_out[43]
.sym 142695 w_fft_out[59]
.sym 142696 fft_block.counter_N[0]
.sym 142697 fft_block.counter_N[1]
.sym 142698 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 142699 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 142700 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 142701 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 142702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 142703 w_fft_out[59]
.sym 142704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 142705 w_fft_out[51]
.sym 142706 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 142707 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 142708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 142709 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 142712 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 142713 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 142714 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 142715 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 142716 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 142717 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 142720 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 142721 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 142722 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 142726 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 142730 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 142731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 142732 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[14]
.sym 142733 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 142734 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 142735 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 142736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[14]
.sym 142737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 142738 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 142739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 142740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 142741 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 142745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 142746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 142747 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 142748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 142749 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 142750 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 142751 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 142752 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I2[0]
.sym 142753 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I2[1]
.sym 142755 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 142756 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 142757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 142758 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 142762 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 142763 w_fft_out[58]
.sym 142764 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 142765 w_fft_out[34]
.sym 142768 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 142769 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 142770 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 142774 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[0]
.sym 142775 fft_block.counter_N[2]
.sym 142776 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[2]
.sym 142777 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[3]
.sym 142778 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[14]
.sym 142784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 142785 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 142786 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 142791 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142792 fft_block.reg_stage.w_input_regs[126]
.sym 142793 fft_block.reg_stage.w_input_regs[62]
.sym 142796 fft_block.counter_N[0]
.sym 142797 fft_block.counter_N[1]
.sym 142806 addr_count[2]
.sym 142807 addr_count[1]
.sym 142808 fft_block.sel_in
.sym 142809 addr_count[0]
.sym 142810 fft_block.w_fft_in[5]
.sym 142819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142820 fft_block.reg_stage.w_input_regs[118]
.sym 142821 fft_block.reg_stage.w_input_regs[54]
.sym 142823 fft_block.reg_stage.w_index_out[0]
.sym 142824 fft_block.reg_stage.w_index_out[2]
.sym 142825 fft_block.reg_stage.w_index_out[1]
.sym 142827 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142828 fft_block.reg_stage.w_input_regs[127]
.sym 142829 fft_block.reg_stage.w_input_regs[63]
.sym 142832 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 142833 fft_block.counter_N[2]
.sym 142835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142836 fft_block.reg_stage.w_input_regs[100]
.sym 142837 fft_block.reg_stage.w_input_regs[36]
.sym 142841 fft_block.reg_stage.w_cps_in[7]
.sym 142843 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142844 fft_block.reg_stage.w_input_regs[119]
.sym 142845 fft_block.reg_stage.w_input_regs[55]
.sym 142847 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142848 fft_block.reg_stage.w_input_regs[119]
.sym 142849 fft_block.reg_stage.w_input_regs[55]
.sym 142851 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142852 fft_block.reg_stage.w_input_regs[127]
.sym 142853 fft_block.reg_stage.w_input_regs[63]
.sym 142857 fft_block.reg_stage.w_input_regs[110]
.sym 142858 fft_block.w_fft_in[14]
.sym 142865 fft_block.reg_stage.w_input_regs[109]
.sym 142866 fft_block.w_fft_in[4]
.sym 142873 fft_block.reg_stage.w_input_regs[108]
.sym 142877 fft_block.reg_stage.w_input_regs[102]
.sym 142878 fft_block.w_fft_in[12]
.sym 142883 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142884 fft_block.reg_stage.w_input_regs[100]
.sym 142885 fft_block.reg_stage.w_input_regs[36]
.sym 142886 fft_block.reg_stage.w_input_regs[104]
.sym 142887 fft_block.reg_stage.w_input_regs[40]
.sym 142888 fft_block.reg_stage.w_input_regs[105]
.sym 142889 fft_block.reg_stage.w_input_regs[41]
.sym 142891 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142892 fft_block.reg_stage.w_input_regs[109]
.sym 142893 fft_block.reg_stage.w_input_regs[45]
.sym 142895 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142896 fft_block.reg_stage.w_input_regs[109]
.sym 142897 fft_block.reg_stage.w_input_regs[45]
.sym 142898 fft_block.reg_stage.w_input_regs[105]
.sym 142899 fft_block.reg_stage.w_input_regs[41]
.sym 142900 fft_block.reg_stage.w_input_regs[104]
.sym 142901 fft_block.reg_stage.w_input_regs[40]
.sym 142903 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142904 fft_block.reg_stage.w_input_regs[101]
.sym 142905 fft_block.reg_stage.w_input_regs[37]
.sym 142907 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142908 fft_block.reg_stage.w_input_regs[108]
.sym 142909 fft_block.reg_stage.w_input_regs[44]
.sym 142911 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142912 fft_block.reg_stage.w_input_regs[106]
.sym 142913 fft_block.reg_stage.w_input_regs[42]
.sym 142915 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142916 fft_block.reg_stage.w_input_regs[108]
.sym 142917 fft_block.reg_stage.w_input_regs[44]
.sym 142923 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142924 fft_block.reg_stage.w_input_regs[110]
.sym 142925 fft_block.reg_stage.w_input_regs[46]
.sym 142935 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142936 fft_block.reg_stage.w_input_regs[110]
.sym 142937 fft_block.reg_stage.w_input_regs[46]
.sym 143378 fft_block.reg_stage.w_cps_reg[18]
.sym 143407 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143408 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 143409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 143415 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143416 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 143417 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[4]
.sym 143423 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143424 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 143425 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 143427 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143428 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 143429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[4]
.sym 143438 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 143442 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 143458 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 143465 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 143467 fft_block.reg_stage.w_cms_reg[19]
.sym 143468 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 143469 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 143471 fft_block.reg_stage.w_cms_reg[19]
.sym 143472 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 143473 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 143478 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 143479 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[2]
.sym 143480 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[2]
.sym 143481 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 143483 fft_block.reg_stage.w_cms_reg[25]
.sym 143484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 143485 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 143486 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[1]
.sym 143487 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[1]
.sym 143488 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[0]
.sym 143489 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[0]
.sym 143491 fft_block.reg_stage.w_cms_reg[18]
.sym 143492 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 143493 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 143497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[0]
.sym 143498 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[6]
.sym 143499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 143500 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 143501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[6]
.sym 143504 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[5]
.sym 143505 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[5]
.sym 143506 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[1]
.sym 143507 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[1]
.sym 143508 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[0]
.sym 143509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[0]
.sym 143511 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143512 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 143513 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 143517 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[1]
.sym 143519 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143520 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 143521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 143523 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 143525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 143527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 143529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 143533 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[2]
.sym 143537 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[4]
.sym 143539 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143540 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 143541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 143545 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[5]
.sym 143549 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[3]
.sym 143553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 143557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[6]
.sym 143561 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 143565 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 143566 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 143573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 143575 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 143577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 143590 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 143591 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 143592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 143593 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 143594 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 143595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 143596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 143597 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 143598 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 143599 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 143600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 143601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 143603 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 143605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 143607 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143608 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 143609 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 143611 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143612 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 143613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 143615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 143616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 143617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 143618 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 143619 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 143620 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 143621 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 143623 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 143624 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 143625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 143626 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 143630 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 143635 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 143636 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 143637 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 143638 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 143639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 143640 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 143641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 143642 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 143643 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 143644 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 143645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 143646 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 143647 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 143648 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 143649 fft_block.counter_N[2]
.sym 143650 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 143651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 143652 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 143653 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 143654 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 143655 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 143656 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 143657 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 143658 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 143659 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 143660 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 143661 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 143664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 143665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 143668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 143669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 143670 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 143674 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 143675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 143676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 143677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 143678 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 143679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 143680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 143681 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 143682 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[0]
.sym 143683 fft_block.counter_N[2]
.sym 143684 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[2]
.sym 143685 fft_block.sel_in
.sym 143686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_I3[0]
.sym 143687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 143688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 143689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_I3[3]
.sym 143692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 143693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 143695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_I3[0]
.sym 143696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 143697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 143698 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 143699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 143700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 143701 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3]
.sym 143704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 143705 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 143706 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 143707 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 143708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 143709 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 143710 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 143711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 143712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 143713 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 143714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 143715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 143716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 143717 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 143720 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 143721 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 143722 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[0]
.sym 143723 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[1]
.sym 143724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[2]
.sym 143725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[3]
.sym 143727 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 143728 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 143729 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 143730 w_fft_out[41]
.sym 143731 w_fft_out[33]
.sym 143732 spi_out.addr[3]
.sym 143733 spi_out.addr[0]
.sym 143734 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 143735 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 143736 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 143737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 143738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 143739 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[1]
.sym 143740 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[2]
.sym 143741 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[3]
.sym 143742 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 143743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 143744 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 143745 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 143746 w_fft_out[32]
.sym 143747 w_fft_out[48]
.sym 143748 fft_block.counter_N[0]
.sym 143749 fft_block.counter_N[1]
.sym 143752 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I2[0]
.sym 143753 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I2[1]
.sym 143754 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 143755 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 143756 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 143757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 143758 fft_block.w_fft_in[5]
.sym 143762 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 143763 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 143764 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O_SB_LUT4_I1_O[2]
.sym 143765 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O_SB_LUT4_I1_O[3]
.sym 143768 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_I2[0]
.sym 143769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_I2[1]
.sym 143770 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 143771 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 143772 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_I2[0]
.sym 143773 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_I2[1]
.sym 143774 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 143775 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 143776 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O_SB_LUT4_I1_I2[2]
.sym 143777 fft_block.counter_N[2]
.sym 143778 spi_out.addr[0]
.sym 143779 spi_out.addr[2]
.sym 143780 spi_out.addr[3]
.sym 143781 spi_out.addr[1]
.sym 143782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 143783 w_fft_out[18]
.sym 143784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 143785 w_fft_out[42]
.sym 143787 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143788 fft_block.reg_stage.w_input_regs[126]
.sym 143789 fft_block.reg_stage.w_input_regs[62]
.sym 143790 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 143791 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 143792 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[14]
.sym 143793 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 143794 spi_out.addr[0]
.sym 143795 spi_out.addr[1]
.sym 143796 spi_out.addr[3]
.sym 143797 spi_out.addr[2]
.sym 143798 w_fft_out[18]
.sym 143799 w_fft_out[2]
.sym 143800 fft_block.counter_N[1]
.sym 143801 fft_block.counter_N[0]
.sym 143802 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 143803 w_fft_out[10]
.sym 143804 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 143805 w_fft_out[50]
.sym 143806 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[0]
.sym 143807 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[1]
.sym 143808 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[2]
.sym 143809 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[3]
.sym 143810 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 143811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 143812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 143813 fft_block.counter_N[2]
.sym 143816 fft_block.counter_N[1]
.sym 143817 fft_block.counter_N[0]
.sym 143818 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 143826 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 143831 addr_count[1]
.sym 143832 addr_count[2]
.sym 143833 addr_count[0]
.sym 143834 fft_block.sel_in
.sym 143835 addr_count[2]
.sym 143836 addr_count[1]
.sym 143837 addr_count[0]
.sym 143838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 143845 fft_block.reg_stage.w_input_regs[54]
.sym 143846 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[0]
.sym 143847 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[1]
.sym 143848 addr_count[1]
.sym 143849 fft_block.sel_in
.sym 143850 fft_block.w_fft_in[15]
.sym 143854 fft_block.w_fft_in[7]
.sym 143859 addr_count[0]
.sym 143860 addr_count[1]
.sym 143861 addr_count[2]
.sym 143863 w_fft_out[52]
.sym 143864 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 143865 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[2]
.sym 143866 fft_block.w_fft_in[6]
.sym 143874 w_fft_out[36]
.sym 143875 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 143876 fft_block.counter_N[2]
.sym 143877 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 143878 fft_block.w_fft_in[12]
.sym 143882 fft_block.w_fft_in[15]
.sym 143886 fft_block.w_fft_in[5]
.sym 143891 addr_count[2]
.sym 143892 addr_count[0]
.sym 143893 addr_count[1]
.sym 143894 fft_block.w_fft_in[4]
.sym 143898 fft_block.w_fft_in[14]
.sym 143902 fft_block.w_fft_in[7]
.sym 143906 fft_block.w_fft_in[13]
.sym 143910 w_fft_out[47]
.sym 143911 w_fft_out[63]
.sym 143912 fft_block.counter_N[0]
.sym 143913 fft_block.counter_N[1]
.sym 143922 fft_block.counter_N[2]
.sym 143923 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 143924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 143925 fft_block.sel_in
.sym 143933 w_fft_out[36]
.sym 143935 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143936 fft_block.reg_stage.w_input_regs[101]
.sym 143937 fft_block.reg_stage.w_input_regs[37]
.sym 143938 fft_block.w_fft_in[6]
.sym 143943 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143944 fft_block.reg_stage.w_input_regs[103]
.sym 143945 fft_block.reg_stage.w_input_regs[39]
.sym 143947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143948 fft_block.reg_stage.w_input_regs[111]
.sym 143949 fft_block.reg_stage.w_input_regs[47]
.sym 143955 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143956 fft_block.reg_stage.w_input_regs[111]
.sym 143957 fft_block.reg_stage.w_input_regs[47]
.sym 143959 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143960 fft_block.reg_stage.w_input_regs[103]
.sym 143961 fft_block.reg_stage.w_input_regs[39]
.sym 143967 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143968 fft_block.reg_stage.w_input_regs[102]
.sym 143969 fft_block.reg_stage.w_input_regs[38]
.sym 143971 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143972 fft_block.reg_stage.w_input_regs[102]
.sym 143973 fft_block.reg_stage.w_input_regs[38]
.sym 144392 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 144393 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 144418 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 144419 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 144420 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 144421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 144438 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 144439 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 144440 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 144441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 144442 fft_block.reg_stage.w_cms_in[7]
.sym 144446 fft_block.reg_stage.w_cms_in[1]
.sym 144450 fft_block.reg_stage.w_cms_in[0]
.sym 144454 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 144458 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 144462 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 144466 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 144473 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 144474 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[4]
.sym 144482 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 144499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144500 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 144501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 144502 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 144514 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 144518 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 144519 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[2]
.sym 144520 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[2]
.sym 144521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 144522 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 144523 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 144524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 144525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 144527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[6]
.sym 144528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[6]
.sym 144529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_I3[2]
.sym 144532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[3]
.sym 144533 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[3]
.sym 144535 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 144536 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 144537 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 144538 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[5]
.sym 144539 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[5]
.sym 144540 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[4]
.sym 144541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[4]
.sym 144542 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[6]
.sym 144543 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[6]
.sym 144544 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[5]
.sym 144545 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[5]
.sym 144546 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[4]
.sym 144547 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[4]
.sym 144548 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[3]
.sym 144549 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[3]
.sym 144551 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 144556 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 144557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 144560 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 144561 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 144564 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 144565 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 144568 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 144569 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 144572 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 144573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 144576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 144577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 144580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 144581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 144584 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 144585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 144588 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 144589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 144592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 144593 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 144596 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 144597 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 144600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 144601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 144604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 144605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 144606 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 144609 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 144614 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[1]
.sym 144615 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 144616 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 144617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 144618 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 144619 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 144620 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 144621 fft_block.counter_N[2]
.sym 144627 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 144628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 144629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 144630 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 144645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 144646 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 144647 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 144648 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 144649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 144650 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 144651 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 144652 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 144653 fft_block.counter_N[2]
.sym 144654 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 144655 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]
.sym 144656 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 144657 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]
.sym 144658 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 144659 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 144660 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 144661 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 144664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 144665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 144666 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 144667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 144668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 144669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 144671 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 144672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 144673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 144676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 144677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 144680 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 144681 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 144682 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 144683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 144684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 144685 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 144686 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 144687 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 144688 fft_block.sel_in
.sym 144689 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[3]
.sym 144690 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 144691 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 144692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 144693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 144694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 144695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 144696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 144697 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3]
.sym 144698 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 144699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 144700 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 144701 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 144702 fft_block.w_fft_in[12]
.sym 144706 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 144707 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 144708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 144709 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 144710 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 144711 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 144712 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 144713 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 144714 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 144715 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 144716 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 144717 fft_block.counter_N[2]
.sym 144718 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 144719 spi_out.addr[2]
.sym 144720 spi_out.addr[1]
.sym 144721 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 144722 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 144723 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 144724 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 144725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 144726 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 144727 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 144728 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 144729 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 144731 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_I3[0]
.sym 144732 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 144733 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 144736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 144737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3]
.sym 144738 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 144739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 144740 spi_out.addr[3]
.sym 144741 spi_out.addr[2]
.sym 144742 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 144743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 144744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 144745 fft_block.counter_N[2]
.sym 144746 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[0]
.sym 144747 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 144748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 144749 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 144750 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 144751 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 144752 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 144753 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 144755 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 144756 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 144757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 144758 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 144759 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 144760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 144761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 144762 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[0]
.sym 144763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 144764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 144765 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3]
.sym 144766 w_fft_out[17]
.sym 144767 w_fft_out[1]
.sym 144768 fft_block.counter_N[1]
.sym 144769 fft_block.counter_N[0]
.sym 144771 fft_block.counter_N[2]
.sym 144772 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 144773 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 144774 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 144775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 144776 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 144777 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 144778 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 144779 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 144780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[14]
.sym 144781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3]
.sym 144783 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 144784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 144785 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 144786 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 144787 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 144788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 144789 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 144790 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 144791 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 144792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 144793 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 144794 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 144795 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 144796 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 144797 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 144798 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 144799 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 144800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 144801 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 144802 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 144803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 144804 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 144805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 144806 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 144807 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 144808 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[14]
.sym 144809 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 144810 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 144811 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 144812 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I2[2]
.sym 144813 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I2[3]
.sym 144815 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 144816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 144817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 144818 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 144819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 144820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 144821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 144822 w_fft_out[2]
.sym 144823 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 144824 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 144825 w_fft_out[26]
.sym 144826 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 144827 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 144828 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 144829 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 144832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I2[2]
.sym 144833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I2[3]
.sym 144834 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 144835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 144836 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 144837 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 144838 w_fft_out[61]
.sym 144839 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 144840 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[2]
.sym 144841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[3]
.sym 144842 fft_block.w_fft_in[7]
.sym 144846 w_fft_out[45]
.sym 144847 w_fft_out[61]
.sym 144848 fft_block.counter_N[0]
.sym 144849 fft_block.counter_N[1]
.sym 144852 fft_block.counter_N[0]
.sym 144853 fft_block.counter_N[1]
.sym 144854 w_fft_out[37]
.sym 144855 w_fft_out[53]
.sym 144856 fft_block.counter_N[0]
.sym 144857 fft_block.counter_N[1]
.sym 144858 w_fft_out[45]
.sym 144859 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 144860 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 144861 w_fft_out[53]
.sym 144865 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 144866 fft_block.w_fft_in[14]
.sym 144870 fft_block.w_fft_in[6]
.sym 144874 spi_out.addr[3]
.sym 144875 spi_out.addr[0]
.sym 144876 spi_out.addr[2]
.sym 144877 spi_out.addr[1]
.sym 144881 fft_block.reg_stage.w_cps_in[8]
.sym 144882 fft_block.w_fft_in[15]
.sym 144886 w_fft_out[4]
.sym 144887 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 144888 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 144889 w_fft_out[52]
.sym 144890 w_fft_out[28]
.sym 144891 w_fft_out[60]
.sym 144892 fft_block.counter_N[0]
.sym 144893 fft_block.counter_N[1]
.sym 144894 fft_block.w_fft_in[7]
.sym 144898 fft_block.w_fft_in[14]
.sym 144902 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[0]
.sym 144903 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[1]
.sym 144904 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[2]
.sym 144905 fft_block.sel_in
.sym 144906 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 144907 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 144908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 144909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 144910 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 144911 w_fft_out[60]
.sym 144912 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 144913 w_fft_out[44]
.sym 144914 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I0[0]
.sym 144915 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I0[1]
.sym 144916 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I0[2]
.sym 144917 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I0[3]
.sym 144918 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[0]
.sym 144919 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[1]
.sym 144920 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[2]
.sym 144921 fft_block.sel_in
.sym 144922 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 144923 w_fft_out[63]
.sym 144924 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 144925 w_fft_out[55]
.sym 144926 w_fft_out[36]
.sym 144927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 144928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 144929 w_fft_out[28]
.sym 144930 fft_block.w_fft_in[14]
.sym 144934 w_fft_out[15]
.sym 144935 w_fft_out[31]
.sym 144936 fft_block.counter_N[1]
.sym 144937 fft_block.counter_N[0]
.sym 144938 fft_block.w_fft_in[15]
.sym 144942 fft_block.w_fft_in[6]
.sym 144946 fft_block.w_fft_in[7]
.sym 144950 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 144951 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 144952 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 144953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 144955 w_fft_out[38]
.sym 144956 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 144957 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_1_I3[2]
.sym 144958 w_fft_out[54]
.sym 144959 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 144960 fft_block.counter_N[2]
.sym 144961 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 144962 w_fft_out[15]
.sym 144963 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 144964 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 144965 w_fft_out[47]
.sym 144966 w_fft_out[39]
.sym 144967 w_fft_out[55]
.sym 144968 fft_block.counter_N[0]
.sym 144969 fft_block.counter_N[1]
.sym 144981 w_fft_out[46]
.sym 144983 fft_block.counter_N[2]
.sym 144984 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0_SB_LUT4_O_1_I2[1]
.sym 144985 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0_SB_LUT4_O_1_I2[2]
.sym 144994 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 144995 w_fft_out[39]
.sym 144996 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 144997 w_fft_out[31]
.sym 145418 fft_block.reg_stage.w_cms_reg[18]
.sym 145459 fft_block.reg_stage.w_cms_reg[18]
.sym 145460 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 145461 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 145471 fft_block.reg_stage.w_cms_reg[18]
.sym 145472 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 145473 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 145475 fft_block.reg_stage.w_cms_reg[19]
.sym 145476 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 145477 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 145483 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 145485 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 145487 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145488 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 145489 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 145491 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145492 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 145493 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 145499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145500 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 145501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 145507 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145508 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 145509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 145514 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 145521 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 145525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 145534 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 145535 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 145536 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 145537 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 145546 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 145547 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 145548 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 145549 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3]
.sym 145551 fft_block.reg_stage.w_cms_reg[28]
.sym 145552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 145553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 145555 fft_block.reg_stage.w_cms_reg[27]
.sym 145556 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 145557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 145563 fft_block.reg_stage.w_cms_reg[28]
.sym 145564 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 145565 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 145566 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 145567 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 145568 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 145569 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 145575 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 145580 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 145581 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 145584 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 145585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 145588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 145589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 145592 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 145593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 145596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 145597 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 145600 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 145601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 145602 fft_block.reg_stage.w_input_regs[79]
.sym 145605 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 145609 fft_block.reg_stage.w_input_regs[74]
.sym 145610 fft_block.w_fft_in[8]
.sym 145617 fft_block.reg_stage.w_input_regs[77]
.sym 145625 fft_block.reg_stage.w_input_regs[75]
.sym 145629 fft_block.reg_stage.w_c_in[7]
.sym 145633 fft_block.reg_stage.w_input_regs[72]
.sym 145637 fft_block.reg_stage.w_input_regs[73]
.sym 145638 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 145639 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 145640 fft_block.counter_N[2]
.sym 145641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 145642 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 145643 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 145644 fft_block.counter_N[1]
.sym 145645 fft_block.counter_N[0]
.sym 145647 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 145648 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 145649 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 145650 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 145651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 145652 fft_block.counter_N[1]
.sym 145653 fft_block.counter_N[0]
.sym 145654 fft_block.w_fft_in[1]
.sym 145659 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 145660 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 145661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 145662 fft_block.w_fft_in[10]
.sym 145666 fft_block.w_fft_in[9]
.sym 145673 fft_block.reg_stage.w_input_regs[76]
.sym 145675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145676 fft_block.reg_stage.w_input_regs[75]
.sym 145677 fft_block.reg_stage.w_input_regs[11]
.sym 145678 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 145679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 145680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[2]
.sym 145681 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[3]
.sym 145682 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3]
.sym 145683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 145684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 145685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 145686 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 145687 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I0[3]
.sym 145688 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 145689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 145691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145692 fft_block.reg_stage.w_input_regs[66]
.sym 145693 fft_block.reg_stage.w_input_regs[2]
.sym 145695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 145696 fft_block.reg_stage.w_input_regs[65]
.sym 145697 fft_block.reg_stage.w_input_regs[1]
.sym 145700 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 145701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 145703 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I0[3]
.sym 145705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_I0_O[2]
.sym 145706 fft_block.counter_N[2]
.sym 145707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 145708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 145709 fft_block.sel_in
.sym 145710 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 145711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 145712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 145713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 145714 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 145715 w_fft_out[9]
.sym 145716 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 145717 w_fft_out[1]
.sym 145718 w_fft_out[9]
.sym 145719 w_fft_out[25]
.sym 145720 fft_block.counter_N[1]
.sym 145721 fft_block.counter_N[0]
.sym 145725 fft_block.reg_stage.w_input_regs[78]
.sym 145727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.sym 145728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[1]
.sym 145729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[2]
.sym 145730 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[1]
.sym 145731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 145732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 145733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 145734 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 145735 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[0]
.sym 145736 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[2]
.sym 145737 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[3]
.sym 145738 w_fft_out[40]
.sym 145739 w_fft_out[56]
.sym 145740 fft_block.counter_N[0]
.sym 145741 fft_block.counter_N[1]
.sym 145742 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 145743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 145745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 145746 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[0]
.sym 145747 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[1]
.sym 145748 fft_block.sel_in
.sym 145749 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[3]
.sym 145750 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 145751 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 145752 fft_block.counter_N[2]
.sym 145753 fft_block.sel_in
.sym 145754 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[0]
.sym 145755 fft_block.counter_N[2]
.sym 145756 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[2]
.sym 145757 fft_block.sel_in
.sym 145759 w_fft_out[51]
.sym 145760 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 145761 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_I3[2]
.sym 145762 w_fft_out[8]
.sym 145763 w_fft_out[24]
.sym 145764 fft_block.counter_N[1]
.sym 145765 fft_block.counter_N[0]
.sym 145766 w_fft_out[0]
.sym 145767 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 145768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 145769 w_fft_out[32]
.sym 145770 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 145771 w_fft_out[8]
.sym 145772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 145773 w_fft_out[40]
.sym 145774 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 145775 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145776 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 145777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 145778 w_fft_out[16]
.sym 145779 w_fft_out[0]
.sym 145780 fft_block.counter_N[1]
.sym 145781 fft_block.counter_N[0]
.sym 145782 w_fft_out[48]
.sym 145783 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 145784 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 145785 w_fft_out[24]
.sym 145786 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 145787 w_fft_out[16]
.sym 145788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 145789 w_fft_out[56]
.sym 145790 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 145791 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[1]
.sym 145792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[2]
.sym 145793 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 145794 w_fft_out[17]
.sym 145795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 145796 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 145797 w_fft_out[25]
.sym 145798 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 145799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145800 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 145801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 145802 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 145803 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145804 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 145805 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 145807 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[0]
.sym 145808 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]
.sym 145809 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[2]
.sym 145810 w_fft_out[43]
.sym 145811 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 145812 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 145813 w_fft_out[27]
.sym 145814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 145815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 145816 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 145817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]
.sym 145818 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 145819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 145820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[14]
.sym 145821 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 145823 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 145824 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 145825 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 145826 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 145827 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145828 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 145829 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 145830 fft_block.w_fft_in[13]
.sym 145834 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[3]
.sym 145835 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145836 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 145837 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 145838 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[0]
.sym 145839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 145840 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 145841 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 145842 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[0]
.sym 145843 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 145844 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 145845 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 145846 w_fft_out[35]
.sym 145847 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 145848 fft_block.counter_N[2]
.sym 145849 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 145850 spi_out.addr[1]
.sym 145851 spi_out.addr[2]
.sym 145852 spi_out.addr[0]
.sym 145853 spi_out.addr[3]
.sym 145854 w_fft_out[13]
.sym 145855 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 145856 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 145857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 145858 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 145859 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 145860 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 145861 fft_block.counter_N[2]
.sym 145863 fft_block.counter_N[2]
.sym 145864 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 145865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 145867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145868 fft_block.reg_stage.w_input_regs[71]
.sym 145869 fft_block.reg_stage.w_input_regs[7]
.sym 145870 w_fft_out[21]
.sym 145871 w_fft_out[5]
.sym 145872 fft_block.counter_N[1]
.sym 145873 fft_block.counter_N[0]
.sym 145875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145876 fft_block.reg_stage.w_input_regs[71]
.sym 145877 fft_block.reg_stage.w_input_regs[7]
.sym 145878 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 145879 w_fft_out[21]
.sym 145880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 145881 w_fft_out[5]
.sym 145883 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145884 fft_block.reg_stage.w_input_regs[79]
.sym 145885 fft_block.reg_stage.w_input_regs[15]
.sym 145887 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145888 fft_block.reg_stage.w_input_regs[79]
.sym 145889 fft_block.reg_stage.w_input_regs[15]
.sym 145890 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 145891 w_fft_out[37]
.sym 145892 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 145893 w_fft_out[29]
.sym 145895 fft_block.reg_stage.w_index_out[0]
.sym 145896 fft_block.reg_stage.w_index_out[2]
.sym 145897 fft_block.reg_stage.w_index_out[1]
.sym 145898 w_fft_out[12]
.sym 145899 w_fft_out[44]
.sym 145900 fft_block.counter_N[0]
.sym 145901 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 145902 fft_block.w_fft_in[7]
.sym 145906 fft_block.w_fft_in[6]
.sym 145910 fft_block.w_fft_in[5]
.sym 145914 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 145915 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 145916 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 145917 fft_block.sel_in
.sym 145918 fft_block.w_fft_in[15]
.sym 145922 fft_block.w_fft_in[14]
.sym 145926 w_fft_out[14]
.sym 145927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 145928 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 145929 w_fft_out[54]
.sym 145930 fft_block.w_fft_in[6]
.sym 145934 fft_block.w_fft_in[15]
.sym 145938 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 145939 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 145940 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 145941 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 145942 spi_out.addr[3]
.sym 145943 spi_out.addr[2]
.sym 145944 spi_out.addr[0]
.sym 145945 spi_out.addr[1]
.sym 145946 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 145947 w_fft_out[62]
.sym 145948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 145949 w_fft_out[6]
.sym 145951 w_fft_out[62]
.sym 145952 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 145953 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 145954 fft_block.w_fft_in[7]
.sym 145958 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 145959 w_fft_out[22]
.sym 145960 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 145961 w_fft_out[46]
.sym 145962 fft_block.w_fft_in[15]
.sym 145966 w_fft_out[22]
.sym 145967 w_fft_out[6]
.sym 145968 fft_block.counter_N[1]
.sym 145969 fft_block.counter_N[0]
.sym 145970 w_fft_out[46]
.sym 145971 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 145972 fft_block.counter_N[2]
.sym 145973 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 145974 w_fft_out[30]
.sym 145975 w_fft_out[14]
.sym 145976 fft_block.counter_N[1]
.sym 145977 fft_block.counter_N[0]
.sym 145978 fft_block.w_fft_in[6]
.sym 145982 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 145983 w_fft_out[38]
.sym 145984 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 145985 w_fft_out[30]
.sym 145986 spi_out.addr[3]
.sym 145987 spi_out.addr[1]
.sym 145988 spi_out.addr[0]
.sym 145989 spi_out.addr[2]
.sym 145995 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145996 fft_block.reg_stage.w_input_regs[95]
.sym 145997 fft_block.reg_stage.w_input_regs[31]
.sym 145998 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 145999 w_fft_out[23]
.sym 146000 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 146001 w_fft_out[7]
.sym 146002 spi_out.addr[3]
.sym 146003 spi_out.addr[2]
.sym 146004 spi_out.addr[0]
.sym 146005 spi_out.addr[1]
.sym 146006 w_fft_out[23]
.sym 146007 w_fft_out[7]
.sym 146008 fft_block.counter_N[1]
.sym 146009 fft_block.counter_N[0]
.sym 146019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146020 fft_block.reg_stage.w_input_regs[95]
.sym 146021 fft_block.reg_stage.w_input_regs[31]
.sym 146439 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 146444 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 146445 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 146448 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 146449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 146452 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 146453 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 146456 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 146457 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 146459 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 146460 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 146461 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 146463 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 146464 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 146465 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 146469 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 146471 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 146476 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 146477 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 146480 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 146481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 146484 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 146485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 146488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 146489 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 146492 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 146493 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 146496 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 146497 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 146500 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 146501 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 146504 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 146505 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 146508 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 146509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 146512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 146513 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 146516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 146517 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 146520 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 146521 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 146524 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 146525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 146526 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 146529 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 146533 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 146534 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_I0[0]
.sym 146535 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 146536 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 146537 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 146538 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 146539 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 146540 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 146541 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 146545 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 146549 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 146550 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 146551 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 146552 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 146553 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 146554 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 146558 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 146559 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 146560 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 146561 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 146562 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 146563 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 146564 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[2]
.sym 146565 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 146567 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 146568 fft_block.reg_stage.w_input_regs[12]
.sym 146569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 146571 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146572 fft_block.reg_stage.w_input_regs[11]
.sym 146573 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 146575 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 146576 fft_block.reg_stage.w_input_regs[14]
.sym 146577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 146579 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146580 fft_block.reg_stage.w_input_regs[13]
.sym 146581 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 146583 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146584 fft_block.reg_stage.w_input_regs[13]
.sym 146585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 146586 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 146593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 146595 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146596 fft_block.reg_stage.w_input_regs[11]
.sym 146597 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 146599 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 146600 fft_block.reg_stage.w_input_regs[10]
.sym 146601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 146611 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 146612 fft_block.reg_stage.w_input_regs[10]
.sym 146613 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 146614 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 146620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 146621 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 146632 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 146633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 146634 fft_block.reg_stage.w_input_regs[72]
.sym 146635 fft_block.reg_stage.w_input_regs[8]
.sym 146636 fft_block.reg_stage.w_input_regs[73]
.sym 146637 fft_block.reg_stage.w_input_regs[9]
.sym 146641 fft_block.reg_stage.w_input_regs[65]
.sym 146642 fft_block.reg_stage.w_input_regs[73]
.sym 146643 fft_block.reg_stage.w_input_regs[9]
.sym 146644 fft_block.reg_stage.w_input_regs[72]
.sym 146645 fft_block.reg_stage.w_input_regs[8]
.sym 146649 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 146650 fft_block.reg_stage.w_input_regs[9]
.sym 146651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 146652 fft_block.reg_stage.w_input_regs[8]
.sym 146653 fft_block.reg_stage.w_input_regs[72]
.sym 146654 fft_block.reg_stage.w_input_regs[72]
.sym 146655 fft_block.reg_stage.w_input_regs[8]
.sym 146656 fft_block.reg_stage.w_input_regs[9]
.sym 146657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 146659 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146660 fft_block.reg_stage.w_input_regs[74]
.sym 146661 fft_block.reg_stage.w_input_regs[10]
.sym 146663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146664 fft_block.reg_stage.w_input_regs[74]
.sym 146665 fft_block.reg_stage.w_input_regs[10]
.sym 146669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 146670 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146671 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 146672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 146673 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 146674 fft_block.w_fft_in[8]
.sym 146678 fft_block.w_fft_in[10]
.sym 146685 fft_block.reg_stage.w_input_regs[69]
.sym 146689 fft_block.reg_stage.w_input_regs[70]
.sym 146690 fft_block.w_fft_in[9]
.sym 146694 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 146696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 146697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I0[3]
.sym 146698 fft_block.w_fft_in[0]
.sym 146703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146704 fft_block.reg_stage.w_input_regs[75]
.sym 146705 fft_block.reg_stage.w_input_regs[11]
.sym 146706 fft_block.w_fft_in[2]
.sym 146711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 146712 fft_block.reg_stage.w_input_regs[65]
.sym 146713 fft_block.reg_stage.w_input_regs[1]
.sym 146715 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 146717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 146720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 146721 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[1]
.sym 146722 fft_block.w_fft_in[1]
.sym 146727 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 146728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 146729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 146730 fft_block.w_fft_in[12]
.sym 146734 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 146735 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 146736 fft_block.counter_N[1]
.sym 146737 fft_block.counter_N[0]
.sym 146739 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 146740 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 146741 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 146744 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 146745 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 146746 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 146747 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 146748 fft_block.counter_N[1]
.sym 146749 fft_block.counter_N[0]
.sym 146750 fft_block.w_fft_in[11]
.sym 146757 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 146760 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[0]
.sym 146761 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[1]
.sym 146762 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 146763 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 146764 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 146765 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 146766 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 146767 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 146768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 146769 fft_block.counter_N[2]
.sym 146770 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[0]
.sym 146771 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[1]
.sym 146772 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[2]
.sym 146773 fft_block.sel_in
.sym 146774 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 146775 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 146776 fft_block.counter_N[1]
.sym 146777 fft_block.counter_N[0]
.sym 146778 fft_block.w_fft_in[11]
.sym 146784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 146785 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I0[3]
.sym 146786 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146787 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 146788 fft_block.counter_N[2]
.sym 146789 fft_block.counter_N[1]
.sym 146790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 146791 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 146792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 146793 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 146795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146796 fft_block.reg_stage.w_input_regs[76]
.sym 146797 fft_block.reg_stage.w_input_regs[12]
.sym 146798 w_fft_out[27]
.sym 146799 w_fft_out[11]
.sym 146800 fft_block.counter_N[2]
.sym 146801 fft_block.counter_N[0]
.sym 146803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 146804 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 146805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 146806 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 146807 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 146808 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 146809 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I0[3]
.sym 146811 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146812 fft_block.reg_stage.w_input_regs[76]
.sym 146813 fft_block.reg_stage.w_input_regs[12]
.sym 146814 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 146815 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 146816 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 146817 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 146818 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 146819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 146820 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 146821 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1]
.sym 146822 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 146823 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 146824 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 146825 fft_block.counter_N[2]
.sym 146826 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 146827 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 146828 fft_block.counter_N[2]
.sym 146829 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 146830 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 146831 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 146832 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 146833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 146835 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 146836 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 146837 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 146838 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146839 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[1]
.sym 146840 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 146841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 146842 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 146843 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 146844 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 146845 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 146846 fft_block.w_fft_in[13]
.sym 146850 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[1]
.sym 146851 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 146852 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 146853 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 146854 fft_block.w_fft_in[5]
.sym 146858 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 146859 w_fft_out[19]
.sym 146860 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 146861 w_fft_out[35]
.sym 146862 fft_block.counter_N[2]
.sym 146863 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 146864 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 146865 fft_block.sel_in
.sym 146866 w_fft_out[13]
.sym 146867 w_fft_out[29]
.sym 146868 fft_block.counter_N[1]
.sym 146869 fft_block.counter_N[0]
.sym 146870 w_fft_out[3]
.sym 146871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 146872 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 146873 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 146874 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146875 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 146876 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 146877 fft_block.counter_N[2]
.sym 146878 w_fft_out[19]
.sym 146879 w_fft_out[3]
.sym 146880 fft_block.counter_N[1]
.sym 146881 fft_block.counter_N[0]
.sym 146884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 146885 w_fft_out[11]
.sym 146887 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146888 fft_block.reg_stage.w_input_regs[70]
.sym 146889 fft_block.reg_stage.w_input_regs[6]
.sym 146891 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146892 fft_block.reg_stage.w_input_regs[70]
.sym 146893 fft_block.reg_stage.w_input_regs[6]
.sym 146895 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146896 fft_block.reg_stage.w_input_regs[69]
.sym 146897 fft_block.reg_stage.w_input_regs[5]
.sym 146898 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 146899 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 146900 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 146901 fft_block.sel_in
.sym 146903 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146904 fft_block.reg_stage.w_input_regs[69]
.sym 146905 fft_block.reg_stage.w_input_regs[5]
.sym 146907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146908 fft_block.reg_stage.w_input_regs[91]
.sym 146909 fft_block.reg_stage.w_input_regs[27]
.sym 146910 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146911 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 146912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 146913 fft_block.counter_N[2]
.sym 146915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146916 fft_block.reg_stage.w_input_regs[92]
.sym 146917 fft_block.reg_stage.w_input_regs[28]
.sym 146918 w_fft_out[20]
.sym 146919 w_fft_out[4]
.sym 146920 fft_block.counter_N[1]
.sym 146921 fft_block.counter_N[0]
.sym 146922 fft_block.w_fft_in[14]
.sym 146926 fft_block.w_fft_in[5]
.sym 146930 fft_block.w_fft_in[12]
.sym 146935 fft_block.reg_stage.w_index_out[0]
.sym 146936 fft_block.reg_stage.w_index_out[1]
.sym 146937 fft_block.reg_stage.w_index_out[2]
.sym 146939 fft_block.reg_stage.w_index_out[2]
.sym 146940 fft_block.reg_stage.w_index_out[1]
.sym 146941 fft_block.reg_stage.w_index_out[0]
.sym 146943 fft_block.reg_stage.w_index_out[1]
.sym 146944 fft_block.reg_stage.w_index_out[2]
.sym 146945 fft_block.reg_stage.w_index_out[0]
.sym 146947 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146948 fft_block.reg_stage.w_input_regs[91]
.sym 146949 fft_block.reg_stage.w_input_regs[27]
.sym 146950 fft_block.w_fft_in[15]
.sym 146954 fft_block.w_fft_in[14]
.sym 146958 fft_block.w_fft_in[11]
.sym 146965 fft_block.reg_stage.w_input_regs[92]
.sym 146966 fft_block.w_fft_in[12]
.sym 146970 w_fft_out[20]
.sym 146971 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 146972 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 146973 w_fft_out[12]
.sym 146977 fft_block.reg_stage.w_input_regs[91]
.sym 146979 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146980 fft_block.reg_stage.w_input_regs[92]
.sym 146981 fft_block.reg_stage.w_input_regs[28]
.sym 146982 fft_block.w_fft_in[6]
.sym 146986 fft_block.w_fft_in[13]
.sym 146991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146992 fft_block.reg_stage.w_input_regs[94]
.sym 146993 fft_block.reg_stage.w_input_regs[30]
.sym 146997 fft_block.reg_stage.w_input_regs[86]
.sym 146998 fft_block.w_fft_in[5]
.sym 147002 spi_out.addr[3]
.sym 147003 spi_out.addr[2]
.sym 147004 spi_out.addr[1]
.sym 147005 spi_out.addr[0]
.sym 147006 fft_block.w_fft_in[7]
.sym 147014 spi_out.addr[3]
.sym 147015 spi_out.addr[2]
.sym 147016 spi_out.addr[0]
.sym 147017 spi_out.addr[1]
.sym 147018 spi_out.addr[3]
.sym 147019 spi_out.addr[0]
.sym 147020 spi_out.addr[1]
.sym 147021 spi_out.addr[2]
.sym 147023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147024 fft_block.reg_stage.w_input_regs[87]
.sym 147025 fft_block.reg_stage.w_input_regs[23]
.sym 147027 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147028 fft_block.reg_stage.w_input_regs[86]
.sym 147029 fft_block.reg_stage.w_input_regs[22]
.sym 147030 spi_out.addr[3]
.sym 147031 spi_out.addr[2]
.sym 147032 spi_out.addr[0]
.sym 147033 spi_out.addr[1]
.sym 147035 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147036 fft_block.reg_stage.w_input_regs[87]
.sym 147037 fft_block.reg_stage.w_input_regs[23]
.sym 147039 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147040 fft_block.reg_stage.w_input_regs[86]
.sym 147041 fft_block.reg_stage.w_input_regs[22]
.sym 147494 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 147495 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[2]
.sym 147496 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[2]
.sym 147497 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 147498 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 147499 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 147500 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 147501 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 147504 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[3]
.sym 147505 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[3]
.sym 147507 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[6]
.sym 147508 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[6]
.sym 147509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_I3[2]
.sym 147510 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[4]
.sym 147511 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[4]
.sym 147512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[3]
.sym 147513 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[3]
.sym 147514 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[1]
.sym 147515 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[1]
.sym 147516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[0]
.sym 147517 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[0]
.sym 147518 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[5]
.sym 147519 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[5]
.sym 147520 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[4]
.sym 147521 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[4]
.sym 147522 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[6]
.sym 147523 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[6]
.sym 147524 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[5]
.sym 147525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[5]
.sym 147529 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[1]
.sym 147533 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[0]
.sym 147535 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 147536 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 147537 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 147539 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 147540 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 147541 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 147545 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[2]
.sym 147546 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 147553 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[3]
.sym 147554 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 147558 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 147565 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 147566 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 147573 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 147574 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 147578 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 147585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 147586 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 147593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 147595 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147596 fft_block.reg_stage.w_input_regs[14]
.sym 147597 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 147599 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 147600 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 147601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 147603 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 147604 fft_block.reg_stage.w_input_regs[15]
.sym 147605 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 147607 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147608 fft_block.reg_stage.w_input_regs[12]
.sym 147609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 147611 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 147612 fft_block.reg_stage.w_input_regs[15]
.sym 147613 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 147616 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 147617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 147620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 147621 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 147625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 147627 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 147628 fft_block.reg_stage.w_input_regs[5]
.sym 147629 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 147632 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 147633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 147635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 147636 fft_block.reg_stage.w_input_regs[6]
.sym 147637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 147639 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 147640 fft_block.reg_stage.w_input_regs[6]
.sym 147641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 147643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 147644 fft_block.reg_stage.w_input_regs[5]
.sym 147645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 147647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 147648 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 147649 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 147651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 147652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 147653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 147655 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 147661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 147665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 147668 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 147669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 147672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 147673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 147676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 147677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 147680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 147681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 147682 fft_block.reg_stage.w_input_regs[71]
.sym 147685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 147686 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 147691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 147692 fft_block.reg_stage.w_input_regs[2]
.sym 147693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 147695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 147696 fft_block.reg_stage.w_input_regs[2]
.sym 147697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 147699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147700 fft_block.reg_stage.w_input_regs[1]
.sym 147701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 147702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 147707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147708 fft_block.reg_stage.w_input_regs[1]
.sym 147709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 147713 fft_block.reg_stage.w_input_regs[64]
.sym 147717 fft_block.reg_stage.w_input_regs[68]
.sym 147720 fft_block.reg_stage.w_input_regs[64]
.sym 147721 fft_block.reg_stage.w_input_regs[0]
.sym 147723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147724 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 147725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 147727 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147728 fft_block.reg_stage.w_input_regs[66]
.sym 147729 fft_block.reg_stage.w_input_regs[2]
.sym 147730 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 147735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 147736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 147737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147744 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 147745 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 147748 fft_block.counter_N[0]
.sym 147749 fft_block.counter_N[1]
.sym 147750 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 147754 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 147762 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[14]
.sym 147766 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 147767 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[9]
.sym 147768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 147769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 147770 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 147775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 147776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 147777 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 147778 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 147779 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 147780 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 147781 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[9]
.sym 147782 fft_block.w_fft_in[4]
.sym 147788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[11]
.sym 147789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 147790 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 147791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 147792 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 147793 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 147794 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 147795 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 147796 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 147797 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 147798 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 147799 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 147800 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 147801 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 147804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[11]
.sym 147805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 147807 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 147808 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 147809 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 147811 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 147812 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 147813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 147814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 147815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[14]
.sym 147816 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[14]
.sym 147817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I0[3]
.sym 147818 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 147819 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[14]
.sym 147820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[14]
.sym 147821 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 147822 fft_block.w_fft_in[13]
.sym 147826 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 147827 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 147828 fft_block.counter_N[1]
.sym 147829 fft_block.counter_N[0]
.sym 147832 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147833 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1[1]
.sym 147834 spi_out.addr[2]
.sym 147835 spi_out.addr[1]
.sym 147836 spi_out.addr[0]
.sym 147837 spi_out.addr[3]
.sym 147838 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 147839 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 147840 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 147841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 147844 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 147845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 147846 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 147847 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 147848 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 147849 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 147851 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147852 fft_block.reg_stage.w_input_regs[77]
.sym 147853 fft_block.reg_stage.w_input_regs[13]
.sym 147856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 147857 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I0[3]
.sym 147858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 147859 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 147860 fft_block.counter_N[1]
.sym 147861 fft_block.counter_N[0]
.sym 147863 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147864 fft_block.reg_stage.w_input_regs[77]
.sym 147865 fft_block.reg_stage.w_input_regs[13]
.sym 147867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147868 fft_block.reg_stage.w_input_regs[67]
.sym 147869 fft_block.reg_stage.w_input_regs[3]
.sym 147870 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 147871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 147872 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 147873 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 147875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147876 fft_block.reg_stage.w_input_regs[67]
.sym 147877 fft_block.reg_stage.w_input_regs[3]
.sym 147878 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 147879 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 147880 fft_block.counter_N[0]
.sym 147881 fft_block.counter_N[1]
.sym 147883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147884 fft_block.reg_stage.w_input_regs[90]
.sym 147885 fft_block.reg_stage.w_input_regs[26]
.sym 147887 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147888 fft_block.reg_stage.w_input_regs[78]
.sym 147889 fft_block.reg_stage.w_input_regs[14]
.sym 147891 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147892 fft_block.reg_stage.w_input_regs[68]
.sym 147893 fft_block.reg_stage.w_input_regs[4]
.sym 147895 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147896 fft_block.reg_stage.w_input_regs[68]
.sym 147897 fft_block.reg_stage.w_input_regs[4]
.sym 147899 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 147900 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147901 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_I3[2]
.sym 147903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 147904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 147905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 147907 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147908 fft_block.reg_stage.w_input_regs[78]
.sym 147909 fft_block.reg_stage.w_input_regs[14]
.sym 147910 fft_block.reg_stage.w_input_regs[89]
.sym 147911 fft_block.reg_stage.w_input_regs[25]
.sym 147912 fft_block.reg_stage.w_input_regs[88]
.sym 147913 fft_block.reg_stage.w_input_regs[24]
.sym 147918 fft_block.w_fft_in[10]
.sym 147926 fft_block.w_fft_in[9]
.sym 147935 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147936 fft_block.reg_stage.w_input_regs[90]
.sym 147937 fft_block.reg_stage.w_input_regs[26]
.sym 147938 fft_block.w_fft_in[8]
.sym 147945 fft_block.reg_stage.w_input_regs[89]
.sym 147946 fft_block.w_fft_in[11]
.sym 147950 fft_block.w_fft_in[10]
.sym 147954 fft_block.w_fft_in[9]
.sym 147958 fft_block.w_fft_in[13]
.sym 147962 fft_block.w_fft_in[8]
.sym 147969 fft_block.reg_stage.w_input_regs[90]
.sym 147973 fft_block.reg_stage.w_input_regs[88]
.sym 147975 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147980 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 147981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147984 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 147985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 147988 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 147989 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 147992 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 147993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 147996 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 147997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 148000 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 148001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 148002 fft_block.reg_stage.w_input_regs[95]
.sym 148005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 148009 fft_block.reg_stage.w_input_regs[94]
.sym 148013 fft_block.reg_stage.w_input_regs[93]
.sym 148015 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148016 fft_block.reg_stage.w_input_regs[93]
.sym 148017 fft_block.reg_stage.w_input_regs[29]
.sym 148019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148020 fft_block.reg_stage.w_input_regs[85]
.sym 148021 fft_block.reg_stage.w_input_regs[21]
.sym 148023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148024 fft_block.reg_stage.w_input_regs[94]
.sym 148025 fft_block.reg_stage.w_input_regs[30]
.sym 148027 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148028 fft_block.reg_stage.w_input_regs[93]
.sym 148029 fft_block.reg_stage.w_input_regs[29]
.sym 148031 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148032 fft_block.reg_stage.w_input_regs[85]
.sym 148033 fft_block.reg_stage.w_input_regs[21]
.sym 148037 fft_block.reg_stage.w_input_regs[85]
.sym 148038 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 148046 spi_out.addr[3]
.sym 148047 spi_out.addr[2]
.sym 148048 spi_out.addr[0]
.sym 148049 spi_out.addr[1]
.sym 148521 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[4]
.sym 148522 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 148526 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 148530 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 148534 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 148538 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 148542 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 148546 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 148550 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 148554 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 148561 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[6]
.sym 148562 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 148566 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 148582 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 148583 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 148584 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[2]
.sym 148585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 148586 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 148590 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 148591 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 148592 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 148593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 148594 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 148595 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 148596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 148597 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 148598 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 148599 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 148600 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 148601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 148602 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 148603 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 148604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 148605 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 148606 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 148610 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 148615 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 148620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 148621 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 148624 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 148625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 148628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 148629 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 148632 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 148633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 148636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 148637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 148640 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 148641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 148644 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 148645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 148646 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 148647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 148648 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 148649 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 148651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 148652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 148653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 148654 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 148655 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 148656 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 148657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 148659 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 148660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 148661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 148663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 148664 fft_block.reg_stage.w_input_regs[7]
.sym 148665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 148667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 148668 fft_block.reg_stage.w_input_regs[7]
.sym 148669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 148670 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 148671 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 148672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 148673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 148674 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 148675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 148676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 148677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 148678 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 148679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 148680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 148681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 148683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 148684 fft_block.reg_stage.w_input_regs[4]
.sym 148685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 148688 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 148689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 148690 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 148691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 148692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 148693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 148695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 148696 fft_block.reg_stage.w_input_regs[4]
.sym 148697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 148699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 148700 fft_block.reg_stage.w_input_regs[3]
.sym 148701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 148704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 148705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 148707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 148708 fft_block.reg_stage.w_input_regs[3]
.sym 148709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 148710 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 148714 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 148721 fft_block.reg_stage.w_input_regs[66]
.sym 148725 fft_block.reg_stage.w_input_regs[67]
.sym 148729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 148733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 148734 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 148738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 148752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 148753 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[14]
.sym 148754 fft_block.w_fft_in[0]
.sym 148758 fft_block.w_fft_in[2]
.sym 148770 fft_block.w_fft_in[3]
.sym 148774 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 148786 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 148787 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 148788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 148789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 148792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 148793 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 148795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 148796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 148797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 148798 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 148803 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 148804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 148805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 148806 fft_block.w_fft_in[3]
.sym 148814 fft_block.w_fft_in[4]
.sym 148818 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 148819 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 148820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 148821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 148822 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 148823 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 148824 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 148825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 148828 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 148829 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 148835 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[0]
.sym 148836 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[11]
.sym 148837 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 148839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 148840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 148841 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 148842 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 148843 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 148844 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[13]
.sym 148845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 148847 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 148848 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 148849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 148851 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 148852 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 148853 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 148855 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 148856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 148857 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[13]
.sym 148858 spi_out.addr[2]
.sym 148859 spi_out.addr[3]
.sym 148860 spi_out.addr[0]
.sym 148861 spi_out.addr[1]
.sym 148863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O_SB_LUT4_I0_O[0]
.sym 148864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O_SB_LUT4_I0_O[1]
.sym 148865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O_SB_LUT4_I0_O[2]
.sym 148866 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 148867 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 148868 spi_out.addr[0]
.sym 148869 spi_out.addr[1]
.sym 148870 spi_out.addr[2]
.sym 148871 spi_out.addr[0]
.sym 148872 spi_out.addr[1]
.sym 148873 spi_out.addr[3]
.sym 148874 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 148875 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 148876 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 148877 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 148879 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 148880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 148881 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 148882 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 148883 spi_out.addr[0]
.sym 148884 spi_out.addr[2]
.sym 148885 spi_out.addr[3]
.sym 148887 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 148888 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 148889 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 148891 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 148892 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 148893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 148894 spi_out.addr[2]
.sym 148895 spi_out.addr[0]
.sym 148896 spi_out.addr[3]
.sym 148897 spi_out.addr[1]
.sym 148901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 148902 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 148903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 148904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 148905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 148907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 148908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 148909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 148910 fft_block.reg_stage.w_input_regs[88]
.sym 148911 fft_block.reg_stage.w_input_regs[24]
.sym 148912 fft_block.reg_stage.w_input_regs[89]
.sym 148913 fft_block.reg_stage.w_input_regs[25]
.sym 148918 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 148919 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 148920 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 148921 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 148954 fft_block.w_fft_in[1]
.sym 148958 fft_block.w_fft_in[4]
.sym 148966 fft_block.reg_stage.w_input_regs[25]
.sym 148967 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 148968 fft_block.reg_stage.w_input_regs[24]
.sym 148969 fft_block.reg_stage.w_input_regs[88]
.sym 148971 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148972 fft_block.reg_stage.w_input_regs[27]
.sym 148973 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 148975 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 148976 fft_block.reg_stage.w_input_regs[26]
.sym 148977 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 148979 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 148980 fft_block.reg_stage.w_input_regs[28]
.sym 148981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 148983 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 148984 fft_block.reg_stage.w_input_regs[26]
.sym 148985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 148986 fft_block.reg_stage.w_input_regs[88]
.sym 148987 fft_block.reg_stage.w_input_regs[24]
.sym 148988 fft_block.reg_stage.w_input_regs[25]
.sym 148989 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 148991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148992 fft_block.reg_stage.w_input_regs[27]
.sym 148993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 148994 fft_block.w_fft_in[0]
.sym 148999 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149000 fft_block.reg_stage.w_input_regs[83]
.sym 149001 fft_block.reg_stage.w_input_regs[19]
.sym 149003 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 149004 fft_block.reg_stage.w_input_regs[81]
.sym 149005 fft_block.reg_stage.w_input_regs[17]
.sym 149008 fft_block.reg_stage.w_input_regs[80]
.sym 149009 fft_block.reg_stage.w_input_regs[16]
.sym 149011 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149012 fft_block.reg_stage.w_input_regs[83]
.sym 149013 fft_block.reg_stage.w_input_regs[19]
.sym 149015 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149016 fft_block.reg_stage.w_input_regs[82]
.sym 149017 fft_block.reg_stage.w_input_regs[18]
.sym 149019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149020 fft_block.reg_stage.w_input_regs[82]
.sym 149021 fft_block.reg_stage.w_input_regs[18]
.sym 149023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 149024 fft_block.reg_stage.w_input_regs[81]
.sym 149025 fft_block.reg_stage.w_input_regs[17]
.sym 149027 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149028 fft_block.reg_stage.w_input_regs[84]
.sym 149029 fft_block.reg_stage.w_input_regs[20]
.sym 149030 fft_block.w_fft_in[2]
.sym 149037 fft_block.reg_stage.w_input_regs[83]
.sym 149038 fft_block.w_fft_in[1]
.sym 149043 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149044 fft_block.reg_stage.w_input_regs[84]
.sym 149045 fft_block.reg_stage.w_input_regs[20]
.sym 149049 fft_block.reg_stage.w_input_regs[84]
.sym 149050 fft_block.w_fft_in[4]
.sym 149054 fft_block.w_fft_in[3]
.sym 149058 fft_block.w_fft_in[0]
.sym 149063 spi_out.addr[0]
.sym 149068 spi_out.addr[1]
.sym 149072 spi_out.addr[2]
.sym 149073 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 149076 spi_out.addr[3]
.sym 149077 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 149080 spi_out.addr[1]
.sym 149081 spi_out.addr[0]
.sym 149085 spi_out.addr[0]
.sym 149089 fft_block.reg_stage.w_input_regs[82]
.sym 149522 fft_block.reg_stage.w_cps_in[0]
.sym 149548 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 149549 fft_block.start_calc
.sym 149553 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[5]
.sym 149554 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[5]
.sym 149575 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O[0]
.sym 149576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 149577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O[2]
.sym 149578 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[5]
.sym 149579 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[5]
.sym 149580 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[4]
.sym 149581 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[4]
.sym 149582 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[4]
.sym 149583 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[4]
.sym 149584 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[3]
.sym 149585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[3]
.sym 149586 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 149587 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[2]
.sym 149588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[2]
.sym 149589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 149591 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 149592 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 149593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 149594 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[1]
.sym 149595 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[1]
.sym 149596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[0]
.sym 149597 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[0]
.sym 149598 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[4]
.sym 149604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[3]
.sym 149605 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[3]
.sym 149616 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 149617 fft_block.start_calc
.sym 149618 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[6]
.sym 149622 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 149623 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[1]
.sym 149624 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[2]
.sym 149625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 149627 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 149628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 149629 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 149631 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 149632 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 149633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 149634 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[6]
.sym 149635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 149636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 149637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[6]
.sym 149639 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 149640 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 149641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 149643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 149644 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 149645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 149648 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 149649 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 149655 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 149656 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 149657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 149659 fft_block.reg_stage.w_cms_reg[27]
.sym 149660 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 149661 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 149667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 149668 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 149669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 149671 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 149672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 149673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 149675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 149676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 149677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 149679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 149680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 149681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 149683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 149684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 149685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 149687 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 149688 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 149689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 149690 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 149691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 149692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 149693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 149695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 149696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 149697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 149698 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 149699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 149700 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 149701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 149703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 149705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 149707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 149709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 149711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149712 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 149713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 149715 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 149717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 149719 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 149721 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 149723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149724 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 149725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 149727 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 149729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 149731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 149733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 149735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 149737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 149738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 149742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 149753 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[4]
.sym 149754 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 149766 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[14]
.sym 149770 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 149778 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 149783 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 149785 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 149794 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 149799 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149800 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 149801 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 149807 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 149808 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 149809 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 149812 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[14]
.sym 149813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[14]
.sym 149815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149816 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 149817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 149818 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 149819 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 149820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 149821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 149823 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149824 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 149825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 149827 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149828 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 149829 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 149835 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 149836 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 149837 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 149839 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 149840 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 149841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 149843 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 149844 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 149845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 149848 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 149849 fft_block.start_calc
.sym 149859 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 149860 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 149861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 149862 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 149866 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 149867 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[9]
.sym 149868 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 149869 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 149873 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 149874 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 149878 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 149882 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 149883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 149884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 149885 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[9]
.sym 149887 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 149888 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 149889 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[10]
.sym 149890 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 149894 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 149900 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 149901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[11]
.sym 149903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 149904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 149905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[10]
.sym 149915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 149916 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 149917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[11]
.sym 149918 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 149919 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 149920 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[10]
.sym 149921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 149924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 149925 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[11]
.sym 149928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 149929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 149946 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 149954 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 149955 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 149956 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 149957 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 149960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 149961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 149973 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 149977 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 149985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 149991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149992 fft_block.reg_stage.w_input_regs[30]
.sym 149993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 149995 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 149996 fft_block.reg_stage.w_input_regs[17]
.sym 149997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 149999 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 150000 fft_block.reg_stage.w_input_regs[28]
.sym 150001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 150007 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 150008 fft_block.reg_stage.w_input_regs[30]
.sym 150009 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 150015 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150016 fft_block.reg_stage.w_input_regs[29]
.sym 150017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 150019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150020 fft_block.reg_stage.w_input_regs[29]
.sym 150021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 150023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 150024 fft_block.reg_stage.w_input_regs[18]
.sym 150025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 150027 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 150028 fft_block.reg_stage.w_input_regs[19]
.sym 150029 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 150031 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 150032 fft_block.reg_stage.w_input_regs[17]
.sym 150033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 150038 fft_block.w_fft_in[2]
.sym 150043 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 150044 fft_block.reg_stage.w_input_regs[19]
.sym 150045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 150046 fft_block.w_fft_in[3]
.sym 150051 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 150052 fft_block.reg_stage.w_input_regs[18]
.sym 150053 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 150055 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 150060 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 150061 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 150064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 150065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 150068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 150069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 150072 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 150073 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 150076 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 150077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 150080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 150081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 150082 fft_block.reg_stage.w_input_regs[87]
.sym 150085 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 150089 fft_block.reg_stage.w_input_regs[80]
.sym 150113 fft_block.reg_stage.w_input_regs[81]
.sym 150562 fft_block.reg_stage.w_cps_reg[0]
.sym 150566 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 150567 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 150568 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 150569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 150571 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150572 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 150573 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 150575 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 150577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 150578 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 150579 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 150580 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 150581 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 150583 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150584 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 150585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 150587 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 150589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 150592 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 150593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 150600 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[5]
.sym 150601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[5]
.sym 150602 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[2]
.sym 150606 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[1]
.sym 150613 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 150614 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 150618 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 150622 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 150626 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 150632 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 150633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[1]
.sym 150634 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 150635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 150636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 150637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 150639 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 150640 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 150641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O_SB_LUT4_O_I3[2]
.sym 150644 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 150645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 150646 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 150652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 150653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 150658 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 150663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 150668 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 150669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 150672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 150673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 150676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 150677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 150680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 150681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 150693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 150695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 150697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[5]
.sym 150699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150700 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 150701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[6]
.sym 150703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 150705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[4]
.sym 150707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 150709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 150711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150712 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 150713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[6]
.sym 150715 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 150717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[5]
.sym 150719 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 150721 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 150723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150724 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 150725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[4]
.sym 150727 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 150732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 150733 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 150736 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 150737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 150740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 150741 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 150744 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 150745 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 150748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 150749 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 150752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 150753 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 150756 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 150757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 150760 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 150761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 150764 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 150765 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 150768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 150769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 150772 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 150773 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 150776 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 150777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 150780 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 150781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 150782 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[14]
.sym 150783 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 150785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 150789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[0]
.sym 150790 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 150797 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[1]
.sym 150798 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 150803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 150804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[8]
.sym 150805 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[8]
.sym 150807 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 150808 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[8]
.sym 150809 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[8]
.sym 150810 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 150817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 150818 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 150822 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 150827 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 150828 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 150829 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 150831 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 150832 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[9]
.sym 150833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 150834 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[14]
.sym 150841 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[5]
.sym 150843 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 150844 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[9]
.sym 150845 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 150846 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 150853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 150855 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 150856 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 150857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 150858 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 150863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 150864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 150865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 150866 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 150873 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 150881 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 150885 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 150886 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 150893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 150896 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 150897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 150898 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 150906 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 150911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 150912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 150913 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 150921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 150925 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 150929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 150930 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 150934 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 150941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 150945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 150949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 150951 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 150952 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 150953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 150954 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 150960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 150961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[14]
.sym 150962 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 150974 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 150980 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 150981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 150983 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 150988 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 150989 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 150992 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 150993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 150996 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 150997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 151000 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 151001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 151004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 151005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 151008 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 151009 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 151012 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 151013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 151014 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 151015 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 151016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 151017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 151019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 151020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 151021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 151023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 151024 fft_block.reg_stage.w_input_regs[21]
.sym 151025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 151027 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 151028 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 151029 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 151031 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 151032 fft_block.reg_stage.w_input_regs[31]
.sym 151033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 151035 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 151036 fft_block.reg_stage.w_input_regs[31]
.sym 151037 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 151039 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 151040 fft_block.reg_stage.w_input_regs[20]
.sym 151041 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 151043 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 151044 fft_block.reg_stage.w_input_regs[20]
.sym 151045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 151047 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 151048 fft_block.reg_stage.w_input_regs[22]
.sym 151049 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 151051 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 151052 fft_block.reg_stage.w_input_regs[23]
.sym 151053 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 151055 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 151056 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 151057 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 151059 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 151060 fft_block.reg_stage.w_input_regs[23]
.sym 151061 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 151063 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 151064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 151065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 151067 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 151068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 151069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 151071 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 151072 fft_block.reg_stage.w_input_regs[21]
.sym 151073 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 151075 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 151076 fft_block.reg_stage.w_input_regs[22]
.sym 151077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 151079 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 151080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 151081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 151087 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151088 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 151089 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 151091 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151092 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 151093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 151096 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 151097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[14]
.sym 151099 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151100 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 151101 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 151103 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151104 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 151105 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 151106 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 151107 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 151108 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 151109 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 151114 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 151125 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 151559 fft_block.reg_stage.w_cps_reg[4]
.sym 151560 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 151561 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 151567 fft_block.reg_stage.w_c_reg[1]
.sym 151568 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 151569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 151571 fft_block.reg_stage.w_c_reg[1]
.sym 151572 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 151573 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 151575 fft_block.reg_stage.w_c_reg[1]
.sym 151576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 151577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 151579 fft_block.reg_stage.w_c_reg[1]
.sym 151580 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 151581 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 151583 fft_block.reg_stage.w_cps_reg[4]
.sym 151584 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 151585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 151591 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151592 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 151593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 151595 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 151597 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 151603 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 151605 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 151611 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151612 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 151613 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 151615 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151616 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 151617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 151619 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 151621 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 151623 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151624 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 151625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 151627 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 151629 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 151631 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151632 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 151633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 151641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 151647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151648 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 151649 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 151651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 151653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 151656 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 151657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 151663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 151664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 151665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[2]
.sym 151675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 151677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 151678 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 151684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 151685 fft_block.start_calc
.sym 151687 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151688 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 151689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 151691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 151693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 151695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 151697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 151715 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 151717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 151720 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[5]
.sym 151721 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[5]
.sym 151722 spi_out.send_data[1]
.sym 151726 spi_out.send_data[6]
.sym 151730 spi_out.send_data[2]
.sym 151738 spi_out.send_data[5]
.sym 151743 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[1]
.sym 151744 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[5]
.sym 151745 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 151747 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[2]
.sym 151748 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[6]
.sym 151749 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 151750 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[4]
.sym 151751 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[4]
.sym 151752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[3]
.sym 151753 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[3]
.sym 151754 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[4]
.sym 151758 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 151763 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 151764 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 151765 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 151766 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 151767 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[2]
.sym 151768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[2]
.sym 151769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 151770 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[6]
.sym 151771 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 151772 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 151773 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[6]
.sym 151774 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[5]
.sym 151775 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[5]
.sym 151776 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[4]
.sym 151777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[4]
.sym 151780 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[3]
.sym 151781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[3]
.sym 151783 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 151784 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 151785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 151789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[2]
.sym 151790 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 151794 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[3]
.sym 151801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[3]
.sym 151802 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[1]
.sym 151803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[1]
.sym 151804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[0]
.sym 151805 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[0]
.sym 151806 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 151811 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 151812 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 151813 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 151814 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 151818 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 151822 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[5]
.sym 151823 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[5]
.sym 151824 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[4]
.sym 151825 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[4]
.sym 151826 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[1]
.sym 151827 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[1]
.sym 151828 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[0]
.sym 151829 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[0]
.sym 151830 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[4]
.sym 151831 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[4]
.sym 151832 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[3]
.sym 151833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[3]
.sym 151834 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 151835 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[2]
.sym 151836 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[2]
.sym 151837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 151840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[3]
.sym 151841 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[3]
.sym 151842 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 151849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[6]
.sym 151850 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 151855 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[6]
.sym 151856 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[6]
.sym 151857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_1_I3[2]
.sym 151861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 151862 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[6]
.sym 151863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[6]
.sym 151864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[5]
.sym 151865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[5]
.sym 151866 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 151874 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 151875 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 151876 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 151877 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 151898 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 151914 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 151918 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 151930 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 151942 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 151946 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 151947 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 151948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 151949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_2_O[3]
.sym 151950 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 151951 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 151952 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 151953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 151962 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 151963 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 151964 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 151965 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_3_O[3]
.sym 151966 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 151967 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 151968 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 151969 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 151973 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 151974 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 151982 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 151986 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 151990 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 151994 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 151998 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 152002 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 152006 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 152007 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 152008 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 152009 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 152012 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 152013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 152016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 152017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 152018 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 152019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 152020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 152021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 152023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 152024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 152025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 152028 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 152029 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 152030 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 152031 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 152032 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 152033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 152035 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 152036 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 152037 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 152039 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152040 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 152041 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 152043 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 152044 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 152045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 152047 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 152048 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 152049 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 152051 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 152052 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 152053 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 152057 fft_block.reg_stage.w_c_in[0]
.sym 152059 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152060 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 152061 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 152064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 152065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 152067 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 152068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 152069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 152073 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 152075 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 152076 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 152077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 152080 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 152081 fft_block.start_calc
.sym 152083 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 152084 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 152085 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 152087 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 152088 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 152089 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 152091 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152092 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 152093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 152095 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 152096 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 152097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 152099 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 152100 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 152101 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 152103 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152104 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 152105 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 152107 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152108 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 152109 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 152111 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152112 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 152113 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 152115 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152116 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 152117 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 152120 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 152121 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 152123 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152124 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 152125 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 152127 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152128 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 152129 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 152132 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 152133 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 152134 fft_block.fft_finish_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 152135 fft_block.fft_finish_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 152136 fft_block.fft_finish_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 152137 fft_block.fft_finish_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 152140 fft_block.fft_finish_SB_LUT4_I1_I0[3]
.sym 152141 fft_block.fft_finish_SB_LUT4_I1_I0[2]
.sym 152146 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 152147 fft_block.fft_finish_SB_LUT4_I1_I0[0]
.sym 152148 fft_block.fft_finish_SB_LUT4_I1_I0[3]
.sym 152149 fft_block.fft_finish_SB_LUT4_I1_I0[2]
.sym 152154 fft_block.fft_finish_SB_LUT4_I1_I0[2]
.sym 152159 fft_block.fft_finish_SB_LUT4_I1_I0[0]
.sym 152160 fft_block.fft_finish_SB_LUT4_I1_I0[2]
.sym 152161 fft_block.fft_finish_SB_LUT4_I1_I0[3]
.sym 152164 fft_block.fft_finish_SB_LUT4_I1_I0[2]
.sym 152165 fft_block.fft_finish_SB_LUT4_I1_I0[3]
.sym 152166 fft_block.fft_finish_SB_LUT4_I1_I0[0]
.sym 152167 w_start_spi
.sym 152168 fft_block.fft_finish_SB_LUT4_I1_I0[2]
.sym 152169 fft_block.fft_finish_SB_LUT4_I1_I0[3]
.sym 152180 spi_out.addr_SB_DFFESR_Q_R[0]
.sym 152181 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 152192 fft_block.fft_finish_SB_LUT4_I1_I0[3]
.sym 152193 fft_block.fft_finish_SB_LUT4_I1_I0[2]
.sym 152194 fft_block.fft_finish_SB_LUT4_I1_I0[0]
.sym 152195 w_start_spi
.sym 152196 fft_block.fft_finish_SB_LUT4_I1_I0[2]
.sym 152197 fft_block.fft_finish_SB_LUT4_I1_I0[3]
.sym 152583 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 152587 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 152588 $PACKER_VCC_NET
.sym 152589 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 152591 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 152592 $PACKER_VCC_NET
.sym 152593 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 152595 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 152596 $PACKER_VCC_NET
.sym 152597 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 152599 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 152600 $PACKER_VCC_NET
.sym 152601 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 152605 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 152610 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 152617 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 152621 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 152629 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 152637 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 152642 fft_block.reg_stage.w_cps_in[4]
.sym 152657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 152659 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 152661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 152668 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 152669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 152679 fft_block.reg_stage.w_cps_reg[8]
.sym 152680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 152681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 152683 fft_block.reg_stage.w_cps_reg[8]
.sym 152684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 152685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 152687 fft_block.reg_stage.w_cps_reg[7]
.sym 152688 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 152689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 152691 fft_block.reg_stage.w_cps_reg[8]
.sym 152692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 152693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 152695 fft_block.reg_stage.w_cps_reg[8]
.sym 152696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 152697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 152699 fft_block.reg_stage.w_cps_reg[8]
.sym 152700 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 152701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 152703 fft_block.reg_stage.w_cps_reg[8]
.sym 152704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 152705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 152707 fft_block.reg_stage.w_cps_reg[8]
.sym 152708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 152709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 152711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152712 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 152713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 152715 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 152717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 152723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152724 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 152725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 152728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[14]
.sym 152729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[14]
.sym 152730 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 152731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 152732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 152733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 152735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 152736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 152737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 152742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 152762 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 152766 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 152771 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 152773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 152775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 152777 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 152787 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 152789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 152791 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 152793 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 152799 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152800 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 152801 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 152803 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 152805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 152806 spi_out.send_data[0]
.sym 152815 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[0]
.sym 152816 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[4]
.sym 152817 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 152818 spi_out.send_data[3]
.sym 152822 spi_out.send_data[4]
.sym 152841 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 152842 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[4]
.sym 152850 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 152854 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[3]
.sym 152858 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[5]
.sym 152862 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[2]
.sym 152866 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 152881 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 152894 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[6]
.sym 152904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[0]
.sym 152905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 152907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 152908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 152909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 152910 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[0]
.sym 152911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[1]
.sym 152912 fft_block.start_calc
.sym 152913 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 152916 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 152917 fft_block.start_calc
.sym 152918 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 152924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 152925 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 152935 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 152940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 152941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 152944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 152945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 152948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 152949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 152952 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 152953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 152957 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 152959 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 152960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 152961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 152964 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 152965 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 152966 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 152970 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 152971 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 152972 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 152973 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 152974 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[14]
.sym 152978 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 152979 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 152980 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 152981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 152983 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 152984 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 152985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 152987 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[0]
.sym 152988 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[1]
.sym 152989 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 152991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 152992 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 152993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 152994 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 152998 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 152999 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 153000 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 153001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 153002 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 153003 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 153004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 153005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 153018 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 153019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 153020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 153021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 153022 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 153031 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 153036 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 153037 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 153040 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 153041 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 153044 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 153045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 153048 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 153049 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 153052 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 153053 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 153056 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[0]
.sym 153057 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 153061 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 153067 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 153068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 153069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 153070 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 153071 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 153072 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 153073 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 153077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 153079 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 153081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 153083 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 153084 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 153085 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 153088 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 153089 fft_block.start_calc
.sym 153090 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 153091 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 153092 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 153093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 153098 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 153099 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 153100 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 153101 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 153104 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 153105 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 153109 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 153110 fft_block.reg_stage.w_c_in[7]
.sym 153114 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 153115 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 153116 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 153117 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state[0]
.sym 153118 fft_block.reg_stage.w_c_in[0]
.sym 153122 fft_block.reg_stage.w_c_in[3]
.sym 153129 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 153145 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 153153 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 153159 spi_out.count_spi[0]
.sym 153164 spi_out.count_spi[1]
.sym 153165 spi_out.count_spi[0]
.sym 153168 spi_out.count_spi[2]
.sym 153169 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 153172 spi_out.count_spi[3]
.sym 153173 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 153176 fft_block.fft_finish_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 153177 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 153180 fft_block.fft_finish_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 153181 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 153184 fft_block.fft_finish_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 153185 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 153186 spi_out.count_spi[0]
.sym 153187 spi_out.count_spi[1]
.sym 153188 spi_out.count_spi[2]
.sym 153189 spi_out.count_spi[3]
.sym 153205 spi_out.count_spi_SB_DFFESR_Q_E
.sym 153217 spi_out.count_spi[0]
.sym 153607 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 153612 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 153616 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 153617 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 153620 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[3]
.sym 153621 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 153623 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
.sym 153624 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 153625 spi_out.w_tx_ready
.sym 153626 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 153627 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 153628 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[3]
.sym 153629 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 153632 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 153633 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 153634 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[3]
.sym 153635 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 153636 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 153637 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 153639 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 153644 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[1]
.sym 153648 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[2]
.sym 153652 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[3]
.sym 153656 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[4]
.sym 153659 $PACKER_VCC_NET
.sym 153661 $nextpnr_ICESTORM_LC_7$I3
.sym 153664 spi_out.w_tx_ready
.sym 153665 $nextpnr_ICESTORM_LC_7$COUT
.sym 153666 fft_block.reg_stage.w_cms_reg[0]
.sym 153671 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 153673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[2]
.sym 153675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 153677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 153679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 153681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[2]
.sym 153683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 153685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 153686 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 153687 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 153688 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 153689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[1]
.sym 153691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 153693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 153695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 153697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 153698 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 153699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[1]
.sym 153700 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 153701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 153702 fft_block.reg_stage.w_cms_in[0]
.sym 153707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 153709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 153710 fft_block.reg_stage.w_cms_in[7]
.sym 153718 fft_block.reg_stage.w_cps_in[7]
.sym 153722 fft_block.reg_stage.w_c_in[1]
.sym 153726 fft_block.reg_stage.w_cps_in[8]
.sym 153731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 153733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 153739 fft_block.reg_stage.w_cms_reg[7]
.sym 153740 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 153741 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 153743 fft_block.reg_stage.w_cms_reg[0]
.sym 153744 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 153745 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 153747 fft_block.reg_stage.w_cms_reg[1]
.sym 153748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 153749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 153751 fft_block.reg_stage.w_cms_reg[0]
.sym 153752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 153753 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 153755 fft_block.reg_stage.w_cms_reg[1]
.sym 153756 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 153757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 153766 fft_block.reg_stage.w_cms_in[1]
.sym 153775 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 153776 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 153777 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 153778 fft_block.reg_stage.w_cms_in[0]
.sym 153790 fft_block.reg_stage.w_cps_in[0]
.sym 153798 fft_block.reg_stage.w_cms_in[1]
.sym 153815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153816 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 153817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 153829 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 153831 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153832 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 153833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[5]
.sym 153835 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153836 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 153837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[5]
.sym 153845 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[3]
.sym 153862 fft_block.reg_stage.w_cms_in[7]
.sym 153867 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153868 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 153869 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 153870 fft_block.reg_stage.w_c_in[1]
.sym 153874 fft_block.reg_stage.w_cps_in[8]
.sym 153879 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 153881 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 153883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 153885 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 153890 fft_block.reg_stage.w_cps_in[7]
.sym 153895 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153896 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 153897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 153899 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153900 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 153901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 153903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 153905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 153907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 153909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 153911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 153913 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 153915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153916 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 153917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 153919 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153920 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 153921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 153923 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 153925 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 153937 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 153941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 153943 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 153945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 153948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 153949 fft_block.start_calc
.sym 153951 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153952 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 153953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 153958 fft_block.start_calc
.sym 153959 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O[1]
.sym 153960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 153961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 153964 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 153965 fft_block.start_calc
.sym 153966 spi_out.send_data[7]
.sym 153972 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 153973 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 153979 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 153980 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 153981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 153984 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 153985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 153991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 153996 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 153997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 154000 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 154001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 154004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 154005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 154008 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 154009 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 154011 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 154012 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 154013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 154017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 154018 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_I0[0]
.sym 154019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 154020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 154021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 154030 fft_block.reg_stage.w_c_reg[11]
.sym 154038 fft_block.reg_stage.w_c_reg[10]
.sym 154054 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 154055 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 154056 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 154057 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 154058 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 154059 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 154060 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 154061 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 154062 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 154063 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 154064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 154065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 154066 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 154067 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[1]
.sym 154068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[2]
.sym 154069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 154072 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 154073 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 154074 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 154075 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 154076 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[1]
.sym 154077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 154079 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 154081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 154082 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 154083 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 154084 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 154085 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 154086 fft_block.reg_stage.w_c_reg[3]
.sym 154090 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 154091 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 154092 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 154093 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 154094 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 154095 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 154096 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 154097 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 154098 fft_block.reg_stage.w_c_reg[0]
.sym 154104 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 154105 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 154106 fft_block.reg_stage.w_c_reg[1]
.sym 154110 fft_block.reg_stage.w_c_reg[7]
.sym 154115 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 154116 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 154117 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 154119 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 154123 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 154124 $PACKER_VCC_NET
.sym 154127 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 154128 $PACKER_VCC_NET
.sym 154129 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_D_SB_LUT4_O_I3[2]
.sym 154131 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 154132 $PACKER_VCC_NET
.sym 154133 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_D_SB_LUT4_O_I3[3]
.sym 154135 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 154136 $PACKER_VCC_NET
.sym 154137 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_D_SB_LUT4_O_I3[4]
.sym 154139 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 154140 $PACKER_VCC_NET
.sym 154141 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_D_SB_LUT4_O_I3[5]
.sym 154143 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 154144 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 154145 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 154147 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 154148 $PACKER_VCC_NET
.sym 154149 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 154151 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 154156 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[1]
.sym 154160 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[2]
.sym 154164 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[3]
.sym 154168 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[4]
.sym 154172 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[5]
.sym 154177 $nextpnr_ICESTORM_LC_4$I3
.sym 154181 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 154189 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 154206 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 154632 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
.sym 154633 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 154653 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 154663 fft_block.reg_stage.w_cms_reg[0]
.sym 154664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 154665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 154669 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 154683 fft_block.reg_stage.w_cms_reg[1]
.sym 154684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 154685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 154698 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 154721 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 154728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 154729 fft_block.start_calc
.sym 154731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 154733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 154736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[2]
.sym 154737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 154751 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 154753 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 154759 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 154763 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 154764 $PACKER_VCC_NET
.sym 154767 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 154768 $PACKER_VCC_NET
.sym 154769 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 154771 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 154772 $PACKER_VCC_NET
.sym 154773 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 154776 spi_out.spi_master.master_ready
.sym 154777 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 154784 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 154785 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 154790 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 154791 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 154792 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 154793 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 154795 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 154796 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 154797 spi_out.spi_master.master_ready
.sym 154802 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 154803 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 154804 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 154805 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 154806 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 154807 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 154808 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 154809 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 154823 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154824 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 154825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 154827 fft_block.reg_stage.w_cms_reg[11]
.sym 154828 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 154829 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 154831 fft_block.reg_stage.w_cms_reg[10]
.sym 154832 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 154833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 154835 fft_block.reg_stage.w_cms_reg[10]
.sym 154836 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 154837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 154843 fft_block.reg_stage.w_cms_reg[10]
.sym 154844 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 154845 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 154851 fft_block.reg_stage.w_cms_reg[11]
.sym 154852 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 154853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 154855 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154856 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 154857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[3]
.sym 154859 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154860 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 154861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[4]
.sym 154863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 154865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[2]
.sym 154866 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 154867 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 154868 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 154869 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 154871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154872 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 154873 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[3]
.sym 154875 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154876 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 154877 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[4]
.sym 154880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 154881 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 154883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 154885 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[2]
.sym 154888 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 154889 fft_block.start_calc
.sym 154891 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154892 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 154893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[3]
.sym 154895 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154896 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 154897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[4]
.sym 154899 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154900 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 154901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 154903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 154905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[3]
.sym 154907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 154909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[4]
.sym 154911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 154913 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 154915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154916 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 154917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 154919 fft_block.reg_stage.w_cps_reg[17]
.sym 154920 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 154921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 154923 fft_block.reg_stage.w_cps_reg[17]
.sym 154924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 154925 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 154927 fft_block.reg_stage.w_cps_reg[17]
.sym 154928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 154929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 154931 fft_block.reg_stage.w_cps_reg[17]
.sym 154932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 154933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 154935 fft_block.reg_stage.w_cps_reg[16]
.sym 154936 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 154937 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 154939 fft_block.reg_stage.w_cps_reg[17]
.sym 154940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 154941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 154943 fft_block.reg_stage.w_cps_reg[17]
.sym 154944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 154945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 154947 fft_block.reg_stage.w_cps_reg[17]
.sym 154948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 154949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 154952 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[14]
.sym 154953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[14]
.sym 154959 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 154961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 154965 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 154966 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 154967 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 154968 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 154969 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 154971 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 154972 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 154973 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 154979 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154980 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 154981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 154990 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 154995 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154996 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 154997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 155002 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 155006 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 155015 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 155016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 155017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 155019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 155020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 155021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 155023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 155024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 155025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 155027 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 155028 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 155029 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 155031 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 155032 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 155033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 155035 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 155036 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 155037 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 155039 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 155040 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 155041 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 155043 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 155044 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 155045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 155051 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 155052 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 155053 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 155054 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 155062 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 155070 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 155074 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 155080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 155081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 155088 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[0]
.sym 155089 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 155093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[2]
.sym 155096 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 155097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 155100 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_1_I2[1]
.sym 155101 fft_block.start_calc
.sym 155102 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[0]
.sym 155103 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 155104 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 155105 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 155107 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 155108 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 155109 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[2]
.sym 155114 fft_block.reg_stage.w_c_in[7]
.sym 155122 fft_block.reg_stage.w_c_in[3]
.sym 155129 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 155138 fft_block.reg_stage.w_c_in[0]
.sym 155171 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 155172 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 155173 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 155174 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 155180 spi_out.spi_master.r_SM_CS[1]
.sym 155181 spi_out.spi_master.r_SM_CS[0]
.sym 155182 spi_out.spi_master.master_ready
.sym 155183 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 155184 spi_out.spi_master.r_SM_CS[1]
.sym 155185 spi_out.spi_master.r_SM_CS[0]
.sym 155189 spi_out.spi_master.r_SM_CS[1]
.sym 155190 spi_out.spi_master.r_SM_CS[1]
.sym 155191 spi_out.spi_master.master_ready
.sym 155192 spi_out.spi_master.r_SM_CS[0]
.sym 155193 PIN_16_SB_LUT4_O_I3[1]
.sym 155194 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 155198 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 155199 spi_out.spi_master.master_ready
.sym 155200 spi_out.spi_master.r_SM_CS[0]
.sym 155201 spi_out.spi_master.r_SM_CS[1]
.sym 155204 spi_out.spi_master.r_SM_CS[0]
.sym 155205 spi_out.spi_master.r_SM_CS[1]
.sym 155665 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 155694 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 155722 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 155758 spi_out.w_tx_ready
.sym 155784 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 155785 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 155797 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 155815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 155816 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 155817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 155826 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 155827 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 155828 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 155829 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 155835 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 155836 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 155837 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 155843 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 155844 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 155845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 155850 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 155858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 155862 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 155872 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 155873 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[14]
.sym 155874 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 155893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 155898 fft_block.reg_stage.w_cps_in[4]
.sym 155902 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 155903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 155904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 155905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 155911 fft_block.reg_stage.w_c_reg[10]
.sym 155912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 155913 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 155915 fft_block.reg_stage.w_c_reg[10]
.sym 155916 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 155917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 155919 fft_block.reg_stage.w_c_reg[10]
.sym 155920 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 155921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 155923 fft_block.reg_stage.w_c_reg[10]
.sym 155924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 155925 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 155927 fft_block.reg_stage.w_cps_reg[13]
.sym 155928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 155929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 155931 fft_block.reg_stage.w_cps_reg[13]
.sym 155932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 155933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 155938 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 155939 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 155940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 155941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 155944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 155945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 155950 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 155951 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 155952 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 155953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 155983 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 155984 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 155985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[6]
.sym 155991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 155992 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 155993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[6]
.sym 156011 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156012 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 156013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 156017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 156019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 156021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 156023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 156025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 156072 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[14]
.sym 156073 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[14]
.sym 156078 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 156079 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 156080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 156081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 156083 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 156084 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 156085 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 156091 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156092 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 156093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 156115 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156116 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 156117 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 156122 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 156130 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 156131 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 156132 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 156133 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 156146 fft_block.reg_stage.w_c_reg[15]
.sym 156158 fft_block.reg_stage.w_c_reg[8]
.sym 156167 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 156172 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 156173 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 156176 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 156177 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 156180 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 156181 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 156184 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 156185 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 156193 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 156207 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 156208 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 156209 spi_out.start_tx_SB_LUT4_I3_O[2]
.sym 156213 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 156216 PIN_16_SB_LUT4_O_I3[0]
.sym 156217 PIN_16_SB_LUT4_O_I3[1]
.sym 156218 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 156228 spi_out.spi_master.r_SM_CS[1]
.sym 156229 spi_out.spi_master.r_SM_CS[0]
.sym 156882 fft_block.reg_stage.w_cms_reg[11]
.sym 156923 fft_block.reg_stage.w_cms_reg[11]
.sym 156924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 156925 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 156954 fft_block.reg_stage.w_cps_reg[9]
.sym 157019 fft_block.reg_stage.w_cms_reg[16]
.sym 157020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 157021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 157034 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 157041 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 157099 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157100 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 157101 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 157103 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157104 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 157105 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 157132 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 157133 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 157143 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157144 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 157145 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 157154 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 157155 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 157156 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 157157 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 163361 PIN_16_SB_LUT4_O_I3[0]
.sym 163898 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
