# Half Adder

## Project SCI
```
Auther:      R Ansh Joseph
Version:     0.0.1
Module File: half_add.v  0.0.1
Test File:   half_add_td.v 0.0.1
```
## Command
```
1 iverilog -o half_adder_td.vbp half_add_td.v
2 vvp half_adder_td.vbp 
3 gtkwave half_adder.vcd
```