$date
	Tue Jun  9 16:09:47 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module AlarmModule_test $end
$var wire 1 ! alarm $end
$var reg 1 " clk $end
$var reg 4 # curHour0 [3:0] $end
$var reg 4 $ curHour1 [3:0] $end
$var reg 4 % curMin0 [3:0] $end
$var reg 4 & curMin1 [3:0] $end
$var reg 1 ' reset $end
$var reg 1 ( set $end
$scope module uut $end
$var wire 1 ) alarmReset $end
$var wire 1 * alarmSet $end
$var wire 1 + clk $end
$var wire 4 , curHour0 [3:0] $end
$var wire 4 - curHour1 [3:0] $end
$var wire 4 . curMin0 [3:0] $end
$var wire 4 / curMin1 [3:0] $end
$var reg 1 0 alarm $end
$var reg 4 1 savHour0 [3:0] $end
$var reg 4 2 savHour1 [3:0] $end
$var reg 4 3 savMin0 [3:0] $end
$var reg 4 4 savMin1 [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 4
bx 3
bx 2
bx 1
x0
bx /
bx .
bx -
bx ,
0+
x*
1)
x(
1'
bx &
bx %
bx $
bx #
0"
x!
$end
#10
b0 2
b0 1
b0 4
b0 3
1"
1+
#20
0"
0+
#30
1"
1+
#40
0"
0+
#50
1"
1+
#60
0"
0+
#70
1"
1+
#80
0"
0+
#90
1"
1+
#100
00
0!
b101 %
b101 .
b10 &
b10 /
b1001 #
b1001 ,
b0 $
b0 -
1(
1*
0'
0)
0"
0+
#110
b1001 1
b10 4
b101 3
1"
1+
#120
0"
0+
#130
1"
1+
#140
0"
0+
#150
b0 %
b0 .
1"
1+
0(
0*
#160
0"
0+
#170
1"
1+
b1 %
b1 .
#180
0"
0+
#190
1"
1+
b10 %
b10 .
#200
0"
0+
#210
1"
1+
b11 %
b11 .
#220
0"
0+
#230
1"
1+
b100 %
b100 .
#240
0"
0+
#250
10
1!
1"
1+
b101 %
b101 .
#260
0"
0+
#270
1"
1+
#280
0"
0+
#290
1"
1+
#300
00
0!
0"
0+
b110 %
b110 .
#310
1"
1+
#320
0"
0+
#330
1"
1+
#340
0"
0+
#350
1"
1+
#360
0"
0+
#370
1"
1+
#380
0"
0+
#390
1"
1+
#400
0"
0+
#410
1"
1+
#420
0"
0+
#430
1"
1+
#440
0"
0+
#450
1"
1+
#460
0"
0+
#470
1"
1+
#480
0"
0+
#490
1"
1+
#500
0"
0+
