<stg><name>filter_opr<erode_kernel,16,16,unsigned char,int,1080,1920,3,3></name>


<trans_list>

<trans id="779" from="1" to="2">
<condition id="713">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="2" to="3">
<condition id="715">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="2" to="2">
<condition id="717">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="3" to="4">
<condition id="719">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="3" to="3">
<condition id="721">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="4" to="4">
<condition id="723">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="4" to="5">
<condition id="725">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="5" to="6">
<condition id="726">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="6" to="7">
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="7" to="8">
<condition id="862">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="8" to="9">
<condition id="863">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="9" to="22">
<condition id="864">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="9" to="10">
<condition id="877">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="10" to="11">
<condition id="865">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="11" to="12">
<condition id="866">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="12" to="13">
<condition id="867">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="13" to="14">
<condition id="868">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="14" to="15">
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="15" to="16">
<condition id="870">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="16" to="17">
<condition id="871">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="17" to="18">
<condition id="872">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="18" to="19">
<condition id="873">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="19" to="20">
<condition id="874">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="20" to="21">
<condition id="875">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="21" to="7">
<condition id="876">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="22" to="5">
<condition id="861">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
entry_ifconv:0  %empty = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_2_V, [8 x i8]* @str105, i32 0, i32 0, [8 x i8]* @str105) ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
entry_ifconv:1  %empty_69 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_1_V, [8 x i8]* @str102, i32 0, i32 0, [8 x i8]* @str102) ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
entry_ifconv:2  %empty_70 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_0_V, [8 x i8]* @str99, i32 0, i32 0, [8 x i8]* @str99) ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
entry_ifconv:3  %empty_71 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_2_V, [8 x i8]* @str96, i32 0, i32 0, [8 x i8]* @str96) ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
entry_ifconv:4  %empty_72 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_1_V, [8 x i8]* @str93, i32 0, i32 0, [8 x i8]* @str93) ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
entry_ifconv:5  %empty_73 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_0_V, [8 x i8]* @str90, i32 0, i32 0, [8 x i8]* @str90) ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:6  %cols_read = call i12 @_ssdm_op_WireRead.i12(i12 %cols) ; <i12> [#uses=3]

]]></node>
<StgValue><ssdm name="cols_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:7  %rows_read = call i12 @_ssdm_op_WireRead.i12(i12 %rows) ; <i12> [#uses=1]

]]></node>
<StgValue><ssdm name="rows_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:8  %kernel_val_2_2_read_1 = call i8 @_ssdm_op_WireRead.i8(i8 %kernel_val_2_2_read) ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="kernel_val_2_2_read_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:9  %kernel_val_2_1_read_1 = call i8 @_ssdm_op_WireRead.i8(i8 %kernel_val_2_1_read) ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="kernel_val_2_1_read_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:10  %kernel_val_2_0_read_1 = call i8 @_ssdm_op_WireRead.i8(i8 %kernel_val_2_0_read) ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="kernel_val_2_0_read_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:11  %kernel_val_1_2_read_1 = call i8 @_ssdm_op_WireRead.i8(i8 %kernel_val_1_2_read) ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="kernel_val_1_2_read_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:12  %kernel_val_1_1_read_1 = call i8 @_ssdm_op_WireRead.i8(i8 %kernel_val_1_1_read) ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="kernel_val_1_1_read_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:13  %kernel_val_1_0_read_1 = call i8 @_ssdm_op_WireRead.i8(i8 %kernel_val_1_0_read) ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="kernel_val_1_0_read_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:14  %kernel_val_0_2_read_1 = call i8 @_ssdm_op_WireRead.i8(i8 %kernel_val_0_2_read) ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="kernel_val_0_2_read_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:15  %kernel_val_0_1_read_1 = call i8 @_ssdm_op_WireRead.i8(i8 %kernel_val_0_1_read) ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="kernel_val_0_1_read_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:16  %kernel_val_0_0_read_1 = call i8 @_ssdm_op_WireRead.i8(i8 %kernel_val_0_0_read) ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="kernel_val_0_0_read_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:17  %k_buf_0_val_0 = alloca [1920 x i8], align 1    ; <[1920 x i8]*> [#uses=3]

]]></node>
<StgValue><ssdm name="k_buf_0_val_0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:18  %k_buf_0_val_1 = alloca [1920 x i8], align 1    ; <[1920 x i8]*> [#uses=4]

]]></node>
<StgValue><ssdm name="k_buf_0_val_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:19  %k_buf_0_val_2 = alloca [1920 x i8], align 1    ; <[1920 x i8]*> [#uses=4]

]]></node>
<StgValue><ssdm name="k_buf_0_val_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:20  %k_buf_1_val_0 = alloca [1920 x i8], align 1    ; <[1920 x i8]*> [#uses=3]

]]></node>
<StgValue><ssdm name="k_buf_1_val_0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:21  %k_buf_1_val_1 = alloca [1920 x i8], align 1    ; <[1920 x i8]*> [#uses=4]

]]></node>
<StgValue><ssdm name="k_buf_1_val_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:22  %k_buf_1_val_2 = alloca [1920 x i8], align 1    ; <[1920 x i8]*> [#uses=4]

]]></node>
<StgValue><ssdm name="k_buf_1_val_2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:23  %k_buf_2_val_0 = alloca [1920 x i8], align 1    ; <[1920 x i8]*> [#uses=3]

]]></node>
<StgValue><ssdm name="k_buf_2_val_0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:24  %k_buf_2_val_1 = alloca [1920 x i8], align 1    ; <[1920 x i8]*> [#uses=4]

]]></node>
<StgValue><ssdm name="k_buf_2_val_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:25  %k_buf_2_val_2 = alloca [1920 x i8], align 1    ; <[1920 x i8]*> [#uses=4]

]]></node>
<StgValue><ssdm name="k_buf_2_val_2"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:26  %right_border_buf_0_val_0_0 = alloca i8, align 1 ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:27  %right_border_buf_0_val_0_1 = alloca i8, align 1 ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:28  %right_border_buf_0_val_0_2 = alloca i8, align 1 ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_2"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:29  %right_border_buf_1_val_0_0 = alloca i8, align 1 ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_0_0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:30  %right_border_buf_1_val_0_1 = alloca i8, align 1 ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_0_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:31  %right_border_buf_1_val_0_2 = alloca i8, align 1 ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_0_2"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:32  %right_border_buf_2_val_0_0 = alloca i8, align 1 ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="right_border_buf_2_val_0_0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:33  %right_border_buf_2_val_0_1 = alloca i8, align 1 ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="right_border_buf_2_val_0_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:34  %right_border_buf_2_val_0_2 = alloca i8, align 1 ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="right_border_buf_2_val_0_2"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:35  %col_buf_val_0_0_0 = alloca i8, align 1         ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="col_buf_val_0_0_0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:36  %col_buf_val_1_0_0 = alloca i8, align 1         ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="col_buf_val_1_0_0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:37  %col_buf_val_2_0_0 = alloca i8, align 1         ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="col_buf_val_2_0_0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="0">
<![CDATA[
entry_ifconv:38  br label %bb4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
bb4:0  %p_0202_rec = phi i2 [ %p_rec2, %bb3313314 ], [ 0, %entry_ifconv ] ; <i2> [#uses=4]

]]></node>
<StgValue><ssdm name="p_0202_rec"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb4:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb4:2  %exitcond9 = icmp eq i2 %p_0202_rec, -1         ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb4:3  %p_rec2 = add i2 %p_0202_rec, 1                 ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="p_rec2"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb4:4  br i1 %exitcond9, label %bb7, label %bb3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
bb3:0  %rbegin5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([59 x i8]* @p_str45) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb3:1  switch i2 %p_0202_rec, label %branch2 [
    i2 0, label %branch0
    i2 1, label %branch1
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="p_0202_rec" val="1"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="0" op_0_bw="0">
<![CDATA[
branch1:0  br label %bb3313

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="p_0202_rec" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="0">
<![CDATA[
branch0:0  br label %bb3313

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="p_0202_rec" val="!1"/>
<literal name="p_0202_rec" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="0">
<![CDATA[
branch2:0  br label %bb3313

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb3313:0  switch i2 %p_0202_rec, label %branch5 [
    i2 0, label %branch3
    i2 1, label %branch4
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="p_0202_rec" val="1"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="0">
<![CDATA[
branch4:0  br label %bb3313314

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="p_0202_rec" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="0" op_0_bw="0">
<![CDATA[
branch3:0  br label %bb3313314

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="p_0202_rec" val="!1"/>
<literal name="p_0202_rec" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="0" op_0_bw="0">
<![CDATA[
branch5:0  br label %bb3313314

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
bb3313314:0  %rend484 = call i32 (...)* @_ssdm_op_SpecRegionEnd([59 x i8]* @p_str45, i32 %rbegin5) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="rend484"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="0">
<![CDATA[
bb3313314:1  br label %bb4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
bb7:0  %p_0206_rec = phi i2 [ %p_rec3, %bb6354355 ], [ 0, %bb4 ] ; <i2> [#uses=4]

]]></node>
<StgValue><ssdm name="p_0206_rec"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb7:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb7:2  %exitcond8 = icmp eq i2 %p_0206_rec, -1         ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb7:3  %p_rec3 = add i2 %p_0206_rec, 1                 ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="p_rec3"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb7:4  br i1 %exitcond8, label %bb10, label %bb6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
bb6:0  %rbegin6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([56 x i8]* @p_str46) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb6:1  switch i2 %p_0206_rec, label %branch8 [
    i2 0, label %branch6
    i2 1, label %branch7
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="p_0206_rec" val="1"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="0" op_0_bw="0">
<![CDATA[
branch7:0  br label %bb6354

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="p_0206_rec" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="0" op_0_bw="0">
<![CDATA[
branch6:0  br label %bb6354

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="p_0206_rec" val="!1"/>
<literal name="p_0206_rec" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="0" op_0_bw="0">
<![CDATA[
branch8:0  br label %bb6354

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb6354:0  switch i2 %p_0206_rec, label %branch11 [
    i2 0, label %branch9
    i2 1, label %branch10
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="p_0206_rec" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="0" op_0_bw="0">
<![CDATA[
branch10:0  br label %bb6354355

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="p_0206_rec" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="0" op_0_bw="0">
<![CDATA[
branch9:0  br label %bb6354355

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="p_0206_rec" val="!1"/>
<literal name="p_0206_rec" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="0">
<![CDATA[
branch11:0  br label %bb6354355

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
bb6354355:0  %rend486 = call i32 (...)* @_ssdm_op_SpecRegionEnd([56 x i8]* @p_str46, i32 %rbegin6) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="rend486"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="0" op_0_bw="0">
<![CDATA[
bb6354355:1  br label %bb7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
bb10:0  %p_0210_rec = phi i2 [ %p_rec, %bb9479480 ], [ 0, %bb7 ] ; <i2> [#uses=4]

]]></node>
<StgValue><ssdm name="p_0210_rec"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb10:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb10:2  %exitcond7 = icmp eq i2 %p_0210_rec, -1         ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb10:3  %p_rec = add i2 %p_0210_rec, 1                  ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="p_rec"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb10:4  br i1 %exitcond7, label %bb11, label %bb9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
bb9:0  %rbegin7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([56 x i8]* @p_str47) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb9:1  switch i2 %p_0210_rec, label %branch14 [
    i2 0, label %branch12
    i2 1, label %branch13
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="p_0210_rec" val="1"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="0" op_0_bw="0">
<![CDATA[
branch13:0  br label %bb9479

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="p_0210_rec" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="0" op_0_bw="0">
<![CDATA[
branch12:0  br label %bb9479

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="p_0210_rec" val="!1"/>
<literal name="p_0210_rec" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="0" op_0_bw="0">
<![CDATA[
branch14:0  br label %bb9479

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb9479:0  switch i2 %p_0210_rec, label %branch17 [
    i2 0, label %branch15
    i2 1, label %branch16
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="p_0210_rec" val="1"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="0" op_0_bw="0">
<![CDATA[
branch16:0  br label %bb9479480

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="p_0210_rec" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="0" op_0_bw="0">
<![CDATA[
branch15:0  br label %bb9479480

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="p_0210_rec" val="!1"/>
<literal name="p_0210_rec" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="0" op_0_bw="0">
<![CDATA[
branch17:0  br label %bb9479480

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
bb9479480:0  %rend488 = call i32 (...)* @_ssdm_op_SpecRegionEnd([56 x i8]* @p_str47, i32 %rbegin7) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="rend488"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="0" op_0_bw="0">
<![CDATA[
bb9479480:1  br label %bb10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="8" op_0_bw="32">
<![CDATA[
bb11:0  %src_kernel_win_0_val_0_0 = alloca i8           ; <i8*> [#uses=13]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_0"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="8" op_0_bw="32">
<![CDATA[
bb11:1  %src_kernel_win_0_val_0_1 = alloca i8           ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_1"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="8" op_0_bw="32">
<![CDATA[
bb11:2  %src_kernel_win_2_val_1_0_1 = alloca i8         ; <i8*> [#uses=7]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_1_0_1"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="8" op_0_bw="32">
<![CDATA[
bb11:3  %src_kernel_win_0_val_1_0 = alloca i8           ; <i8*> [#uses=13]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_0"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="8" op_0_bw="32">
<![CDATA[
bb11:4  %src_kernel_win_0_val_1_1 = alloca i8           ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_1"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="8" op_0_bw="32">
<![CDATA[
bb11:5  %src_kernel_win_2_val_0_0_1 = alloca i8         ; <i8*> [#uses=7]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_0_1"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="8" op_0_bw="32">
<![CDATA[
bb11:6  %src_kernel_win_0_val_2_0 = alloca i8           ; <i8*> [#uses=13]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_0"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="8" op_0_bw="32">
<![CDATA[
bb11:7  %src_kernel_win_0_val_2_1 = alloca i8           ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="8" op_0_bw="32">
<![CDATA[
bb11:8  %src_kernel_win_1_val_1_0_1 = alloca i8         ; <i8*> [#uses=7]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_1_0_1"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="8" op_0_bw="32">
<![CDATA[
bb11:9  %src_kernel_win_1_val_0_0 = alloca i8           ; <i8*> [#uses=13]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_0_0"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="8" op_0_bw="32">
<![CDATA[
bb11:10  %src_kernel_win_1_val_0_1 = alloca i8           ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_0_1"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="8" op_0_bw="32">
<![CDATA[
bb11:11  %src_kernel_win_1_val_0_0_1 = alloca i8         ; <i8*> [#uses=5]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_0_0_1"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="8" op_0_bw="32">
<![CDATA[
bb11:12  %src_kernel_win_1_val_2_0 = alloca i8           ; <i8*> [#uses=13]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_2_0"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="8" op_0_bw="32">
<![CDATA[
bb11:13  %src_kernel_win_1_val_1_0 = alloca i8           ; <i8*> [#uses=13]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_1_0"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="8" op_0_bw="32">
<![CDATA[
bb11:14  %src_kernel_win_1_val_1_1 = alloca i8           ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_1_1"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="8" op_0_bw="32">
<![CDATA[
bb11:15  %src_kernel_win_0_val_1_0_1 = alloca i8         ; <i8*> [#uses=5]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_0_1"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="8" op_0_bw="32">
<![CDATA[
bb11:16  %src_kernel_win_1_val_2_1 = alloca i8           ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_2_1"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="8" op_0_bw="32">
<![CDATA[
bb11:17  %src_kernel_win_0_val_0_0_1 = alloca i8         ; <i8*> [#uses=5]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_0_1"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="8" op_0_bw="32">
<![CDATA[
bb11:18  %src_kernel_win_2_val_0_0 = alloca i8           ; <i8*> [#uses=13]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_0"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="8" op_0_bw="32">
<![CDATA[
bb11:19  %src_kernel_win_2_val_0_1 = alloca i8           ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_1"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="8" op_0_bw="32">
<![CDATA[
bb11:20  %src_kernel_win_2_val_2_1 = alloca i8           ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_2_1"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="8" op_0_bw="32">
<![CDATA[
bb11:21  %src_kernel_win_2_val_2_0 = alloca i8           ; <i8*> [#uses=13]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_2_0"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="8" op_0_bw="32">
<![CDATA[
bb11:22  %src_kernel_win_2_val_1_0 = alloca i8           ; <i8*> [#uses=13]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_1_0"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="8" op_0_bw="32">
<![CDATA[
bb11:23  %src_kernel_win_2_val_1_1 = alloca i8           ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_1_1"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="13" op_0_bw="12">
<![CDATA[
bb11:24  %rows_cast1 = zext i12 %rows_read to i13        ; <i13> [#uses=5]

]]></node>
<StgValue><ssdm name="rows_cast1"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb11:25  %heightloop = add i13 %rows_cast1, 5            ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="heightloop"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="14" op_0_bw="13">
<![CDATA[
bb11:26  %heightloop_cast59_cast = zext i13 %heightloop to i14 ; <i14> [#uses=3]

]]></node>
<StgValue><ssdm name="heightloop_cast59_cast"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="13" op_0_bw="12">
<![CDATA[
bb11:27  %cols_cast1 = zext i12 %cols_read to i13        ; <i13> [#uses=4]

]]></node>
<StgValue><ssdm name="cols_cast1"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb11:28  %widthloop = add i13 %cols_cast1, 2             ; <i13> [#uses=2]

]]></node>
<StgValue><ssdm name="widthloop"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb11:29  %ref = add i13 %rows_cast1, -1                  ; <i13> [#uses=6]

]]></node>
<StgValue><ssdm name="ref"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="14" op_0_bw="12">
<![CDATA[
bb11:30  %cols_cast2 = zext i12 %cols_read to i14        ; <i14> [#uses=6]

]]></node>
<StgValue><ssdm name="cols_cast2"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb11:31  %tmp_s = add i13 %cols_cast1, -1                ; <i13> [#uses=7]

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="2" op_0_bw="12">
<![CDATA[
bb11:32  %tmp_7 = trunc i12 %cols_read to i2             ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb11:33  %tmp_1 = add i13 %cols_cast1, -3                ; <i13> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="2" op_0_bw="13">
<![CDATA[
bb11:34  %tmp_8 = trunc i13 %ref to i2                   ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb11:35  %tmp_135_2 = icmp eq i8 %kernel_val_2_2_read_1, 0 ; <i1> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_135_2"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb11:36  %tmp_135_2_0_1_not = icmp ne i8 %kernel_val_2_1_read_1, 0 ; <i1> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_135_2_0_1_not"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb11:37  %tmp_135_2_0_2_not = icmp ne i8 %kernel_val_2_0_read_1, 0 ; <i1> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_135_2_0_2_not"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb11:38  %tmp_135_2_1_0_not = icmp ne i8 %kernel_val_1_2_read_1, 0 ; <i1> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_135_2_1_0_not"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb11:39  %tmp_135_2_1_1_not = icmp ne i8 %kernel_val_1_1_read_1, 0 ; <i1> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_135_2_1_1_not"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb11:40  %tmp_135_2_1_2_not = icmp ne i8 %kernel_val_1_0_read_1, 0 ; <i1> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_135_2_1_2_not"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb11:41  %tmp_135_2_2_0_not = icmp ne i8 %kernel_val_0_2_read_1, 0 ; <i1> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_135_2_2_0_not"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb11:42  %tmp_135_2_2_1_not = icmp ne i8 %kernel_val_0_1_read_1, 0 ; <i1> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_135_2_2_1_not"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb11:43  %tmp_135_2_2_2_not = icmp ne i8 %kernel_val_0_0_read_1, 0 ; <i1> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_135_2_2_2_not"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb11:44  %tmp_9 = xor i2 %tmp_7, -1                      ; <i2> [#uses=9]

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="0" op_0_bw="0">
<![CDATA[
bb11:45  br label %bb106

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
bb106:0  %t_V = phi i12 [ 0, %bb11 ], [ %i_V, %bb104 ]   ; <i12> [#uses=3]

]]></node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="13" op_0_bw="12">
<![CDATA[
bb106:1  %tmp19_cast1 = zext i12 %t_V to i13             ; <i13> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp19_cast1"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="14" op_0_bw="12">
<![CDATA[
bb106:2  %tmp19_cast = zext i12 %t_V to i14              ; <i14> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp19_cast"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb106:3  %tmp_2 = icmp ult i14 %tmp19_cast, %heightloop_cast59_cast ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb106:4  %i_V = add i12 %t_V, 1                          ; <i12> [#uses=1]

]]></node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb106:5  br i1 %tmp_2, label %bb12, label %bb107

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb12:2  %ult = icmp ult i14 %tmp19_cast, %heightloop_cast59_cast ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="ult"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb12:4  %ImagLoc_y = add i13 %tmp19_cast1, -4           ; <i13> [#uses=9]

]]></node>
<StgValue><ssdm name="ImagLoc_y"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="14" op_0_bw="13">
<![CDATA[
bb12:5  %ImagLoc_y_0_0_cast1 = sext i13 %ImagLoc_y to i14 ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="ImagLoc_y_0_0_cast1"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="12" op_0_bw="12" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb12:7  %tr1 = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %ImagLoc_y, i32 1, i32 12) ; <i12> [#uses=1]

]]></node>
<StgValue><ssdm name="tr1"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb12:8  %icmp1 = icmp slt i12 %tr1, 1                   ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb12:10  %tmp_10 = icmp slt i13 %ImagLoc_y, %ref         ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb12:11  %tmp_11 = icmp ult i13 %ImagLoc_y, %rows_cast1  ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
bb12:12  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ImagLoc_y, i32 12) ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
bb12:13  %p_assign_2 = select i1 %tmp_12, i13 0, i13 %ref ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="p_assign_2"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb12:20  %ImagLoc_y_1 = add i13 %tmp19_cast1, -5         ; <i13> [#uses=3]

]]></node>
<StgValue><ssdm name="ImagLoc_y_1"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb12:21  %tmp_92_0_1 = icmp ult i13 %ImagLoc_y_1, %rows_cast1 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_92_0_1"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
bb12:22  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ImagLoc_y_1, i32 12) ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
bb12:23  %p_assign_3 = select i1 %tmp_15, i13 0, i13 %ref ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="p_assign_3"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb12:29  %ImagLoc_y_2 = add i13 %tmp19_cast1, -6         ; <i13> [#uses=3]

]]></node>
<StgValue><ssdm name="ImagLoc_y_2"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb12:30  %tmp_92_0_2 = icmp ult i13 %ImagLoc_y_2, %rows_cast1 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_92_0_2"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
bb12:31  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ImagLoc_y_2, i32 12) ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
bb12:32  %p_assign_4 = select i1 %tmp_17, i13 0, i13 %ref ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="p_assign_4"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb12:37  %slt = icmp slt i13 %ImagLoc_y, %ref            ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="slt"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb12:39  %tmp_86_2 = icmp slt i14 %ImagLoc_y_0_0_cast1, %heightloop_cast59_cast ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_86_2"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="861" bw="0">
<![CDATA[
bb107:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
bb12:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str32) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb12:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 1080, i64 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb12:3  %rev1 = xor i1 %ult, true                       ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="rev1"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb12:6  %tmp_80_not = icmp sgt i13 %ImagLoc_y, -2       ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_80_not"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb12:9  %or_cond = and i1 %icmp1, %tmp_80_not           ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
bb12:14  %tmp_13 = select i1 %tmp_11, i13 %ImagLoc_y, i13 %p_assign_2 ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
bb12:15  %tmp_6 = select i1 %tmp_10, i2 -2, i2 %tmp_8    ; <i2> [#uses=5]

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="2" op_0_bw="13">
<![CDATA[
bb12:16  %tmp_14 = trunc i13 %tmp_13 to i2               ; <i2> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb12:17  %locy_0_0_t = sub i2 %tmp_6, %tmp_14            ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="locy_0_0_t"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb12:18  %sel_tmp = icmp eq i2 %tmp_6, %tmp_14           ; <i1> [#uses=3]

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb12:19  %sel_tmp5 = icmp eq i2 %locy_0_0_t, 1           ; <i1> [#uses=3]

]]></node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
bb12:24  %tmp_125_0_1_v = select i1 %tmp_92_0_1, i13 %ImagLoc_y_1, i13 %p_assign_3 ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_125_0_1_v"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="2" op_0_bw="13">
<![CDATA[
bb12:25  %tmp_16 = trunc i13 %tmp_125_0_1_v to i2        ; <i2> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb12:26  %locy_0_1_t = sub i2 %tmp_6, %tmp_16            ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="locy_0_1_t"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb12:27  %sel_tmp8 = icmp eq i2 %tmp_6, %tmp_16          ; <i1> [#uses=3]

]]></node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb12:28  %sel_tmp1 = icmp eq i2 %locy_0_1_t, 1           ; <i1> [#uses=3]

]]></node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
bb12:33  %tmp_125_0_2_v = select i1 %tmp_92_0_2, i13 %ImagLoc_y_2, i13 %p_assign_4 ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_125_0_2_v"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="2" op_0_bw="13">
<![CDATA[
bb12:34  %tmp_19 = trunc i13 %tmp_125_0_2_v to i2        ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb12:35  %locy_0_2_t = sub i2 %tmp_6, %tmp_19            ; <i2> [#uses=3]

]]></node>
<StgValue><ssdm name="locy_0_2_t"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb12:36  %tmp_20 = icmp slt i13 %ImagLoc_y, 1            ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb12:38  %rev = xor i1 %slt, true                        ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb12:40  %or_cond34_2 = and i1 %tmp_86_2, %rev           ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond34_2"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb12:41  %brmerge36_2 = or i1 %icmp1, %rev               ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="brmerge36_2"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb12:42  %or_cond1 = and i1 %brmerge36_2, %tmp_80_not    ; <i1> [#uses=3]

]]></node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="0" op_0_bw="0">
<![CDATA[
bb12:43  br label %bb103

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="207" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
bb103:0  %t_V_1 = phi i12 [ 0, %bb12 ], [ %j_V, %bb99.2 ] ; <i12> [#uses=3]

]]></node>
<StgValue><ssdm name="t_V_1"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="13" op_0_bw="12">
<![CDATA[
bb103:13  %tmp_65_cast1 = zext i12 %t_V_1 to i13          ; <i13> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_65_cast1"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb103:14  %tmp_3 = icmp ult i13 %tmp_65_cast1, %widthloop ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb103:15  %j_V = add i12 %t_V_1, 1                        ; <i12> [#uses=1]

]]></node>
<StgValue><ssdm name="j_V"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb103:16  br i1 %tmp_3, label %bb13_ifconv, label %bb104

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="11" op_0_bw="11" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb13_ifconv:3  %tr = call i11 @_ssdm_op_PartSelect.i11.i12.i32.i32(i12 %t_V_1, i32 1, i32 11) ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="tr"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb13_ifconv:4  %icmp = icmp eq i11 %tr, 0                      ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb13_ifconv:5  %ImagLoc_x = add i13 %tmp_65_cast1, -1          ; <i13> [#uses=13]

]]></node>
<StgValue><ssdm name="ImagLoc_x"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="14" op_0_bw="13">
<![CDATA[
bb13_ifconv:6  %ImagLoc_x_0_0_cast1 = sext i13 %ImagLoc_x to i14 ; <i14> [#uses=6]

]]></node>
<StgValue><ssdm name="ImagLoc_x_0_0_cast1"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb13_ifconv:7  %tmp_5 = icmp ult i13 %ImagLoc_x, %cols_cast1   ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
bb13_ifconv:8  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ImagLoc_x, i32 12) ; <i1> [#uses=7]

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
bb13_ifconv:9  %p_assign_1 = select i1 %tmp_21, i13 0, i13 %tmp_s ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="p_assign_1"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb13_ifconv:11  %brmerge = or i1 %or_cond, %or_cond34_2         ; <i1> [#uses=3]

]]></node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb13_ifconv:12  br i1 %brmerge, label %bb29.preheader.0_ifconv, label %bb33.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb33.0:0  br i1 %or_cond1, label %bb85.0, label %bb36.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb36.0:0  br i1 %tmp_21, label %bb61.preheader.0, label %bb37.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb37.0:0  %tmp_22 = icmp slt i14 %ImagLoc_x_0_0_cast1, %cols_cast2 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb37.0:1  br i1 %tmp_22, label %bb38.0, label %bb55.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb55.0:0  br i1 %tmp_21, label %bb61.preheader.0, label %bb63.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb63.0:0  %slt1 = icmp slt i14 %ImagLoc_x_0_0_cast1, %cols_cast2 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="slt1"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="64" op_0_bw="13">
<![CDATA[
bb38.0:0  %tmp_23 = sext i13 %ImagLoc_x to i64            ; <i64> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb38.0:1  %k_buf_0_val_2_addr_1 = getelementptr [1920 x i8]* %k_buf_0_val_2, i64 0, i64 %tmp_23 ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="k_buf_0_val_2_addr_1"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="8" op_0_bw="11">
<![CDATA[
bb38.0:2  %Toppixel = load i8* %k_buf_0_val_2_addr_1, align 1 ; <i8> [#uses=4]

]]></node>
<StgValue><ssdm name="Toppixel"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb38.0:3  %tmp_24 = icmp slt i13 %ImagLoc_x, %tmp_1       ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb38.0:4  br i1 %tmp_24, label %bb52.preheader.0, label %bb41.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="1"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="2" op_0_bw="13">
<![CDATA[
bb41.0:0  %tmp_25 = trunc i13 %ImagLoc_x to i2            ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="1"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb41.0:1  %tmp_97_0_t = add i2 %tmp_25, %tmp_9            ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_97_0_t"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="1"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb41.0:2  switch i2 %tmp_97_0_t, label %branch53 [
    i2 0, label %branch51
    i2 1, label %branch52
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb52.preheader.0:0  %k_buf_0_val_1_addr_2 = getelementptr [1920 x i8]* %k_buf_0_val_1, i64 0, i64 %tmp_23 ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="k_buf_0_val_1_addr_2"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="8" op_0_bw="11">
<![CDATA[
bb52.preheader.0:1  %temp_43 = load i8* %k_buf_0_val_1_addr_2, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="temp_43"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb52.preheader.0:3  %k_buf_0_val_0_addr_2 = getelementptr [1920 x i8]* %k_buf_0_val_0, i64 0, i64 %tmp_23 ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="k_buf_0_val_0_addr_2"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="8" op_0_bw="11">
<![CDATA[
bb52.preheader.0:4  %temp_44 = load i8* %k_buf_0_val_0_addr_2, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="temp_44"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb29.preheader.0_ifconv:12  switch i2 %locy_0_2_t, label %branch26 [
    i2 0, label %branch24
    i2 1, label %bb85.0.pre
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb85.0:0  %ult1 = icmp ult i13 %tmp_65_cast1, %widthloop  ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="ult1"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb85.0:2  %tmp15 = or i1 %icmp, %tmp_20                   ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb99.0_ifconv:0  br i1 %brmerge, label %bb29.preheader.1_ifconv, label %bb33.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="461" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb33.1:0  br i1 %or_cond1, label %bb85.1, label %bb36.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="463" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb36.1:0  br i1 %tmp_21, label %bb61.preheader.1, label %bb37.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="465" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb37.1:0  %tmp_93_1 = icmp slt i14 %ImagLoc_x_0_0_cast1, %cols_cast2 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_93_1"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb37.1:1  br i1 %tmp_93_1, label %bb38.1, label %bb55.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="468" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb55.1:0  br i1 %tmp_21, label %bb61.preheader.1, label %bb63.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb63.1:0  %slt2 = icmp slt i14 %ImagLoc_x_0_0_cast1, %cols_cast2 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="slt2"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="532" bw="64" op_0_bw="13">
<![CDATA[
bb38.1:0  %tmp_94_1 = sext i13 %ImagLoc_x to i64          ; <i64> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_94_1"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="533" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb38.1:1  %k_buf_1_val_2_addr_1 = getelementptr [1920 x i8]* %k_buf_1_val_2, i64 0, i64 %tmp_94_1 ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="k_buf_1_val_2_addr_1"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="8" op_0_bw="11">
<![CDATA[
bb38.1:2  %Toppixel_1 = load i8* %k_buf_1_val_2_addr_1, align 1 ; <i8> [#uses=4]

]]></node>
<StgValue><ssdm name="Toppixel_1"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="535" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb38.1:3  %tmp_95_1 = icmp slt i13 %ImagLoc_x, %tmp_1     ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_95_1"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="536" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb38.1:4  br i1 %tmp_95_1, label %bb52.preheader.1, label %bb41.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="1"/>
<literal name="tmp_95_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="538" bw="2" op_0_bw="13">
<![CDATA[
bb41.1:0  %tmp_33 = trunc i13 %ImagLoc_x to i2            ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="1"/>
<literal name="tmp_95_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="539" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb41.1:1  %tmp_97_1_t = add i2 %tmp_33, %tmp_9            ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_97_1_t"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="1"/>
<literal name="tmp_95_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="540" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb41.1:2  switch i2 %tmp_97_1_t, label %branch62 [
    i2 0, label %branch60
    i2 1, label %branch61
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="551" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb52.preheader.1:0  %k_buf_1_val_1_addr_2 = getelementptr [1920 x i8]* %k_buf_1_val_1, i64 0, i64 %tmp_94_1 ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="k_buf_1_val_1_addr_2"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="552" bw="8" op_0_bw="11">
<![CDATA[
bb52.preheader.1:1  %temp = load i8* %k_buf_1_val_1_addr_2, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="554" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb52.preheader.1:3  %k_buf_1_val_0_addr_2 = getelementptr [1920 x i8]* %k_buf_1_val_0, i64 0, i64 %tmp_94_1 ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="k_buf_1_val_0_addr_2"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="555" bw="8" op_0_bw="11">
<![CDATA[
bb52.preheader.1:4  %temp_45 = load i8* %k_buf_1_val_0_addr_2, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="temp_45"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="590" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb29.preheader.1_ifconv:12  switch i2 %locy_0_2_t, label %branch35 [
    i2 0, label %branch33
    i2 1, label %bb85.1.pre
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="651" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb99.1_ifconv:0  br i1 %brmerge, label %bb29.preheader.2_ifconv, label %bb33.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="653" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb33.2:0  br i1 %or_cond1, label %bb85.2, label %bb36.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="655" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb36.2:0  br i1 %tmp_21, label %bb61.preheader.2, label %bb37.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="657" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb37.2:0  %tmp_93_2 = icmp slt i14 %ImagLoc_x_0_0_cast1, %cols_cast2 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_93_2"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="658" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb37.2:1  br i1 %tmp_93_2, label %bb38.2, label %bb55.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="660" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb55.2:0  br i1 %tmp_21, label %bb61.preheader.2, label %bb63.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="662" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb63.2:0  %slt3 = icmp slt i14 %ImagLoc_x_0_0_cast1, %cols_cast2 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="slt3"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="727" bw="64" op_0_bw="13">
<![CDATA[
bb38.2:0  %tmp_94_2 = sext i13 %ImagLoc_x to i64          ; <i64> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_94_2"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="728" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb38.2:1  %k_buf_2_val_2_addr_1 = getelementptr [1920 x i8]* %k_buf_2_val_2, i64 0, i64 %tmp_94_2 ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="k_buf_2_val_2_addr_1"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="729" bw="8" op_0_bw="11">
<![CDATA[
bb38.2:2  %Toppixel_2 = load i8* %k_buf_2_val_2_addr_1, align 1 ; <i8> [#uses=4]

]]></node>
<StgValue><ssdm name="Toppixel_2"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="730" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb38.2:3  %tmp_95_2 = icmp slt i13 %ImagLoc_x, %tmp_1     ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_95_2"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="731" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb38.2:4  br i1 %tmp_95_2, label %bb52.preheader.2, label %bb41.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="1"/>
<literal name="tmp_95_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="733" bw="2" op_0_bw="13">
<![CDATA[
bb41.2:0  %tmp_37 = trunc i13 %ImagLoc_x to i2            ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="1"/>
<literal name="tmp_95_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="734" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb41.2:1  %tmp_97_2_t = add i2 %tmp_37, %tmp_9            ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_97_2_t"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="1"/>
<literal name="tmp_95_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="735" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb41.2:2  switch i2 %tmp_97_2_t, label %branch71 [
    i2 0, label %branch69
    i2 1, label %branch70
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="746" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb52.preheader.2:0  %k_buf_2_val_1_addr_2 = getelementptr [1920 x i8]* %k_buf_2_val_1, i64 0, i64 %tmp_94_2 ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="k_buf_2_val_1_addr_2"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="747" bw="8" op_0_bw="11">
<![CDATA[
bb52.preheader.2:1  %temp_46 = load i8* %k_buf_2_val_1_addr_2, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="temp_46"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="749" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb52.preheader.2:3  %k_buf_2_val_0_addr_2 = getelementptr [1920 x i8]* %k_buf_2_val_0, i64 0, i64 %tmp_94_2 ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="k_buf_2_val_0_addr_2"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="750" bw="8" op_0_bw="11">
<![CDATA[
bb52.preheader.2:4  %temp_47 = load i8* %k_buf_2_val_0_addr_2, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="temp_47"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="785" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb29.preheader.2_ifconv:12  switch i2 %locy_0_2_t, label %branch44 [
    i2 0, label %branch42
    i2 1, label %bb85.2.pre
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
bb13_ifconv:0  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str33) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb13_ifconv:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 1920, i64 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
bb13_ifconv:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str20) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
bb13_ifconv:10  %x = select i1 %tmp_5, i13 %ImagLoc_x, i13 %p_assign_1 ; <i13> [#uses=21]

]]></node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="8" op_0_bw="11">
<![CDATA[
bb38.0:2  %Toppixel = load i8* %k_buf_0_val_2_addr_1, align 1 ; <i8> [#uses=4]

]]></node>
<StgValue><ssdm name="Toppixel"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="1"/>
<literal name="tmp_24" val="0"/>
<literal name="tmp_97_0_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch52:0  store i8 %Toppixel, i8* %right_border_buf_0_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="1"/>
<literal name="tmp_24" val="0"/>
<literal name="tmp_97_0_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %bb52.preheader.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="1"/>
<literal name="tmp_24" val="0"/>
<literal name="tmp_97_0_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51:0  store i8 %Toppixel, i8* %right_border_buf_0_val_0_0, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="1"/>
<literal name="tmp_24" val="0"/>
<literal name="tmp_97_0_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %bb52.preheader.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="1"/>
<literal name="tmp_24" val="0"/>
<literal name="tmp_97_0_t" val="!1"/>
<literal name="tmp_97_0_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch53:0  store i8 %Toppixel, i8* %right_border_buf_0_val_0_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="1"/>
<literal name="tmp_24" val="0"/>
<literal name="tmp_97_0_t" val="!1"/>
<literal name="tmp_97_0_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %bb52.preheader.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="8" op_0_bw="11">
<![CDATA[
bb52.preheader.0:1  %temp_43 = load i8* %k_buf_0_val_1_addr_2, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="temp_43"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="8" op_0_bw="11">
<![CDATA[
bb52.preheader.0:4  %temp_44 = load i8* %k_buf_0_val_0_addr_2, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="temp_44"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb52.preheader.0:6  %tmp_41 = call i8 @_ssdm_op_FifoRead.volatile.i8P(i8* %p_src_data_stream_0_V) ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
bb52.preheader.0:7  store i8 %tmp_41, i8* %k_buf_0_val_0_addr_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="64" op_0_bw="13">
<![CDATA[
bb61.preheader.0:0  %tmp_26 = sext i13 %x to i64                    ; <i64> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb61.preheader.0:1  %k_buf_0_val_0_addr_1 = getelementptr [1920 x i8]* %k_buf_0_val_0, i64 0, i64 %tmp_26 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_0_val_0_addr_1"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="8" op_0_bw="11">
<![CDATA[
bb61.preheader.0:2  %src_kernel_win_0_val_0_0_5 = load i8* %k_buf_0_val_0_addr_1, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_0_5"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb61.preheader.0:3  %k_buf_0_val_1_addr_1 = getelementptr [1920 x i8]* %k_buf_0_val_1, i64 0, i64 %tmp_26 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_0_val_1_addr_1"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="8" op_0_bw="11">
<![CDATA[
bb61.preheader.0:4  %src_kernel_win_0_val_1_0_4 = load i8* %k_buf_0_val_1_addr_1, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_0_4"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb61.preheader.0:5  %k_buf_0_val_2_addr_2 = getelementptr [1920 x i8]* %k_buf_0_val_2, i64 0, i64 %tmp_26 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_0_val_2_addr_2"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="8" op_0_bw="11">
<![CDATA[
bb61.preheader.0:6  %src_kernel_win_0_val_2_0_3 = load i8* %k_buf_0_val_2_addr_2, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_0_3"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="64" op_0_bw="13">
<![CDATA[
bb29.preheader.0_ifconv:0  %tmp_18 = sext i13 %x to i64                    ; <i64> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb29.preheader.0_ifconv:1  %k_buf_0_val_0_addr = getelementptr [1920 x i8]* %k_buf_0_val_0, i64 0, i64 %tmp_18 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_0_val_0_addr"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="8" op_0_bw="11">
<![CDATA[
bb29.preheader.0_ifconv:2  %k_buf_0_val_0_load = load i8* %k_buf_0_val_0_addr, align 1 ; <i8> [#uses=4]

]]></node>
<StgValue><ssdm name="k_buf_0_val_0_load"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb29.preheader.0_ifconv:4  %k_buf_0_val_1_addr = getelementptr [1920 x i8]* %k_buf_0_val_1, i64 0, i64 %tmp_18 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_0_val_1_addr"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="8" op_0_bw="11">
<![CDATA[
bb29.preheader.0_ifconv:5  %k_buf_0_val_1_load = load i8* %k_buf_0_val_1_addr, align 1 ; <i8> [#uses=6]

]]></node>
<StgValue><ssdm name="k_buf_0_val_1_load"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb29.preheader.0_ifconv:6  %k_buf_0_val_2_addr = getelementptr [1920 x i8]* %k_buf_0_val_2, i64 0, i64 %tmp_18 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_0_val_2_addr"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="8" op_0_bw="11">
<![CDATA[
bb29.preheader.0_ifconv:7  %k_buf_0_val_2_load = load i8* %k_buf_0_val_2_addr, align 1 ; <i8> [#uses=6]

]]></node>
<StgValue><ssdm name="k_buf_0_val_2_load"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb85.0:1  %rev3 = xor i1 %ult1, true                      ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="rev3"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb85.0:3  %tmp16 = or i1 %rev1, %rev3                     ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb85.0:4  %brmerge1 = or i1 %tmp16, %tmp15                ; <i1> [#uses=3]

]]></node>
<StgValue><ssdm name="brmerge1"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb85.0:5  br i1 %brmerge1, label %bb99.0_ifconv, label %bb7.i505.preheader.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="8" op_0_bw="8">
<![CDATA[
bb7.i505.preheader.0:5  %src_kernel_win_0_val_2_1_load = load i8* %src_kernel_win_0_val_2_1 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1_load"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb7.i505.preheader.0:6  %tmp_32 = icmp eq i8 %src_kernel_win_0_val_2_1_load, -1 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb7.i505.preheader.0:7  %or_cond2 = or i1 %tmp_135_2, %tmp_32           ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="8" op_0_bw="11">
<![CDATA[
bb38.1:2  %Toppixel_1 = load i8* %k_buf_1_val_2_addr_1, align 1 ; <i8> [#uses=4]

]]></node>
<StgValue><ssdm name="Toppixel_1"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="1"/>
<literal name="tmp_95_1" val="0"/>
<literal name="tmp_97_1_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="542" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch61:0  store i8 %Toppixel_1, i8* %right_border_buf_1_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="1"/>
<literal name="tmp_95_1" val="0"/>
<literal name="tmp_97_1_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="543" bw="0" op_0_bw="0">
<![CDATA[
branch61:1  br label %bb52.preheader.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="1"/>
<literal name="tmp_95_1" val="0"/>
<literal name="tmp_97_1_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="545" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch60:0  store i8 %Toppixel_1, i8* %right_border_buf_1_val_0_0, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="1"/>
<literal name="tmp_95_1" val="0"/>
<literal name="tmp_97_1_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="546" bw="0" op_0_bw="0">
<![CDATA[
branch60:1  br label %bb52.preheader.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="1"/>
<literal name="tmp_95_1" val="0"/>
<literal name="tmp_97_1_t" val="!1"/>
<literal name="tmp_97_1_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="548" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch62:0  store i8 %Toppixel_1, i8* %right_border_buf_1_val_0_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="1"/>
<literal name="tmp_95_1" val="0"/>
<literal name="tmp_97_1_t" val="!1"/>
<literal name="tmp_97_1_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="549" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %bb52.preheader.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="552" bw="8" op_0_bw="11">
<![CDATA[
bb52.preheader.1:1  %temp = load i8* %k_buf_1_val_1_addr_2, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="555" bw="8" op_0_bw="11">
<![CDATA[
bb52.preheader.1:4  %temp_45 = load i8* %k_buf_1_val_0_addr_2, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="temp_45"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="557" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb52.preheader.1:6  %tmp_42 = call i8 @_ssdm_op_FifoRead.volatile.i8P(i8* %p_src_data_stream_1_V) ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="558" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
bb52.preheader.1:7  store i8 %tmp_42, i8* %k_buf_1_val_0_addr_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="329" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="563" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb52.preheader.1:12  store i8 %temp, i8* %src_kernel_win_1_val_1_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="566" bw="64" op_0_bw="13">
<![CDATA[
bb61.preheader.1:0  %tmp_99_1 = sext i13 %x to i64                  ; <i64> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_99_1"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="567" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb61.preheader.1:1  %k_buf_1_val_0_addr_1 = getelementptr [1920 x i8]* %k_buf_1_val_0, i64 0, i64 %tmp_99_1 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_1_val_0_addr_1"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="568" bw="8" op_0_bw="11">
<![CDATA[
bb61.preheader.1:2  %src_kernel_win_1_val_0_0_5 = load i8* %k_buf_1_val_0_addr_1, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_0_0_5"/></StgValue>
</operation>

<operation id="333" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="569" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb61.preheader.1:3  %k_buf_1_val_1_addr_1 = getelementptr [1920 x i8]* %k_buf_1_val_1, i64 0, i64 %tmp_99_1 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_1_val_1_addr_1"/></StgValue>
</operation>

<operation id="334" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="570" bw="8" op_0_bw="11">
<![CDATA[
bb61.preheader.1:4  %src_kernel_win_1_val_1_0_4 = load i8* %k_buf_1_val_1_addr_1, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_1_0_4"/></StgValue>
</operation>

<operation id="335" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="571" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb61.preheader.1:5  %k_buf_1_val_2_addr_2 = getelementptr [1920 x i8]* %k_buf_1_val_2, i64 0, i64 %tmp_99_1 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_1_val_2_addr_2"/></StgValue>
</operation>

<operation id="336" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="572" bw="8" op_0_bw="11">
<![CDATA[
bb61.preheader.1:6  %src_kernel_win_1_val_2_0_3 = load i8* %k_buf_1_val_2_addr_2, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_2_0_3"/></StgValue>
</operation>

<operation id="337" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="578" bw="64" op_0_bw="13">
<![CDATA[
bb29.preheader.1_ifconv:0  %tmp_87_1 = sext i13 %x to i64                  ; <i64> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_87_1"/></StgValue>
</operation>

<operation id="338" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="579" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb29.preheader.1_ifconv:1  %k_buf_1_val_0_addr = getelementptr [1920 x i8]* %k_buf_1_val_0, i64 0, i64 %tmp_87_1 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_1_val_0_addr"/></StgValue>
</operation>

<operation id="339" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="580" bw="8" op_0_bw="11">
<![CDATA[
bb29.preheader.1_ifconv:2  %k_buf_1_val_0_load = load i8* %k_buf_1_val_0_addr, align 1 ; <i8> [#uses=4]

]]></node>
<StgValue><ssdm name="k_buf_1_val_0_load"/></StgValue>
</operation>

<operation id="340" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="582" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb29.preheader.1_ifconv:4  %k_buf_1_val_1_addr = getelementptr [1920 x i8]* %k_buf_1_val_1, i64 0, i64 %tmp_87_1 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_1_val_1_addr"/></StgValue>
</operation>

<operation id="341" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="583" bw="8" op_0_bw="11">
<![CDATA[
bb29.preheader.1_ifconv:5  %k_buf_1_val_1_load = load i8* %k_buf_1_val_1_addr, align 1 ; <i8> [#uses=6]

]]></node>
<StgValue><ssdm name="k_buf_1_val_1_load"/></StgValue>
</operation>

<operation id="342" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="584" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb29.preheader.1_ifconv:6  %k_buf_1_val_2_addr = getelementptr [1920 x i8]* %k_buf_1_val_2, i64 0, i64 %tmp_87_1 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_1_val_2_addr"/></StgValue>
</operation>

<operation id="343" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="585" bw="8" op_0_bw="11">
<![CDATA[
bb29.preheader.1_ifconv:7  %k_buf_1_val_2_load = load i8* %k_buf_1_val_2_addr, align 1 ; <i8> [#uses=6]

]]></node>
<StgValue><ssdm name="k_buf_1_val_2_load"/></StgValue>
</operation>

<operation id="344" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="613" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb85.1:0  br i1 %brmerge1, label %bb99.1_ifconv, label %bb7.i505.preheader.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="620" bw="8" op_0_bw="8">
<![CDATA[
bb7.i505.preheader.1:5  %src_kernel_win_1_val_2_1_load = load i8* %src_kernel_win_1_val_2_1 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_2_1_load"/></StgValue>
</operation>

<operation id="346" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="621" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb7.i505.preheader.1:6  %tmp_136_1 = icmp eq i8 %src_kernel_win_1_val_2_1_load, -1 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_136_1"/></StgValue>
</operation>

<operation id="347" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb7.i505.preheader.1:7  %or_cond13 = or i1 %tmp_135_2, %tmp_136_1       ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond13"/></StgValue>
</operation>

<operation id="348" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="729" bw="8" op_0_bw="11">
<![CDATA[
bb38.2:2  %Toppixel_2 = load i8* %k_buf_2_val_2_addr_1, align 1 ; <i8> [#uses=4]

]]></node>
<StgValue><ssdm name="Toppixel_2"/></StgValue>
</operation>

<operation id="349" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="1"/>
<literal name="tmp_95_2" val="0"/>
<literal name="tmp_97_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="737" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch70:0  store i8 %Toppixel_2, i8* %right_border_buf_2_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="1"/>
<literal name="tmp_95_2" val="0"/>
<literal name="tmp_97_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="738" bw="0" op_0_bw="0">
<![CDATA[
branch70:1  br label %bb52.preheader.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="351" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="669">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="1"/>
<literal name="tmp_95_2" val="0"/>
<literal name="tmp_97_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="740" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch69:0  store i8 %Toppixel_2, i8* %right_border_buf_2_val_0_0, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="669">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="1"/>
<literal name="tmp_95_2" val="0"/>
<literal name="tmp_97_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="741" bw="0" op_0_bw="0">
<![CDATA[
branch69:1  br label %bb52.preheader.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="1"/>
<literal name="tmp_95_2" val="0"/>
<literal name="tmp_97_2_t" val="!1"/>
<literal name="tmp_97_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="743" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch71:0  store i8 %Toppixel_2, i8* %right_border_buf_2_val_0_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="354" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="1"/>
<literal name="tmp_95_2" val="0"/>
<literal name="tmp_97_2_t" val="!1"/>
<literal name="tmp_97_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="744" bw="0" op_0_bw="0">
<![CDATA[
branch71:1  br label %bb52.preheader.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="355" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="747" bw="8" op_0_bw="11">
<![CDATA[
bb52.preheader.2:1  %temp_46 = load i8* %k_buf_2_val_1_addr_2, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="temp_46"/></StgValue>
</operation>

<operation id="356" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="750" bw="8" op_0_bw="11">
<![CDATA[
bb52.preheader.2:4  %temp_47 = load i8* %k_buf_2_val_0_addr_2, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="temp_47"/></StgValue>
</operation>

<operation id="357" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="752" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb52.preheader.2:6  %tmp_43 = call i8 @_ssdm_op_FifoRead.volatile.i8P(i8* %p_src_data_stream_2_V) ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="358" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="753" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
bb52.preheader.2:7  store i8 %tmp_43, i8* %k_buf_2_val_0_addr_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="359" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="757" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb52.preheader.2:11  store i8 %temp_47, i8* %src_kernel_win_2_val_0_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="758" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb52.preheader.2:12  store i8 %temp_46, i8* %src_kernel_win_2_val_1_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="361" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="761" bw="64" op_0_bw="13">
<![CDATA[
bb61.preheader.2:0  %tmp_99_2 = sext i13 %x to i64                  ; <i64> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_99_2"/></StgValue>
</operation>

<operation id="362" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="762" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb61.preheader.2:1  %k_buf_2_val_0_addr_1 = getelementptr [1920 x i8]* %k_buf_2_val_0, i64 0, i64 %tmp_99_2 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_2_val_0_addr_1"/></StgValue>
</operation>

<operation id="363" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="763" bw="8" op_0_bw="11">
<![CDATA[
bb61.preheader.2:2  %src_kernel_win_2_val_0_0_5 = load i8* %k_buf_2_val_0_addr_1, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_0_5"/></StgValue>
</operation>

<operation id="364" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="764" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb61.preheader.2:3  %k_buf_2_val_1_addr_1 = getelementptr [1920 x i8]* %k_buf_2_val_1, i64 0, i64 %tmp_99_2 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_2_val_1_addr_1"/></StgValue>
</operation>

<operation id="365" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="765" bw="8" op_0_bw="11">
<![CDATA[
bb61.preheader.2:4  %src_kernel_win_2_val_1_0_4 = load i8* %k_buf_2_val_1_addr_1, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_1_0_4"/></StgValue>
</operation>

<operation id="366" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="766" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb61.preheader.2:5  %k_buf_2_val_2_addr_2 = getelementptr [1920 x i8]* %k_buf_2_val_2, i64 0, i64 %tmp_99_2 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_2_val_2_addr_2"/></StgValue>
</operation>

<operation id="367" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="767" bw="8" op_0_bw="11">
<![CDATA[
bb61.preheader.2:6  %src_kernel_win_2_val_2_0_3 = load i8* %k_buf_2_val_2_addr_2, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_2_0_3"/></StgValue>
</operation>

<operation id="368" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="773" bw="64" op_0_bw="13">
<![CDATA[
bb29.preheader.2_ifconv:0  %tmp_87_2 = sext i13 %x to i64                  ; <i64> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_87_2"/></StgValue>
</operation>

<operation id="369" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="774" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb29.preheader.2_ifconv:1  %k_buf_2_val_0_addr = getelementptr [1920 x i8]* %k_buf_2_val_0, i64 0, i64 %tmp_87_2 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_2_val_0_addr"/></StgValue>
</operation>

<operation id="370" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="775" bw="8" op_0_bw="11">
<![CDATA[
bb29.preheader.2_ifconv:2  %k_buf_2_val_0_load = load i8* %k_buf_2_val_0_addr, align 1 ; <i8> [#uses=4]

]]></node>
<StgValue><ssdm name="k_buf_2_val_0_load"/></StgValue>
</operation>

<operation id="371" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="777" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb29.preheader.2_ifconv:4  %k_buf_2_val_1_addr = getelementptr [1920 x i8]* %k_buf_2_val_1, i64 0, i64 %tmp_87_2 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_2_val_1_addr"/></StgValue>
</operation>

<operation id="372" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="778" bw="8" op_0_bw="11">
<![CDATA[
bb29.preheader.2_ifconv:5  %k_buf_2_val_1_load = load i8* %k_buf_2_val_1_addr, align 1 ; <i8> [#uses=6]

]]></node>
<StgValue><ssdm name="k_buf_2_val_1_load"/></StgValue>
</operation>

<operation id="373" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="779" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb29.preheader.2_ifconv:6  %k_buf_2_val_2_addr = getelementptr [1920 x i8]* %k_buf_2_val_2, i64 0, i64 %tmp_87_2 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_2_val_2_addr"/></StgValue>
</operation>

<operation id="374" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="780" bw="8" op_0_bw="11">
<![CDATA[
bb29.preheader.2_ifconv:7  %k_buf_2_val_2_load = load i8* %k_buf_2_val_2_addr, align 1 ; <i8> [#uses=6]

]]></node>
<StgValue><ssdm name="k_buf_2_val_2_load"/></StgValue>
</operation>

<operation id="375" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="808" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb85.2:0  br i1 %brmerge1, label %bb99.2, label %bb7.i505.preheader.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="376" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="812" bw="8" op_0_bw="8">
<![CDATA[
bb7.i505.preheader.2:2  %src_kernel_win_2_val_2_1_load = load i8* %src_kernel_win_2_val_2_1 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_2_1_load"/></StgValue>
</operation>

<operation id="377" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="816" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb7.i505.preheader.2:6  %tmp_136_2 = icmp eq i8 %src_kernel_win_2_val_2_1_load, -1 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_136_2"/></StgValue>
</operation>

<operation id="378" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb7.i505.preheader.2:7  %or_cond22 = or i1 %tmp_135_2, %tmp_136_2       ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond22"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="379" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="8" op_0_bw="8">
<![CDATA[
bb103:1  %src_kernel_win_0_val_0_1_4 = load i8* %src_kernel_win_0_val_0_0 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_1_4"/></StgValue>
</operation>

<operation id="380" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="8" op_0_bw="8">
<![CDATA[
bb103:2  %src_kernel_win_0_val_1_1_4 = load i8* %src_kernel_win_0_val_1_0 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_1_4"/></StgValue>
</operation>

<operation id="381" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="8" op_0_bw="8">
<![CDATA[
bb103:3  %src_kernel_win_0_val_2_1_4 = load i8* %src_kernel_win_0_val_2_0 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1_4"/></StgValue>
</operation>

<operation id="382" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="8" op_0_bw="8">
<![CDATA[
bb103:4  %src_kernel_win_1_val_0_1_4 = load i8* %src_kernel_win_1_val_0_0 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_0_1_4"/></StgValue>
</operation>

<operation id="383" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="8" op_0_bw="8">
<![CDATA[
bb103:5  %src_kernel_win_1_val_0_0_7 = load i8* %src_kernel_win_1_val_0_0_1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_0_0_7"/></StgValue>
</operation>

<operation id="384" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="8" op_0_bw="8">
<![CDATA[
bb103:6  %src_kernel_win_1_val_2_1_4 = load i8* %src_kernel_win_1_val_2_0 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_2_1_4"/></StgValue>
</operation>

<operation id="385" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="8" op_0_bw="8">
<![CDATA[
bb103:7  %src_kernel_win_1_val_1_1_4 = load i8* %src_kernel_win_1_val_1_0 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_1_1_4"/></StgValue>
</operation>

<operation id="386" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="8" op_0_bw="8">
<![CDATA[
bb103:8  %src_kernel_win_0_val_1_0_5 = load i8* %src_kernel_win_0_val_1_0_1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_0_5"/></StgValue>
</operation>

<operation id="387" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="8" op_0_bw="8">
<![CDATA[
bb103:9  %src_kernel_win_0_val_0_0_7 = load i8* %src_kernel_win_0_val_0_0_1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_0_7"/></StgValue>
</operation>

<operation id="388" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="8" op_0_bw="8">
<![CDATA[
bb103:10  %src_kernel_win_2_val_0_1_4 = load i8* %src_kernel_win_2_val_0_0 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_1_4"/></StgValue>
</operation>

<operation id="389" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="246" bw="8" op_0_bw="8">
<![CDATA[
bb103:11  %src_kernel_win_2_val_2_1_4 = load i8* %src_kernel_win_2_val_2_0 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_2_1_4"/></StgValue>
</operation>

<operation id="390" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="8" op_0_bw="8">
<![CDATA[
bb103:12  %src_kernel_win_2_val_1_1_4 = load i8* %src_kernel_win_2_val_1_0 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_1_1_4"/></StgValue>
</operation>

<operation id="391" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb63.0:1  %rev2 = xor i1 %slt1, true                      ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="rev2"/></StgValue>
</operation>

<operation id="392" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb63.0:2  %tmp_27 = icmp eq i13 %tmp_s, %x                ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="393" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb63.0:3  %or_cond3 = and i1 %rev2, %tmp_27               ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="394" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb63.0:4  br i1 %or_cond3, label %bb70.preheader.0, label %bb74.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="395" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb74.0:0  %tmp_29 = icmp sgt i13 %tmp_s, %x               ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="396" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb74.0:1  %or_cond4 = and i1 %rev2, %tmp_29               ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond4"/></StgValue>
</operation>

<operation id="397" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb74.0:2  br i1 %or_cond4, label %bb81.preheader.0, label %bb85.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="64" op_0_bw="13">
<![CDATA[
bb81.preheader.0:0  %tmp_30 = sext i13 %x to i64                    ; <i64> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="399" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81.preheader.0:1  %k_buf_0_val_1_addr_3 = getelementptr [1920 x i8]* %k_buf_0_val_1, i64 0, i64 %tmp_30 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_0_val_1_addr_3"/></StgValue>
</operation>

<operation id="400" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="8" op_0_bw="11">
<![CDATA[
bb81.preheader.0:2  %src_kernel_win_0_val_0_0_9 = load i8* %k_buf_0_val_1_addr_3, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_0_9"/></StgValue>
</operation>

<operation id="401" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81.preheader.0:3  %k_buf_0_val_2_addr_3 = getelementptr [1920 x i8]* %k_buf_0_val_2, i64 0, i64 %tmp_30 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_0_val_2_addr_3"/></StgValue>
</operation>

<operation id="402" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="8" op_0_bw="11">
<![CDATA[
bb81.preheader.0:4  %src_kernel_win_0_val_1_0_8 = load i8* %k_buf_0_val_2_addr_3, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_0_8"/></StgValue>
</operation>

<operation id="403" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="2" op_0_bw="13">
<![CDATA[
bb81.preheader.0:5  %tmp_31 = trunc i13 %x to i2                    ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="404" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb81.preheader.0:6  %tmp_121_0_t = add i2 %tmp_31, %tmp_9           ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_121_0_t"/></StgValue>
</operation>

<operation id="405" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb81.preheader.0:7  switch i2 %tmp_121_0_t, label %branch47 [
    i2 0, label %branch45
    i2 1, label %branch46
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="2" op_0_bw="13">
<![CDATA[
bb70.preheader.0:0  %tmp_28 = trunc i13 %x to i2                    ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="407" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb70.preheader.0:1  %tmp_116_0_t = add i2 %tmp_28, %tmp_9           ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_116_0_t"/></StgValue>
</operation>

<operation id="408" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb70.preheader.0:2  switch i2 %tmp_116_0_t, label %branch50 [
    i2 0, label %branch48
    i2 1, label %branch49
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_116_0_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="8" op_0_bw="8">
<![CDATA[
branch49:0  %right_border_buf_0_val_0_1_load = load i8* %right_border_buf_0_val_0_1, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_1_load"/></StgValue>
</operation>

<operation id="410" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_116_0_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch49:1  store i8 %right_border_buf_0_val_0_1_load, i8* %src_kernel_win_0_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="411" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_116_0_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch49:2  store i8 %src_kernel_win_0_val_1_0_5, i8* %src_kernel_win_0_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="412" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_116_0_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch49:3  store i8 %src_kernel_win_0_val_0_0_7, i8* %src_kernel_win_0_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="413" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_116_0_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="0" op_0_bw="0">
<![CDATA[
branch49:4  br label %bb85.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_116_0_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="8" op_0_bw="8">
<![CDATA[
branch48:0  %right_border_buf_0_val_0_0_load = load i8* %right_border_buf_0_val_0_0, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_0_load"/></StgValue>
</operation>

<operation id="415" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_116_0_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch48:1  store i8 %right_border_buf_0_val_0_0_load, i8* %src_kernel_win_0_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="416" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_116_0_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch48:2  store i8 %src_kernel_win_0_val_1_0_5, i8* %src_kernel_win_0_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="417" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_116_0_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch48:3  store i8 %src_kernel_win_0_val_0_0_7, i8* %src_kernel_win_0_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="418" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_116_0_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="0" op_0_bw="0">
<![CDATA[
branch48:4  br label %bb85.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="419" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_116_0_t" val="!1"/>
<literal name="tmp_116_0_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="8" op_0_bw="8">
<![CDATA[
branch50:0  %right_border_buf_0_val_0_2_load = load i8* %right_border_buf_0_val_0_2, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_2_load"/></StgValue>
</operation>

<operation id="420" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_116_0_t" val="!1"/>
<literal name="tmp_116_0_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch50:1  store i8 %right_border_buf_0_val_0_2_load, i8* %src_kernel_win_0_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_116_0_t" val="!1"/>
<literal name="tmp_116_0_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch50:2  store i8 %src_kernel_win_0_val_1_0_5, i8* %src_kernel_win_0_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_116_0_t" val="!1"/>
<literal name="tmp_116_0_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch50:3  store i8 %src_kernel_win_0_val_0_0_7, i8* %src_kernel_win_0_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="423" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_116_0_t" val="!1"/>
<literal name="tmp_116_0_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="0" op_0_bw="0">
<![CDATA[
branch50:4  br label %bb85.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="424" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
bb52.preheader.0:2  store i8 %temp_43, i8* %k_buf_0_val_2_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="425" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
bb52.preheader.0:5  store i8 %temp_44, i8* %k_buf_0_val_1_addr_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb52.preheader.0:8  store i8 %temp_44, i8* %src_kernel_win_0_val_0_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="427" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb52.preheader.0:9  store i8 %temp_43, i8* %src_kernel_win_0_val_1_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb52.preheader.0:10  store i8 %Toppixel, i8* %src_kernel_win_0_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb52.preheader.0:11  store i8 %temp_43, i8* %src_kernel_win_0_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb52.preheader.0:12  store i8 %temp_44, i8* %src_kernel_win_0_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="0" op_0_bw="0">
<![CDATA[
bb52.preheader.0:13  br label %bb85.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="432" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="8" op_0_bw="11">
<![CDATA[
bb61.preheader.0:2  %src_kernel_win_0_val_0_0_5 = load i8* %k_buf_0_val_0_addr_1, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_0_5"/></StgValue>
</operation>

<operation id="433" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="8" op_0_bw="11">
<![CDATA[
bb61.preheader.0:4  %src_kernel_win_0_val_1_0_4 = load i8* %k_buf_0_val_1_addr_1, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_0_4"/></StgValue>
</operation>

<operation id="434" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="8" op_0_bw="11">
<![CDATA[
bb61.preheader.0:6  %src_kernel_win_0_val_2_0_3 = load i8* %k_buf_0_val_2_addr_2, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_0_3"/></StgValue>
</operation>

<operation id="435" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb61.preheader.0:7  store i8 %src_kernel_win_0_val_2_0_3, i8* %src_kernel_win_0_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb61.preheader.0:8  store i8 %src_kernel_win_0_val_1_0_4, i8* %src_kernel_win_0_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="437" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb61.preheader.0:9  store i8 %src_kernel_win_0_val_0_0_5, i8* %src_kernel_win_0_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="0" op_0_bw="0">
<![CDATA[
bb61.preheader.0:10  br label %bb85.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="8" op_0_bw="11">
<![CDATA[
bb29.preheader.0_ifconv:2  %k_buf_0_val_0_load = load i8* %k_buf_0_val_0_addr, align 1 ; <i8> [#uses=4]

]]></node>
<StgValue><ssdm name="k_buf_0_val_0_load"/></StgValue>
</operation>

<operation id="440" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb29.preheader.0_ifconv:3  store i8 %k_buf_0_val_0_load, i8* %col_buf_val_0_0_0, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="8" op_0_bw="11">
<![CDATA[
bb29.preheader.0_ifconv:5  %k_buf_0_val_1_load = load i8* %k_buf_0_val_1_addr, align 1 ; <i8> [#uses=6]

]]></node>
<StgValue><ssdm name="k_buf_0_val_1_load"/></StgValue>
</operation>

<operation id="442" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="8" op_0_bw="11">
<![CDATA[
bb29.preheader.0_ifconv:7  %k_buf_0_val_2_load = load i8* %k_buf_0_val_2_addr, align 1 ; <i8> [#uses=6]

]]></node>
<StgValue><ssdm name="k_buf_0_val_2_load"/></StgValue>
</operation>

<operation id="443" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="878">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb29.preheader.0_ifconv:8  %sel_tmp4 = select i1 %sel_tmp, i8 %k_buf_0_val_0_load, i8 %k_buf_0_val_2_load ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="444" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="sel_tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb29.preheader.0_ifconv:10  %sel_tmp9 = select i1 %sel_tmp8, i8 %k_buf_0_val_0_load, i8 %k_buf_0_val_2_load ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="445" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb85.0.pre:0  store i8 %k_buf_0_val_1_load, i8* %src_kernel_win_0_val_0_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="446" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb85.0.pre:1  store i8 %k_buf_0_val_2_load, i8* %src_kernel_win_0_val_1_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb85.0.pre:2  store i8 %k_buf_0_val_1_load, i8* %src_kernel_win_0_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch24:0  store i8 %k_buf_0_val_1_load, i8* %src_kernel_win_0_val_0_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="449" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch24:1  store i8 %k_buf_0_val_2_load, i8* %src_kernel_win_0_val_1_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch24:2  store i8 %k_buf_0_val_0_load, i8* %src_kernel_win_0_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="451" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="!1"/>
<literal name="locy_0_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch26:0  store i8 %k_buf_0_val_1_load, i8* %src_kernel_win_0_val_0_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="452" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="!1"/>
<literal name="locy_0_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch26:1  store i8 %k_buf_0_val_2_load, i8* %src_kernel_win_0_val_1_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="!1"/>
<literal name="locy_0_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch26:2  store i8 %k_buf_0_val_2_load, i8* %src_kernel_win_0_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb7.i505.preheader.0:8  %src_kernel_win_0_val_2_1_5 = select i1 %or_cond2, i8 -1, i8 %src_kernel_win_0_val_2_1_load ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1_5"/></StgValue>
</operation>

<operation id="455" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb7.i505.preheader.0:9  %tmp_136_0_0_1 = icmp ugt i8 %src_kernel_win_0_val_2_1_5, %src_kernel_win_0_val_2_1_4 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_136_0_0_1"/></StgValue>
</operation>

<operation id="456" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb63.1:1  %rev4 = xor i1 %slt2, true                      ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="rev4"/></StgValue>
</operation>

<operation id="457" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb63.1:2  %tmp_100_1 = icmp eq i13 %tmp_s, %x             ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_100_1"/></StgValue>
</operation>

<operation id="458" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb63.1:3  %or_cond3_1 = and i1 %rev4, %tmp_100_1          ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond3_1"/></StgValue>
</operation>

<operation id="459" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb63.1:4  br i1 %or_cond3_1, label %bb70.preheader.1, label %bb74.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="460" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="683">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="476" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb74.1:0  %tmp_102_1 = icmp sgt i13 %tmp_s, %x            ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_102_1"/></StgValue>
</operation>

<operation id="461" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="683">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb74.1:1  %or_cond4_1 = and i1 %rev4, %tmp_102_1          ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond4_1"/></StgValue>
</operation>

<operation id="462" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="683">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb74.1:2  br i1 %or_cond4_1, label %bb81.preheader.1, label %bb85.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="463" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="64" op_0_bw="13">
<![CDATA[
bb81.preheader.1:0  %tmp_107_1 = sext i13 %x to i64                 ; <i64> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_107_1"/></StgValue>
</operation>

<operation id="464" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81.preheader.1:1  %k_buf_1_val_1_addr_3 = getelementptr [1920 x i8]* %k_buf_1_val_1, i64 0, i64 %tmp_107_1 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_1_val_1_addr_3"/></StgValue>
</operation>

<operation id="465" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="8" op_0_bw="11">
<![CDATA[
bb81.preheader.1:2  %src_kernel_win_1_val_0_0_9 = load i8* %k_buf_1_val_1_addr_3, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_0_0_9"/></StgValue>
</operation>

<operation id="466" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="483" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81.preheader.1:3  %k_buf_1_val_2_addr_3 = getelementptr [1920 x i8]* %k_buf_1_val_2, i64 0, i64 %tmp_107_1 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_1_val_2_addr_3"/></StgValue>
</operation>

<operation id="467" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="8" op_0_bw="11">
<![CDATA[
bb81.preheader.1:4  %src_kernel_win_1_val_1_0_6 = load i8* %k_buf_1_val_2_addr_3, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_1_0_6"/></StgValue>
</operation>

<operation id="468" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="2" op_0_bw="13">
<![CDATA[
bb81.preheader.1:5  %tmp_36 = trunc i13 %x to i2                    ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="469" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb81.preheader.1:6  %tmp_121_1_t = add i2 %tmp_36, %tmp_9           ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_121_1_t"/></StgValue>
</operation>

<operation id="470" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb81.preheader.1:7  switch i2 %tmp_121_1_t, label %branch56 [
    i2 0, label %branch54
    i2 1, label %branch55
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="471" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="507" bw="2" op_0_bw="13">
<![CDATA[
bb70.preheader.1:0  %tmp_34 = trunc i13 %x to i2                    ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="472" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="508" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb70.preheader.1:1  %tmp_116_1_t = add i2 %tmp_34, %tmp_9           ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_116_1_t"/></StgValue>
</operation>

<operation id="473" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="509" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb70.preheader.1:2  switch i2 %tmp_116_1_t, label %branch59 [
    i2 0, label %branch57
    i2 1, label %branch58
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="1"/>
<literal name="tmp_116_1_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="8" op_0_bw="8">
<![CDATA[
branch58:0  %src_kernel_win_1_val_1_0_1_load_2 = load i8* %src_kernel_win_1_val_1_0_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_1_0_1_load_2"/></StgValue>
</operation>

<operation id="475" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="1"/>
<literal name="tmp_116_1_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="512" bw="8" op_0_bw="8">
<![CDATA[
branch58:1  %right_border_buf_1_val_0_1_load = load i8* %right_border_buf_1_val_0_1, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_0_1_load"/></StgValue>
</operation>

<operation id="476" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="1"/>
<literal name="tmp_116_1_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="513" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch58:2  store i8 %src_kernel_win_1_val_1_0_1_load_2, i8* %src_kernel_win_1_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="477" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="1"/>
<literal name="tmp_116_1_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="514" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch58:3  store i8 %right_border_buf_1_val_0_1_load, i8* %src_kernel_win_1_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="1"/>
<literal name="tmp_116_1_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="515" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch58:4  store i8 %src_kernel_win_1_val_0_0_7, i8* %src_kernel_win_1_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="479" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="1"/>
<literal name="tmp_116_1_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="516" bw="0" op_0_bw="0">
<![CDATA[
branch58:5  br label %bb85.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="480" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="1"/>
<literal name="tmp_116_1_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="8" op_0_bw="8">
<![CDATA[
branch57:0  %src_kernel_win_1_val_1_0_1_load_1 = load i8* %src_kernel_win_1_val_1_0_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_1_0_1_load_1"/></StgValue>
</operation>

<operation id="481" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="1"/>
<literal name="tmp_116_1_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="519" bw="8" op_0_bw="8">
<![CDATA[
branch57:1  %right_border_buf_1_val_0_0_load = load i8* %right_border_buf_1_val_0_0, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_0_0_load"/></StgValue>
</operation>

<operation id="482" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="1"/>
<literal name="tmp_116_1_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="520" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch57:2  store i8 %src_kernel_win_1_val_1_0_1_load_1, i8* %src_kernel_win_1_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="483" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="1"/>
<literal name="tmp_116_1_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="521" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch57:3  store i8 %right_border_buf_1_val_0_0_load, i8* %src_kernel_win_1_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="1"/>
<literal name="tmp_116_1_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="522" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch57:4  store i8 %src_kernel_win_1_val_0_0_7, i8* %src_kernel_win_1_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="485" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="1"/>
<literal name="tmp_116_1_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="523" bw="0" op_0_bw="0">
<![CDATA[
branch57:5  br label %bb85.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="486" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="1"/>
<literal name="tmp_116_1_t" val="!1"/>
<literal name="tmp_116_1_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="8" op_0_bw="8">
<![CDATA[
branch59:0  %src_kernel_win_1_val_1_0_1_load = load i8* %src_kernel_win_1_val_1_0_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_1_0_1_load"/></StgValue>
</operation>

<operation id="487" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="1"/>
<literal name="tmp_116_1_t" val="!1"/>
<literal name="tmp_116_1_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="526" bw="8" op_0_bw="8">
<![CDATA[
branch59:1  %right_border_buf_1_val_0_2_load = load i8* %right_border_buf_1_val_0_2, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_0_2_load"/></StgValue>
</operation>

<operation id="488" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="1"/>
<literal name="tmp_116_1_t" val="!1"/>
<literal name="tmp_116_1_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="527" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch59:2  store i8 %src_kernel_win_1_val_1_0_1_load, i8* %src_kernel_win_1_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="489" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="1"/>
<literal name="tmp_116_1_t" val="!1"/>
<literal name="tmp_116_1_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="528" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch59:3  store i8 %right_border_buf_1_val_0_2_load, i8* %src_kernel_win_1_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="1"/>
<literal name="tmp_116_1_t" val="!1"/>
<literal name="tmp_116_1_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="529" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch59:4  store i8 %src_kernel_win_1_val_0_0_7, i8* %src_kernel_win_1_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="491" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="1"/>
<literal name="tmp_116_1_t" val="!1"/>
<literal name="tmp_116_1_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="530" bw="0" op_0_bw="0">
<![CDATA[
branch59:5  br label %bb85.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="492" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="553" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
bb52.preheader.1:2  store i8 %temp, i8* %k_buf_1_val_2_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="493" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="556" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
bb52.preheader.1:5  store i8 %temp_45, i8* %k_buf_1_val_1_addr_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="494" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="559" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb52.preheader.1:8  store i8 %temp, i8* %src_kernel_win_1_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="495" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="560" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb52.preheader.1:9  store i8 %Toppixel_1, i8* %src_kernel_win_1_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="496" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="561" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb52.preheader.1:10  store i8 %temp_45, i8* %src_kernel_win_1_val_0_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="497" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="562" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb52.preheader.1:11  store i8 %temp_45, i8* %src_kernel_win_1_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="564" bw="0" op_0_bw="0">
<![CDATA[
bb52.preheader.1:13  br label %bb85.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="499" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="568" bw="8" op_0_bw="11">
<![CDATA[
bb61.preheader.1:2  %src_kernel_win_1_val_0_0_5 = load i8* %k_buf_1_val_0_addr_1, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_0_0_5"/></StgValue>
</operation>

<operation id="500" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="570" bw="8" op_0_bw="11">
<![CDATA[
bb61.preheader.1:4  %src_kernel_win_1_val_1_0_4 = load i8* %k_buf_1_val_1_addr_1, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_1_0_4"/></StgValue>
</operation>

<operation id="501" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="572" bw="8" op_0_bw="11">
<![CDATA[
bb61.preheader.1:6  %src_kernel_win_1_val_2_0_3 = load i8* %k_buf_1_val_2_addr_2, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_2_0_3"/></StgValue>
</operation>

<operation id="502" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="573" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb61.preheader.1:7  store i8 %src_kernel_win_1_val_1_0_4, i8* %src_kernel_win_1_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="503" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="574" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb61.preheader.1:8  store i8 %src_kernel_win_1_val_2_0_3, i8* %src_kernel_win_1_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="504" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="575" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb61.preheader.1:9  store i8 %src_kernel_win_1_val_0_0_5, i8* %src_kernel_win_1_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="505" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="576" bw="0" op_0_bw="0">
<![CDATA[
bb61.preheader.1:10  br label %bb85.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="506" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="580" bw="8" op_0_bw="11">
<![CDATA[
bb29.preheader.1_ifconv:2  %k_buf_1_val_0_load = load i8* %k_buf_1_val_0_addr, align 1 ; <i8> [#uses=4]

]]></node>
<StgValue><ssdm name="k_buf_1_val_0_load"/></StgValue>
</operation>

<operation id="507" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="581" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb29.preheader.1_ifconv:3  store i8 %k_buf_1_val_0_load, i8* %col_buf_val_1_0_0, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="508" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="583" bw="8" op_0_bw="11">
<![CDATA[
bb29.preheader.1_ifconv:5  %k_buf_1_val_1_load = load i8* %k_buf_1_val_1_addr, align 1 ; <i8> [#uses=6]

]]></node>
<StgValue><ssdm name="k_buf_1_val_1_load"/></StgValue>
</operation>

<operation id="509" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="585" bw="8" op_0_bw="11">
<![CDATA[
bb29.preheader.1_ifconv:7  %k_buf_1_val_2_load = load i8* %k_buf_1_val_2_addr, align 1 ; <i8> [#uses=6]

]]></node>
<StgValue><ssdm name="k_buf_1_val_2_load"/></StgValue>
</operation>

<operation id="510" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="880">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="586" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb29.preheader.1_ifconv:8  %sel_tmp2 = select i1 %sel_tmp, i8 %k_buf_1_val_0_load, i8 %k_buf_1_val_2_load ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="511" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="881">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="sel_tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="588" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb29.preheader.1_ifconv:10  %sel_tmp3 = select i1 %sel_tmp8, i8 %k_buf_1_val_0_load, i8 %k_buf_1_val_2_load ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="512" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="593" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb85.1.pre:1  store i8 %k_buf_1_val_1_load, i8* %src_kernel_win_1_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="513" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="594" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb85.1.pre:2  store i8 %k_buf_1_val_1_load, i8* %src_kernel_win_1_val_0_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="514" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="596" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb85.1.pre:4  store i8 %k_buf_1_val_2_load, i8* %src_kernel_win_1_val_1_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="515" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="600" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch33:1  store i8 %k_buf_1_val_0_load, i8* %src_kernel_win_1_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="516" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="601" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch33:2  store i8 %k_buf_1_val_1_load, i8* %src_kernel_win_1_val_0_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="517" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="603" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch33:4  store i8 %k_buf_1_val_2_load, i8* %src_kernel_win_1_val_1_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="518" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="!1"/>
<literal name="locy_0_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="607" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch35:1  store i8 %k_buf_1_val_2_load, i8* %src_kernel_win_1_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="519" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="!1"/>
<literal name="locy_0_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="608" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch35:2  store i8 %k_buf_1_val_1_load, i8* %src_kernel_win_1_val_0_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="520" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="!1"/>
<literal name="locy_0_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="610" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch35:4  store i8 %k_buf_1_val_2_load, i8* %src_kernel_win_1_val_1_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="521" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="623" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb7.i505.preheader.1:8  %src_kernel_win_1_val_2_1_5 = select i1 %or_cond13, i8 -1, i8 %src_kernel_win_1_val_2_1_load ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_2_1_5"/></StgValue>
</operation>

<operation id="522" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="624" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb7.i505.preheader.1:9  %tmp_136_1_0_1 = icmp ugt i8 %src_kernel_win_1_val_2_1_5, %src_kernel_win_1_val_2_1_4 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_136_1_0_1"/></StgValue>
</operation>

<operation id="523" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb63.2:1  %rev5 = xor i1 %slt3, true                      ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="rev5"/></StgValue>
</operation>

<operation id="524" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="664" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb63.2:2  %tmp_100_2 = icmp eq i13 %tmp_s, %x             ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_100_2"/></StgValue>
</operation>

<operation id="525" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb63.2:3  %or_cond3_2 = and i1 %rev5, %tmp_100_2          ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond3_2"/></StgValue>
</operation>

<operation id="526" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="666" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb63.2:4  br i1 %or_cond3_2, label %bb70.preheader.2, label %bb74.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="527" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="668" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb74.2:0  %tmp_102_2 = icmp sgt i13 %tmp_s, %x            ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_102_2"/></StgValue>
</operation>

<operation id="528" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb74.2:1  %or_cond4_2 = and i1 %rev5, %tmp_102_2          ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond4_2"/></StgValue>
</operation>

<operation id="529" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="670" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb74.2:2  br i1 %or_cond4_2, label %bb81.preheader.2, label %bb85.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="530" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="672" bw="64" op_0_bw="13">
<![CDATA[
bb81.preheader.2:0  %tmp_107_2 = sext i13 %x to i64                 ; <i64> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_107_2"/></StgValue>
</operation>

<operation id="531" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="673" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81.preheader.2:1  %k_buf_2_val_1_addr_3 = getelementptr [1920 x i8]* %k_buf_2_val_1, i64 0, i64 %tmp_107_2 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_2_val_1_addr_3"/></StgValue>
</operation>

<operation id="532" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="674" bw="8" op_0_bw="11">
<![CDATA[
bb81.preheader.2:2  %src_kernel_win_2_val_0_0_8 = load i8* %k_buf_2_val_1_addr_3, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_0_8"/></StgValue>
</operation>

<operation id="533" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="675" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81.preheader.2:3  %k_buf_2_val_2_addr_3 = getelementptr [1920 x i8]* %k_buf_2_val_2, i64 0, i64 %tmp_107_2 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_2_val_2_addr_3"/></StgValue>
</operation>

<operation id="534" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="676" bw="8" op_0_bw="11">
<![CDATA[
bb81.preheader.2:4  %src_kernel_win_2_val_1_0_6 = load i8* %k_buf_2_val_2_addr_3, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_1_0_6"/></StgValue>
</operation>

<operation id="535" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="677" bw="2" op_0_bw="13">
<![CDATA[
bb81.preheader.2:5  %tmp_40 = trunc i13 %x to i2                    ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="536" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="678" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb81.preheader.2:6  %tmp_121_2_t = add i2 %tmp_40, %tmp_9           ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_121_2_t"/></StgValue>
</operation>

<operation id="537" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="679" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb81.preheader.2:7  switch i2 %tmp_121_2_t, label %branch65 [
    i2 0, label %branch63
    i2 1, label %branch64
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="538" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="699" bw="2" op_0_bw="13">
<![CDATA[
bb70.preheader.2:0  %tmp_38 = trunc i13 %x to i2                    ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="539" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="700" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb70.preheader.2:1  %tmp_116_2_t = add i2 %tmp_38, %tmp_9           ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_116_2_t"/></StgValue>
</operation>

<operation id="540" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="701" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb70.preheader.2:2  switch i2 %tmp_116_2_t, label %branch68 [
    i2 0, label %branch66
    i2 1, label %branch67
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="541" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
<literal name="tmp_116_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="703" bw="8" op_0_bw="8">
<![CDATA[
branch67:0  %src_kernel_win_2_val_1_0_1_load_2 = load i8* %src_kernel_win_2_val_1_0_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_1_0_1_load_2"/></StgValue>
</operation>

<operation id="542" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
<literal name="tmp_116_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="704" bw="8" op_0_bw="8">
<![CDATA[
branch67:1  %src_kernel_win_2_val_0_0_1_load_2 = load i8* %src_kernel_win_2_val_0_0_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_0_1_load_2"/></StgValue>
</operation>

<operation id="543" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
<literal name="tmp_116_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="705" bw="8" op_0_bw="8">
<![CDATA[
branch67:2  %right_border_buf_2_val_0_1_load = load i8* %right_border_buf_2_val_0_1, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="right_border_buf_2_val_0_1_load"/></StgValue>
</operation>

<operation id="544" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
<literal name="tmp_116_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="706" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch67:3  store i8 %src_kernel_win_2_val_1_0_1_load_2, i8* %src_kernel_win_2_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="545" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
<literal name="tmp_116_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="707" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch67:4  store i8 %right_border_buf_2_val_0_1_load, i8* %src_kernel_win_2_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="546" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
<literal name="tmp_116_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="708" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch67:5  store i8 %src_kernel_win_2_val_0_0_1_load_2, i8* %src_kernel_win_2_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="547" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
<literal name="tmp_116_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="709" bw="0" op_0_bw="0">
<![CDATA[
branch67:6  br label %bb85.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="548" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
<literal name="tmp_116_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="711" bw="8" op_0_bw="8">
<![CDATA[
branch66:0  %src_kernel_win_2_val_1_0_1_load_1 = load i8* %src_kernel_win_2_val_1_0_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_1_0_1_load_1"/></StgValue>
</operation>

<operation id="549" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
<literal name="tmp_116_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="712" bw="8" op_0_bw="8">
<![CDATA[
branch66:1  %src_kernel_win_2_val_0_0_1_load_1 = load i8* %src_kernel_win_2_val_0_0_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_0_1_load_1"/></StgValue>
</operation>

<operation id="550" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
<literal name="tmp_116_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="713" bw="8" op_0_bw="8">
<![CDATA[
branch66:2  %right_border_buf_2_val_0_0_load = load i8* %right_border_buf_2_val_0_0, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="right_border_buf_2_val_0_0_load"/></StgValue>
</operation>

<operation id="551" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
<literal name="tmp_116_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="714" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch66:3  store i8 %src_kernel_win_2_val_1_0_1_load_1, i8* %src_kernel_win_2_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="552" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
<literal name="tmp_116_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="715" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch66:4  store i8 %right_border_buf_2_val_0_0_load, i8* %src_kernel_win_2_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="553" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
<literal name="tmp_116_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="716" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch66:5  store i8 %src_kernel_win_2_val_0_0_1_load_1, i8* %src_kernel_win_2_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="554" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
<literal name="tmp_116_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="717" bw="0" op_0_bw="0">
<![CDATA[
branch66:6  br label %bb85.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="555" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
<literal name="tmp_116_2_t" val="!1"/>
<literal name="tmp_116_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="719" bw="8" op_0_bw="8">
<![CDATA[
branch68:0  %src_kernel_win_2_val_1_0_1_load = load i8* %src_kernel_win_2_val_1_0_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_1_0_1_load"/></StgValue>
</operation>

<operation id="556" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
<literal name="tmp_116_2_t" val="!1"/>
<literal name="tmp_116_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="720" bw="8" op_0_bw="8">
<![CDATA[
branch68:1  %src_kernel_win_2_val_0_0_1_load = load i8* %src_kernel_win_2_val_0_0_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_0_1_load"/></StgValue>
</operation>

<operation id="557" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
<literal name="tmp_116_2_t" val="!1"/>
<literal name="tmp_116_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="721" bw="8" op_0_bw="8">
<![CDATA[
branch68:2  %right_border_buf_2_val_0_2_load = load i8* %right_border_buf_2_val_0_2, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="right_border_buf_2_val_0_2_load"/></StgValue>
</operation>

<operation id="558" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
<literal name="tmp_116_2_t" val="!1"/>
<literal name="tmp_116_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="722" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch68:3  store i8 %src_kernel_win_2_val_1_0_1_load, i8* %src_kernel_win_2_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="559" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
<literal name="tmp_116_2_t" val="!1"/>
<literal name="tmp_116_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="723" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch68:4  store i8 %right_border_buf_2_val_0_2_load, i8* %src_kernel_win_2_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="560" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
<literal name="tmp_116_2_t" val="!1"/>
<literal name="tmp_116_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="724" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch68:5  store i8 %src_kernel_win_2_val_0_0_1_load, i8* %src_kernel_win_2_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="561" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
<literal name="tmp_116_2_t" val="!1"/>
<literal name="tmp_116_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="725" bw="0" op_0_bw="0">
<![CDATA[
branch68:6  br label %bb85.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="562" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="748" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
bb52.preheader.2:2  store i8 %temp_46, i8* %k_buf_2_val_2_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="563" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="751" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
bb52.preheader.2:5  store i8 %temp_47, i8* %k_buf_2_val_1_addr_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="564" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="754" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb52.preheader.2:8  store i8 %temp_46, i8* %src_kernel_win_2_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="565" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="755" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb52.preheader.2:9  store i8 %Toppixel_2, i8* %src_kernel_win_2_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="566" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="756" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb52.preheader.2:10  store i8 %temp_47, i8* %src_kernel_win_2_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="567" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="759" bw="0" op_0_bw="0">
<![CDATA[
bb52.preheader.2:13  br label %bb85.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="568" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="763" bw="8" op_0_bw="11">
<![CDATA[
bb61.preheader.2:2  %src_kernel_win_2_val_0_0_5 = load i8* %k_buf_2_val_0_addr_1, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_0_5"/></StgValue>
</operation>

<operation id="569" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="765" bw="8" op_0_bw="11">
<![CDATA[
bb61.preheader.2:4  %src_kernel_win_2_val_1_0_4 = load i8* %k_buf_2_val_1_addr_1, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_1_0_4"/></StgValue>
</operation>

<operation id="570" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="767" bw="8" op_0_bw="11">
<![CDATA[
bb61.preheader.2:6  %src_kernel_win_2_val_2_0_3 = load i8* %k_buf_2_val_2_addr_2, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_2_0_3"/></StgValue>
</operation>

<operation id="571" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="768" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb61.preheader.2:7  store i8 %src_kernel_win_2_val_1_0_4, i8* %src_kernel_win_2_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="572" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="769" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb61.preheader.2:8  store i8 %src_kernel_win_2_val_2_0_3, i8* %src_kernel_win_2_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="573" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="770" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb61.preheader.2:9  store i8 %src_kernel_win_2_val_0_0_5, i8* %src_kernel_win_2_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="574" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="771" bw="0" op_0_bw="0">
<![CDATA[
bb61.preheader.2:10  br label %bb85.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="575" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="775" bw="8" op_0_bw="11">
<![CDATA[
bb29.preheader.2_ifconv:2  %k_buf_2_val_0_load = load i8* %k_buf_2_val_0_addr, align 1 ; <i8> [#uses=4]

]]></node>
<StgValue><ssdm name="k_buf_2_val_0_load"/></StgValue>
</operation>

<operation id="576" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="776" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb29.preheader.2_ifconv:3  store i8 %k_buf_2_val_0_load, i8* %col_buf_val_2_0_0, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="577" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="778" bw="8" op_0_bw="11">
<![CDATA[
bb29.preheader.2_ifconv:5  %k_buf_2_val_1_load = load i8* %k_buf_2_val_1_addr, align 1 ; <i8> [#uses=6]

]]></node>
<StgValue><ssdm name="k_buf_2_val_1_load"/></StgValue>
</operation>

<operation id="578" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="780" bw="8" op_0_bw="11">
<![CDATA[
bb29.preheader.2_ifconv:7  %k_buf_2_val_2_load = load i8* %k_buf_2_val_2_addr, align 1 ; <i8> [#uses=6]

]]></node>
<StgValue><ssdm name="k_buf_2_val_2_load"/></StgValue>
</operation>

<operation id="579" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="882">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="781" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb29.preheader.2_ifconv:8  %sel_tmp6 = select i1 %sel_tmp, i8 %k_buf_2_val_0_load, i8 %k_buf_2_val_2_load ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="580" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="883">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="sel_tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="783" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb29.preheader.2_ifconv:10  %sel_tmp7 = select i1 %sel_tmp8, i8 %k_buf_2_val_0_load, i8 %k_buf_2_val_2_load ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="581" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="788" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb85.2.pre:1  store i8 %k_buf_2_val_1_load, i8* %src_kernel_win_2_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="582" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="790" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb85.2.pre:3  store i8 %k_buf_2_val_1_load, i8* %src_kernel_win_2_val_0_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="583" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="791" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb85.2.pre:4  store i8 %k_buf_2_val_2_load, i8* %src_kernel_win_2_val_1_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="584" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="795" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch42:1  store i8 %k_buf_2_val_0_load, i8* %src_kernel_win_2_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="585" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="797" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch42:3  store i8 %k_buf_2_val_1_load, i8* %src_kernel_win_2_val_0_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="586" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="798" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch42:4  store i8 %k_buf_2_val_2_load, i8* %src_kernel_win_2_val_1_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="587" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="!1"/>
<literal name="locy_0_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="802" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch44:1  store i8 %k_buf_2_val_2_load, i8* %src_kernel_win_2_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="588" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="!1"/>
<literal name="locy_0_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="804" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch44:3  store i8 %k_buf_2_val_1_load, i8* %src_kernel_win_2_val_0_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="589" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="!1"/>
<literal name="locy_0_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="805" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch44:4  store i8 %k_buf_2_val_2_load, i8* %src_kernel_win_2_val_1_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="590" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="818" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb7.i505.preheader.2:8  %src_kernel_win_2_val_2_1_5 = select i1 %or_cond22, i8 -1, i8 %src_kernel_win_2_val_2_1_load ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_2_1_5"/></StgValue>
</operation>

<operation id="591" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="819" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb7.i505.preheader.2:9  %tmp_136_2_0_1 = icmp ugt i8 %src_kernel_win_2_val_2_1_5, %src_kernel_win_2_val_2_1_4 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_136_2_0_1"/></StgValue>
</operation>

<operation id="592" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="848" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb99.2:2  store i8 %src_kernel_win_2_val_2_1_4, i8* %src_kernel_win_2_val_2_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="593" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="850" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb99.2:4  store i8 %src_kernel_win_1_val_2_1_4, i8* %src_kernel_win_1_val_2_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="594" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="853" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb99.2:7  store i8 %src_kernel_win_0_val_2_1_4, i8* %src_kernel_win_0_val_2_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="595" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="8" op_0_bw="11">
<![CDATA[
bb81.preheader.0:2  %src_kernel_win_0_val_0_0_9 = load i8* %k_buf_0_val_1_addr_3, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_0_9"/></StgValue>
</operation>

<operation id="596" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="8" op_0_bw="11">
<![CDATA[
bb81.preheader.0:4  %src_kernel_win_0_val_1_0_8 = load i8* %k_buf_0_val_2_addr_3, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_0_8"/></StgValue>
</operation>

<operation id="597" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
<literal name="tmp_121_0_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="8" op_0_bw="8">
<![CDATA[
branch46:0  %right_border_buf_0_val_0_1_load_1 = load i8* %right_border_buf_0_val_0_1, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_1_load_1"/></StgValue>
</operation>

<operation id="598" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
<literal name="tmp_121_0_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch46:1  store i8 %right_border_buf_0_val_0_1_load_1, i8* %src_kernel_win_0_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="599" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
<literal name="tmp_121_0_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch46:2  store i8 %src_kernel_win_0_val_1_0_8, i8* %src_kernel_win_0_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="600" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
<literal name="tmp_121_0_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch46:3  store i8 %src_kernel_win_0_val_0_0_9, i8* %src_kernel_win_0_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="601" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
<literal name="tmp_121_0_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="0" op_0_bw="0">
<![CDATA[
branch46:4  br label %bb85.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="602" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
<literal name="tmp_121_0_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="8" op_0_bw="8">
<![CDATA[
branch45:0  %right_border_buf_0_val_0_0_load_1 = load i8* %right_border_buf_0_val_0_0, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_0_load_1"/></StgValue>
</operation>

<operation id="603" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
<literal name="tmp_121_0_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch45:1  store i8 %right_border_buf_0_val_0_0_load_1, i8* %src_kernel_win_0_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="604" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
<literal name="tmp_121_0_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch45:2  store i8 %src_kernel_win_0_val_1_0_8, i8* %src_kernel_win_0_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="605" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
<literal name="tmp_121_0_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch45:3  store i8 %src_kernel_win_0_val_0_0_9, i8* %src_kernel_win_0_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="606" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
<literal name="tmp_121_0_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="0" op_0_bw="0">
<![CDATA[
branch45:4  br label %bb85.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="607" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
<literal name="tmp_121_0_t" val="!1"/>
<literal name="tmp_121_0_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="8" op_0_bw="8">
<![CDATA[
branch47:0  %right_border_buf_0_val_0_2_load_1 = load i8* %right_border_buf_0_val_0_2, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_2_load_1"/></StgValue>
</operation>

<operation id="608" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
<literal name="tmp_121_0_t" val="!1"/>
<literal name="tmp_121_0_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch47:1  store i8 %right_border_buf_0_val_0_2_load_1, i8* %src_kernel_win_0_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="609" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
<literal name="tmp_121_0_t" val="!1"/>
<literal name="tmp_121_0_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch47:2  store i8 %src_kernel_win_0_val_1_0_8, i8* %src_kernel_win_0_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="610" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
<literal name="tmp_121_0_t" val="!1"/>
<literal name="tmp_121_0_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch47:3  store i8 %src_kernel_win_0_val_0_0_9, i8* %src_kernel_win_0_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="611" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
<literal name="tmp_121_0_t" val="!1"/>
<literal name="tmp_121_0_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="0" op_0_bw="0">
<![CDATA[
branch47:4  br label %bb85.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="612" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb29.preheader.0_ifconv:9  %src_kernel_win_0_val_0_0_2 = select i1 %sel_tmp5, i8 %k_buf_0_val_1_load, i8 %sel_tmp4 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_0_2"/></StgValue>
</operation>

<operation id="613" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb29.preheader.0_ifconv:11  %src_kernel_win_0_val_1_0_2 = select i1 %sel_tmp1, i8 %k_buf_0_val_1_load, i8 %sel_tmp9 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_0_2"/></StgValue>
</operation>

<operation id="614" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb85.0.pre:3  store i8 %src_kernel_win_0_val_1_0_2, i8* %src_kernel_win_0_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="615" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb85.0.pre:4  store i8 %src_kernel_win_0_val_0_0_2, i8* %src_kernel_win_0_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="616" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="0" op_0_bw="0">
<![CDATA[
bb85.0.pre:5  br label %bb85.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="617" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch24:3  store i8 %src_kernel_win_0_val_1_0_2, i8* %src_kernel_win_0_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="618" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch24:4  store i8 %src_kernel_win_0_val_0_0_2, i8* %src_kernel_win_0_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="619" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="0" op_0_bw="0">
<![CDATA[
branch24:5  br label %bb85.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="620" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="!1"/>
<literal name="locy_0_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch26:3  store i8 %src_kernel_win_0_val_1_0_2, i8* %src_kernel_win_0_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="621" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="!1"/>
<literal name="locy_0_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="413" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch26:4  store i8 %src_kernel_win_0_val_0_0_2, i8* %src_kernel_win_0_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="622" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="!1"/>
<literal name="locy_0_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="0" op_0_bw="0">
<![CDATA[
branch26:5  br label %bb85.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="623" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb7.i505.preheader.0:10  %or_cond5 = and i1 %tmp_135_2_0_1_not, %tmp_136_0_0_1 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond5"/></StgValue>
</operation>

<operation id="624" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb7.i505.preheader.0:11  %src_kernel_win_0_val_2_1_6 = select i1 %or_cond5, i8 %src_kernel_win_0_val_2_1_4, i8 %src_kernel_win_0_val_2_1_5 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1_6"/></StgValue>
</operation>

<operation id="625" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="8" op_0_bw="11">
<![CDATA[
bb81.preheader.1:2  %src_kernel_win_1_val_0_0_9 = load i8* %k_buf_1_val_1_addr_3, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_0_0_9"/></StgValue>
</operation>

<operation id="626" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="8" op_0_bw="11">
<![CDATA[
bb81.preheader.1:4  %src_kernel_win_1_val_1_0_6 = load i8* %k_buf_1_val_2_addr_3, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_1_0_6"/></StgValue>
</operation>

<operation id="627" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
<literal name="tmp_121_1_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="8" op_0_bw="8">
<![CDATA[
branch55:0  %right_border_buf_1_val_0_1_load_1 = load i8* %right_border_buf_1_val_0_1, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_0_1_load_1"/></StgValue>
</operation>

<operation id="628" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
<literal name="tmp_121_1_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch55:1  store i8 %src_kernel_win_1_val_1_0_6, i8* %src_kernel_win_1_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="629" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
<literal name="tmp_121_1_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch55:2  store i8 %right_border_buf_1_val_0_1_load_1, i8* %src_kernel_win_1_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="630" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
<literal name="tmp_121_1_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch55:3  store i8 %src_kernel_win_1_val_0_0_9, i8* %src_kernel_win_1_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="631" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
<literal name="tmp_121_1_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="0" op_0_bw="0">
<![CDATA[
branch55:4  br label %bb85.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="632" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
<literal name="tmp_121_1_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="8" op_0_bw="8">
<![CDATA[
branch54:0  %right_border_buf_1_val_0_0_load_1 = load i8* %right_border_buf_1_val_0_0, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_0_0_load_1"/></StgValue>
</operation>

<operation id="633" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
<literal name="tmp_121_1_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="496" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch54:1  store i8 %src_kernel_win_1_val_1_0_6, i8* %src_kernel_win_1_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="634" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
<literal name="tmp_121_1_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch54:2  store i8 %right_border_buf_1_val_0_0_load_1, i8* %src_kernel_win_1_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="635" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
<literal name="tmp_121_1_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch54:3  store i8 %src_kernel_win_1_val_0_0_9, i8* %src_kernel_win_1_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="636" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
<literal name="tmp_121_1_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="0" op_0_bw="0">
<![CDATA[
branch54:4  br label %bb85.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="637" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
<literal name="tmp_121_1_t" val="!1"/>
<literal name="tmp_121_1_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="501" bw="8" op_0_bw="8">
<![CDATA[
branch56:0  %right_border_buf_1_val_0_2_load_1 = load i8* %right_border_buf_1_val_0_2, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_0_2_load_1"/></StgValue>
</operation>

<operation id="638" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
<literal name="tmp_121_1_t" val="!1"/>
<literal name="tmp_121_1_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch56:1  store i8 %src_kernel_win_1_val_1_0_6, i8* %src_kernel_win_1_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="639" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
<literal name="tmp_121_1_t" val="!1"/>
<literal name="tmp_121_1_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch56:2  store i8 %right_border_buf_1_val_0_2_load_1, i8* %src_kernel_win_1_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="640" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
<literal name="tmp_121_1_t" val="!1"/>
<literal name="tmp_121_1_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="504" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch56:3  store i8 %src_kernel_win_1_val_0_0_9, i8* %src_kernel_win_1_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="641" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
<literal name="tmp_121_1_t" val="!1"/>
<literal name="tmp_121_1_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="505" bw="0" op_0_bw="0">
<![CDATA[
branch56:4  br label %bb85.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="642" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb29.preheader.1_ifconv:9  %src_kernel_win_1_val_0_0_2 = select i1 %sel_tmp5, i8 %k_buf_1_val_1_load, i8 %sel_tmp2 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_0_0_2"/></StgValue>
</operation>

<operation id="643" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="589" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb29.preheader.1_ifconv:11  %src_kernel_win_1_val_1_0_2 = select i1 %sel_tmp1, i8 %k_buf_1_val_1_load, i8 %sel_tmp3 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_1_0_2"/></StgValue>
</operation>

<operation id="644" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="592" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb85.1.pre:0  store i8 %src_kernel_win_1_val_1_0_2, i8* %src_kernel_win_1_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="645" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="595" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb85.1.pre:3  store i8 %src_kernel_win_1_val_0_0_2, i8* %src_kernel_win_1_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="646" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="597" bw="0" op_0_bw="0">
<![CDATA[
bb85.1.pre:5  br label %bb85.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="647" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="599" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch33:0  store i8 %src_kernel_win_1_val_1_0_2, i8* %src_kernel_win_1_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="648" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="602" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch33:3  store i8 %src_kernel_win_1_val_0_0_2, i8* %src_kernel_win_1_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="649" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="604" bw="0" op_0_bw="0">
<![CDATA[
branch33:5  br label %bb85.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="650" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="!1"/>
<literal name="locy_0_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="606" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch35:0  store i8 %src_kernel_win_1_val_1_0_2, i8* %src_kernel_win_1_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="651" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="!1"/>
<literal name="locy_0_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="609" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch35:3  store i8 %src_kernel_win_1_val_0_0_2, i8* %src_kernel_win_1_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="652" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="!1"/>
<literal name="locy_0_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="611" bw="0" op_0_bw="0">
<![CDATA[
branch35:5  br label %bb85.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="653" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb7.i505.preheader.1:10  %or_cond14 = and i1 %tmp_135_2_0_1_not, %tmp_136_1_0_1 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond14"/></StgValue>
</operation>

<operation id="654" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="626" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb7.i505.preheader.1:11  %src_kernel_win_1_val_2_1_6 = select i1 %or_cond14, i8 %src_kernel_win_1_val_2_1_4, i8 %src_kernel_win_1_val_2_1_5 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_2_1_6"/></StgValue>
</operation>

<operation id="655" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="674" bw="8" op_0_bw="11">
<![CDATA[
bb81.preheader.2:2  %src_kernel_win_2_val_0_0_8 = load i8* %k_buf_2_val_1_addr_3, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_0_8"/></StgValue>
</operation>

<operation id="656" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="676" bw="8" op_0_bw="11">
<![CDATA[
bb81.preheader.2:4  %src_kernel_win_2_val_1_0_6 = load i8* %k_buf_2_val_2_addr_3, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_1_0_6"/></StgValue>
</operation>

<operation id="657" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
<literal name="tmp_121_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="681" bw="8" op_0_bw="8">
<![CDATA[
branch64:0  %right_border_buf_2_val_0_1_load_1 = load i8* %right_border_buf_2_val_0_1, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="right_border_buf_2_val_0_1_load_1"/></StgValue>
</operation>

<operation id="658" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
<literal name="tmp_121_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="682" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch64:1  store i8 %src_kernel_win_2_val_1_0_6, i8* %src_kernel_win_2_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="659" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
<literal name="tmp_121_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="683" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch64:2  store i8 %right_border_buf_2_val_0_1_load_1, i8* %src_kernel_win_2_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="660" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
<literal name="tmp_121_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="684" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch64:3  store i8 %src_kernel_win_2_val_0_0_8, i8* %src_kernel_win_2_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="661" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
<literal name="tmp_121_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="685" bw="0" op_0_bw="0">
<![CDATA[
branch64:4  br label %bb85.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="662" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
<literal name="tmp_121_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="687" bw="8" op_0_bw="8">
<![CDATA[
branch63:0  %right_border_buf_2_val_0_0_load_1 = load i8* %right_border_buf_2_val_0_0, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="right_border_buf_2_val_0_0_load_1"/></StgValue>
</operation>

<operation id="663" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
<literal name="tmp_121_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="688" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch63:1  store i8 %src_kernel_win_2_val_1_0_6, i8* %src_kernel_win_2_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="664" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
<literal name="tmp_121_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="689" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch63:2  store i8 %right_border_buf_2_val_0_0_load_1, i8* %src_kernel_win_2_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="665" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
<literal name="tmp_121_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="690" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch63:3  store i8 %src_kernel_win_2_val_0_0_8, i8* %src_kernel_win_2_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="666" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
<literal name="tmp_121_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="691" bw="0" op_0_bw="0">
<![CDATA[
branch63:4  br label %bb85.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="667" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
<literal name="tmp_121_2_t" val="!1"/>
<literal name="tmp_121_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="693" bw="8" op_0_bw="8">
<![CDATA[
branch65:0  %right_border_buf_2_val_0_2_load_1 = load i8* %right_border_buf_2_val_0_2, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="right_border_buf_2_val_0_2_load_1"/></StgValue>
</operation>

<operation id="668" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
<literal name="tmp_121_2_t" val="!1"/>
<literal name="tmp_121_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="694" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch65:1  store i8 %src_kernel_win_2_val_1_0_6, i8* %src_kernel_win_2_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="669" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
<literal name="tmp_121_2_t" val="!1"/>
<literal name="tmp_121_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="695" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch65:2  store i8 %right_border_buf_2_val_0_2_load_1, i8* %src_kernel_win_2_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="670" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
<literal name="tmp_121_2_t" val="!1"/>
<literal name="tmp_121_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="696" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch65:3  store i8 %src_kernel_win_2_val_0_0_8, i8* %src_kernel_win_2_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="671" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond1" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_93_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
<literal name="tmp_121_2_t" val="!1"/>
<literal name="tmp_121_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="697" bw="0" op_0_bw="0">
<![CDATA[
branch65:4  br label %bb85.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="672" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="782" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb29.preheader.2_ifconv:9  %src_kernel_win_2_val_0_0_2 = select i1 %sel_tmp5, i8 %k_buf_2_val_1_load, i8 %sel_tmp6 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_0_2"/></StgValue>
</operation>

<operation id="673" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="784" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb29.preheader.2_ifconv:11  %src_kernel_win_2_val_1_0_2 = select i1 %sel_tmp1, i8 %k_buf_2_val_1_load, i8 %sel_tmp7 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_1_0_2"/></StgValue>
</operation>

<operation id="674" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="787" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb85.2.pre:0  store i8 %src_kernel_win_2_val_1_0_2, i8* %src_kernel_win_2_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="675" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="789" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb85.2.pre:2  store i8 %src_kernel_win_2_val_0_0_2, i8* %src_kernel_win_2_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="676" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="792" bw="0" op_0_bw="0">
<![CDATA[
bb85.2.pre:5  br label %bb85.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="677" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="794" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch42:0  store i8 %src_kernel_win_2_val_1_0_2, i8* %src_kernel_win_2_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="678" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="796" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch42:2  store i8 %src_kernel_win_2_val_0_0_2, i8* %src_kernel_win_2_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="679" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="799" bw="0" op_0_bw="0">
<![CDATA[
branch42:5  br label %bb85.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="680" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="!1"/>
<literal name="locy_0_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="801" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch44:0  store i8 %src_kernel_win_2_val_1_0_2, i8* %src_kernel_win_2_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="681" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="!1"/>
<literal name="locy_0_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="803" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch44:2  store i8 %src_kernel_win_2_val_0_0_2, i8* %src_kernel_win_2_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="682" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="!1"/>
<literal name="locy_0_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="806" bw="0" op_0_bw="0">
<![CDATA[
branch44:5  br label %bb85.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="683" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb7.i505.preheader.2:10  %or_cond23 = and i1 %tmp_135_2_0_1_not, %tmp_136_2_0_1 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond23"/></StgValue>
</operation>

<operation id="684" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="821" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb7.i505.preheader.2:11  %src_kernel_win_2_val_2_1_6 = select i1 %or_cond23, i8 %src_kernel_win_2_val_2_1_4, i8 %src_kernel_win_2_val_2_1_5 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_2_1_6"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="685" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="423" bw="8" op_0_bw="8">
<![CDATA[
bb7.i505.preheader.0:0  %src_kernel_win_0_val_0_0_load = load i8* %src_kernel_win_0_val_0_0 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_0_load"/></StgValue>
</operation>

<operation id="686" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="425" bw="8" op_0_bw="8">
<![CDATA[
bb7.i505.preheader.0:2  %src_kernel_win_0_val_1_0_load = load i8* %src_kernel_win_0_val_1_0 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_0_load"/></StgValue>
</operation>

<operation id="687" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="8" op_0_bw="8">
<![CDATA[
bb7.i505.preheader.0:4  %src_kernel_win_0_val_2_0_load = load i8* %src_kernel_win_0_val_2_0 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_0_load"/></StgValue>
</operation>

<operation id="688" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="435" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb7.i505.preheader.0:12  %tmp_136_0_0_2 = icmp ugt i8 %src_kernel_win_0_val_2_1_6, %src_kernel_win_0_val_2_0_load ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_136_0_0_2"/></StgValue>
</operation>

<operation id="689" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb7.i505.preheader.0:13  %or_cond6 = and i1 %tmp_135_2_0_2_not, %tmp_136_0_0_2 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond6"/></StgValue>
</operation>

<operation id="690" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="615" bw="8" op_0_bw="8">
<![CDATA[
bb7.i505.preheader.1:0  %src_kernel_win_1_val_0_0_load = load i8* %src_kernel_win_1_val_0_0 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_0_0_load"/></StgValue>
</operation>

<operation id="691" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="617" bw="8" op_0_bw="8">
<![CDATA[
bb7.i505.preheader.1:2  %src_kernel_win_1_val_2_0_load = load i8* %src_kernel_win_1_val_2_0 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_2_0_load"/></StgValue>
</operation>

<operation id="692" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="618" bw="8" op_0_bw="8">
<![CDATA[
bb7.i505.preheader.1:3  %src_kernel_win_1_val_1_0_load = load i8* %src_kernel_win_1_val_1_0 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_1_0_load"/></StgValue>
</operation>

<operation id="693" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="627" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb7.i505.preheader.1:12  %tmp_136_1_0_2 = icmp ugt i8 %src_kernel_win_1_val_2_1_6, %src_kernel_win_1_val_2_0_load ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_136_1_0_2"/></StgValue>
</operation>

<operation id="694" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb7.i505.preheader.1:13  %or_cond15 = and i1 %tmp_135_2_0_2_not, %tmp_136_1_0_2 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond15"/></StgValue>
</operation>

<operation id="695" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="810" bw="8" op_0_bw="8">
<![CDATA[
bb7.i505.preheader.2:0  %src_kernel_win_2_val_0_0_load = load i8* %src_kernel_win_2_val_0_0 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_0_load"/></StgValue>
</operation>

<operation id="696" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="813" bw="8" op_0_bw="8">
<![CDATA[
bb7.i505.preheader.2:3  %src_kernel_win_2_val_2_0_load = load i8* %src_kernel_win_2_val_2_0 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_2_0_load"/></StgValue>
</operation>

<operation id="697" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="814" bw="8" op_0_bw="8">
<![CDATA[
bb7.i505.preheader.2:4  %src_kernel_win_2_val_1_0_load = load i8* %src_kernel_win_2_val_1_0 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_1_0_load"/></StgValue>
</operation>

<operation id="698" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="822" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb7.i505.preheader.2:12  %tmp_136_2_0_2 = icmp ugt i8 %src_kernel_win_2_val_2_1_6, %src_kernel_win_2_val_2_0_load ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_136_2_0_2"/></StgValue>
</operation>

<operation id="699" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb7.i505.preheader.2:13  %or_cond24 = and i1 %tmp_135_2_0_2_not, %tmp_136_2_0_2 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond24"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="700" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="8" op_0_bw="8">
<![CDATA[
bb7.i505.preheader.0:3  %src_kernel_win_0_val_1_1_load = load i8* %src_kernel_win_0_val_1_1 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_1_load"/></StgValue>
</operation>

<operation id="701" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb7.i505.preheader.0:14  %src_kernel_win_0_val_2_0_5 = select i1 %or_cond6, i8 %src_kernel_win_0_val_2_0_load, i8 %src_kernel_win_0_val_2_1_6 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_0_5"/></StgValue>
</operation>

<operation id="702" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb7.i505.preheader.0:15  %tmp_136_0_1 = icmp ugt i8 %src_kernel_win_0_val_2_0_5, %src_kernel_win_0_val_1_1_load ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_136_0_1"/></StgValue>
</operation>

<operation id="703" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="619" bw="8" op_0_bw="8">
<![CDATA[
bb7.i505.preheader.1:4  %src_kernel_win_1_val_1_1_load = load i8* %src_kernel_win_1_val_1_1 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_1_1_load"/></StgValue>
</operation>

<operation id="704" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="629" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb7.i505.preheader.1:14  %src_kernel_win_1_val_2_0_5 = select i1 %or_cond15, i8 %src_kernel_win_1_val_2_0_load, i8 %src_kernel_win_1_val_2_1_6 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_2_0_5"/></StgValue>
</operation>

<operation id="705" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="630" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb7.i505.preheader.1:15  %tmp_136_1_1 = icmp ugt i8 %src_kernel_win_1_val_2_0_5, %src_kernel_win_1_val_1_1_load ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_136_1_1"/></StgValue>
</operation>

<operation id="706" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="815" bw="8" op_0_bw="8">
<![CDATA[
bb7.i505.preheader.2:5  %src_kernel_win_2_val_1_1_load = load i8* %src_kernel_win_2_val_1_1 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_1_1_load"/></StgValue>
</operation>

<operation id="707" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="824" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb7.i505.preheader.2:14  %src_kernel_win_2_val_2_0_5 = select i1 %or_cond24, i8 %src_kernel_win_2_val_2_0_load, i8 %src_kernel_win_2_val_2_1_6 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_2_0_5"/></StgValue>
</operation>

<operation id="708" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="825" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb7.i505.preheader.2:15  %tmp_136_2_1 = icmp ugt i8 %src_kernel_win_2_val_2_0_5, %src_kernel_win_2_val_1_1_load ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_136_2_1"/></StgValue>
</operation>

<operation id="709" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="847" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb99.2:1  store i8 %src_kernel_win_2_val_1_1_4, i8* %src_kernel_win_2_val_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="710" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="851" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb99.2:5  store i8 %src_kernel_win_1_val_1_1_4, i8* %src_kernel_win_1_val_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="711" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="854" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb99.2:8  store i8 %src_kernel_win_0_val_1_1_4, i8* %src_kernel_win_0_val_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="712" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb7.i505.preheader.0:16  %or_cond7 = and i1 %tmp_135_2_1_0_not, %tmp_136_0_1 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond7"/></StgValue>
</operation>

<operation id="713" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="440" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb7.i505.preheader.0:17  %src_kernel_win_0_val_1_1_5 = select i1 %or_cond7, i8 %src_kernel_win_0_val_1_1_load, i8 %src_kernel_win_0_val_2_0_5 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_1_5"/></StgValue>
</operation>

<operation id="714" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb7.i505.preheader.1:16  %or_cond16 = and i1 %tmp_135_2_1_0_not, %tmp_136_1_1 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond16"/></StgValue>
</operation>

<operation id="715" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="632" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb7.i505.preheader.1:17  %src_kernel_win_1_val_1_1_5 = select i1 %or_cond16, i8 %src_kernel_win_1_val_1_1_load, i8 %src_kernel_win_1_val_2_0_5 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_1_1_5"/></StgValue>
</operation>

<operation id="716" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb7.i505.preheader.2:16  %or_cond25 = and i1 %tmp_135_2_1_0_not, %tmp_136_2_1 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond25"/></StgValue>
</operation>

<operation id="717" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="827" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb7.i505.preheader.2:17  %src_kernel_win_2_val_1_1_5 = select i1 %or_cond25, i8 %src_kernel_win_2_val_1_1_load, i8 %src_kernel_win_2_val_2_0_5 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_1_1_5"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="718" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb7.i505.preheader.0:18  %tmp_136_0_1_1 = icmp ugt i8 %src_kernel_win_0_val_1_1_5, %src_kernel_win_0_val_1_1_4 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_136_0_1_1"/></StgValue>
</operation>

<operation id="719" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb7.i505.preheader.0:19  %or_cond8 = and i1 %tmp_135_2_1_1_not, %tmp_136_0_1_1 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond8"/></StgValue>
</operation>

<operation id="720" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="633" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb7.i505.preheader.1:18  %tmp_136_1_1_1 = icmp ugt i8 %src_kernel_win_1_val_1_1_5, %src_kernel_win_1_val_1_1_4 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_136_1_1_1"/></StgValue>
</operation>

<operation id="721" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb7.i505.preheader.1:19  %or_cond17 = and i1 %tmp_135_2_1_1_not, %tmp_136_1_1_1 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond17"/></StgValue>
</operation>

<operation id="722" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="828" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb7.i505.preheader.2:18  %tmp_136_2_1_1 = icmp ugt i8 %src_kernel_win_2_val_1_1_5, %src_kernel_win_2_val_1_1_4 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_136_2_1_1"/></StgValue>
</operation>

<operation id="723" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb7.i505.preheader.2:19  %or_cond26 = and i1 %tmp_135_2_1_1_not, %tmp_136_2_1_1 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond26"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="724" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="443" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb7.i505.preheader.0:20  %src_kernel_win_0_val_1_1_6 = select i1 %or_cond8, i8 %src_kernel_win_0_val_1_1_4, i8 %src_kernel_win_0_val_1_1_5 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_1_6"/></StgValue>
</operation>

<operation id="725" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="444" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb7.i505.preheader.0:21  %tmp_136_0_1_2 = icmp ugt i8 %src_kernel_win_0_val_1_1_6, %src_kernel_win_0_val_1_0_load ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_136_0_1_2"/></StgValue>
</operation>

<operation id="726" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="635" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb7.i505.preheader.1:20  %src_kernel_win_1_val_1_1_6 = select i1 %or_cond17, i8 %src_kernel_win_1_val_1_1_4, i8 %src_kernel_win_1_val_1_1_5 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_1_1_6"/></StgValue>
</operation>

<operation id="727" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="636" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb7.i505.preheader.1:21  %tmp_136_1_1_2 = icmp ugt i8 %src_kernel_win_1_val_1_1_6, %src_kernel_win_1_val_1_0_load ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_136_1_1_2"/></StgValue>
</operation>

<operation id="728" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="830" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb7.i505.preheader.2:20  %src_kernel_win_2_val_1_1_6 = select i1 %or_cond26, i8 %src_kernel_win_2_val_1_1_4, i8 %src_kernel_win_2_val_1_1_5 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_1_1_6"/></StgValue>
</operation>

<operation id="729" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="831" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb7.i505.preheader.2:21  %tmp_136_2_1_2 = icmp ugt i8 %src_kernel_win_2_val_1_1_6, %src_kernel_win_2_val_1_0_load ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_136_2_1_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="730" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb7.i505.preheader.0:22  %or_cond9 = and i1 %tmp_135_2_1_2_not, %tmp_136_0_1_2 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond9"/></StgValue>
</operation>

<operation id="731" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb7.i505.preheader.0:23  %src_kernel_win_0_val_1_0_10 = select i1 %or_cond9, i8 %src_kernel_win_0_val_1_0_load, i8 %src_kernel_win_0_val_1_1_6 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_0_10"/></StgValue>
</operation>

<operation id="732" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb7.i505.preheader.1:22  %or_cond18 = and i1 %tmp_135_2_1_2_not, %tmp_136_1_1_2 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond18"/></StgValue>
</operation>

<operation id="733" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="638" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb7.i505.preheader.1:23  %src_kernel_win_1_val_1_0_8 = select i1 %or_cond18, i8 %src_kernel_win_1_val_1_0_load, i8 %src_kernel_win_1_val_1_1_6 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_1_0_8"/></StgValue>
</operation>

<operation id="734" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb7.i505.preheader.2:22  %or_cond27 = and i1 %tmp_135_2_1_2_not, %tmp_136_2_1_2 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond27"/></StgValue>
</operation>

<operation id="735" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="833" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb7.i505.preheader.2:23  %src_kernel_win_2_val_1_0_8 = select i1 %or_cond27, i8 %src_kernel_win_2_val_1_0_load, i8 %src_kernel_win_2_val_1_1_6 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_1_0_8"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="736" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="8" op_0_bw="8">
<![CDATA[
bb7.i505.preheader.0:1  %src_kernel_win_0_val_0_1_load = load i8* %src_kernel_win_0_val_0_1 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_1_load"/></StgValue>
</operation>

<operation id="737" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="447" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb7.i505.preheader.0:24  %tmp_136_0_2 = icmp ugt i8 %src_kernel_win_0_val_1_0_10, %src_kernel_win_0_val_0_1_load ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_136_0_2"/></StgValue>
</operation>

<operation id="738" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb7.i505.preheader.0:25  %or_cond10 = and i1 %tmp_135_2_2_0_not, %tmp_136_0_2 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond10"/></StgValue>
</operation>

<operation id="739" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="616" bw="8" op_0_bw="8">
<![CDATA[
bb7.i505.preheader.1:1  %src_kernel_win_1_val_0_1_load = load i8* %src_kernel_win_1_val_0_1 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_0_1_load"/></StgValue>
</operation>

<operation id="740" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="639" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb7.i505.preheader.1:24  %tmp_136_1_2 = icmp ugt i8 %src_kernel_win_1_val_1_0_8, %src_kernel_win_1_val_0_1_load ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_136_1_2"/></StgValue>
</operation>

<operation id="741" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb7.i505.preheader.1:25  %or_cond19 = and i1 %tmp_135_2_2_0_not, %tmp_136_1_2 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond19"/></StgValue>
</operation>

<operation id="742" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="811" bw="8" op_0_bw="8">
<![CDATA[
bb7.i505.preheader.2:1  %src_kernel_win_2_val_0_1_load = load i8* %src_kernel_win_2_val_0_1 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_1_load"/></StgValue>
</operation>

<operation id="743" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="834" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb7.i505.preheader.2:24  %tmp_136_2_2 = icmp ugt i8 %src_kernel_win_2_val_1_0_8, %src_kernel_win_2_val_0_1_load ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_136_2_2"/></StgValue>
</operation>

<operation id="744" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb7.i505.preheader.2:25  %or_cond28 = and i1 %tmp_135_2_2_0_not, %tmp_136_2_2 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond28"/></StgValue>
</operation>

<operation id="745" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="846" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
bb99.2:0  %empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str33, i32 %tmp_4) ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="746" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="849" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb99.2:3  store i8 %src_kernel_win_2_val_0_1_4, i8* %src_kernel_win_2_val_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="747" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="852" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb99.2:6  store i8 %src_kernel_win_1_val_0_1_4, i8* %src_kernel_win_1_val_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="748" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="855" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb99.2:9  store i8 %src_kernel_win_0_val_0_1_4, i8* %src_kernel_win_0_val_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="749" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="856" bw="0" op_0_bw="0">
<![CDATA[
bb99.2:10  br label %bb103

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="750" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="449" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb7.i505.preheader.0:26  %src_kernel_win_0_val_0_1_5 = select i1 %or_cond10, i8 %src_kernel_win_0_val_0_1_load, i8 %src_kernel_win_0_val_1_0_10 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_1_5"/></StgValue>
</operation>

<operation id="751" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb7.i505.preheader.0:27  %tmp_136_0_2_1 = icmp ugt i8 %src_kernel_win_0_val_0_1_5, %src_kernel_win_0_val_0_1_4 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_136_0_2_1"/></StgValue>
</operation>

<operation id="752" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="641" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb7.i505.preheader.1:26  %src_kernel_win_1_val_0_1_5 = select i1 %or_cond19, i8 %src_kernel_win_1_val_0_1_load, i8 %src_kernel_win_1_val_1_0_8 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_0_1_5"/></StgValue>
</operation>

<operation id="753" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="642" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb7.i505.preheader.1:27  %tmp_136_1_2_1 = icmp ugt i8 %src_kernel_win_1_val_0_1_5, %src_kernel_win_1_val_0_1_4 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_136_1_2_1"/></StgValue>
</operation>

<operation id="754" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="836" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb7.i505.preheader.2:26  %src_kernel_win_2_val_0_1_5 = select i1 %or_cond28, i8 %src_kernel_win_2_val_0_1_load, i8 %src_kernel_win_2_val_1_0_8 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_1_5"/></StgValue>
</operation>

<operation id="755" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="837" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb7.i505.preheader.2:27  %tmp_136_2_2_1 = icmp ugt i8 %src_kernel_win_2_val_0_1_5, %src_kernel_win_2_val_0_1_4 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_136_2_2_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="756" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb7.i505.preheader.0:28  %or_cond11 = and i1 %tmp_135_2_2_1_not, %tmp_136_0_2_1 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond11"/></StgValue>
</operation>

<operation id="757" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="452" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb7.i505.preheader.0:29  %src_kernel_win_0_val_0_1_6 = select i1 %or_cond11, i8 %src_kernel_win_0_val_0_1_4, i8 %src_kernel_win_0_val_0_1_5 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_1_6"/></StgValue>
</operation>

<operation id="758" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb7.i505.preheader.1:28  %or_cond20 = and i1 %tmp_135_2_2_1_not, %tmp_136_1_2_1 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond20"/></StgValue>
</operation>

<operation id="759" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="644" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb7.i505.preheader.1:29  %src_kernel_win_1_val_0_1_6 = select i1 %or_cond20, i8 %src_kernel_win_1_val_0_1_4, i8 %src_kernel_win_1_val_0_1_5 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_0_1_6"/></StgValue>
</operation>

<operation id="760" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb7.i505.preheader.2:28  %or_cond29 = and i1 %tmp_135_2_2_1_not, %tmp_136_2_2_1 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond29"/></StgValue>
</operation>

<operation id="761" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="839" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb7.i505.preheader.2:29  %src_kernel_win_2_val_0_1_6 = select i1 %or_cond29, i8 %src_kernel_win_2_val_0_1_4, i8 %src_kernel_win_2_val_0_1_5 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_1_6"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="762" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="453" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb7.i505.preheader.0:30  %tmp_136_0_2_2 = icmp ugt i8 %src_kernel_win_0_val_0_1_6, %src_kernel_win_0_val_0_0_load ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_136_0_2_2"/></StgValue>
</operation>

<operation id="763" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb7.i505.preheader.0:31  %or_cond12 = and i1 %tmp_135_2_2_2_not, %tmp_136_0_2_2 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond12"/></StgValue>
</operation>

<operation id="764" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="645" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb7.i505.preheader.1:30  %tmp_136_1_2_2 = icmp ugt i8 %src_kernel_win_1_val_0_1_6, %src_kernel_win_1_val_0_0_load ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_136_1_2_2"/></StgValue>
</operation>

<operation id="765" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb7.i505.preheader.1:31  %or_cond21 = and i1 %tmp_135_2_2_2_not, %tmp_136_1_2_2 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond21"/></StgValue>
</operation>

<operation id="766" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="840" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb7.i505.preheader.2:30  %tmp_136_2_2_2 = icmp ugt i8 %src_kernel_win_2_val_0_1_6, %src_kernel_win_2_val_0_0_load ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_136_2_2_2"/></StgValue>
</operation>

<operation id="767" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb7.i505.preheader.2:31  %or_cond30 = and i1 %tmp_135_2_2_2_not, %tmp_136_2_2_2 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond30"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="768" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="455" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb7.i505.preheader.0:32  %src_kernel_win_0_val_0_0_11 = select i1 %or_cond12, i8 %src_kernel_win_0_val_0_0_load, i8 %src_kernel_win_0_val_0_1_6 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_0_11"/></StgValue>
</operation>

<operation id="769" st_id="21" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="456" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb7.i505.preheader.0:33  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %p_dst_data_stream_0_V, i8 %src_kernel_win_0_val_0_0_11)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="770" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="0" op_0_bw="0">
<![CDATA[
bb7.i505.preheader.0:34  br label %bb99.0_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="771" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="647" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb7.i505.preheader.1:32  %src_kernel_win_1_val_0_0_11 = select i1 %or_cond21, i8 %src_kernel_win_1_val_0_0_load, i8 %src_kernel_win_1_val_0_1_6 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_0_0_11"/></StgValue>
</operation>

<operation id="772" st_id="21" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="648" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb7.i505.preheader.1:33  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %p_dst_data_stream_1_V, i8 %src_kernel_win_1_val_0_0_11)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="773" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="649" bw="0" op_0_bw="0">
<![CDATA[
bb7.i505.preheader.1:34  br label %bb99.1_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="774" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="842" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb7.i505.preheader.2:32  %src_kernel_win_2_val_0_0_10 = select i1 %or_cond30, i8 %src_kernel_win_2_val_0_0_load, i8 %src_kernel_win_2_val_0_1_6 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_0_10"/></StgValue>
</operation>

<operation id="775" st_id="21" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="843" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb7.i505.preheader.2:33  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %p_dst_data_stream_2_V, i8 %src_kernel_win_2_val_0_0_10)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="776" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="844" bw="0" op_0_bw="0">
<![CDATA[
bb7.i505.preheader.2:34  br label %bb99.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="777" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
bb104:0  %empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str32, i32 %tmp) ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="778" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="859" bw="0" op_0_bw="0">
<![CDATA[
bb104:1  br label %bb106

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
