{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 27 14:23:14 2020 " "Info: Processing started: Fri Nov 27 14:23:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off aaa -c aaa --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off aaa -c aaa --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "iB\[1\] oZF 11.573 ns Longest " "Info: Longest tpd from source pin \"iB\[1\]\" to destination pin \"oZF\" is 11.573 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns iB\[1\] 1 PIN PIN_W22 3 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_W22; Fanout = 3; PIN Node = 'iB\[1\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iB[1] } "NODE_NAME" } } { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Basic Arithmetic Logic Unit (ALU), using CBE/aaa.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.474 ns) + CELL(0.309 ns) 5.623 ns Complem_8:B1_C049\|Add0~75 2 COMB LCCOMB_X29_Y2_N18 2 " "Info: 2: + IC(4.474 ns) + CELL(0.309 ns) = 5.623 ns; Loc. = LCCOMB_X29_Y2_N18; Fanout = 2; COMB Node = 'Complem_8:B1_C049\|Add0~75'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.783 ns" { iB[1] Complem_8:B1_C049|Add0~75 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.658 ns Complem_8:B1_C049\|Add0~79 3 COMB LCCOMB_X29_Y2_N20 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 5.658 ns; Loc. = LCCOMB_X29_Y2_N20; Fanout = 2; COMB Node = 'Complem_8:B1_C049\|Add0~79'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Complem_8:B1_C049|Add0~75 Complem_8:B1_C049|Add0~79 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 5.783 ns Complem_8:B1_C049\|Add0~82 4 COMB LCCOMB_X29_Y2_N22 2 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 5.783 ns; Loc. = LCCOMB_X29_Y2_N22; Fanout = 2; COMB Node = 'Complem_8:B1_C049\|Add0~82'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.125 ns" { Complem_8:B1_C049|Add0~79 Complem_8:B1_C049|Add0~82 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.577 ns) + CELL(0.545 ns) 6.905 ns Adder_8:B1_C046\|Add0~50 5 COMB LCCOMB_X27_Y2_N22 2 " "Info: 5: + IC(0.577 ns) + CELL(0.545 ns) = 6.905 ns; Loc. = LCCOMB_X27_Y2_N22; Fanout = 2; COMB Node = 'Adder_8:B1_C046\|Add0~50'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.122 ns" { Complem_8:B1_C049|Add0~82 Adder_8:B1_C046|Add0~50 } "NODE_NAME" } } { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Basic Arithmetic Logic Unit (ALU), using CBE/aaa.vhd" 818 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.940 ns Adder_8:B1_C046\|Add0~54 6 COMB LCCOMB_X27_Y2_N24 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 6.940 ns; Loc. = LCCOMB_X27_Y2_N24; Fanout = 2; COMB Node = 'Adder_8:B1_C046\|Add0~54'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Adder_8:B1_C046|Add0~50 Adder_8:B1_C046|Add0~54 } "NODE_NAME" } } { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Basic Arithmetic Logic Unit (ALU), using CBE/aaa.vhd" 818 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.975 ns Adder_8:B1_C046\|Add0~58 7 COMB LCCOMB_X27_Y2_N26 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 6.975 ns; Loc. = LCCOMB_X27_Y2_N26; Fanout = 2; COMB Node = 'Adder_8:B1_C046\|Add0~58'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Adder_8:B1_C046|Add0~54 Adder_8:B1_C046|Add0~58 } "NODE_NAME" } } { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Basic Arithmetic Logic Unit (ALU), using CBE/aaa.vhd" 818 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.010 ns Adder_8:B1_C046\|Add0~62 8 COMB LCCOMB_X27_Y2_N28 1 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 7.010 ns; Loc. = LCCOMB_X27_Y2_N28; Fanout = 1; COMB Node = 'Adder_8:B1_C046\|Add0~62'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Adder_8:B1_C046|Add0~58 Adder_8:B1_C046|Add0~62 } "NODE_NAME" } } { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Basic Arithmetic Logic Unit (ALU), using CBE/aaa.vhd" 818 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 7.135 ns Adder_8:B1_C046\|Add0~65 9 COMB LCCOMB_X27_Y2_N30 2 " "Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 7.135 ns; Loc. = LCCOMB_X27_Y2_N30; Fanout = 2; COMB Node = 'Adder_8:B1_C046\|Add0~65'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.125 ns" { Adder_8:B1_C046|Add0~62 Adder_8:B1_C046|Add0~65 } "NODE_NAME" } } { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Basic Arithmetic Logic Unit (ALU), using CBE/aaa.vhd" 818 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.272 ns) 7.706 ns BusMultiplexer81_8:B1_C1125\|Q_07~99 10 COMB LCCOMB_X27_Y2_N2 2 " "Info: 10: + IC(0.299 ns) + CELL(0.272 ns) = 7.706 ns; Loc. = LCCOMB_X27_Y2_N2; Fanout = 2; COMB Node = 'BusMultiplexer81_8:B1_C1125\|Q_07~99'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.571 ns" { Adder_8:B1_C046|Add0~65 BusMultiplexer81_8:B1_C1125|Q_07~99 } "NODE_NAME" } } { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Basic Arithmetic Logic Unit (ALU), using CBE/aaa.vhd" 616 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.357 ns) 8.835 ns NOR8_gate:B1_C886\|O~32 11 COMB LCCOMB_X30_Y3_N0 1 " "Info: 11: + IC(0.772 ns) + CELL(0.357 ns) = 8.835 ns; Loc. = LCCOMB_X30_Y3_N0; Fanout = 1; COMB Node = 'NOR8_gate:B1_C886\|O~32'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.129 ns" { BusMultiplexer81_8:B1_C1125|Q_07~99 NOR8_gate:B1_C886|O~32 } "NODE_NAME" } } { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Basic Arithmetic Logic Unit (ALU), using CBE/aaa.vhd" 439 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.202 ns) + CELL(0.053 ns) 9.090 ns NOR8_gate:B1_C886\|O~6 12 COMB LCCOMB_X30_Y3_N16 1 " "Info: 12: + IC(0.202 ns) + CELL(0.053 ns) = 9.090 ns; Loc. = LCCOMB_X30_Y3_N16; Fanout = 1; COMB Node = 'NOR8_gate:B1_C886\|O~6'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.255 ns" { NOR8_gate:B1_C886|O~32 NOR8_gate:B1_C886|O~6 } "NODE_NAME" } } { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Basic Arithmetic Logic Unit (ALU), using CBE/aaa.vhd" 439 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.541 ns) + CELL(1.942 ns) 11.573 ns oZF 13 PIN PIN_U10 0 " "Info: 13: + IC(0.541 ns) + CELL(1.942 ns) = 11.573 ns; Loc. = PIN_U10; Fanout = 0; PIN Node = 'oZF'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.483 ns" { NOR8_gate:B1_C886|O~6 oZF } "NODE_NAME" } } { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Basic Arithmetic Logic Unit (ALU), using CBE/aaa.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.708 ns ( 40.68 % ) " "Info: Total cell delay = 4.708 ns ( 40.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.865 ns ( 59.32 % ) " "Info: Total interconnect delay = 6.865 ns ( 59.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "11.573 ns" { iB[1] Complem_8:B1_C049|Add0~75 Complem_8:B1_C049|Add0~79 Complem_8:B1_C049|Add0~82 Adder_8:B1_C046|Add0~50 Adder_8:B1_C046|Add0~54 Adder_8:B1_C046|Add0~58 Adder_8:B1_C046|Add0~62 Adder_8:B1_C046|Add0~65 BusMultiplexer81_8:B1_C1125|Q_07~99 NOR8_gate:B1_C886|O~32 NOR8_gate:B1_C886|O~6 oZF } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "11.573 ns" { iB[1] {} iB[1]~combout {} Complem_8:B1_C049|Add0~75 {} Complem_8:B1_C049|Add0~79 {} Complem_8:B1_C049|Add0~82 {} Adder_8:B1_C046|Add0~50 {} Adder_8:B1_C046|Add0~54 {} Adder_8:B1_C046|Add0~58 {} Adder_8:B1_C046|Add0~62 {} Adder_8:B1_C046|Add0~65 {} BusMultiplexer81_8:B1_C1125|Q_07~99 {} NOR8_gate:B1_C886|O~32 {} NOR8_gate:B1_C886|O~6 {} oZF {} } { 0.000ns 0.000ns 4.474ns 0.000ns 0.000ns 0.577ns 0.000ns 0.000ns 0.000ns 0.000ns 0.299ns 0.772ns 0.202ns 0.541ns } { 0.000ns 0.840ns 0.309ns 0.035ns 0.125ns 0.545ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.357ns 0.053ns 1.942ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4383 " "Info: Allocated 4383 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 27 14:23:29 2020 " "Info: Processing ended: Fri Nov 27 14:23:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
