$date
	Sun Oct 23 01:49:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#421109
b10000 !
1"
#421110
b10000 &
b10000 %
1$
#421111
0"
#421114
b1000 &
b1000 %
#421118
b100 &
b100 %
#421122
b10 &
b10 %
#421126
b1 &
1#
b1 %
#421130
b0 &
b0 %
0#
0$
#1353579
b1101 !
1"
#1353582
b1101 &
b1101 %
1$
#1353583
0"
#1353586
b101000 &
b101000 %
#1353590
b10100 &
b10100 %
#1353594
b1010 &
b1010 %
#1353598
b101 &
b101 %
#1353602
b10000 &
b10000 %
#1353606
b1000 &
b1000 %
#1353610
b100 &
b100 %
#1353614
b10 &
b10 %
#1353618
b1 &
b1 %
1#
#1353622
b0 &
0#
b0 %
0$
#2346020
b10111 !
1"
#2346022
b10111 &
b10111 %
1$
#2346023
0"
#2346026
b1000110 &
b1000110 %
#2346030
b100011 &
b100011 %
#2346034
b1101010 &
b1101010 %
#2346038
b110101 &
b110101 %
#2346042
b10100000 &
b10100000 %
#2346046
b1010000 &
b1010000 %
#2346050
b101000 &
b101000 %
#2346054
b10100 &
b10100 %
#2346058
b1010 &
b1010 %
#2346062
b101 &
b101 %
#2346066
b10000 &
b10000 %
#2346070
b1000 &
b1000 %
#2346074
b100 &
b100 %
#2346078
b10 &
b10 %
#2346082
b1 &
b1 %
1#
#2346086
b0 &
0#
b0 %
0$
#4500012
