v 4
file . "implementation.vhdl" "30980378c319371867e21058000c5d9fe883875b" "20250617182123.006":
  entity implementation at 1( 0) + 0 on 49;
  architecture structural of implementation at 24( 689) + 0 on 50;
file . "pre_processing/input_pre_processing.vhdl" "358a653fd8c9b1d4eea3d89915a920f50bd07361" "20250617182122.902":
  entity input_pre_processing at 1( 0) + 0 on 45;
  architecture behavioral of input_pre_processing at 19( 514) + 0 on 46;
file . "queue/queue.vhdl" "b1ed31d95983bdeb6642e5f06091a283141f09ca" "20250617182122.800":
  entity queue at 1( 0) + 0 on 41;
  architecture behavioral of queue at 29( 717) + 0 on 42;
file . "llc/b_output_stream_entity.vhdl" "f5445dbe71281a1d14494715ed23050b95804c6b" "20250617182122.594":
  entity b_output_stream_entity at 1( 0) + 0 on 37;
  architecture behavioral of b_output_stream_entity at 29( 711) + 0 on 38;
file . "llc/evaluator.vhdl" "1cae63db506d39a86d9d21ef80fcfecca9b370ce" "20250617182122.407":
  entity evaluator at 1( 0) + 0 on 33;
  architecture mixed of evaluator at 31( 730) + 0 on 34;
file . "llc/a_output_stream_entity.vhdl" "7c0ed222d0ce88fa1ac123fe4872bebefbf68de0" "20250617182122.221":
  entity a_output_stream_entity at 1( 0) + 0 on 29;
  architecture behavioral of a_output_stream_entity at 29( 710) + 0 on 30;
file . "hlc/extInterface.vhdl" "d16a50fa8441211461fa3b19088d25d365f13f03" "20250617182122.115":
  entity extinterface at 1( 0) + 0 on 25;
  architecture behavioral of extinterface at 21( 508) + 0 on 26;
file . "hlc/event_delay.vhdl" "390fb1465409110ad536d9b6f62443abdc69e4eb" "20250617182121.931":
  entity event_delay at 1( 0) + 0 on 21;
  architecture behavioral of event_delay at 24( 590) + 0 on 22;
file . "hlc/high_level_controller.vhdl" "5dbcb4e50dda5a2751f5d3c7a596ee7044b92e5c" "20250617182121.758":
  entity high_level_controller at 1( 0) + 0 on 17;
  architecture mixed of high_level_controller at 25( 687) + 0 on 18;
file . "my_math_package.vhdl" "688f5ee99530b4bd8b0dd7201a9fc94ac53674a7" "20250617182121.582":
  package my_math_pkg at 1( 0) + 0 on 13 body;
  package body my_math_pkg at 14( 438) + 0 on 14;
file . "my_array_package.vhdl" "3d61f698155627714a2abc59d9c87daf7a038737" "20250617182121.485":
  package array_type_pkg at 1( 0) + 0 on 11 body;
  package body array_type_pkg at 26( 1377) + 0 on 12;
file . "hlc/hl_qinterface.vhdl" "c992a2efd81f9bfcf08945aaae160f6c85cce472" "20250617182121.671":
  entity hlqinterface at 1( 0) + 0 on 15;
  architecture behavioral of hlqinterface at 37( 915) + 0 on 16;
file . "hlc/check_new_input.vhdl" "0372bc4d5f396e0a5fc13de56eb7c4171e9214b0" "20250617182121.844":
  entity check_new_input at 1( 0) + 0 on 19;
  architecture behavioral of check_new_input at 14( 266) + 0 on 20;
file . "hlc/scheduler.vhdl" "38855c44c69312c284a874d0ac5e78b93bc1524c" "20250617182122.017":
  entity scheduler at 1( 0) + 0 on 23;
  architecture behavioral of scheduler at 22( 513) + 0 on 24;
file . "hlc/time_unit.vhdl" "0d2361b4c77963ba87339db5070c27014f4d48b1" "20250617182122.132":
  entity time_unit at 1( 0) + 0 on 27;
  architecture behavioral of time_unit at 13( 228) + 0 on 28;
file . "llc/c_output_stream_entity.vhdl" "d02efdb32e3f7a304925748cb08f8ecdd1a4f72c" "20250617182122.310":
  entity c_output_stream_entity at 1( 0) + 0 on 31;
  architecture behavioral of c_output_stream_entity at 29( 692) + 0 on 32;
file . "llc/low_level_controller.vhdl" "6adcfc954c681104be0077fe8939cffc984c3d95" "20250617182122.498":
  entity low_level_controller at 1( 0) + 0 on 35;
  architecture mixed of low_level_controller at 25( 581) + 0 on 36;
file . "llc/x_input_stream_entity.vhdl" "685ffb9fbb2462d715c984b8ec22ab0e35095bdf" "20250617182122.687":
  entity x_input_stream_entity at 1( 0) + 0 on 39;
  architecture behavioral of x_input_stream_entity at 26( 582) + 0 on 40;
file . "monitor.vhdl" "d06d9a5f106f81710300ea925d455a78450847e7" "20250617182122.885":
  entity monitor at 1( 0) + 0 on 43;
  architecture mixed of monitor at 23( 681) + 0 on 44;
file . "pre_processing/clock_pre_processing.vhdl" "f79bdce42c8045e867f60590ddcd0a419cf6a4fb" "20250617182122.919":
  entity clock_pre_processing at 1( 0) + 0 on 47;
  architecture behaviour of clock_pre_processing at 15( 275) + 0 on 48;
