<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file OPL3Test_First_Implementation.ncd.
Design name: opl3
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-85F
Package:     CABGA381
Performance: 6
Loading device for application trce from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Fri May 24 01:15:57 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o OPL3Test_First_Implementation.twr -gui OPL3Test_First_Implementation.ncd OPL3Test_First_Implementation.prf 
Design file:     OPL3Test_First_Implementation.ncd
Preference file: OPL3Test_First_Implementation.prf
Device,speed:    LFE5U-85F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#par_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY NET "clk_c" 211.909000 MHz (4096 errors)</FONT></A></LI>
</FONT>            4096 items scored, 4096 timing errors detected.
Warning:  39.640MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_1' Target='right'><FONT COLOR=red>FREQUENCY NET "clk_host_c" 257.003000 MHz (454 errors)</FONT></A></LI>
</FONT>            704 items scored, 454 timing errors detected.
Warning: 148.236MHz is the maximum frequency for this preference.

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk_c" 211.909000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 20.508ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              channels/control_operators/state_fast[3]  (from clk_c +)
   Destination:    FF         Data in        channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p1[4]  (to clk_c +)

   Delay:              25.487ns  (17.8% logic, 82.2% route), 18 logic levels.

 Constraint Details:

     25.487ns physical path delay channels/control_operators/SLICE_1177 to channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_849 exceeds
      4.719ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 4.979ns) by 20.508ns

 Physical Path Details:

      Data path channels/control_operators/SLICE_1177 to channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_849:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R63C47D.CLK to     R63C47D.Q1 channels/control_operators/SLICE_1177 (from clk_c)
ROUTE         6     0.807     R63C47D.Q1 to     R61C47A.A1 channels/control_operators/state_fast[3]
CTOF_DEL    ---     0.236     R61C47A.A1 to     R61C47A.F1 channels/control_operators/SLICE_1599
ROUTE        14     1.080     R61C47A.F1 to     R62C46A.C1 channels/control_operators/next_state13_2
CTOF_DEL    ---     0.236     R62C46A.C1 to     R62C46A.F1 channels/control_operators/SLICE_1527
ROUTE        28     1.722     R62C46A.F1 to     R63C47A.B1 channels/control_operators/N_15976_i
CTOF_DEL    ---     0.236     R63C47A.B1 to     R63C47A.F1 channels/control_operators/SLICE_1150
ROUTE       335     2.929     R63C47A.F1 to     R56C42C.A1 channels/control_operators/op_num[1]
CTOF_DEL    ---     0.236     R56C42C.A1 to     R56C42C.F1 channels/control_operators/SLICE_1713
ROUTE         1     0.922     R56C42C.F1 to     R59C43B.C0 channels/control_operators/N_262
CTOF_DEL    ---     0.236     R59C43B.C0 to     R59C43B.F0 channels/control_operators/SLICE_1668
ROUTE         7     1.387     R59C43B.F0 to     R57C44C.D1 channels/control_operators/fb_cnt0_channel_mem_rd_address_sn_N_4
CTOF_DEL    ---     0.236     R57C44C.D1 to     R57C44C.F1 channels/control_operators/SLICE_1603
ROUTE        28     1.506     R57C44C.F1 to     R53C42A.A1 channels/control_operators/kon_block_fnum_channel_mem_rd_address[3]
CTOF_DEL    ---     0.236     R53C42A.A1 to     R53C42A.F1 channels/control_operators/kon_block_fnum_high_mem/bankgen[0].genblk1.mem_bank/ram_ram_0/SLICE_511
ROUTE         2     1.777     R53C42A.F1 to     R60C49B.A0 channels/control_operators/dob_array[0]_0[5]
CTOF_DEL    ---     0.236     R60C49B.A0 to     R60C49B.F0 channels/control_operators/SLICE_985
ROUTE         5     0.815     R60C49B.F0 to     R59C49B.B1 channels/control_operators/dob[5]
CTOF_DEL    ---     0.236     R59C49B.B1 to     R59C49B.F1 channels/control_operators/operator/envelope_generator/SLICE_1564
ROUTE         2     1.089     R59C49B.F1 to     R57C48C.A0 channels/control_operators/operator/envelope_generator/key_off_pulse_p0
CTOF_DEL    ---     0.236     R57C48C.A0 to     R57C48C.F0 channels/control_operators/SLICE_1566
ROUTE         4     0.625     R57C48C.F0 to     R57C50B.C0 channels/control_operators/operator/envelope_generator/un1_key_on_pulse_p0_4_1_1
CTOF_DEL    ---     0.236     R57C50B.C0 to     R57C50B.F0 channels/control_operators/operator/envelope_generator/SLICE_1565
ROUTE         6     1.342     R57C50B.F0 to     R61C49D.C1 channels/control_operators/operator/envelope_generator/un1_key_on_pulse_p0_4_1_2
CTOF_DEL    ---     0.236     R61C49D.C1 to     R61C49D.F1 channels/control_operators/operator/envelope_generator/SLICE_882
ROUTE         4     1.126     R61C49D.F1 to     R56C49A.A1 channels/control_operators/operator/envelope_generator/next_state_p0[3]
CTOF_DEL    ---     0.236     R56C49A.A1 to     R56C49A.F1 channels/control_operators/operator/envelope_generator/SLICE_1767
ROUTE         1     0.999     R56C49A.F1 to     R57C50D.B1 channels/control_operators/operator/envelope_generator/requested_rate_p0_iv_N_4L5
CTOF_DEL    ---     0.236     R57C50D.B1 to     R57C50D.F1 channels/control_operators/operator/envelope_generator/SLICE_1551
ROUTE         6     1.283     R57C50D.F1 to     R55C49A.A1 channels/control_operators/operator/envelope_generator/requested_rate_p0[2]
CTOF_DEL    ---     0.236     R55C49A.A1 to     R55C49A.F1 channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_1512
ROUTE         1     0.558     R55C49A.F1 to     R55C49A.B0 channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p18lto6_0_N_3L3_mb_mb
CTOF_DEL    ---     0.236     R55C49A.B0 to     R55C49A.F0 channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_1512
ROUTE         6     0.986     R55C49A.F0 to     R55C51A.B0 channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p18
CTOF_DEL    ---     0.236     R55C51A.B0 to     R55C51A.F0 channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_849
ROUTE         1     0.000     R55C51A.F0 to    R55C51A.DI0 channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p1_s[4] (to clk_c)
                  --------
                   25.487   (17.8% logic, 82.2% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to channels/control_operators/SLICE_1177:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       921     2.781      B11.PADDI to    R63C47D.CLK clk_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_849:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       921     2.781      B11.PADDI to    R55C51A.CLK clk_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 20.502ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              channels/control_operators/state_fast[3]  (from clk_c +)
   Destination:    FF         Data in        channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p1[5]  (to clk_c +)

   Delay:              25.487ns  (17.8% logic, 82.2% route), 18 logic levels.

 Constraint Details:

     25.487ns physical path delay channels/control_operators/SLICE_1177 to channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_849 exceeds
      4.719ns delay constraint less
      0.000ns skew and
     -0.266ns DIN_SET requirement (totaling 4.985ns) by 20.502ns

 Physical Path Details:

      Data path channels/control_operators/SLICE_1177 to channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_849:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R63C47D.CLK to     R63C47D.Q1 channels/control_operators/SLICE_1177 (from clk_c)
ROUTE         6     0.807     R63C47D.Q1 to     R61C47A.A1 channels/control_operators/state_fast[3]
CTOF_DEL    ---     0.236     R61C47A.A1 to     R61C47A.F1 channels/control_operators/SLICE_1599
ROUTE        14     1.080     R61C47A.F1 to     R62C46A.C1 channels/control_operators/next_state13_2
CTOF_DEL    ---     0.236     R62C46A.C1 to     R62C46A.F1 channels/control_operators/SLICE_1527
ROUTE        28     1.722     R62C46A.F1 to     R63C47A.B1 channels/control_operators/N_15976_i
CTOF_DEL    ---     0.236     R63C47A.B1 to     R63C47A.F1 channels/control_operators/SLICE_1150
ROUTE       335     2.929     R63C47A.F1 to     R56C42C.A1 channels/control_operators/op_num[1]
CTOF_DEL    ---     0.236     R56C42C.A1 to     R56C42C.F1 channels/control_operators/SLICE_1713
ROUTE         1     0.922     R56C42C.F1 to     R59C43B.C0 channels/control_operators/N_262
CTOF_DEL    ---     0.236     R59C43B.C0 to     R59C43B.F0 channels/control_operators/SLICE_1668
ROUTE         7     1.387     R59C43B.F0 to     R57C44C.D1 channels/control_operators/fb_cnt0_channel_mem_rd_address_sn_N_4
CTOF_DEL    ---     0.236     R57C44C.D1 to     R57C44C.F1 channels/control_operators/SLICE_1603
ROUTE        28     1.506     R57C44C.F1 to     R53C42A.A1 channels/control_operators/kon_block_fnum_channel_mem_rd_address[3]
CTOF_DEL    ---     0.236     R53C42A.A1 to     R53C42A.F1 channels/control_operators/kon_block_fnum_high_mem/bankgen[0].genblk1.mem_bank/ram_ram_0/SLICE_511
ROUTE         2     1.777     R53C42A.F1 to     R60C49B.A0 channels/control_operators/dob_array[0]_0[5]
CTOF_DEL    ---     0.236     R60C49B.A0 to     R60C49B.F0 channels/control_operators/SLICE_985
ROUTE         5     0.815     R60C49B.F0 to     R59C49B.B1 channels/control_operators/dob[5]
CTOF_DEL    ---     0.236     R59C49B.B1 to     R59C49B.F1 channels/control_operators/operator/envelope_generator/SLICE_1564
ROUTE         2     1.089     R59C49B.F1 to     R57C48C.A0 channels/control_operators/operator/envelope_generator/key_off_pulse_p0
CTOF_DEL    ---     0.236     R57C48C.A0 to     R57C48C.F0 channels/control_operators/SLICE_1566
ROUTE         4     0.625     R57C48C.F0 to     R57C50B.C0 channels/control_operators/operator/envelope_generator/un1_key_on_pulse_p0_4_1_1
CTOF_DEL    ---     0.236     R57C50B.C0 to     R57C50B.F0 channels/control_operators/operator/envelope_generator/SLICE_1565
ROUTE         6     1.342     R57C50B.F0 to     R61C49D.C1 channels/control_operators/operator/envelope_generator/un1_key_on_pulse_p0_4_1_2
CTOF_DEL    ---     0.236     R61C49D.C1 to     R61C49D.F1 channels/control_operators/operator/envelope_generator/SLICE_882
ROUTE         4     1.126     R61C49D.F1 to     R56C49A.A1 channels/control_operators/operator/envelope_generator/next_state_p0[3]
CTOF_DEL    ---     0.236     R56C49A.A1 to     R56C49A.F1 channels/control_operators/operator/envelope_generator/SLICE_1767
ROUTE         1     0.999     R56C49A.F1 to     R57C50D.B1 channels/control_operators/operator/envelope_generator/requested_rate_p0_iv_N_4L5
CTOF_DEL    ---     0.236     R57C50D.B1 to     R57C50D.F1 channels/control_operators/operator/envelope_generator/SLICE_1551
ROUTE         6     1.283     R57C50D.F1 to     R55C49A.A1 channels/control_operators/operator/envelope_generator/requested_rate_p0[2]
CTOF_DEL    ---     0.236     R55C49A.A1 to     R55C49A.F1 channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_1512
ROUTE         1     0.558     R55C49A.F1 to     R55C49A.B0 channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p18lto6_0_N_3L3_mb_mb
CTOF_DEL    ---     0.236     R55C49A.B0 to     R55C49A.F0 channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_1512
ROUTE         6     0.986     R55C49A.F0 to     R55C51A.B1 channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p18
CTOF_DEL    ---     0.236     R55C51A.B1 to     R55C51A.F1 channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_849
ROUTE         1     0.000     R55C51A.F1 to    R55C51A.DI1 channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p1_RNO[5] (to clk_c)
                  --------
                   25.487   (17.8% logic, 82.2% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to channels/control_operators/SLICE_1177:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       921     2.781      B11.PADDI to    R63C47D.CLK clk_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_849:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       921     2.781      B11.PADDI to    R55C51A.CLK clk_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 20.460ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              channels/control_operators/state_fast[0]  (from clk_c +)
   Destination:    FF         Data in        channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p1[4]  (to clk_c +)

   Delay:              25.439ns  (17.8% logic, 82.2% route), 18 logic levels.

 Constraint Details:

     25.439ns physical path delay channels/control_operators/SLICE_1599 to channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_849 exceeds
      4.719ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 4.979ns) by 20.460ns

 Physical Path Details:

      Data path channels/control_operators/SLICE_1599 to channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_849:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R61C47A.CLK to     R61C47A.Q0 channels/control_operators/SLICE_1599 (from clk_c)
ROUTE         5     0.756     R61C47A.Q0 to     R61C47A.B1 channels/control_operators/state_fast[0]
CTOF_DEL    ---     0.236     R61C47A.B1 to     R61C47A.F1 channels/control_operators/SLICE_1599
ROUTE        14     1.080     R61C47A.F1 to     R62C46A.C1 channels/control_operators/next_state13_2
CTOF_DEL    ---     0.236     R62C46A.C1 to     R62C46A.F1 channels/control_operators/SLICE_1527
ROUTE        28     1.722     R62C46A.F1 to     R63C47A.B1 channels/control_operators/N_15976_i
CTOF_DEL    ---     0.236     R63C47A.B1 to     R63C47A.F1 channels/control_operators/SLICE_1150
ROUTE       335     2.929     R63C47A.F1 to     R56C42C.A1 channels/control_operators/op_num[1]
CTOF_DEL    ---     0.236     R56C42C.A1 to     R56C42C.F1 channels/control_operators/SLICE_1713
ROUTE         1     0.922     R56C42C.F1 to     R59C43B.C0 channels/control_operators/N_262
CTOF_DEL    ---     0.236     R59C43B.C0 to     R59C43B.F0 channels/control_operators/SLICE_1668
ROUTE         7     1.387     R59C43B.F0 to     R57C44C.D1 channels/control_operators/fb_cnt0_channel_mem_rd_address_sn_N_4
CTOF_DEL    ---     0.236     R57C44C.D1 to     R57C44C.F1 channels/control_operators/SLICE_1603
ROUTE        28     1.506     R57C44C.F1 to     R53C42A.A1 channels/control_operators/kon_block_fnum_channel_mem_rd_address[3]
CTOF_DEL    ---     0.236     R53C42A.A1 to     R53C42A.F1 channels/control_operators/kon_block_fnum_high_mem/bankgen[0].genblk1.mem_bank/ram_ram_0/SLICE_511
ROUTE         2     1.777     R53C42A.F1 to     R60C49B.A0 channels/control_operators/dob_array[0]_0[5]
CTOF_DEL    ---     0.236     R60C49B.A0 to     R60C49B.F0 channels/control_operators/SLICE_985
ROUTE         5     0.815     R60C49B.F0 to     R59C49B.B1 channels/control_operators/dob[5]
CTOF_DEL    ---     0.236     R59C49B.B1 to     R59C49B.F1 channels/control_operators/operator/envelope_generator/SLICE_1564
ROUTE         2     1.089     R59C49B.F1 to     R57C48C.A0 channels/control_operators/operator/envelope_generator/key_off_pulse_p0
CTOF_DEL    ---     0.236     R57C48C.A0 to     R57C48C.F0 channels/control_operators/SLICE_1566
ROUTE         4     0.625     R57C48C.F0 to     R57C50B.C0 channels/control_operators/operator/envelope_generator/un1_key_on_pulse_p0_4_1_1
CTOF_DEL    ---     0.236     R57C50B.C0 to     R57C50B.F0 channels/control_operators/operator/envelope_generator/SLICE_1565
ROUTE         6     1.342     R57C50B.F0 to     R61C49D.C1 channels/control_operators/operator/envelope_generator/un1_key_on_pulse_p0_4_1_2
CTOF_DEL    ---     0.236     R61C49D.C1 to     R61C49D.F1 channels/control_operators/operator/envelope_generator/SLICE_882
ROUTE         4     1.126     R61C49D.F1 to     R56C49A.A1 channels/control_operators/operator/envelope_generator/next_state_p0[3]
CTOF_DEL    ---     0.236     R56C49A.A1 to     R56C49A.F1 channels/control_operators/operator/envelope_generator/SLICE_1767
ROUTE         1     0.999     R56C49A.F1 to     R57C50D.B1 channels/control_operators/operator/envelope_generator/requested_rate_p0_iv_N_4L5
CTOF_DEL    ---     0.236     R57C50D.B1 to     R57C50D.F1 channels/control_operators/operator/envelope_generator/SLICE_1551
ROUTE         6     1.283     R57C50D.F1 to     R55C49A.A1 channels/control_operators/operator/envelope_generator/requested_rate_p0[2]
CTOF_DEL    ---     0.236     R55C49A.A1 to     R55C49A.F1 channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_1512
ROUTE         1     0.558     R55C49A.F1 to     R55C49A.B0 channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p18lto6_0_N_3L3_mb_mb
CTOF_DEL    ---     0.236     R55C49A.B0 to     R55C49A.F0 channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_1512
ROUTE         6     0.986     R55C49A.F0 to     R55C51A.B0 channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p18
CTOF_DEL    ---     0.236     R55C51A.B0 to     R55C51A.F0 channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_849
ROUTE         1     0.000     R55C51A.F0 to    R55C51A.DI0 channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p1_s[4] (to clk_c)
                  --------
                   25.439   (17.8% logic, 82.2% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to channels/control_operators/SLICE_1599:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       921     2.781      B11.PADDI to    R61C47A.CLK clk_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_849:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       921     2.781      B11.PADDI to    R55C51A.CLK clk_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 20.454ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              channels/control_operators/state_fast[0]  (from clk_c +)
   Destination:    FF         Data in        channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p1[5]  (to clk_c +)

   Delay:              25.439ns  (17.8% logic, 82.2% route), 18 logic levels.

 Constraint Details:

     25.439ns physical path delay channels/control_operators/SLICE_1599 to channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_849 exceeds
      4.719ns delay constraint less
      0.000ns skew and
     -0.266ns DIN_SET requirement (totaling 4.985ns) by 20.454ns

 Physical Path Details:

      Data path channels/control_operators/SLICE_1599 to channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_849:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R61C47A.CLK to     R61C47A.Q0 channels/control_operators/SLICE_1599 (from clk_c)
ROUTE         5     0.756     R61C47A.Q0 to     R61C47A.B1 channels/control_operators/state_fast[0]
CTOF_DEL    ---     0.236     R61C47A.B1 to     R61C47A.F1 channels/control_operators/SLICE_1599
ROUTE        14     1.080     R61C47A.F1 to     R62C46A.C1 channels/control_operators/next_state13_2
CTOF_DEL    ---     0.236     R62C46A.C1 to     R62C46A.F1 channels/control_operators/SLICE_1527
ROUTE        28     1.722     R62C46A.F1 to     R63C47A.B1 channels/control_operators/N_15976_i
CTOF_DEL    ---     0.236     R63C47A.B1 to     R63C47A.F1 channels/control_operators/SLICE_1150
ROUTE       335     2.929     R63C47A.F1 to     R56C42C.A1 channels/control_operators/op_num[1]
CTOF_DEL    ---     0.236     R56C42C.A1 to     R56C42C.F1 channels/control_operators/SLICE_1713
ROUTE         1     0.922     R56C42C.F1 to     R59C43B.C0 channels/control_operators/N_262
CTOF_DEL    ---     0.236     R59C43B.C0 to     R59C43B.F0 channels/control_operators/SLICE_1668
ROUTE         7     1.387     R59C43B.F0 to     R57C44C.D1 channels/control_operators/fb_cnt0_channel_mem_rd_address_sn_N_4
CTOF_DEL    ---     0.236     R57C44C.D1 to     R57C44C.F1 channels/control_operators/SLICE_1603
ROUTE        28     1.506     R57C44C.F1 to     R53C42A.A1 channels/control_operators/kon_block_fnum_channel_mem_rd_address[3]
CTOF_DEL    ---     0.236     R53C42A.A1 to     R53C42A.F1 channels/control_operators/kon_block_fnum_high_mem/bankgen[0].genblk1.mem_bank/ram_ram_0/SLICE_511
ROUTE         2     1.777     R53C42A.F1 to     R60C49B.A0 channels/control_operators/dob_array[0]_0[5]
CTOF_DEL    ---     0.236     R60C49B.A0 to     R60C49B.F0 channels/control_operators/SLICE_985
ROUTE         5     0.815     R60C49B.F0 to     R59C49B.B1 channels/control_operators/dob[5]
CTOF_DEL    ---     0.236     R59C49B.B1 to     R59C49B.F1 channels/control_operators/operator/envelope_generator/SLICE_1564
ROUTE         2     1.089     R59C49B.F1 to     R57C48C.A0 channels/control_operators/operator/envelope_generator/key_off_pulse_p0
CTOF_DEL    ---     0.236     R57C48C.A0 to     R57C48C.F0 channels/control_operators/SLICE_1566
ROUTE         4     0.625     R57C48C.F0 to     R57C50B.C0 channels/control_operators/operator/envelope_generator/un1_key_on_pulse_p0_4_1_1
CTOF_DEL    ---     0.236     R57C50B.C0 to     R57C50B.F0 channels/control_operators/operator/envelope_generator/SLICE_1565
ROUTE         6     1.342     R57C50B.F0 to     R61C49D.C1 channels/control_operators/operator/envelope_generator/un1_key_on_pulse_p0_4_1_2
CTOF_DEL    ---     0.236     R61C49D.C1 to     R61C49D.F1 channels/control_operators/operator/envelope_generator/SLICE_882
ROUTE         4     1.126     R61C49D.F1 to     R56C49A.A1 channels/control_operators/operator/envelope_generator/next_state_p0[3]
CTOF_DEL    ---     0.236     R56C49A.A1 to     R56C49A.F1 channels/control_operators/operator/envelope_generator/SLICE_1767
ROUTE         1     0.999     R56C49A.F1 to     R57C50D.B1 channels/control_operators/operator/envelope_generator/requested_rate_p0_iv_N_4L5
CTOF_DEL    ---     0.236     R57C50D.B1 to     R57C50D.F1 channels/control_operators/operator/envelope_generator/SLICE_1551
ROUTE         6     1.283     R57C50D.F1 to     R55C49A.A1 channels/control_operators/operator/envelope_generator/requested_rate_p0[2]
CTOF_DEL    ---     0.236     R55C49A.A1 to     R55C49A.F1 channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_1512
ROUTE         1     0.558     R55C49A.F1 to     R55C49A.B0 channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p18lto6_0_N_3L3_mb_mb
CTOF_DEL    ---     0.236     R55C49A.B0 to     R55C49A.F0 channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_1512
ROUTE         6     0.986     R55C49A.F0 to     R55C51A.B1 channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p18
CTOF_DEL    ---     0.236     R55C51A.B1 to     R55C51A.F1 channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_849
ROUTE         1     0.000     R55C51A.F1 to    R55C51A.DI1 channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p1_RNO[5] (to clk_c)
                  --------
                   25.439   (17.8% logic, 82.2% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to channels/control_operators/SLICE_1599:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       921     2.781      B11.PADDI to    R61C47A.CLK clk_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_849:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       921     2.781      B11.PADDI to    R55C51A.CLK clk_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 20.418ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              channels/control_operators/state_fast[1]  (from clk_c +)
   Destination:    FF         Data in        channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p1[4]  (to clk_c +)

   Delay:              25.397ns  (17.9% logic, 82.1% route), 18 logic levels.

 Constraint Details:

     25.397ns physical path delay channels/control_operators/SLICE_1177 to channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_849 exceeds
      4.719ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 4.979ns) by 20.418ns

 Physical Path Details:

      Data path channels/control_operators/SLICE_1177 to channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_849:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R63C47D.CLK to     R63C47D.Q0 channels/control_operators/SLICE_1177 (from clk_c)
ROUTE         5     1.211     R63C47D.Q0 to     R62C46C.B1 channels/control_operators/state_fast[1]
CTOF_DEL    ---     0.236     R62C46C.B1 to     R62C46C.F1 channels/control_operators/SLICE_1686
ROUTE         3     0.583     R62C46C.F1 to     R62C46A.A1 channels/control_operators/next_state13_3
CTOF_DEL    ---     0.236     R62C46A.A1 to     R62C46A.F1 channels/control_operators/SLICE_1527
ROUTE        28     1.722     R62C46A.F1 to     R63C47A.B1 channels/control_operators/N_15976_i
CTOF_DEL    ---     0.236     R63C47A.B1 to     R63C47A.F1 channels/control_operators/SLICE_1150
ROUTE       335     2.929     R63C47A.F1 to     R56C42C.A1 channels/control_operators/op_num[1]
CTOF_DEL    ---     0.236     R56C42C.A1 to     R56C42C.F1 channels/control_operators/SLICE_1713
ROUTE         1     0.922     R56C42C.F1 to     R59C43B.C0 channels/control_operators/N_262
CTOF_DEL    ---     0.236     R59C43B.C0 to     R59C43B.F0 channels/control_operators/SLICE_1668
ROUTE         7     1.387     R59C43B.F0 to     R57C44C.D1 channels/control_operators/fb_cnt0_channel_mem_rd_address_sn_N_4
CTOF_DEL    ---     0.236     R57C44C.D1 to     R57C44C.F1 channels/control_operators/SLICE_1603
ROUTE        28     1.506     R57C44C.F1 to     R53C42A.A1 channels/control_operators/kon_block_fnum_channel_mem_rd_address[3]
CTOF_DEL    ---     0.236     R53C42A.A1 to     R53C42A.F1 channels/control_operators/kon_block_fnum_high_mem/bankgen[0].genblk1.mem_bank/ram_ram_0/SLICE_511
ROUTE         2     1.777     R53C42A.F1 to     R60C49B.A0 channels/control_operators/dob_array[0]_0[5]
CTOF_DEL    ---     0.236     R60C49B.A0 to     R60C49B.F0 channels/control_operators/SLICE_985
ROUTE         5     0.815     R60C49B.F0 to     R59C49B.B1 channels/control_operators/dob[5]
CTOF_DEL    ---     0.236     R59C49B.B1 to     R59C49B.F1 channels/control_operators/operator/envelope_generator/SLICE_1564
ROUTE         2     1.089     R59C49B.F1 to     R57C48C.A0 channels/control_operators/operator/envelope_generator/key_off_pulse_p0
CTOF_DEL    ---     0.236     R57C48C.A0 to     R57C48C.F0 channels/control_operators/SLICE_1566
ROUTE         4     0.625     R57C48C.F0 to     R57C50B.C0 channels/control_operators/operator/envelope_generator/un1_key_on_pulse_p0_4_1_1
CTOF_DEL    ---     0.236     R57C50B.C0 to     R57C50B.F0 channels/control_operators/operator/envelope_generator/SLICE_1565
ROUTE         6     1.342     R57C50B.F0 to     R61C49D.C1 channels/control_operators/operator/envelope_generator/un1_key_on_pulse_p0_4_1_2
CTOF_DEL    ---     0.236     R61C49D.C1 to     R61C49D.F1 channels/control_operators/operator/envelope_generator/SLICE_882
ROUTE         4     1.126     R61C49D.F1 to     R56C49A.A1 channels/control_operators/operator/envelope_generator/next_state_p0[3]
CTOF_DEL    ---     0.236     R56C49A.A1 to     R56C49A.F1 channels/control_operators/operator/envelope_generator/SLICE_1767
ROUTE         1     0.999     R56C49A.F1 to     R57C50D.B1 channels/control_operators/operator/envelope_generator/requested_rate_p0_iv_N_4L5
CTOF_DEL    ---     0.236     R57C50D.B1 to     R57C50D.F1 channels/control_operators/operator/envelope_generator/SLICE_1551
ROUTE         6     1.283     R57C50D.F1 to     R55C49A.A1 channels/control_operators/operator/envelope_generator/requested_rate_p0[2]
CTOF_DEL    ---     0.236     R55C49A.A1 to     R55C49A.F1 channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_1512
ROUTE         1     0.558     R55C49A.F1 to     R55C49A.B0 channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p18lto6_0_N_3L3_mb_mb
CTOF_DEL    ---     0.236     R55C49A.B0 to     R55C49A.F0 channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_1512
ROUTE         6     0.986     R55C49A.F0 to     R55C51A.B0 channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p18
CTOF_DEL    ---     0.236     R55C51A.B0 to     R55C51A.F0 channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_849
ROUTE         1     0.000     R55C51A.F0 to    R55C51A.DI0 channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p1_s[4] (to clk_c)
                  --------
                   25.397   (17.9% logic, 82.1% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to channels/control_operators/SLICE_1177:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       921     2.781      B11.PADDI to    R63C47D.CLK clk_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_849:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       921     2.781      B11.PADDI to    R55C51A.CLK clk_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 20.412ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              channels/control_operators/state_fast[1]  (from clk_c +)
   Destination:    FF         Data in        channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p1[5]  (to clk_c +)

   Delay:              25.397ns  (17.9% logic, 82.1% route), 18 logic levels.

 Constraint Details:

     25.397ns physical path delay channels/control_operators/SLICE_1177 to channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_849 exceeds
      4.719ns delay constraint less
      0.000ns skew and
     -0.266ns DIN_SET requirement (totaling 4.985ns) by 20.412ns

 Physical Path Details:

      Data path channels/control_operators/SLICE_1177 to channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_849:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R63C47D.CLK to     R63C47D.Q0 channels/control_operators/SLICE_1177 (from clk_c)
ROUTE         5     1.211     R63C47D.Q0 to     R62C46C.B1 channels/control_operators/state_fast[1]
CTOF_DEL    ---     0.236     R62C46C.B1 to     R62C46C.F1 channels/control_operators/SLICE_1686
ROUTE         3     0.583     R62C46C.F1 to     R62C46A.A1 channels/control_operators/next_state13_3
CTOF_DEL    ---     0.236     R62C46A.A1 to     R62C46A.F1 channels/control_operators/SLICE_1527
ROUTE        28     1.722     R62C46A.F1 to     R63C47A.B1 channels/control_operators/N_15976_i
CTOF_DEL    ---     0.236     R63C47A.B1 to     R63C47A.F1 channels/control_operators/SLICE_1150
ROUTE       335     2.929     R63C47A.F1 to     R56C42C.A1 channels/control_operators/op_num[1]
CTOF_DEL    ---     0.236     R56C42C.A1 to     R56C42C.F1 channels/control_operators/SLICE_1713
ROUTE         1     0.922     R56C42C.F1 to     R59C43B.C0 channels/control_operators/N_262
CTOF_DEL    ---     0.236     R59C43B.C0 to     R59C43B.F0 channels/control_operators/SLICE_1668
ROUTE         7     1.387     R59C43B.F0 to     R57C44C.D1 channels/control_operators/fb_cnt0_channel_mem_rd_address_sn_N_4
CTOF_DEL    ---     0.236     R57C44C.D1 to     R57C44C.F1 channels/control_operators/SLICE_1603
ROUTE        28     1.506     R57C44C.F1 to     R53C42A.A1 channels/control_operators/kon_block_fnum_channel_mem_rd_address[3]
CTOF_DEL    ---     0.236     R53C42A.A1 to     R53C42A.F1 channels/control_operators/kon_block_fnum_high_mem/bankgen[0].genblk1.mem_bank/ram_ram_0/SLICE_511
ROUTE         2     1.777     R53C42A.F1 to     R60C49B.A0 channels/control_operators/dob_array[0]_0[5]
CTOF_DEL    ---     0.236     R60C49B.A0 to     R60C49B.F0 channels/control_operators/SLICE_985
ROUTE         5     0.815     R60C49B.F0 to     R59C49B.B1 channels/control_operators/dob[5]
CTOF_DEL    ---     0.236     R59C49B.B1 to     R59C49B.F1 channels/control_operators/operator/envelope_generator/SLICE_1564
ROUTE         2     1.089     R59C49B.F1 to     R57C48C.A0 channels/control_operators/operator/envelope_generator/key_off_pulse_p0
CTOF_DEL    ---     0.236     R57C48C.A0 to     R57C48C.F0 channels/control_operators/SLICE_1566
ROUTE         4     0.625     R57C48C.F0 to     R57C50B.C0 channels/control_operators/operator/envelope_generator/un1_key_on_pulse_p0_4_1_1
CTOF_DEL    ---     0.236     R57C50B.C0 to     R57C50B.F0 channels/control_operators/operator/envelope_generator/SLICE_1565
ROUTE         6     1.342     R57C50B.F0 to     R61C49D.C1 channels/control_operators/operator/envelope_generator/un1_key_on_pulse_p0_4_1_2
CTOF_DEL    ---     0.236     R61C49D.C1 to     R61C49D.F1 channels/control_operators/operator/envelope_generator/SLICE_882
ROUTE         4     1.126     R61C49D.F1 to     R56C49A.A1 channels/control_operators/operator/envelope_generator/next_state_p0[3]
CTOF_DEL    ---     0.236     R56C49A.A1 to     R56C49A.F1 channels/control_operators/operator/envelope_generator/SLICE_1767
ROUTE         1     0.999     R56C49A.F1 to     R57C50D.B1 channels/control_operators/operator/envelope_generator/requested_rate_p0_iv_N_4L5
CTOF_DEL    ---     0.236     R57C50D.B1 to     R57C50D.F1 channels/control_operators/operator/envelope_generator/SLICE_1551
ROUTE         6     1.283     R57C50D.F1 to     R55C49A.A1 channels/control_operators/operator/envelope_generator/requested_rate_p0[2]
CTOF_DEL    ---     0.236     R55C49A.A1 to     R55C49A.F1 channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_1512
ROUTE         1     0.558     R55C49A.F1 to     R55C49A.B0 channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p18lto6_0_N_3L3_mb_mb
CTOF_DEL    ---     0.236     R55C49A.B0 to     R55C49A.F0 channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_1512
ROUTE         6     0.986     R55C49A.F0 to     R55C51A.B1 channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p18
CTOF_DEL    ---     0.236     R55C51A.B1 to     R55C51A.F1 channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_849
ROUTE         1     0.000     R55C51A.F1 to    R55C51A.DI1 channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p1_RNO[5] (to clk_c)
                  --------
                   25.397   (17.9% logic, 82.1% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to channels/control_operators/SLICE_1177:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       921     2.781      B11.PADDI to    R63C47D.CLK clk_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_849:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       921     2.781      B11.PADDI to    R55C51A.CLK clk_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 20.294ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              channels/control_operators/state_fast[3]  (from clk_c +)
   Destination:    FF         Data in        channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p1[2]  (to clk_c +)

   Delay:              25.273ns  (17.9% logic, 82.1% route), 18 logic levels.

 Constraint Details:

     25.273ns physical path delay channels/control_operators/SLICE_1177 to channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_848 exceeds
      4.719ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 4.979ns) by 20.294ns

 Physical Path Details:

      Data path channels/control_operators/SLICE_1177 to channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_848:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R63C47D.CLK to     R63C47D.Q1 channels/control_operators/SLICE_1177 (from clk_c)
ROUTE         6     0.807     R63C47D.Q1 to     R61C47A.A1 channels/control_operators/state_fast[3]
CTOF_DEL    ---     0.236     R61C47A.A1 to     R61C47A.F1 channels/control_operators/SLICE_1599
ROUTE        14     1.080     R61C47A.F1 to     R62C46A.C1 channels/control_operators/next_state13_2
CTOF_DEL    ---     0.236     R62C46A.C1 to     R62C46A.F1 channels/control_operators/SLICE_1527
ROUTE        28     1.722     R62C46A.F1 to     R63C47A.B1 channels/control_operators/N_15976_i
CTOF_DEL    ---     0.236     R63C47A.B1 to     R63C47A.F1 channels/control_operators/SLICE_1150
ROUTE       335     2.929     R63C47A.F1 to     R56C42C.A1 channels/control_operators/op_num[1]
CTOF_DEL    ---     0.236     R56C42C.A1 to     R56C42C.F1 channels/control_operators/SLICE_1713
ROUTE         1     0.922     R56C42C.F1 to     R59C43B.C0 channels/control_operators/N_262
CTOF_DEL    ---     0.236     R59C43B.C0 to     R59C43B.F0 channels/control_operators/SLICE_1668
ROUTE         7     1.387     R59C43B.F0 to     R57C44C.D1 channels/control_operators/fb_cnt0_channel_mem_rd_address_sn_N_4
CTOF_DEL    ---     0.236     R57C44C.D1 to     R57C44C.F1 channels/control_operators/SLICE_1603
ROUTE        28     1.506     R57C44C.F1 to     R53C42A.A1 channels/control_operators/kon_block_fnum_channel_mem_rd_address[3]
CTOF_DEL    ---     0.236     R53C42A.A1 to     R53C42A.F1 channels/control_operators/kon_block_fnum_high_mem/bankgen[0].genblk1.mem_bank/ram_ram_0/SLICE_511
ROUTE         2     1.777     R53C42A.F1 to     R60C49B.A0 channels/control_operators/dob_array[0]_0[5]
CTOF_DEL    ---     0.236     R60C49B.A0 to     R60C49B.F0 channels/control_operators/SLICE_985
ROUTE         5     0.815     R60C49B.F0 to     R59C49B.B1 channels/control_operators/dob[5]
CTOF_DEL    ---     0.236     R59C49B.B1 to     R59C49B.F1 channels/control_operators/operator/envelope_generator/SLICE_1564
ROUTE         2     1.089     R59C49B.F1 to     R57C48C.A0 channels/control_operators/operator/envelope_generator/key_off_pulse_p0
CTOF_DEL    ---     0.236     R57C48C.A0 to     R57C48C.F0 channels/control_operators/SLICE_1566
ROUTE         4     0.625     R57C48C.F0 to     R57C50B.C0 channels/control_operators/operator/envelope_generator/un1_key_on_pulse_p0_4_1_1
CTOF_DEL    ---     0.236     R57C50B.C0 to     R57C50B.F0 channels/control_operators/operator/envelope_generator/SLICE_1565
ROUTE         6     1.342     R57C50B.F0 to     R61C49D.C1 channels/control_operators/operator/envelope_generator/un1_key_on_pulse_p0_4_1_2
CTOF_DEL    ---     0.236     R61C49D.C1 to     R61C49D.F1 channels/control_operators/operator/envelope_generator/SLICE_882
ROUTE         4     1.126     R61C49D.F1 to     R56C49A.A1 channels/control_operators/operator/envelope_generator/next_state_p0[3]
CTOF_DEL    ---     0.236     R56C49A.A1 to     R56C49A.F1 channels/control_operators/operator/envelope_generator/SLICE_1767
ROUTE         1     0.999     R56C49A.F1 to     R57C50D.B1 channels/control_operators/operator/envelope_generator/requested_rate_p0_iv_N_4L5
CTOF_DEL    ---     0.236     R57C50D.B1 to     R57C50D.F1 channels/control_operators/operator/envelope_generator/SLICE_1551
ROUTE         6     1.283     R57C50D.F1 to     R55C49A.A1 channels/control_operators/operator/envelope_generator/requested_rate_p0[2]
CTOF_DEL    ---     0.236     R55C49A.A1 to     R55C49A.F1 channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_1512
ROUTE         1     0.558     R55C49A.F1 to     R55C49A.B0 channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p18lto6_0_N_3L3_mb_mb
CTOF_DEL    ---     0.236     R55C49A.B0 to     R55C49A.F0 channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_1512
ROUTE         6     0.772     R55C49A.F0 to     R55C49D.A0 channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p18
CTOF_DEL    ---     0.236     R55C49D.A0 to     R55C49D.F0 channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_848
ROUTE         1     0.000     R55C49D.F0 to    R55C49D.DI0 channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p1_s[2] (to clk_c)
                  --------
                   25.273   (17.9% logic, 82.1% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to channels/control_operators/SLICE_1177:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       921     2.781      B11.PADDI to    R63C47D.CLK clk_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_848:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       921     2.781      B11.PADDI to    R55C49D.CLK clk_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 20.288ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              channels/control_operators/state_fast[3]  (from clk_c +)
   Destination:    FF         Data in        channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p1[3]  (to clk_c +)

   Delay:              25.273ns  (17.9% logic, 82.1% route), 18 logic levels.

 Constraint Details:

     25.273ns physical path delay channels/control_operators/SLICE_1177 to channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_848 exceeds
      4.719ns delay constraint less
      0.000ns skew and
     -0.266ns DIN_SET requirement (totaling 4.985ns) by 20.288ns

 Physical Path Details:

      Data path channels/control_operators/SLICE_1177 to channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_848:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R63C47D.CLK to     R63C47D.Q1 channels/control_operators/SLICE_1177 (from clk_c)
ROUTE         6     0.807     R63C47D.Q1 to     R61C47A.A1 channels/control_operators/state_fast[3]
CTOF_DEL    ---     0.236     R61C47A.A1 to     R61C47A.F1 channels/control_operators/SLICE_1599
ROUTE        14     1.080     R61C47A.F1 to     R62C46A.C1 channels/control_operators/next_state13_2
CTOF_DEL    ---     0.236     R62C46A.C1 to     R62C46A.F1 channels/control_operators/SLICE_1527
ROUTE        28     1.722     R62C46A.F1 to     R63C47A.B1 channels/control_operators/N_15976_i
CTOF_DEL    ---     0.236     R63C47A.B1 to     R63C47A.F1 channels/control_operators/SLICE_1150
ROUTE       335     2.929     R63C47A.F1 to     R56C42C.A1 channels/control_operators/op_num[1]
CTOF_DEL    ---     0.236     R56C42C.A1 to     R56C42C.F1 channels/control_operators/SLICE_1713
ROUTE         1     0.922     R56C42C.F1 to     R59C43B.C0 channels/control_operators/N_262
CTOF_DEL    ---     0.236     R59C43B.C0 to     R59C43B.F0 channels/control_operators/SLICE_1668
ROUTE         7     1.387     R59C43B.F0 to     R57C44C.D1 channels/control_operators/fb_cnt0_channel_mem_rd_address_sn_N_4
CTOF_DEL    ---     0.236     R57C44C.D1 to     R57C44C.F1 channels/control_operators/SLICE_1603
ROUTE        28     1.506     R57C44C.F1 to     R53C42A.A1 channels/control_operators/kon_block_fnum_channel_mem_rd_address[3]
CTOF_DEL    ---     0.236     R53C42A.A1 to     R53C42A.F1 channels/control_operators/kon_block_fnum_high_mem/bankgen[0].genblk1.mem_bank/ram_ram_0/SLICE_511
ROUTE         2     1.777     R53C42A.F1 to     R60C49B.A0 channels/control_operators/dob_array[0]_0[5]
CTOF_DEL    ---     0.236     R60C49B.A0 to     R60C49B.F0 channels/control_operators/SLICE_985
ROUTE         5     0.815     R60C49B.F0 to     R59C49B.B1 channels/control_operators/dob[5]
CTOF_DEL    ---     0.236     R59C49B.B1 to     R59C49B.F1 channels/control_operators/operator/envelope_generator/SLICE_1564
ROUTE         2     1.089     R59C49B.F1 to     R57C48C.A0 channels/control_operators/operator/envelope_generator/key_off_pulse_p0
CTOF_DEL    ---     0.236     R57C48C.A0 to     R57C48C.F0 channels/control_operators/SLICE_1566
ROUTE         4     0.625     R57C48C.F0 to     R57C50B.C0 channels/control_operators/operator/envelope_generator/un1_key_on_pulse_p0_4_1_1
CTOF_DEL    ---     0.236     R57C50B.C0 to     R57C50B.F0 channels/control_operators/operator/envelope_generator/SLICE_1565
ROUTE         6     1.342     R57C50B.F0 to     R61C49D.C1 channels/control_operators/operator/envelope_generator/un1_key_on_pulse_p0_4_1_2
CTOF_DEL    ---     0.236     R61C49D.C1 to     R61C49D.F1 channels/control_operators/operator/envelope_generator/SLICE_882
ROUTE         4     1.126     R61C49D.F1 to     R56C49A.A1 channels/control_operators/operator/envelope_generator/next_state_p0[3]
CTOF_DEL    ---     0.236     R56C49A.A1 to     R56C49A.F1 channels/control_operators/operator/envelope_generator/SLICE_1767
ROUTE         1     0.999     R56C49A.F1 to     R57C50D.B1 channels/control_operators/operator/envelope_generator/requested_rate_p0_iv_N_4L5
CTOF_DEL    ---     0.236     R57C50D.B1 to     R57C50D.F1 channels/control_operators/operator/envelope_generator/SLICE_1551
ROUTE         6     1.283     R57C50D.F1 to     R55C49A.A1 channels/control_operators/operator/envelope_generator/requested_rate_p0[2]
CTOF_DEL    ---     0.236     R55C49A.A1 to     R55C49A.F1 channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_1512
ROUTE         1     0.558     R55C49A.F1 to     R55C49A.B0 channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p18lto6_0_N_3L3_mb_mb
CTOF_DEL    ---     0.236     R55C49A.B0 to     R55C49A.F0 channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_1512
ROUTE         6     0.772     R55C49A.F0 to     R55C49D.A1 channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p18
CTOF_DEL    ---     0.236     R55C49D.A1 to     R55C49D.F1 channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_848
ROUTE         1     0.000     R55C49D.F1 to    R55C49D.DI1 channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p1_s[3] (to clk_c)
                  --------
                   25.273   (17.9% logic, 82.1% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to channels/control_operators/SLICE_1177:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       921     2.781      B11.PADDI to    R63C47D.CLK clk_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_848:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       921     2.781      B11.PADDI to    R55C49D.CLK clk_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 20.246ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              channels/control_operators/state_fast[0]  (from clk_c +)
   Destination:    FF         Data in        channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p1[2]  (to clk_c +)

   Delay:              25.225ns  (18.0% logic, 82.0% route), 18 logic levels.

 Constraint Details:

     25.225ns physical path delay channels/control_operators/SLICE_1599 to channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_848 exceeds
      4.719ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 4.979ns) by 20.246ns

 Physical Path Details:

      Data path channels/control_operators/SLICE_1599 to channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_848:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R61C47A.CLK to     R61C47A.Q0 channels/control_operators/SLICE_1599 (from clk_c)
ROUTE         5     0.756     R61C47A.Q0 to     R61C47A.B1 channels/control_operators/state_fast[0]
CTOF_DEL    ---     0.236     R61C47A.B1 to     R61C47A.F1 channels/control_operators/SLICE_1599
ROUTE        14     1.080     R61C47A.F1 to     R62C46A.C1 channels/control_operators/next_state13_2
CTOF_DEL    ---     0.236     R62C46A.C1 to     R62C46A.F1 channels/control_operators/SLICE_1527
ROUTE        28     1.722     R62C46A.F1 to     R63C47A.B1 channels/control_operators/N_15976_i
CTOF_DEL    ---     0.236     R63C47A.B1 to     R63C47A.F1 channels/control_operators/SLICE_1150
ROUTE       335     2.929     R63C47A.F1 to     R56C42C.A1 channels/control_operators/op_num[1]
CTOF_DEL    ---     0.236     R56C42C.A1 to     R56C42C.F1 channels/control_operators/SLICE_1713
ROUTE         1     0.922     R56C42C.F1 to     R59C43B.C0 channels/control_operators/N_262
CTOF_DEL    ---     0.236     R59C43B.C0 to     R59C43B.F0 channels/control_operators/SLICE_1668
ROUTE         7     1.387     R59C43B.F0 to     R57C44C.D1 channels/control_operators/fb_cnt0_channel_mem_rd_address_sn_N_4
CTOF_DEL    ---     0.236     R57C44C.D1 to     R57C44C.F1 channels/control_operators/SLICE_1603
ROUTE        28     1.506     R57C44C.F1 to     R53C42A.A1 channels/control_operators/kon_block_fnum_channel_mem_rd_address[3]
CTOF_DEL    ---     0.236     R53C42A.A1 to     R53C42A.F1 channels/control_operators/kon_block_fnum_high_mem/bankgen[0].genblk1.mem_bank/ram_ram_0/SLICE_511
ROUTE         2     1.777     R53C42A.F1 to     R60C49B.A0 channels/control_operators/dob_array[0]_0[5]
CTOF_DEL    ---     0.236     R60C49B.A0 to     R60C49B.F0 channels/control_operators/SLICE_985
ROUTE         5     0.815     R60C49B.F0 to     R59C49B.B1 channels/control_operators/dob[5]
CTOF_DEL    ---     0.236     R59C49B.B1 to     R59C49B.F1 channels/control_operators/operator/envelope_generator/SLICE_1564
ROUTE         2     1.089     R59C49B.F1 to     R57C48C.A0 channels/control_operators/operator/envelope_generator/key_off_pulse_p0
CTOF_DEL    ---     0.236     R57C48C.A0 to     R57C48C.F0 channels/control_operators/SLICE_1566
ROUTE         4     0.625     R57C48C.F0 to     R57C50B.C0 channels/control_operators/operator/envelope_generator/un1_key_on_pulse_p0_4_1_1
CTOF_DEL    ---     0.236     R57C50B.C0 to     R57C50B.F0 channels/control_operators/operator/envelope_generator/SLICE_1565
ROUTE         6     1.342     R57C50B.F0 to     R61C49D.C1 channels/control_operators/operator/envelope_generator/un1_key_on_pulse_p0_4_1_2
CTOF_DEL    ---     0.236     R61C49D.C1 to     R61C49D.F1 channels/control_operators/operator/envelope_generator/SLICE_882
ROUTE         4     1.126     R61C49D.F1 to     R56C49A.A1 channels/control_operators/operator/envelope_generator/next_state_p0[3]
CTOF_DEL    ---     0.236     R56C49A.A1 to     R56C49A.F1 channels/control_operators/operator/envelope_generator/SLICE_1767
ROUTE         1     0.999     R56C49A.F1 to     R57C50D.B1 channels/control_operators/operator/envelope_generator/requested_rate_p0_iv_N_4L5
CTOF_DEL    ---     0.236     R57C50D.B1 to     R57C50D.F1 channels/control_operators/operator/envelope_generator/SLICE_1551
ROUTE         6     1.283     R57C50D.F1 to     R55C49A.A1 channels/control_operators/operator/envelope_generator/requested_rate_p0[2]
CTOF_DEL    ---     0.236     R55C49A.A1 to     R55C49A.F1 channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_1512
ROUTE         1     0.558     R55C49A.F1 to     R55C49A.B0 channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p18lto6_0_N_3L3_mb_mb
CTOF_DEL    ---     0.236     R55C49A.B0 to     R55C49A.F0 channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_1512
ROUTE         6     0.772     R55C49A.F0 to     R55C49D.A0 channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p18
CTOF_DEL    ---     0.236     R55C49D.A0 to     R55C49D.F0 channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_848
ROUTE         1     0.000     R55C49D.F0 to    R55C49D.DI0 channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p1_s[2] (to clk_c)
                  --------
                   25.225   (18.0% logic, 82.0% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to channels/control_operators/SLICE_1599:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       921     2.781      B11.PADDI to    R61C47A.CLK clk_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_848:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       921     2.781      B11.PADDI to    R55C49D.CLK clk_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 20.240ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              channels/control_operators/state_fast[0]  (from clk_c +)
   Destination:    FF         Data in        channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p1[3]  (to clk_c +)

   Delay:              25.225ns  (18.0% logic, 82.0% route), 18 logic levels.

 Constraint Details:

     25.225ns physical path delay channels/control_operators/SLICE_1599 to channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_848 exceeds
      4.719ns delay constraint less
      0.000ns skew and
     -0.266ns DIN_SET requirement (totaling 4.985ns) by 20.240ns

 Physical Path Details:

      Data path channels/control_operators/SLICE_1599 to channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_848:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R61C47A.CLK to     R61C47A.Q0 channels/control_operators/SLICE_1599 (from clk_c)
ROUTE         5     0.756     R61C47A.Q0 to     R61C47A.B1 channels/control_operators/state_fast[0]
CTOF_DEL    ---     0.236     R61C47A.B1 to     R61C47A.F1 channels/control_operators/SLICE_1599
ROUTE        14     1.080     R61C47A.F1 to     R62C46A.C1 channels/control_operators/next_state13_2
CTOF_DEL    ---     0.236     R62C46A.C1 to     R62C46A.F1 channels/control_operators/SLICE_1527
ROUTE        28     1.722     R62C46A.F1 to     R63C47A.B1 channels/control_operators/N_15976_i
CTOF_DEL    ---     0.236     R63C47A.B1 to     R63C47A.F1 channels/control_operators/SLICE_1150
ROUTE       335     2.929     R63C47A.F1 to     R56C42C.A1 channels/control_operators/op_num[1]
CTOF_DEL    ---     0.236     R56C42C.A1 to     R56C42C.F1 channels/control_operators/SLICE_1713
ROUTE         1     0.922     R56C42C.F1 to     R59C43B.C0 channels/control_operators/N_262
CTOF_DEL    ---     0.236     R59C43B.C0 to     R59C43B.F0 channels/control_operators/SLICE_1668
ROUTE         7     1.387     R59C43B.F0 to     R57C44C.D1 channels/control_operators/fb_cnt0_channel_mem_rd_address_sn_N_4
CTOF_DEL    ---     0.236     R57C44C.D1 to     R57C44C.F1 channels/control_operators/SLICE_1603
ROUTE        28     1.506     R57C44C.F1 to     R53C42A.A1 channels/control_operators/kon_block_fnum_channel_mem_rd_address[3]
CTOF_DEL    ---     0.236     R53C42A.A1 to     R53C42A.F1 channels/control_operators/kon_block_fnum_high_mem/bankgen[0].genblk1.mem_bank/ram_ram_0/SLICE_511
ROUTE         2     1.777     R53C42A.F1 to     R60C49B.A0 channels/control_operators/dob_array[0]_0[5]
CTOF_DEL    ---     0.236     R60C49B.A0 to     R60C49B.F0 channels/control_operators/SLICE_985
ROUTE         5     0.815     R60C49B.F0 to     R59C49B.B1 channels/control_operators/dob[5]
CTOF_DEL    ---     0.236     R59C49B.B1 to     R59C49B.F1 channels/control_operators/operator/envelope_generator/SLICE_1564
ROUTE         2     1.089     R59C49B.F1 to     R57C48C.A0 channels/control_operators/operator/envelope_generator/key_off_pulse_p0
CTOF_DEL    ---     0.236     R57C48C.A0 to     R57C48C.F0 channels/control_operators/SLICE_1566
ROUTE         4     0.625     R57C48C.F0 to     R57C50B.C0 channels/control_operators/operator/envelope_generator/un1_key_on_pulse_p0_4_1_1
CTOF_DEL    ---     0.236     R57C50B.C0 to     R57C50B.F0 channels/control_operators/operator/envelope_generator/SLICE_1565
ROUTE         6     1.342     R57C50B.F0 to     R61C49D.C1 channels/control_operators/operator/envelope_generator/un1_key_on_pulse_p0_4_1_2
CTOF_DEL    ---     0.236     R61C49D.C1 to     R61C49D.F1 channels/control_operators/operator/envelope_generator/SLICE_882
ROUTE         4     1.126     R61C49D.F1 to     R56C49A.A1 channels/control_operators/operator/envelope_generator/next_state_p0[3]
CTOF_DEL    ---     0.236     R56C49A.A1 to     R56C49A.F1 channels/control_operators/operator/envelope_generator/SLICE_1767
ROUTE         1     0.999     R56C49A.F1 to     R57C50D.B1 channels/control_operators/operator/envelope_generator/requested_rate_p0_iv_N_4L5
CTOF_DEL    ---     0.236     R57C50D.B1 to     R57C50D.F1 channels/control_operators/operator/envelope_generator/SLICE_1551
ROUTE         6     1.283     R57C50D.F1 to     R55C49A.A1 channels/control_operators/operator/envelope_generator/requested_rate_p0[2]
CTOF_DEL    ---     0.236     R55C49A.A1 to     R55C49A.F1 channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_1512
ROUTE         1     0.558     R55C49A.F1 to     R55C49A.B0 channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p18lto6_0_N_3L3_mb_mb
CTOF_DEL    ---     0.236     R55C49A.B0 to     R55C49A.F0 channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_1512
ROUTE         6     0.772     R55C49A.F0 to     R55C49D.A1 channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p18
CTOF_DEL    ---     0.236     R55C49D.A1 to     R55C49D.F1 channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_848
ROUTE         1     0.000     R55C49D.F1 to    R55C49D.DI1 channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p1_s[3] (to clk_c)
                  --------
                   25.225   (18.0% logic, 82.0% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to channels/control_operators/SLICE_1599:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       921     2.781      B11.PADDI to    R61C47A.CLK clk_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to channels/control_operators/operator/envelope_generator/env_rate_counter/SLICE_848:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       921     2.781      B11.PADDI to    R55C49D.CLK clk_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

Warning:  39.640MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "clk_host_c" 257.003000 MHz ;
            704 items scored, 454 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 2.855ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              host_if/afifo/wr_rgray[4]  (from clk_host_c +)
   Destination:    FF         Data in        host_if/afifo/mem_ram_7/RAM0  (to clk_host_c +)
                   FF                        host_if/afifo/mem_ram_7/RAM0

   Delay:               6.354ns  (23.1% logic, 76.9% route), 5 logic levels.

 Constraint Details:

      6.354ns physical path delay host_if/afifo/SLICE_1259 to host_if/afifo/mem_ram_7/SLICE_657 exceeds
      3.891ns delay constraint less
      0.000ns skew and
      0.392ns WRE_SET requirement (totaling 3.499ns) by 2.855ns

 Physical Path Details:

      Data path host_if/afifo/SLICE_1259 to host_if/afifo/mem_ram_7/SLICE_657:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R40C55C.CLK to     R40C55C.Q0 host_if/afifo/SLICE_1259 (from clk_host_c)
ROUTE         1     1.182     R40C55C.Q0 to     R41C56C.B1 host_if/afifo/wr_rgray[4]
CTOF_DEL    ---     0.236     R41C56C.B1 to     R41C56C.F1 host_if/afifo/SLICE_1760
ROUTE         1     0.566     R41C56C.F1 to     R41C56D.A0 host_if/afifo/o_wr_full_NE_1
CTOF_DEL    ---     0.236     R41C56D.A0 to     R41C56D.F0 host_if/afifo/SLICE_1700
ROUTE         1     1.182     R41C56D.F0 to     R40C55D.B1 host_if/afifo/o_wr_full_NE
CTOF_DEL    ---     0.236     R40C55D.B1 to     R40C55D.F1 host_if/afifo/SLICE_1699
ROUTE        11     0.834     R40C55D.F1 to     R40C54D.A1 host_if/afifo/wr_addr5
CTOF_DEL    ---     0.236     R40C54D.A1 to     R40C54D.F1 host_if/afifo/SLICE_1758
ROUTE         5     1.121     R40C54D.F1 to    R42C51A.WRE host_if/afifo/mem_and_4 (to clk_host_c)
                  --------
                    6.354   (23.1% logic, 76.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_host to host_if/afifo/SLICE_1259:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.781      A10.PADDI to    R40C55C.CLK clk_host_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_host to host_if/afifo/mem_ram_7/SLICE_657:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.781      A10.PADDI to    R42C51A.WCK clk_host_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.828ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              host_if/afifo/wr_rgray[4]  (from clk_host_c +)
   Destination:    FF         Data in        host_if/afifo/mem_ram_5/RAM0  (to clk_host_c +)
                   FF                        host_if/afifo/mem_ram_5/RAM0

   Delay:               6.327ns  (23.2% logic, 76.8% route), 5 logic levels.

 Constraint Details:

      6.327ns physical path delay host_if/afifo/SLICE_1259 to host_if/afifo/mem_ram_5/SLICE_662 exceeds
      3.891ns delay constraint less
      0.000ns skew and
      0.392ns WRE_SET requirement (totaling 3.499ns) by 2.828ns

 Physical Path Details:

      Data path host_if/afifo/SLICE_1259 to host_if/afifo/mem_ram_5/SLICE_662:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R40C55C.CLK to     R40C55C.Q0 host_if/afifo/SLICE_1259 (from clk_host_c)
ROUTE         1     1.182     R40C55C.Q0 to     R41C56C.B1 host_if/afifo/wr_rgray[4]
CTOF_DEL    ---     0.236     R41C56C.B1 to     R41C56C.F1 host_if/afifo/SLICE_1760
ROUTE         1     0.566     R41C56C.F1 to     R41C56D.A0 host_if/afifo/o_wr_full_NE_1
CTOF_DEL    ---     0.236     R41C56D.A0 to     R41C56D.F0 host_if/afifo/SLICE_1700
ROUTE         1     1.182     R41C56D.F0 to     R40C55D.B1 host_if/afifo/o_wr_full_NE
CTOF_DEL    ---     0.236     R40C55D.B1 to     R40C55D.F1 host_if/afifo/SLICE_1699
ROUTE        11     0.834     R40C55D.F1 to     R40C54D.A1 host_if/afifo/wr_addr5
CTOF_DEL    ---     0.236     R40C54D.A1 to     R40C54D.F1 host_if/afifo/SLICE_1758
ROUTE         5     1.094     R40C54D.F1 to    R38C53A.WRE host_if/afifo/mem_and_4 (to clk_host_c)
                  --------
                    6.327   (23.2% logic, 76.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_host to host_if/afifo/SLICE_1259:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.781      A10.PADDI to    R40C55C.CLK clk_host_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_host to host_if/afifo/mem_ram_5/SLICE_662:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.781      A10.PADDI to    R38C53A.WCK clk_host_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.828ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              host_if/afifo/wr_rgray[4]  (from clk_host_c +)
   Destination:    FF         Data in        host_if/afifo/mem_ram_6/RAM0  (to clk_host_c +)
                   FF                        host_if/afifo/mem_ram_6/RAM0

   Delay:               6.327ns  (23.2% logic, 76.8% route), 5 logic levels.

 Constraint Details:

      6.327ns physical path delay host_if/afifo/SLICE_1259 to host_if/afifo/mem_ram_6/SLICE_659 exceeds
      3.891ns delay constraint less
      0.000ns skew and
      0.392ns WRE_SET requirement (totaling 3.499ns) by 2.828ns

 Physical Path Details:

      Data path host_if/afifo/SLICE_1259 to host_if/afifo/mem_ram_6/SLICE_659:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R40C55C.CLK to     R40C55C.Q0 host_if/afifo/SLICE_1259 (from clk_host_c)
ROUTE         1     1.182     R40C55C.Q0 to     R41C56C.B1 host_if/afifo/wr_rgray[4]
CTOF_DEL    ---     0.236     R41C56C.B1 to     R41C56C.F1 host_if/afifo/SLICE_1760
ROUTE         1     0.566     R41C56C.F1 to     R41C56D.A0 host_if/afifo/o_wr_full_NE_1
CTOF_DEL    ---     0.236     R41C56D.A0 to     R41C56D.F0 host_if/afifo/SLICE_1700
ROUTE         1     1.182     R41C56D.F0 to     R40C55D.B1 host_if/afifo/o_wr_full_NE
CTOF_DEL    ---     0.236     R40C55D.B1 to     R40C55D.F1 host_if/afifo/SLICE_1699
ROUTE        11     0.834     R40C55D.F1 to     R40C54D.A1 host_if/afifo/wr_addr5
CTOF_DEL    ---     0.236     R40C54D.A1 to     R40C54D.F1 host_if/afifo/SLICE_1758
ROUTE         5     1.094     R40C54D.F1 to    R38C52A.WRE host_if/afifo/mem_and_4 (to clk_host_c)
                  --------
                    6.327   (23.2% logic, 76.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_host to host_if/afifo/SLICE_1259:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.781      A10.PADDI to    R40C55C.CLK clk_host_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_host to host_if/afifo/mem_ram_6/SLICE_659:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.781      A10.PADDI to    R38C52A.WCK clk_host_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.828ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              host_if/afifo/wr_rgray[4]  (from clk_host_c +)
   Destination:    FF         Data in        host_if/afifo/mem_ram_5/RAM1  (to clk_host_c +)
                   FF                        host_if/afifo/mem_ram_5/RAM1

   Delay:               6.327ns  (23.2% logic, 76.8% route), 5 logic levels.

 Constraint Details:

      6.327ns physical path delay host_if/afifo/SLICE_1259 to host_if/afifo/mem_ram_5/SLICE_663 exceeds
      3.891ns delay constraint less
      0.000ns skew and
      0.392ns WRE_SET requirement (totaling 3.499ns) by 2.828ns

 Physical Path Details:

      Data path host_if/afifo/SLICE_1259 to host_if/afifo/mem_ram_5/SLICE_663:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R40C55C.CLK to     R40C55C.Q0 host_if/afifo/SLICE_1259 (from clk_host_c)
ROUTE         1     1.182     R40C55C.Q0 to     R41C56C.B1 host_if/afifo/wr_rgray[4]
CTOF_DEL    ---     0.236     R41C56C.B1 to     R41C56C.F1 host_if/afifo/SLICE_1760
ROUTE         1     0.566     R41C56C.F1 to     R41C56D.A0 host_if/afifo/o_wr_full_NE_1
CTOF_DEL    ---     0.236     R41C56D.A0 to     R41C56D.F0 host_if/afifo/SLICE_1700
ROUTE         1     1.182     R41C56D.F0 to     R40C55D.B1 host_if/afifo/o_wr_full_NE
CTOF_DEL    ---     0.236     R40C55D.B1 to     R40C55D.F1 host_if/afifo/SLICE_1699
ROUTE        11     0.834     R40C55D.F1 to     R40C54D.A1 host_if/afifo/wr_addr5
CTOF_DEL    ---     0.236     R40C54D.A1 to     R40C54D.F1 host_if/afifo/SLICE_1758
ROUTE         5     1.094     R40C54D.F1 to    R38C53B.WRE host_if/afifo/mem_and_4 (to clk_host_c)
                  --------
                    6.327   (23.2% logic, 76.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_host to host_if/afifo/SLICE_1259:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.781      A10.PADDI to    R40C55C.CLK clk_host_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_host to host_if/afifo/mem_ram_5/SLICE_663:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.781      A10.PADDI to    R38C53B.WCK clk_host_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.828ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              host_if/afifo/wr_rgray[4]  (from clk_host_c +)
   Destination:    FF         Data in        host_if/afifo/mem_ram_6/RAM1  (to clk_host_c +)
                   FF                        host_if/afifo/mem_ram_6/RAM1

   Delay:               6.327ns  (23.2% logic, 76.8% route), 5 logic levels.

 Constraint Details:

      6.327ns physical path delay host_if/afifo/SLICE_1259 to host_if/afifo/mem_ram_6/SLICE_660 exceeds
      3.891ns delay constraint less
      0.000ns skew and
      0.392ns WRE_SET requirement (totaling 3.499ns) by 2.828ns

 Physical Path Details:

      Data path host_if/afifo/SLICE_1259 to host_if/afifo/mem_ram_6/SLICE_660:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R40C55C.CLK to     R40C55C.Q0 host_if/afifo/SLICE_1259 (from clk_host_c)
ROUTE         1     1.182     R40C55C.Q0 to     R41C56C.B1 host_if/afifo/wr_rgray[4]
CTOF_DEL    ---     0.236     R41C56C.B1 to     R41C56C.F1 host_if/afifo/SLICE_1760
ROUTE         1     0.566     R41C56C.F1 to     R41C56D.A0 host_if/afifo/o_wr_full_NE_1
CTOF_DEL    ---     0.236     R41C56D.A0 to     R41C56D.F0 host_if/afifo/SLICE_1700
ROUTE         1     1.182     R41C56D.F0 to     R40C55D.B1 host_if/afifo/o_wr_full_NE
CTOF_DEL    ---     0.236     R40C55D.B1 to     R40C55D.F1 host_if/afifo/SLICE_1699
ROUTE        11     0.834     R40C55D.F1 to     R40C54D.A1 host_if/afifo/wr_addr5
CTOF_DEL    ---     0.236     R40C54D.A1 to     R40C54D.F1 host_if/afifo/SLICE_1758
ROUTE         5     1.094     R40C54D.F1 to    R38C52B.WRE host_if/afifo/mem_and_4 (to clk_host_c)
                  --------
                    6.327   (23.2% logic, 76.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_host to host_if/afifo/SLICE_1259:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.781      A10.PADDI to    R40C55C.CLK clk_host_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_host to host_if/afifo/mem_ram_6/SLICE_660:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.781      A10.PADDI to    R38C52B.WCK clk_host_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.677ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              host_if_cs_p1_nio  (from clk_host_c +)
   Destination:    FF         Data in        host_if/afifo/mem_ram_7/RAM0  (to clk_host_c +)
                   FF                        host_if/afifo/mem_ram_7/RAM0

   Delay:               6.076ns  (15.6% logic, 84.4% route), 3 logic levels.

 Constraint Details:

      6.076ns physical path delay cs_n_MGIOL to host_if/afifo/mem_ram_7/SLICE_657 exceeds
      3.891ns delay constraint less
      0.100ns skew and
      0.392ns WRE_SET requirement (totaling 3.399ns) by 2.677ns

 Physical Path Details:

      Data path cs_n_MGIOL to host_if/afifo/mem_ram_7/SLICE_657:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.474   IOL_T60A.CLK to  IOL_T60A.INFF cs_n_MGIOL (from clk_host_c)
ROUTE         2     3.175  IOL_T60A.INFF to     R40C55D.C1 host_if.cs_p1_n
CTOF_DEL    ---     0.236     R40C55D.C1 to     R40C55D.F1 host_if/afifo/SLICE_1699
ROUTE        11     0.834     R40C55D.F1 to     R40C54D.A1 host_if/afifo/wr_addr5
CTOF_DEL    ---     0.236     R40C54D.A1 to     R40C54D.F1 host_if/afifo/SLICE_1758
ROUTE         5     1.121     R40C54D.F1 to    R42C51A.WRE host_if/afifo/mem_and_4 (to clk_host_c)
                  --------
                    6.076   (15.6% logic, 84.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_host to cs_n_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.881      A10.PADDI to   IOL_T60A.CLK clk_host_c
                  --------
                    2.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_host to host_if/afifo/mem_ram_7/SLICE_657:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.781      A10.PADDI to    R42C51A.WCK clk_host_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.650ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              host_if_cs_p1_nio  (from clk_host_c +)
   Destination:    FF         Data in        host_if/afifo/mem_ram_5/RAM1  (to clk_host_c +)
                   FF                        host_if/afifo/mem_ram_5/RAM1

   Delay:               6.049ns  (15.6% logic, 84.4% route), 3 logic levels.

 Constraint Details:

      6.049ns physical path delay cs_n_MGIOL to host_if/afifo/mem_ram_5/SLICE_663 exceeds
      3.891ns delay constraint less
      0.100ns skew and
      0.392ns WRE_SET requirement (totaling 3.399ns) by 2.650ns

 Physical Path Details:

      Data path cs_n_MGIOL to host_if/afifo/mem_ram_5/SLICE_663:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.474   IOL_T60A.CLK to  IOL_T60A.INFF cs_n_MGIOL (from clk_host_c)
ROUTE         2     3.175  IOL_T60A.INFF to     R40C55D.C1 host_if.cs_p1_n
CTOF_DEL    ---     0.236     R40C55D.C1 to     R40C55D.F1 host_if/afifo/SLICE_1699
ROUTE        11     0.834     R40C55D.F1 to     R40C54D.A1 host_if/afifo/wr_addr5
CTOF_DEL    ---     0.236     R40C54D.A1 to     R40C54D.F1 host_if/afifo/SLICE_1758
ROUTE         5     1.094     R40C54D.F1 to    R38C53B.WRE host_if/afifo/mem_and_4 (to clk_host_c)
                  --------
                    6.049   (15.6% logic, 84.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_host to cs_n_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.881      A10.PADDI to   IOL_T60A.CLK clk_host_c
                  --------
                    2.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_host to host_if/afifo/mem_ram_5/SLICE_663:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.781      A10.PADDI to    R38C53B.WCK clk_host_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.650ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              host_if_cs_p1_nio  (from clk_host_c +)
   Destination:    FF         Data in        host_if/afifo/mem_ram_6/RAM1  (to clk_host_c +)
                   FF                        host_if/afifo/mem_ram_6/RAM1

   Delay:               6.049ns  (15.6% logic, 84.4% route), 3 logic levels.

 Constraint Details:

      6.049ns physical path delay cs_n_MGIOL to host_if/afifo/mem_ram_6/SLICE_660 exceeds
      3.891ns delay constraint less
      0.100ns skew and
      0.392ns WRE_SET requirement (totaling 3.399ns) by 2.650ns

 Physical Path Details:

      Data path cs_n_MGIOL to host_if/afifo/mem_ram_6/SLICE_660:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.474   IOL_T60A.CLK to  IOL_T60A.INFF cs_n_MGIOL (from clk_host_c)
ROUTE         2     3.175  IOL_T60A.INFF to     R40C55D.C1 host_if.cs_p1_n
CTOF_DEL    ---     0.236     R40C55D.C1 to     R40C55D.F1 host_if/afifo/SLICE_1699
ROUTE        11     0.834     R40C55D.F1 to     R40C54D.A1 host_if/afifo/wr_addr5
CTOF_DEL    ---     0.236     R40C54D.A1 to     R40C54D.F1 host_if/afifo/SLICE_1758
ROUTE         5     1.094     R40C54D.F1 to    R38C52B.WRE host_if/afifo/mem_and_4 (to clk_host_c)
                  --------
                    6.049   (15.6% logic, 84.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_host to cs_n_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.881      A10.PADDI to   IOL_T60A.CLK clk_host_c
                  --------
                    2.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_host to host_if/afifo/mem_ram_6/SLICE_660:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.781      A10.PADDI to    R38C52B.WCK clk_host_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.650ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              host_if_cs_p1_nio  (from clk_host_c +)
   Destination:    FF         Data in        host_if/afifo/mem_ram_5/RAM0  (to clk_host_c +)
                   FF                        host_if/afifo/mem_ram_5/RAM0

   Delay:               6.049ns  (15.6% logic, 84.4% route), 3 logic levels.

 Constraint Details:

      6.049ns physical path delay cs_n_MGIOL to host_if/afifo/mem_ram_5/SLICE_662 exceeds
      3.891ns delay constraint less
      0.100ns skew and
      0.392ns WRE_SET requirement (totaling 3.399ns) by 2.650ns

 Physical Path Details:

      Data path cs_n_MGIOL to host_if/afifo/mem_ram_5/SLICE_662:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.474   IOL_T60A.CLK to  IOL_T60A.INFF cs_n_MGIOL (from clk_host_c)
ROUTE         2     3.175  IOL_T60A.INFF to     R40C55D.C1 host_if.cs_p1_n
CTOF_DEL    ---     0.236     R40C55D.C1 to     R40C55D.F1 host_if/afifo/SLICE_1699
ROUTE        11     0.834     R40C55D.F1 to     R40C54D.A1 host_if/afifo/wr_addr5
CTOF_DEL    ---     0.236     R40C54D.A1 to     R40C54D.F1 host_if/afifo/SLICE_1758
ROUTE         5     1.094     R40C54D.F1 to    R38C53A.WRE host_if/afifo/mem_and_4 (to clk_host_c)
                  --------
                    6.049   (15.6% logic, 84.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_host to cs_n_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.881      A10.PADDI to   IOL_T60A.CLK clk_host_c
                  --------
                    2.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_host to host_if/afifo/mem_ram_5/SLICE_662:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.781      A10.PADDI to    R38C53A.WCK clk_host_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.650ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              host_if_cs_p1_nio  (from clk_host_c +)
   Destination:    FF         Data in        host_if/afifo/mem_ram_6/RAM0  (to clk_host_c +)
                   FF                        host_if/afifo/mem_ram_6/RAM0

   Delay:               6.049ns  (15.6% logic, 84.4% route), 3 logic levels.

 Constraint Details:

      6.049ns physical path delay cs_n_MGIOL to host_if/afifo/mem_ram_6/SLICE_659 exceeds
      3.891ns delay constraint less
      0.100ns skew and
      0.392ns WRE_SET requirement (totaling 3.399ns) by 2.650ns

 Physical Path Details:

      Data path cs_n_MGIOL to host_if/afifo/mem_ram_6/SLICE_659:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.474   IOL_T60A.CLK to  IOL_T60A.INFF cs_n_MGIOL (from clk_host_c)
ROUTE         2     3.175  IOL_T60A.INFF to     R40C55D.C1 host_if.cs_p1_n
CTOF_DEL    ---     0.236     R40C55D.C1 to     R40C55D.F1 host_if/afifo/SLICE_1699
ROUTE        11     0.834     R40C55D.F1 to     R40C54D.A1 host_if/afifo/wr_addr5
CTOF_DEL    ---     0.236     R40C54D.A1 to     R40C54D.F1 host_if/afifo/SLICE_1758
ROUTE         5     1.094     R40C54D.F1 to    R38C52A.WRE host_if/afifo/mem_and_4 (to clk_host_c)
                  --------
                    6.049   (15.6% logic, 84.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_host to cs_n_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.881      A10.PADDI to   IOL_T60A.CLK clk_host_c
                  --------
                    2.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_host to host_if/afifo/mem_ram_6/SLICE_659:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.781      A10.PADDI to    R38C52A.WCK clk_host_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

Warning: 148.236MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 211.909000 MHz ;  |  211.909 MHz|   39.640 MHz|  18 *
                                        |             |             |
FREQUENCY NET "clk_host_c" 257.003000   |             |             |
MHz ;                                   |  257.003 MHz|  148.236 MHz|   5 *
                                        |             |             |
----------------------------------------------------------------------------


2 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=channels/control_operators/dob[5]">channels/control_operators/dob[5]</a>       |       5|    4073|     89.52%
                                        |        |        |
channels/control_operators/operator/enve|        |        |
lope_generator/env_rate_counter/effectiv|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p18">e_rate_p18</a>                              |       6|    4067|     89.38%
                                        |        |        |
channels/control_operators/operator/enve|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=channels/control_operators/operator/envelope_generator/key_off_pulse_p0">lope_generator/key_off_pulse_p0</a>         |       2|    3900|     85.71%
                                        |        |        |
channels/control_operators/operator/enve|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=channels/control_operators/operator/envelope_generator/un1_key_on_pulse_p0_4_1_1">lope_generator/un1_key_on_pulse_p0_4_1_1</a>|       4|    3900|     85.71%
                                        |        |        |
channels/control_operators/operator/enve|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=channels/control_operators/operator/envelope_generator/un1_key_on_pulse_p0_4_1_2">lope_generator/un1_key_on_pulse_p0_4_1_2</a>|       6|    3887|     85.43%
                                        |        |        |
channels/control_operators/fb_cnt0_chann|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=channels/control_operators/fb_cnt0_channel_mem_rd_address_sn_N_4">el_mem_rd_address_sn_N_4</a>                |       7|    3654|     80.31%
                                        |        |        |
channels/control_operators/dob_array[0]_|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=channels/control_operators/dob_array[0]_0[5]">0[5]</a>                                    |       2|    3341|     73.43%
                                        |        |        |
channels/control_operators/operator/enve|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=channels/control_operators/operator/envelope_generator/next_state_p0[3]">lope_generator/next_state_p0[3]</a>         |       4|    3090|     67.91%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=channels/control_operators/N_15976_i">channels/control_operators/N_15976_i</a>    |      28|    2849|     62.62%
                                        |        |        |
channels/control_operators/operator/enve|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=channels/control_operators/operator/envelope_generator/requested_rate_p0[2]">lope_generator/requested_rate_p0[2]</a>     |       6|    2832|     62.24%
                                        |        |        |
channels/control_operators/operator/enve|        |        |
lope_generator/requested_rate_p0_iv_N_4L|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=channels/control_operators/operator/envelope_generator/requested_rate_p0_iv_N_4L5">5</a>                                       |       1|    2755|     60.55%
                                        |        |        |
channels/control_operators/kon_block_fnu|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=channels/control_operators/kon_block_fnum_channel_mem_rd_address[3]">m_channel_mem_rd_address[3]</a>             |      28|    2207|     48.51%
                                        |        |        |
channels/control_operators/operator/enve|        |        |
lope_generator/env_rate_counter/effectiv|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p18lto6_0_N_3L3_mb_mb">e_rate_p18lto6_0_N_3L3_mb_mb</a>            |       1|    2058|     45.23%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=channels/control_operators/N_262">channels/control_operators/N_262</a>        |       1|    1797|     39.49%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=channels/control_operators/op_num[1]">channels/control_operators/op_num[1]</a>    |     335|    1789|     39.32%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=channels/control_operators/un1_op_num_38">channels/control_operators/un1_op_num_38</a>|       7|    1704|     37.45%
                                        |        |        |
channels/control_operators/next_state13_|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=channels/control_operators/next_state13_2">2</a>                                       |      14|    1585|     34.84%
                                        |        |        |
channels/control_operators/operator/enve|        |        |
lope_generator/env_rate_counter/effectiv|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p18lto6_0_N_2L1_0">e_rate_p18lto6_0_N_2L1_0</a>                |       1|    1529|     33.60%
                                        |        |        |
channels/control_operators/un1_op_num_38|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=channels/control_operators/un1_op_num_38_1">_1</a>                                      |       1|    1350|     29.67%
                                        |        |        |
channels/control_operators/un1_op_num_15|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=channels/control_operators/un1_op_num_15_2">_2</a>                                      |       2|    1350|     29.67%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=channels/control_operators/state_fast[0]">channels/control_operators/state_fast[0]</a>|       5|    1109|     24.37%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=channels/control_operators/op_num0_m[2]">channels/control_operators/op_num0_m[2]</a> |       5|    1057|     23.23%
                                        |        |        |
channels/control_operators/operator/enve|        |        |
lope_generator/env_rate_counter/effectiv|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p1_s[4]">e_rate_p1_s[4]</a>                          |       1|    1057|     23.23%
                                        |        |        |
channels/control_operators/operator/enve|        |        |
lope_generator/env_rate_counter/effectiv|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p1_RNO[5]">e_rate_p1_RNO[5]</a>                        |       1|    1041|     22.88%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=channels/control_operators/state_fast[1]">channels/control_operators/state_fast[1]</a>|       5|    1034|     22.73%
                                        |        |        |
channels/control_operators/next_state13_|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=channels/control_operators/next_state13_3">3</a>                                       |       3|     946|     20.79%
                                        |        |        |
channels/control_operators/kon_block_fnu|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=channels/control_operators/kon_block_fnum_channel_mem_rd_address[1]">m_channel_mem_rd_address[1]</a>             |      28|     924|     20.31%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=channels/control_operators/state_fast[3]">channels/control_operators/state_fast[3]</a>|       6|     860|     18.90%
                                        |        |        |
channels/control_operators/dob_array[1]_|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=channels/control_operators/dob_array[1]_0[5]">0[5]</a>                                    |       2|     755|     16.59%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=channels/control_operators/bank_num[0]">channels/control_operators/bank_num[0]</a>  |      80|     703|     15.45%
                                        |        |        |
channels/control_operators/operator/enve|        |        |
lope_generator/env_rate_counter/effectiv|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p1_s[2]">e_rate_p1_s[2]</a>                          |       1|     676|     14.86%
                                        |        |        |
channels/control_operators/operator/enve|        |        |
lope_generator/env_rate_counter/effectiv|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p1_s[3]">e_rate_p1_s[3]</a>                          |       1|     672|     14.77%
                                        |        |        |
channels/control_operators/bank_numlt3[0|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=channels/control_operators/bank_numlt3[0]">]</a>                                       |       5|     660|     14.51%
                                        |        |        |
channels/control_operators/operator/enve|        |        |
lope_generator/env_rate_counter/effectiv|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p18lto5_0">e_rate_p18lto5_0</a>                        |       2|     622|     13.67%
                                        |        |        |
channels/control_operators/operator/enve|        |        |
lope_generator/env_rate_counter/effectiv|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=channels/control_operators/operator/envelope_generator/env_rate_counter/effective_rate_p18lto5_0_1">e_rate_p18lto5_0_1</a>                      |       1|     590|     12.97%
                                        |        |        |
channels/control_operators/operator/enve|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=channels/control_operators/operator/envelope_generator/g0_sn">lope_generator/g0_sn</a>                    |       6|     548|     12.04%
                                        |        |        |
channels/control_operators/operator/enve|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=channels/control_operators/operator/envelope_generator/g0_sn_1">lope_generator/g0_sn_1</a>                  |       1|     533|     11.71%
                                        |        |        |
channels/control_operators/kon_block_fnu|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=channels/control_operators/kon_block_fnum_channel_mem_rd_address[0]">m_channel_mem_rd_address[0]</a>             |      28|     517|     11.36%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk_host_c   Source: clk_host.PAD   Loads: 47
   Covered under: FREQUENCY NET "clk_host_c" 257.003000 MHz ;

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.

Clock Domain: clk_c   Source: clk.PAD   Loads: 921
   Covered under: FREQUENCY NET "clk_c" 211.909000 MHz ;

   Data transfers from:
   Clock Domain: clk_host_c   Source: clk_host.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 4550  Score: 76284362
Cumulative negative slack: 76284362

Constraints cover 11417732 paths, 2 nets, and 15380 connections (99.50% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Fri May 24 01:15:59 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o OPL3Test_First_Implementation.twr -gui OPL3Test_First_Implementation.ncd OPL3Test_First_Implementation.prf 
Design file:     OPL3Test_First_Implementation.ncd
Preference file: OPL3Test_First_Implementation.prf
Device,speed:    LFE5U-85F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clk_c" 211.909000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "clk_host_c" 257.003000 MHz (0 errors)</A></LI>            704 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk_c" 211.909000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.156ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              channels/control_operators/op_num_sr/out[1][0]  (from clk_c +)
   Destination:    FF         Data in        channels/control_operators/operator/kon_mem/bankgen[1].genblk1.mem_bank/ram_ram/RAM0  (to clk_c +)

   Delay:               0.297ns  (55.2% logic, 44.8% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay channels/control_operators/SLICE_1150 to channels/control_operators/operator/kon_mem/bankgen[1].genblk1.mem_bank/ram_ram/SLICE_490 meets
      0.141ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.141ns) by 0.156ns

 Physical Path Details:

      Data path channels/control_operators/SLICE_1150 to channels/control_operators/operator/kon_mem/bankgen[1].genblk1.mem_bank/ram_ram/SLICE_490:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R63C47A.CLK to     R63C47A.Q0 channels/control_operators/SLICE_1150 (from clk_c)
ROUTE         6     0.133     R63C47A.Q0 to     R63C48C.D0 channels/control_operators/out[1][0]
ZERO_DEL    ---     0.000     R63C48C.D0 to  R63C48C.WADO0 channels/control_operators/operator/kon_mem/bankgen[1].genblk1.mem_bank/ram_ram/SLICE_489
ROUTE         2     0.000  R63C48C.WADO0 to   R63C48A.WAD0 channels/control_operators/operator/kon_mem/bankgen[1].genblk1.mem_bank/ram_ram/WAD0_INT (to clk_c)
                  --------
                    0.297   (55.2% logic, 44.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to channels/control_operators/SLICE_1150:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       921     0.911      B11.PADDI to    R63C47A.CLK clk_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to channels/control_operators/operator/kon_mem/bankgen[1].genblk1.mem_bank/ram_ram/SLICE_490:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       921     0.911      B11.PADDI to    R63C48A.WCK clk_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.157ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              host_if/opl3_reg_wr.address[0]  (from clk_c +)
   Destination:    FF         Data in        channels/control_operators/ksl_tl_mem/bankgen[0].genblk1.mem_bank/ram_ram/RAM1  (to clk_c +)
                   FF                        channels/control_operators/ksl_tl_mem/bankgen[0].genblk1.mem_bank/ram_ram/RAM1

   Delay:               0.298ns  (55.0% logic, 45.0% route), 2 logic levels.

 Constraint Details:

      0.298ns physical path delay host_if/SLICE_1273 to channels/control_operators/ksl_tl_mem/bankgen[0].genblk1.mem_bank/ram_ram/SLICE_610 meets
      0.141ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.141ns) by 0.157ns

 Physical Path Details:

      Data path host_if/SLICE_1273 to channels/control_operators/ksl_tl_mem/bankgen[0].genblk1.mem_bank/ram_ram/SLICE_610:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R47C53D.CLK to     R47C53D.Q0 host_if/SLICE_1273 (from clk_c)
ROUTE        62     0.134     R47C53D.Q0 to     R48C53C.D0 opl3_reg_wr.address_Q[0]
ZERO_DEL    ---     0.000     R48C53C.D0 to  R48C53C.WADO0 channels/control_operators/ksl_tl_mem/bankgen[0].genblk1.mem_bank/ram_ram/SLICE_608
ROUTE         2     0.000  R48C53C.WADO0 to   R48C53B.WAD0 channels/control_operators/ksl_tl_mem/bankgen[0].genblk1.mem_bank/ram_ram/WAD0_INT (to clk_c)
                  --------
                    0.298   (55.0% logic, 45.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to host_if/SLICE_1273:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       921     0.911      B11.PADDI to    R47C53D.CLK clk_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to channels/control_operators/ksl_tl_mem/bankgen[0].genblk1.mem_bank/ram_ram/SLICE_610:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       921     0.911      B11.PADDI to    R48C53B.WCK clk_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.157ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              host_if/opl3_reg_wr.address[0]  (from clk_c +)
   Destination:    FF         Data in        channels/control_operators/ksl_tl_mem/bankgen[0].genblk1.mem_bank/ram_ram/RAM0  (to clk_c +)
                   FF                        channels/control_operators/ksl_tl_mem/bankgen[0].genblk1.mem_bank/ram_ram/RAM0

   Delay:               0.298ns  (55.0% logic, 45.0% route), 2 logic levels.

 Constraint Details:

      0.298ns physical path delay host_if/SLICE_1273 to channels/control_operators/ksl_tl_mem/bankgen[0].genblk1.mem_bank/ram_ram/SLICE_609 meets
      0.141ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.141ns) by 0.157ns

 Physical Path Details:

      Data path host_if/SLICE_1273 to channels/control_operators/ksl_tl_mem/bankgen[0].genblk1.mem_bank/ram_ram/SLICE_609:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R47C53D.CLK to     R47C53D.Q0 host_if/SLICE_1273 (from clk_c)
ROUTE        62     0.134     R47C53D.Q0 to     R48C53C.D0 opl3_reg_wr.address_Q[0]
ZERO_DEL    ---     0.000     R48C53C.D0 to  R48C53C.WADO0 channels/control_operators/ksl_tl_mem/bankgen[0].genblk1.mem_bank/ram_ram/SLICE_608
ROUTE         2     0.000  R48C53C.WADO0 to   R48C53A.WAD0 channels/control_operators/ksl_tl_mem/bankgen[0].genblk1.mem_bank/ram_ram/WAD0_INT (to clk_c)
                  --------
                    0.298   (55.0% logic, 45.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to host_if/SLICE_1273:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       921     0.911      B11.PADDI to    R47C53D.CLK clk_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to channels/control_operators/ksl_tl_mem/bankgen[0].genblk1.mem_bank/ram_ram/SLICE_609:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       921     0.911      B11.PADDI to    R48C53A.WCK clk_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              channels/control_operators/operator/phase_generator/env_p4[8]  (from clk_c +)
   Destination:    FF         Data in        channels/control_operators/operator/phase_generator/env_p5[8]  (to clk_c +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay channels/control_operators/operator/phase_generator/SLICE_1006 to channels/control_operators/operator/phase_generator/SLICE_1006 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path channels/control_operators/operator/phase_generator/SLICE_1006 to channels/control_operators/operator/phase_generator/SLICE_1006:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R45C61A.CLK to     R45C61A.Q1 channels/control_operators/operator/phase_generator/SLICE_1006 (from clk_c)
ROUTE         1     0.129     R45C61A.Q1 to     R45C61A.M0 channels/control_operators/operator/phase_generator/env_p4[8] (to clk_c)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to channels/control_operators/operator/phase_generator/SLICE_1006:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       921     0.911      B11.PADDI to    R45C61A.CLK clk_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to channels/control_operators/operator/phase_generator/SLICE_1006:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       921     0.911      B11.PADDI to    R45C61A.CLK clk_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_sync/r1  (from clk_c +)
   Destination:    FF         Data in        reset_sync/r2_0  (to clk_c +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay reset_sync/SLICE_1284 to reset_sync/SLICE_1283 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path reset_sync/SLICE_1284 to reset_sync/SLICE_1283:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R91C54B.CLK to     R91C54B.Q1 reset_sync/SLICE_1284 (from clk_c)
ROUTE         1     0.129     R91C54B.Q1 to     R91C54A.M0 reset_sync/r1 (to clk_c)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to reset_sync/SLICE_1284:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       921     0.911      B11.PADDI to    R91C54B.CLK clk_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to reset_sync/SLICE_1283:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       921     0.911      B11.PADDI to    R91C54A.CLK clk_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              channels/control_operators/operator/feedback_sr/out[5][9]  (from clk_c +)
   Destination:    FF         Data in        channels/control_operators/operator/feedback_sr/out[6]_0[9]  (to clk_c +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay channels/control_operators/operator/feedback_sr/SLICE_979 to channels/control_operators/operator/feedback_sr/SLICE_991 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path channels/control_operators/operator/feedback_sr/SLICE_979 to channels/control_operators/operator/feedback_sr/SLICE_991:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R35C44B.CLK to     R35C44B.Q1 channels/control_operators/operator/feedback_sr/SLICE_979 (from clk_c)
ROUTE         1     0.129     R35C44B.Q1 to     R35C44D.M1 channels/control_operators/operator/feedback_sr/out[5]_Q[9] (to clk_c)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to channels/control_operators/operator/feedback_sr/SLICE_979:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       921     0.911      B11.PADDI to    R35C44B.CLK clk_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to channels/control_operators/operator/feedback_sr/SLICE_991:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       921     0.911      B11.PADDI to    R35C44D.CLK clk_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              channels/control_operators/operator/feedback_sr/out[3][8]  (from clk_c +)
   Destination:    FF         Data in        channels/control_operators/operator/feedback_sr/out[4][8]  (to clk_c +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay channels/control_operators/operator/feedback_sr/SLICE_964 to channels/control_operators/operator/feedback_sr/SLICE_971 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path channels/control_operators/operator/feedback_sr/SLICE_964 to channels/control_operators/operator/feedback_sr/SLICE_971:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R33C44D.CLK to     R33C44D.Q1 channels/control_operators/operator/feedback_sr/SLICE_964 (from clk_c)
ROUTE         1     0.129     R33C44D.Q1 to     R33C44C.M1 channels/control_operators/operator/feedback_sr/out[3]_Q[8] (to clk_c)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to channels/control_operators/operator/feedback_sr/SLICE_964:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       921     0.911      B11.PADDI to    R33C44D.CLK clk_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to channels/control_operators/operator/feedback_sr/SLICE_971:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       921     0.911      B11.PADDI to    R33C44C.CLK clk_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              channels/control_operators/operator/feedback_sr/out[3][4]  (from clk_c +)
   Destination:    FF         Data in        channels/control_operators/operator/feedback_sr/out[4][4]  (to clk_c +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay channels/control_operators/operator/feedback_sr/SLICE_962 to channels/control_operators/operator/feedback_sr/SLICE_969 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path channels/control_operators/operator/feedback_sr/SLICE_962 to channels/control_operators/operator/feedback_sr/SLICE_969:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R33C45A.CLK to     R33C45A.Q1 channels/control_operators/operator/feedback_sr/SLICE_962 (from clk_c)
ROUTE         1     0.129     R33C45A.Q1 to     R33C45D.M1 channels/control_operators/operator/feedback_sr/out[3]_Q[4] (to clk_c)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to channels/control_operators/operator/feedback_sr/SLICE_962:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       921     0.911      B11.PADDI to    R33C45A.CLK clk_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to channels/control_operators/operator/feedback_sr/SLICE_969:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       921     0.911      B11.PADDI to    R33C45D.CLK clk_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              channels/control_operators/operator/feedback_sr/out[3][0]  (from clk_c +)
   Destination:    FF         Data in        channels/control_operators/operator/feedback_sr/out[4][0]  (to clk_c +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay channels/control_operators/operator/feedback_sr/SLICE_974 to channels/control_operators/operator/feedback_sr/SLICE_974 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path channels/control_operators/operator/feedback_sr/SLICE_974 to channels/control_operators/operator/feedback_sr/SLICE_974:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R35C42B.CLK to     R35C42B.Q1 channels/control_operators/operator/feedback_sr/SLICE_974 (from clk_c)
ROUTE         1     0.129     R35C42B.Q1 to     R35C42B.M0 channels/control_operators/operator/feedback_sr/out[3]_Q_0[0] (to clk_c)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to channels/control_operators/operator/feedback_sr/SLICE_974:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       921     0.911      B11.PADDI to    R35C42B.CLK clk_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to channels/control_operators/operator/feedback_sr/SLICE_974:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       921     0.911      B11.PADDI to    R35C42B.CLK clk_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              channels/control_operators/operator/feedback_sr/out[3][6]  (from clk_c +)
   Destination:    FF         Data in        channels/control_operators/operator/feedback_sr/out[4][6]  (to clk_c +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay channels/control_operators/operator/feedback_sr/SLICE_963 to channels/control_operators/operator/feedback_sr/SLICE_970 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path channels/control_operators/operator/feedback_sr/SLICE_963 to channels/control_operators/operator/feedback_sr/SLICE_970:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R32C47D.CLK to     R32C47D.Q1 channels/control_operators/operator/feedback_sr/SLICE_963 (from clk_c)
ROUTE         1     0.129     R32C47D.Q1 to     R32C47A.M1 channels/control_operators/operator/feedback_sr/out[3]_Q[6] (to clk_c)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to channels/control_operators/operator/feedback_sr/SLICE_963:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       921     0.911      B11.PADDI to    R32C47D.CLK clk_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to channels/control_operators/operator/feedback_sr/SLICE_970:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       921     0.911      B11.PADDI to    R32C47A.CLK clk_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "clk_host_c" 257.003000 MHz ;
            704 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.163ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              host_if/afifo/wr_addr[0]  (from clk_host_c +)
   Destination:    FF         Data in        host_if/afifo/mem_ram_2/RAM0  (to clk_host_c +)
                   FF                        host_if/afifo/mem_ram_2/RAM0

   Delay:               0.304ns  (53.9% logic, 46.1% route), 2 logic levels.

 Constraint Details:

      0.304ns physical path delay host_if/afifo/SLICE_1256 to host_if/afifo/mem_ram_2/SLICE_670 meets
      0.141ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.141ns) by 0.163ns

 Physical Path Details:

      Data path host_if/afifo/SLICE_1256 to host_if/afifo/mem_ram_2/SLICE_670:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R40C55B.CLK to     R40C55B.Q0 host_if/afifo/SLICE_1256 (from clk_host_c)
ROUTE        15     0.140     R40C55B.Q0 to     R40C54C.D0 host_if/afifo/wr_addr[0]
ZERO_DEL    ---     0.000     R40C54C.D0 to  R40C54C.WADO0 host_if/afifo/mem_ram_2/SLICE_669
ROUTE         2     0.000  R40C54C.WADO0 to   R40C54A.WAD0 host_if/afifo/mem_ram_2/WAD0_INT (to clk_host_c)
                  --------
                    0.304   (53.9% logic, 46.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_host to host_if/afifo/SLICE_1256:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.911      A10.PADDI to    R40C55B.CLK clk_host_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_host to host_if/afifo/mem_ram_2/SLICE_670:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.911      A10.PADDI to    R40C54A.WCK clk_host_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.163ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              host_if/afifo/wr_addr[0]  (from clk_host_c +)
   Destination:    FF         Data in        host_if/afifo/mem_ram/RAM0  (to clk_host_c +)
                   FF                        host_if/afifo/mem_ram/RAM0

   Delay:               0.304ns  (53.9% logic, 46.1% route), 2 logic levels.

 Constraint Details:

      0.304ns physical path delay host_if/afifo/SLICE_1256 to host_if/afifo/mem_ram/SLICE_646 meets
      0.141ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.141ns) by 0.163ns

 Physical Path Details:

      Data path host_if/afifo/SLICE_1256 to host_if/afifo/mem_ram/SLICE_646:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R40C55B.CLK to     R40C55B.Q0 host_if/afifo/SLICE_1256 (from clk_host_c)
ROUTE        15     0.140     R40C55B.Q0 to     R40C53C.D0 host_if/afifo/wr_addr[0]
ZERO_DEL    ---     0.000     R40C53C.D0 to  R40C53C.WADO0 host_if/afifo/mem_ram/SLICE_645
ROUTE         2     0.000  R40C53C.WADO0 to   R40C53A.WAD0 host_if/afifo/mem_ram/WAD0_INT (to clk_host_c)
                  --------
                    0.304   (53.9% logic, 46.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_host to host_if/afifo/SLICE_1256:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.911      A10.PADDI to    R40C55B.CLK clk_host_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_host to host_if/afifo/mem_ram/SLICE_646:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.911      A10.PADDI to    R40C53A.WCK clk_host_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.163ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              host_if/afifo/wr_addr[0]  (from clk_host_c +)
   Destination:    FF         Data in        host_if/afifo/mem_ram/RAM1  (to clk_host_c +)
                   FF                        host_if/afifo/mem_ram/RAM1

   Delay:               0.304ns  (53.9% logic, 46.1% route), 2 logic levels.

 Constraint Details:

      0.304ns physical path delay host_if/afifo/SLICE_1256 to host_if/afifo/mem_ram/SLICE_647 meets
      0.141ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.141ns) by 0.163ns

 Physical Path Details:

      Data path host_if/afifo/SLICE_1256 to host_if/afifo/mem_ram/SLICE_647:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R40C55B.CLK to     R40C55B.Q0 host_if/afifo/SLICE_1256 (from clk_host_c)
ROUTE        15     0.140     R40C55B.Q0 to     R40C53C.D0 host_if/afifo/wr_addr[0]
ZERO_DEL    ---     0.000     R40C53C.D0 to  R40C53C.WADO0 host_if/afifo/mem_ram/SLICE_645
ROUTE         2     0.000  R40C53C.WADO0 to   R40C53B.WAD0 host_if/afifo/mem_ram/WAD0_INT (to clk_host_c)
                  --------
                    0.304   (53.9% logic, 46.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_host to host_if/afifo/SLICE_1256:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.911      A10.PADDI to    R40C55B.CLK clk_host_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_host to host_if/afifo/mem_ram/SLICE_647:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.911      A10.PADDI to    R40C53B.WCK clk_host_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.163ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              host_if/afifo/wr_addr[0]  (from clk_host_c +)
   Destination:    FF         Data in        host_if/afifo/mem_ram_2/RAM1  (to clk_host_c +)
                   FF                        host_if/afifo/mem_ram_2/RAM1

   Delay:               0.304ns  (53.9% logic, 46.1% route), 2 logic levels.

 Constraint Details:

      0.304ns physical path delay host_if/afifo/SLICE_1256 to host_if/afifo/mem_ram_2/SLICE_671 meets
      0.141ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.141ns) by 0.163ns

 Physical Path Details:

      Data path host_if/afifo/SLICE_1256 to host_if/afifo/mem_ram_2/SLICE_671:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R40C55B.CLK to     R40C55B.Q0 host_if/afifo/SLICE_1256 (from clk_host_c)
ROUTE        15     0.140     R40C55B.Q0 to     R40C54C.D0 host_if/afifo/wr_addr[0]
ZERO_DEL    ---     0.000     R40C54C.D0 to  R40C54C.WADO0 host_if/afifo/mem_ram_2/SLICE_669
ROUTE         2     0.000  R40C54C.WADO0 to   R40C54B.WAD0 host_if/afifo/mem_ram_2/WAD0_INT (to clk_host_c)
                  --------
                    0.304   (53.9% logic, 46.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_host to host_if/afifo/SLICE_1256:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.911      A10.PADDI to    R40C55B.CLK clk_host_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_host to host_if/afifo/mem_ram_2/SLICE_671:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.911      A10.PADDI to    R40C54B.WCK clk_host_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              host_if/afifo/rgray_cross[5]  (from clk_host_c +)
   Destination:    FF         Data in        host_if/afifo/wr_rgray[5]  (to clk_host_c +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay host_if/afifo/SLICE_1247 to host_if/afifo/SLICE_1259 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path host_if/afifo/SLICE_1247 to host_if/afifo/SLICE_1259:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R40C55A.CLK to     R40C55A.Q1 host_if/afifo/SLICE_1247 (from clk_host_c)
ROUTE         1     0.129     R40C55A.Q1 to     R40C55C.M1 host_if/afifo/rgray_cross[5] (to clk_host_c)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_host to host_if/afifo/SLICE_1247:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.911      A10.PADDI to    R40C55A.CLK clk_host_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_host to host_if/afifo/SLICE_1259:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.911      A10.PADDI to    R40C55C.CLK clk_host_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              host_if/afifo/rgray_cross[6]  (from clk_host_c +)
   Destination:    FF         Data in        host_if/afifo/wr_rgray[6]  (to clk_host_c +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay host_if/afifo/SLICE_1260 to host_if/afifo/SLICE_1260 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path host_if/afifo/SLICE_1260 to host_if/afifo/SLICE_1260:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R42C56C.CLK to     R42C56C.Q1 host_if/afifo/SLICE_1260 (from clk_host_c)
ROUTE         1     0.129     R42C56C.Q1 to     R42C56C.M0 host_if/afifo/rgray_cross[6] (to clk_host_c)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_host to host_if/afifo/SLICE_1260:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.911      A10.PADDI to    R42C56C.CLK clk_host_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_host to host_if/afifo/SLICE_1260:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.911      A10.PADDI to    R42C56C.CLK clk_host_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.179ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              host_if/afifo/wr_addr[0]  (from clk_host_c +)
   Destination:    FF         Data in        host_if/afifo/wr_addr[0]  (to clk_host_c +)

   Delay:               0.298ns  (80.5% logic, 19.5% route), 2 logic levels.

 Constraint Details:

      0.298ns physical path delay host_if/afifo/SLICE_1256 to host_if/afifo/SLICE_1256 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.179ns

 Physical Path Details:

      Data path host_if/afifo/SLICE_1256 to host_if/afifo/SLICE_1256:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R40C55B.CLK to     R40C55B.Q0 host_if/afifo/SLICE_1256 (from clk_host_c)
ROUTE        15     0.058     R40C55B.Q0 to     R40C55B.D0 host_if/afifo/wr_addr[0]
CTOF_DEL    ---     0.076     R40C55B.D0 to     R40C55B.F0 host_if/afifo/SLICE_1256
ROUTE         1     0.000     R40C55B.F0 to    R40C55B.DI0 host_if/afifo/wr_addr_0[0] (to clk_host_c)
                  --------
                    0.298   (80.5% logic, 19.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_host to host_if/afifo/SLICE_1256:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.911      A10.PADDI to    R40C55B.CLK clk_host_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_host to host_if/afifo/SLICE_1256:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.911      A10.PADDI to    R40C55B.CLK clk_host_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.191ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              host_if/afifo/rgray_cross[4]  (from clk_host_c +)
   Destination:    FF         Data in        host_if/afifo/wr_rgray[4]  (to clk_host_c +)

   Delay:               0.309ns  (53.1% logic, 46.9% route), 1 logic levels.

 Constraint Details:

      0.309ns physical path delay host_if/afifo/SLICE_1247 to host_if/afifo/SLICE_1259 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.191ns

 Physical Path Details:

      Data path host_if/afifo/SLICE_1247 to host_if/afifo/SLICE_1259:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R40C55A.CLK to     R40C55A.Q0 host_if/afifo/SLICE_1247 (from clk_host_c)
ROUTE         1     0.145     R40C55A.Q0 to     R40C55C.M0 host_if/afifo/rgray_cross[4] (to clk_host_c)
                  --------
                    0.309   (53.1% logic, 46.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_host to host_if/afifo/SLICE_1247:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.911      A10.PADDI to    R40C55A.CLK clk_host_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_host to host_if/afifo/SLICE_1259:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.911      A10.PADDI to    R40C55C.CLK clk_host_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.247ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              host_if/afifo/wr_addr[2]  (from clk_host_c +)
   Destination:    FF         Data in        host_if/afifo/mem_ram_2/RAM0  (to clk_host_c +)
                   FF                        host_if/afifo/mem_ram_2/RAM0

   Delay:               0.386ns  (42.2% logic, 57.8% route), 2 logic levels.

 Constraint Details:

      0.386ns physical path delay host_if/afifo/SLICE_192 to host_if/afifo/mem_ram_2/SLICE_670 meets
      0.139ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.139ns) by 0.247ns

 Physical Path Details:

      Data path host_if/afifo/SLICE_192 to host_if/afifo/mem_ram_2/SLICE_670:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R41C54B.CLK to     R41C54B.Q1 host_if/afifo/SLICE_192 (from clk_host_c)
ROUTE        13     0.223     R41C54B.Q1 to     R40C54C.C0 host_if/afifo/wr_addr[2]
ZERO_DEL    ---     0.000     R40C54C.C0 to  R40C54C.WADO2 host_if/afifo/mem_ram_2/SLICE_669
ROUTE         2     0.000  R40C54C.WADO2 to   R40C54A.WAD2 host_if/afifo/mem_ram_2/WAD2_INT (to clk_host_c)
                  --------
                    0.386   (42.2% logic, 57.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_host to host_if/afifo/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.911      A10.PADDI to    R41C54B.CLK clk_host_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_host to host_if/afifo/mem_ram_2/SLICE_670:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.911      A10.PADDI to    R40C54A.WCK clk_host_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.247ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              host_if/afifo/wr_addr[2]  (from clk_host_c +)
   Destination:    FF         Data in        host_if/afifo/mem_ram_8/RAM0  (to clk_host_c +)
                   FF                        host_if/afifo/mem_ram_8/RAM0

   Delay:               0.386ns  (42.2% logic, 57.8% route), 2 logic levels.

 Constraint Details:

      0.386ns physical path delay host_if/afifo/SLICE_192 to host_if/afifo/mem_ram_8/SLICE_654 meets
      0.139ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.139ns) by 0.247ns

 Physical Path Details:

      Data path host_if/afifo/SLICE_192 to host_if/afifo/mem_ram_8/SLICE_654:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R41C54B.CLK to     R41C54B.Q1 host_if/afifo/SLICE_192 (from clk_host_c)
ROUTE        13     0.223     R41C54B.Q1 to     R39C54C.C0 host_if/afifo/wr_addr[2]
ZERO_DEL    ---     0.000     R39C54C.C0 to  R39C54C.WADO2 host_if/afifo/mem_ram_8/SLICE_653
ROUTE         2     0.000  R39C54C.WADO2 to   R39C54A.WAD2 host_if/afifo/mem_ram_8/WAD2_INT (to clk_host_c)
                  --------
                    0.386   (42.2% logic, 57.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_host to host_if/afifo/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.911      A10.PADDI to    R41C54B.CLK clk_host_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_host to host_if/afifo/mem_ram_8/SLICE_654:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.911      A10.PADDI to    R39C54A.WCK clk_host_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 211.909000 MHz ;  |     0.000 ns|     0.156 ns|   2  
                                        |             |             |
FREQUENCY NET "clk_host_c" 257.003000   |             |             |
MHz ;                                   |     0.000 ns|     0.163 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk_host_c   Source: clk_host.PAD   Loads: 47
   Covered under: FREQUENCY NET "clk_host_c" 257.003000 MHz ;

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.

Clock Domain: clk_c   Source: clk.PAD   Loads: 921
   Covered under: FREQUENCY NET "clk_c" 211.909000 MHz ;

   Data transfers from:
   Clock Domain: clk_host_c   Source: clk_host.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 11417732 paths, 2 nets, and 15380 connections (99.50% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 4550 (setup), 0 (hold)
Score: 76284362 (setup), 0 (hold)
Cumulative negative slack: 76284362 (76284362+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
